<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsInstrInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsInstrInfo.cpp.html'>MipsInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsInstrInfo.cpp - Mips Instruction Information -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsBaseInfo.h.html">"MCTargetDesc/MipsBaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/MipsMCTargetDesc.h.html">"MCTargetDesc/MipsMCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="34">34</th><td><u>#include <span class='error' title="&apos;MipsGenInstrInfo.inc&apos; file not found">"MipsGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="37">37</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm13MipsInstrInfo6anchorEv" title='llvm::MipsInstrInfo::anchor' data-ref="_ZN4llvm13MipsInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">MipsInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI">STI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2UncondBr" title='UncondBr' data-type='unsigned int' data-ref="2UncondBr">UncondBr</dfn>)</td></tr>
<tr><th id="40">40</th><td>    : MipsGenInstrInfo(STI.isABI_CheriPureCap() ?</td></tr>
<tr><th id="41">41</th><td>          Mips::ADJCALLSTACKCAPDOWN : Mips::ADJCALLSTACKDOWN,</td></tr>
<tr><th id="42">42</th><td>        STI.isABI_CheriPureCap() ?</td></tr>
<tr><th id="43">43</th><td>          Mips::ADJCALLSTACKCAPUP: Mips::ADJCALLSTACKUP),</td></tr>
<tr><th id="44">44</th><td>      <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>), <a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::UncondBrOpc" title='llvm::MipsInstrInfo::UncondBrOpc' data-ref="llvm::MipsInstrInfo::UncondBrOpc">UncondBrOpc</a>(<a class="local col2 ref" href="#2UncondBr" title='UncondBr' data-ref="2UncondBr">UncondBr</a>) {}</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE" title='llvm::MipsInstrInfo::create' data-ref="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE">create</dfn>(<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col3 decl" id="3STI" title='STI' data-type='llvm::MipsSubtarget &amp;' data-ref="3STI">STI</dfn>) {</td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12inMips16ModeEv" title='llvm::MipsSubtarget::inMips16Mode' data-ref="_ZNK4llvm13MipsSubtarget12inMips16ModeEv">inMips16Mode</a>())</td></tr>
<tr><th id="48">48</th><td>    <b>return</b> <a class="ref" href="MipsInstrInfo.h.html#_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" title='llvm::createMips16InstrInfo' data-ref="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE">createMips16InstrInfo</a>(<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI">STI</a>);</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <a class="ref" href="MipsInstrInfo.h.html#_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" title='llvm::createMipsSEInstrInfo' data-ref="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE">createMipsSEInstrInfo</a>(<a class="local col3 ref" href="#3STI" title='STI' data-ref="3STI">STI</a>);</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" title='llvm::MipsInstrInfo::isZeroImm' data-ref="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE">isZeroImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="4op" title='op' data-type='const llvm::MachineOperand &amp;' data-ref="4op">op</dfn>) <em>const</em> {</td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <a class="local col4 ref" href="#4op" title='op' data-ref="4op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col4 ref" href="#4op" title='op' data-ref="4op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i class="doc">/// insertNoop - If data hazard condition is found insert the target nop</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">// FIXME: This appears to be dead code.</i></td></tr>
<tr><th id="60">60</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::</td></tr>
<tr><th id="61">61</th><td><dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::insertNoop' data-ref="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="6MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="6MI">MI</dfn>) <em>const</em></td></tr>
<tr><th id="62">62</th><td>{</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col7 decl" id="7DL" title='DL' data-type='llvm::DebugLoc' data-ref="7DL">DL</dfn>;</td></tr>
<tr><th id="64">64</th><td>  BuildMI(MBB, MI, DL, get(Mips::<span class='error' title="no member named &apos;NOP&apos; in namespace &apos;llvm::Mips&apos;">NOP</span>));</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *</td></tr>
<tr><th id="68">68</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="8MBB">MBB</dfn>, <em>int</em> <dfn class="local col9 decl" id="9FI" title='FI' data-type='int' data-ref="9FI">FI</dfn>,</td></tr>
<tr><th id="69">69</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col0 decl" id="10Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="10Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn> = *<a class="local col8 ref" href="#8MBB" title='MBB' data-ref="8MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="12MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="12MFI">MFI</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13Align" title='Align' data-type='unsigned int' data-ref="13Align">Align</dfn> = <a class="local col2 ref" href="#12MFI" title='MFI' data-ref="12MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#9FI" title='FI' data-ref="9FI">FI</a>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <b>return</b> <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a></span>, <a class="local col9 ref" href="#9FI" title='FI' data-ref="9FI">FI</a>),</td></tr>
<tr><th id="75">75</th><td>                                 <a class="local col0 ref" href="#10Flags" title='Flags' data-ref="10Flags">Flags</a>, <a class="local col2 ref" href="#12MFI" title='MFI' data-ref="12MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#9FI" title='FI' data-ref="9FI">FI</a>), <a class="local col3 ref" href="#13Align" title='Align' data-ref="13Align">Align</a>);</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="79">79</th><td><i>// Branch Analysis</i></td></tr>
<tr><th id="80">80</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="14Inst" title='Inst' data-type='const llvm::MachineInstr *' data-ref="14Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15Opc" title='Opc' data-type='unsigned int' data-ref="15Opc">Opc</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="16BB" title='BB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="16BB">BB</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="17Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="17Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="85">85</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getAnalyzableBrOpc(Opc) &amp;&amp; &quot;Not an analyzable branch&quot;) ? void (0) : __assert_fail (&quot;getAnalyzableBrOpc(Opc) &amp;&amp; \&quot;Not an analyzable branch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 85, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="virtual member" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc">Opc</a>) &amp;&amp; <q>"Not an analyzable branch"</q>);</td></tr>
<tr><th id="86">86</th><td>  <em>int</em> <dfn class="local col8 decl" id="18NumOp" title='NumOp' data-type='int' data-ref="18NumOp">NumOp</dfn> = <a class="local col4 ref" href="#14Inst" title='Inst' data-ref="14Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>();</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i>// for both int and fp branches, the last explicit operand is the</i></td></tr>
<tr><th id="89">89</th><td><i>  // MBB.</i></td></tr>
<tr><th id="90">90</th><td>  <a class="local col6 ref" href="#16BB" title='BB' data-ref="16BB">BB</a> = <a class="local col4 ref" href="#14Inst" title='Inst' data-ref="14Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18NumOp" title='NumOp' data-ref="18NumOp">NumOp</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="91">91</th><td>  <a class="local col7 ref" href="#17Cond" title='Cond' data-ref="17Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc">Opc</a>));</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="19i" title='i' data-type='int' data-ref="19i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a> &lt; <a class="local col8 ref" href="#18NumOp" title='NumOp' data-ref="18NumOp">NumOp</a>-<var>1</var>; <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>++)</td></tr>
<tr><th id="94">94</th><td>    <a class="local col7 ref" href="#17Cond" title='Cond' data-ref="17Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#14Inst" title='Inst' data-ref="14Inst">Inst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>));</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="21TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="21TBB">TBB</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="22FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="22FBB">FBB</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="23Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="23Cond">Cond</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                  <em>bool</em> <dfn class="local col4 decl" id="24AllowModify" title='AllowModify' data-type='bool' data-ref="24AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="25BranchInstrs" title='BranchInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="25BranchInstrs">BranchInstrs</dfn>;</td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a> <dfn class="local col6 decl" id="26BT" title='BT' data-type='llvm::MipsInstrInfo::BranchType' data-ref="26BT">BT</dfn> = <a class="member" href="#_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</a>(<span class='refarg'><a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#21TBB" title='TBB' data-ref="21TBB">TBB</a></span>, <span class='refarg'><a class="local col2 ref" href="#22FBB" title='FBB' data-ref="22FBB">FBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#23Cond" title='Cond' data-ref="23Cond">Cond</a></span>, <a class="local col4 ref" href="#24AllowModify" title='AllowModify' data-ref="24AllowModify">AllowModify</a>, <span class='refarg'><a class="local col5 ref" href="#25BranchInstrs" title='BranchInstrs' data-ref="25BranchInstrs">BranchInstrs</a></span>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>return</b> (<a class="local col6 ref" href="#26BT" title='BT' data-ref="26BT">BT</a> == <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>) || (<a class="local col6 ref" href="#26BT" title='BT' data-ref="26BT">BT</a> == <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Indirect" title='llvm::MipsInstrInfo::BranchType::BT_Indirect' data-ref="llvm::MipsInstrInfo::BranchType::BT_Indirect">BT_Indirect</a>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>void</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="28TBB">TBB</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="29DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="29DL">DL</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="30Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="30Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31Opc" title='Opc' data-type='unsigned int' data-ref="31Opc">Opc</dfn> = <a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="112">112</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="32MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="32MCID">MCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc);</td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="33MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="33MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col7 ref" href="#27MBB" title='MBB' data-ref="27MBB">MBB</a>, <a class="local col9 ref" href="#29DL" title='DL' data-ref="29DL">DL</a>, <a class="local col2 ref" href="#32MCID" title='MCID' data-ref="32MCID">MCID</a>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="34i" title='i' data-type='unsigned int' data-ref="34i">i</dfn> = <var>1</var>; <a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a> &lt; <a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>) {</td></tr>
<tr><th id="116">116</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond[i].isImm() || Cond[i].isReg()) &amp;&amp; &quot;Cannot copy operand for conditional branch!&quot;) ? void (0) : __assert_fail (&quot;(Cond[i].isImm() || Cond[i].isReg()) &amp;&amp; \&quot;Cannot copy operand for conditional branch!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 117, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a>[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>].<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) &amp;&amp;</td></tr>
<tr><th id="117">117</th><td>           <q>"Cannot copy operand for conditional branch!"</q>);</td></tr>
<tr><th id="118">118</th><td>    <a class="local col3 ref" href="#33MIB" title='MIB' data-ref="33MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#30Cond" title='Cond' data-ref="30Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>]</a>);</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td>  <a class="local col3 ref" href="#33MIB" title='MIB' data-ref="33MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col8 ref" href="#28TBB" title='TBB' data-ref="28TBB">TBB</a>);</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::MipsInstrInfo::insertBranch' data-ref="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB">MBB</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="36TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="36TBB">TBB</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="37FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="37FBB">FBB</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="38Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="38Cond">Cond</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL">DL</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                     <em>int</em> *<dfn class="local col0 decl" id="40BytesAdded" title='BytesAdded' data-type='int *' data-ref="40BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="129">129</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="130">130</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 130, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#36TBB" title='TBB' data-ref="36TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="131">131</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 131, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#40BytesAdded" title='BytesAdded' data-ref="40BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i>// # of condition operands:</i></td></tr>
<tr><th id="134">134</th><td><i>  //  Unconditional branches: 0</i></td></tr>
<tr><th id="135">135</th><td><i>  //  Floating point branches: 1 (opc)</i></td></tr>
<tr><th id="136">136</th><td><i>  //  Int BranchZero: 2 (opc, reg)</i></td></tr>
<tr><th id="137">137</th><td><i>  //  Int Branch: 3 (opc, reg0, reg1)</i></td></tr>
<tr><th id="138">138</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() &lt;= 3) &amp;&amp; &quot;# of Mips branch conditions must be &lt;= 3!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() &lt;= 3) &amp;&amp; \&quot;# of Mips branch conditions must be &lt;= 3!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 139, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#38Cond" title='Cond' data-ref="38Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="139">139</th><td>         <q>"# of Mips branch conditions must be &lt;= 3!"</q>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i>// Two-way Conditional branch.</i></td></tr>
<tr><th id="142">142</th><td>  <b>if</b> (<a class="local col7 ref" href="#37FBB" title='FBB' data-ref="37FBB">FBB</a>) {</td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="#_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a></span>, <a class="local col6 ref" href="#36TBB" title='TBB' data-ref="36TBB">TBB</a>, <a class="local col9 ref" href="#39DL" title='DL' data-ref="39DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#38Cond" title='Cond' data-ref="38Cond">Cond</a>);</td></tr>
<tr><th id="144">144</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(UncondBrOpc)).addMBB(FBB);</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i>// One way branch.</i></td></tr>
<tr><th id="149">149</th><td><i>  // Unconditional branch.</i></td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<a class="local col8 ref" href="#38Cond" title='Cond' data-ref="38Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="151">151</th><td>    BuildMI(&amp;MBB, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(UncondBrOpc)).addMBB(TBB);</td></tr>
<tr><th id="152">152</th><td>  <b>else</b> <i>// Conditional branch.</i></td></tr>
<tr><th id="153">153</th><td>    <a class="member" href="#_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</a>(<span class='refarg'><a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a></span>, <a class="local col6 ref" href="#36TBB" title='TBB' data-ref="36TBB">TBB</a>, <a class="local col9 ref" href="#39DL" title='DL' data-ref="39DL">DL</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#38Cond" title='Cond' data-ref="38Cond">Cond</a>);</td></tr>
<tr><th id="154">154</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="155">155</th><td>}</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::MipsInstrInfo::removeBranch' data-ref="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB">MBB</dfn>,</td></tr>
<tr><th id="158">158</th><td>                                     <em>int</em> *<dfn class="local col2 decl" id="42BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="42BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 159, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#42BytesRemoved" title='BytesRemoved' data-ref="42BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col3 decl" id="43I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="43I">I</dfn> = <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col4 decl" id="44REnd" title='REnd' data-type='MachineBasicBlock::reverse_iterator' data-ref="44REnd">REnd</dfn> = <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45removed" title='removed' data-type='unsigned int' data-ref="45removed">removed</dfn> = <var>0</var>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Up to 2 branches are removed.</i></td></tr>
<tr><th id="165">165</th><td><i>  // Note that indirect branches are not removed.</i></td></tr>
<tr><th id="166">166</th><td>  <b>while</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44REnd" title='REnd' data-ref="44REnd">REnd</a> &amp;&amp; <a class="local col5 ref" href="#45removed" title='removed' data-ref="45removed">removed</a> &lt; <var>2</var>) {</td></tr>
<tr><th id="167">167</th><td>    <i>// Skip past debug instructions.</i></td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="169">169</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a>;</td></tr>
<tr><th id="170">170</th><td>      <b>continue</b>;</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>    <b>if</b> (!<a class="virtual member" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="173">173</th><td>      <b>break</b>;</td></tr>
<tr><th id="174">174</th><td>    <i>// Remove the branch.</i></td></tr>
<tr><th id="175">175</th><td>    <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="176">176</th><td>    <a class="local col3 ref" href="#43I" title='I' data-ref="43I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="177">177</th><td>    ++<a class="local col5 ref" href="#45removed" title='removed' data-ref="45removed">removed</a>;</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <a class="local col5 ref" href="#45removed" title='removed' data-ref="45removed">removed</a>;</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i class="doc">/// reverseBranchCondition - Return the inverse opcode of the</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">/// specified Branch instruction.</i></td></tr>
<tr><th id="185">185</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="46Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="46Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="187">187</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() &amp;&amp; Cond.size() &lt;= 3) &amp;&amp; &quot;Invalid Mips branch condition!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() &amp;&amp; Cond.size() &lt;= 3) &amp;&amp; \&quot;Invalid Mips branch condition!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 188, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>( (<a class="local col6 ref" href="#46Cond" title='Cond' data-ref="46Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &amp;&amp; <a class="local col6 ref" href="#46Cond" title='Cond' data-ref="46Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="188">188</th><td>          <q>"Invalid Mips branch condition!"</q>);</td></tr>
<tr><th id="189">189</th><td>  <a class="local col6 ref" href="#46Cond" title='Cond' data-ref="46Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="virtual member" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj" title='llvm::MipsInstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</a>(<a class="local col6 ref" href="#46Cond" title='Cond' data-ref="46Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="190">190</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</dfn>(</td></tr>
<tr><th id="194">194</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="47MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="48TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="48TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="49FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="49FBB">FBB</dfn>,</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="50Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="50Cond">Cond</dfn>, <em>bool</em> <dfn class="local col1 decl" id="51AllowModify" title='AllowModify' data-type='bool' data-ref="51AllowModify">AllowModify</dfn>,</td></tr>
<tr><th id="196">196</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="52BranchInstrs" title='BranchInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="52BranchInstrs">BranchInstrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a> <dfn class="local col3 decl" id="53I" title='I' data-type='MachineBasicBlock::reverse_iterator' data-ref="53I">I</dfn> = <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col4 decl" id="54REnd" title='REnd' data-type='MachineBasicBlock::reverse_iterator' data-ref="54REnd">REnd</dfn> = <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i>// Skip all the debug instructions.</i></td></tr>
<tr><th id="200">200</th><td>  <b>while</b> (<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#54REnd" title='REnd' data-ref="54REnd">REnd</a> &amp;&amp; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="201">201</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (I == REnd || !<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I)) {</td></tr>
<tr><th id="204">204</th><td>    <i>// This block ends with no branches (it just falls through to its succ).</i></td></tr>
<tr><th id="205">205</th><td><i>    // Leave TBB/FBB null.</i></td></tr>
<tr><th id="206">206</th><td>    <a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB">TBB</a> = <a class="local col9 ref" href="#49FBB" title='FBB' data-ref="49FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="207">207</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_NoBranch" title='llvm::MipsInstrInfo::BranchType::BT_NoBranch' data-ref="llvm::MipsInstrInfo::BranchType::BT_NoBranch">BT_NoBranch</a>;</td></tr>
<tr><th id="208">208</th><td>  }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55LastInst" title='LastInst' data-type='llvm::MachineInstr *' data-ref="55LastInst">LastInst</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="211">211</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56LastOpc" title='LastOpc' data-type='unsigned int' data-ref="56LastOpc">LastOpc</dfn> = <a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="212">212</th><td>  <a class="local col2 ref" href="#52BranchInstrs" title='BranchInstrs' data-ref="52BranchInstrs">BranchInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i>// Not an analyzable branch (e.g., indirect jump).</i></td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (!<a class="virtual member" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col6 ref" href="#56LastOpc" title='LastOpc' data-ref="56LastOpc">LastOpc</a>))</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isIndirectBranch' data-ref="_ZNK4llvm12MachineInstr16isIndirectBranchENS0_9QueryTypeE">isIndirectBranch</a>() ? <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Indirect" title='llvm::MipsInstrInfo::BranchType::BT_Indirect' data-ref="llvm::MipsInstrInfo::BranchType::BT_Indirect">BT_Indirect</a> : <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// Get the second to last instruction in the block.</i></td></tr>
<tr><th id="219">219</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="57SecondLastOpc">SecondLastOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="220">220</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr *' data-ref="58SecondLastInst">SecondLastInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// Skip past any debug instruction to see if the second last actual</i></td></tr>
<tr><th id="223">223</th><td><i>  // is a branch.</i></td></tr>
<tr><th id="224">224</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="225">225</th><td>  <b>while</b> (<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#54REnd" title='REnd' data-ref="54REnd">REnd</a> &amp;&amp; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="226">226</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (<a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#54REnd" title='REnd' data-ref="54REnd">REnd</a>) {</td></tr>
<tr><th id="229">229</th><td>    <a class="local col8 ref" href="#58SecondLastInst" title='SecondLastInst' data-ref="58SecondLastInst">SecondLastInst</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>;</td></tr>
<tr><th id="230">230</th><td>    <a class="local col7 ref" href="#57SecondLastOpc" title='SecondLastOpc' data-ref="57SecondLastOpc">SecondLastOpc</a> = <a class="virtual member" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</a>(<a class="local col8 ref" href="#58SecondLastInst" title='SecondLastInst' data-ref="58SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <i>// Not an analyzable branch (must be an indirect jump).</i></td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*SecondLastInst) &amp;&amp; !SecondLastOpc)</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>;</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (!<a class="local col7 ref" href="#57SecondLastOpc" title='SecondLastOpc' data-ref="57SecondLastOpc">SecondLastOpc</a>) {</td></tr>
<tr><th id="239">239</th><td>    <i>// Unconditional branch.</i></td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (<a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>()) {</td></tr>
<tr><th id="241">241</th><td>      <a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB">TBB</a> = <a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="242">242</th><td>      <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Uncond" title='llvm::MipsInstrInfo::BranchType::BT_Uncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Uncond">BT_Uncond</a>;</td></tr>
<tr><th id="243">243</th><td>    }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <i>// Conditional branch</i></td></tr>
<tr><th id="246">246</th><td>    <a class="member" href="#_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</a>(<a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>, <a class="local col6 ref" href="#56LastOpc" title='LastOpc' data-ref="56LastOpc">LastOpc</a>, <span class='refarg'><a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB">TBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#50Cond" title='Cond' data-ref="50Cond">Cond</a></span>);</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Cond" title='llvm::MipsInstrInfo::BranchType::BT_Cond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Cond">BT_Cond</a>;</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i>// If we reached here, there are two branches.</i></td></tr>
<tr><th id="251">251</th><td><i>  // If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (++I != REnd &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="253">253</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <a class="local col2 ref" href="#52BranchInstrs" title='BranchInstrs' data-ref="52BranchInstrs">BranchInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorERKS2_" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE8iteratorERKS2_">insert</a>(<a class="local col2 ref" href="#52BranchInstrs" title='BranchInstrs' data-ref="52BranchInstrs">BranchInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col8 ref" href="#58SecondLastInst" title='SecondLastInst' data-ref="58SecondLastInst">SecondLastInst</a>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// If second to last instruction is an unconditional branch,</i></td></tr>
<tr><th id="258">258</th><td><i>  // analyze it and remove the last instruction.</i></td></tr>
<tr><th id="259">259</th><td>  <b>if</b> (<a class="local col8 ref" href="#58SecondLastInst" title='SecondLastInst' data-ref="58SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>()) {</td></tr>
<tr><th id="260">260</th><td>    <i>// Return if the last instruction cannot be removed.</i></td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (!<a class="local col1 ref" href="#51AllowModify" title='AllowModify' data-ref="51AllowModify">AllowModify</a>)</td></tr>
<tr><th id="262">262</th><td>      <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>    <a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB">TBB</a> = <a class="local col8 ref" href="#58SecondLastInst" title='SecondLastInst' data-ref="58SecondLastInst">SecondLastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="265">265</th><td>    <a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="266">266</th><td>    <a class="local col2 ref" href="#52BranchInstrs" title='BranchInstrs' data-ref="52BranchInstrs">BranchInstrs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_Uncond" title='llvm::MipsInstrInfo::BranchType::BT_Uncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Uncond">BT_Uncond</a>;</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// Conditional branch followed by an unconditional branch.</i></td></tr>
<tr><th id="271">271</th><td><i>  // The last one must be unconditional.</i></td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (!<a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>())</td></tr>
<tr><th id="273">273</th><td>    <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</a>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="member" href="#_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</a>(<a class="local col8 ref" href="#58SecondLastInst" title='SecondLastInst' data-ref="58SecondLastInst">SecondLastInst</a>, <a class="local col7 ref" href="#57SecondLastOpc" title='SecondLastOpc' data-ref="57SecondLastOpc">SecondLastOpc</a>, <span class='refarg'><a class="local col8 ref" href="#48TBB" title='TBB' data-ref="48TBB">TBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#50Cond" title='Cond' data-ref="50Cond">Cond</a></span>);</td></tr>
<tr><th id="276">276</th><td>  <a class="local col9 ref" href="#49FBB" title='FBB' data-ref="49FBB">FBB</a> = <a class="local col5 ref" href="#55LastInst" title='LastInst' data-ref="55LastInst">LastInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <b>return</b> <a class="enum" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::BranchType::BT_CondUncond" title='llvm::MipsInstrInfo::BranchType::BT_CondUncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_CondUncond">BT_CondUncond</a>;</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl" title='llvm::MipsInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="59BranchOpc">BranchOpc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="60BrOffset" title='BrOffset' data-type='int64_t' data-ref="60BrOffset">BrOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>  <b>switch</b> (<a class="local col9 ref" href="#59BranchOpc" title='BranchOpc' data-ref="59BranchOpc">BranchOpc</a>) {</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::Mips&apos;">B</span>:</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BAL&apos; in namespace &apos;llvm::Mips&apos;">BAL</span>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BAL_BR&apos; in namespace &apos;llvm::Mips&apos;">BAL_BR</span>:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BAL_BR_MM&apos; in namespace &apos;llvm::Mips&apos;">BAL_BR_MM</span>:</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1F&apos; in namespace &apos;llvm::Mips&apos;">BC1F</span>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1FL&apos; in namespace &apos;llvm::Mips&apos;">BC1FL</span>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1T&apos; in namespace &apos;llvm::Mips&apos;">BC1T</span>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1TL&apos; in namespace &apos;llvm::Mips&apos;">BC1TL</span>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>:     <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>:</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQL&apos; in namespace &apos;llvm::Mips&apos;">BEQL</span>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ&apos; in namespace &apos;llvm::Mips&apos;">BGEZ</span>:    <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ64&apos; in namespace &apos;llvm::Mips&apos;">BGEZ64</span>:</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZL&apos; in namespace &apos;llvm::Mips&apos;">BGEZL</span>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZAL&apos; in namespace &apos;llvm::Mips&apos;">BGEZAL</span>:</td></tr>
<tr><th id="296">296</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZALL&apos; in namespace &apos;llvm::Mips&apos;">BGEZALL</span>:</td></tr>
<tr><th id="297">297</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ&apos; in namespace &apos;llvm::Mips&apos;">BGTZ</span>:    <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ64&apos; in namespace &apos;llvm::Mips&apos;">BGTZ64</span>:</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZL&apos; in namespace &apos;llvm::Mips&apos;">BGTZL</span>:</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ&apos; in namespace &apos;llvm::Mips&apos;">BLEZ</span>:    <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ64&apos; in namespace &apos;llvm::Mips&apos;">BLEZ64</span>:</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZL&apos; in namespace &apos;llvm::Mips&apos;">BLEZL</span>:</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ&apos; in namespace &apos;llvm::Mips&apos;">BLTZ</span>:    <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ64&apos; in namespace &apos;llvm::Mips&apos;">BLTZ64</span>:</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZL&apos; in namespace &apos;llvm::Mips&apos;">BLTZL</span>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZAL&apos; in namespace &apos;llvm::Mips&apos;">BLTZAL</span>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZALL&apos; in namespace &apos;llvm::Mips&apos;">BLTZALL</span>:</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>:     <b>case</b> Mips::<span class='error' title="no member named &apos;BNE64&apos; in namespace &apos;llvm::Mips&apos;">BNE64</span>:</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEL&apos; in namespace &apos;llvm::Mips&apos;">BNEL</span>:</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// microMIPSr3 branches</i></td></tr>
<tr><th id="310">310</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;B_MM&apos; in namespace &apos;llvm::Mips&apos;">B_MM</span>:</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1F_MM&apos; in namespace &apos;llvm::Mips&apos;">BC1F_MM</span>:</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1T_MM&apos; in namespace &apos;llvm::Mips&apos;">BC1T_MM</span>:</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>:</td></tr>
<tr><th id="314">314</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BGEZ_MM</span>:</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZAL_MM&apos; in namespace &apos;llvm::Mips&apos;">BGEZAL_MM</span>:</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BGTZ_MM</span>:</td></tr>
<tr><th id="317">317</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BLEZ_MM</span>:</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ_MM&apos; in namespace &apos;llvm::Mips&apos;">BLTZ_MM</span>:</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZAL_MM&apos; in namespace &apos;llvm::Mips&apos;">BLTZAL_MM</span>:</td></tr>
<tr><th id="320">320</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>:</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MM</span>:</td></tr>
<tr><th id="322">322</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MM</span>:</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> isInt&lt;<var>17</var>&gt;(BrOffset);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// microMIPSR3 short branches.</i></td></tr>
<tr><th id="326">326</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;B16_MM&apos; in namespace &apos;llvm::Mips&apos;">B16_MM</span>:</td></tr>
<tr><th id="327">327</th><td>    <b>return</b> isInt&lt;<var>11</var>&gt;(BrOffset);</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZ16_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZ16_MM</span>:</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZ16_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZ16_MM</span>:</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> isInt&lt;<var>8</var>&gt;(BrOffset);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>// MIPSR6 branches.</i></td></tr>
<tr><th id="334">334</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BALC&apos; in namespace &apos;llvm::Mips&apos;">BALC</span>:</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::Mips&apos;">BC</span>:</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> isInt&lt;<var>28</var>&gt;(BrOffset);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1EQZ&apos; in namespace &apos;llvm::Mips&apos;">BC1EQZ</span>:</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1NEZ&apos; in namespace &apos;llvm::Mips&apos;">BC1NEZ</span>:</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC2EQZ&apos; in namespace &apos;llvm::Mips&apos;">BC2EQZ</span>:</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC2NEZ&apos; in namespace &apos;llvm::Mips&apos;">BC2NEZ</span>:</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span>:   <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>:</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>:   <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span>:</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC&apos; in namespace &apos;llvm::Mips&apos;">BGEC</span>:   <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC64&apos; in namespace &apos;llvm::Mips&apos;">BGEC64</span>:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEUC&apos; in namespace &apos;llvm::Mips&apos;">BGEUC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEUC64&apos; in namespace &apos;llvm::Mips&apos;">BGEUC64</span>:</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZC&apos; in namespace &apos;llvm::Mips&apos;">BGEZC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZC64&apos; in namespace &apos;llvm::Mips&apos;">BGEZC64</span>:</td></tr>
<tr><th id="347">347</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZC&apos; in namespace &apos;llvm::Mips&apos;">BGTZC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZC64&apos; in namespace &apos;llvm::Mips&apos;">BGTZC64</span>:</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZC&apos; in namespace &apos;llvm::Mips&apos;">BLEZC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZC64&apos; in namespace &apos;llvm::Mips&apos;">BLEZC64</span>:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC&apos; in namespace &apos;llvm::Mips&apos;">BLTC</span>:   <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC64&apos; in namespace &apos;llvm::Mips&apos;">BLTC64</span>:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTUC&apos; in namespace &apos;llvm::Mips&apos;">BLTUC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTUC64&apos; in namespace &apos;llvm::Mips&apos;">BLTUC64</span>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZC&apos; in namespace &apos;llvm::Mips&apos;">BLTZC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZC64&apos; in namespace &apos;llvm::Mips&apos;">BLTZC64</span>:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNVC&apos; in namespace &apos;llvm::Mips&apos;">BNVC</span>:</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BOVC&apos; in namespace &apos;llvm::Mips&apos;">BOVC</span>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZALC&apos; in namespace &apos;llvm::Mips&apos;">BGEZALC</span>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZALC&apos; in namespace &apos;llvm::Mips&apos;">BEQZALC</span>:</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZALC&apos; in namespace &apos;llvm::Mips&apos;">BGTZALC</span>:</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZALC&apos; in namespace &apos;llvm::Mips&apos;">BLEZALC</span>:</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZALC&apos; in namespace &apos;llvm::Mips&apos;">BLTZALC</span>:</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZALC&apos; in namespace &apos;llvm::Mips&apos;">BNEZALC</span>:</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC&apos; in namespace &apos;llvm::Mips&apos;">BEQZC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC64&apos; in namespace &apos;llvm::Mips&apos;">BEQZC64</span>:</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC&apos; in namespace &apos;llvm::Mips&apos;">BNEZC</span>:  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC64&apos; in namespace &apos;llvm::Mips&apos;">BNEZC64</span>:</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> isInt&lt;<var>23</var>&gt;(BrOffset);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// microMIPSR6 branches</i></td></tr>
<tr><th id="367">367</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC16_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC16_MMR6</span>:</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> isInt&lt;<var>11</var>&gt;(BrOffset);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC16_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQZC16_MMR6</span>:</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC16_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEZC16_MMR6</span>:</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> isInt&lt;<var>8</var>&gt;(BrOffset);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BALC_MMR6</span>:</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC_MMR6</span>:</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> isInt&lt;<var>27</var>&gt;(BrOffset);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1EQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC1EQZC_MMR6</span>:</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC1NEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC1NEZC_MMR6</span>:</td></tr>
<tr><th id="380">380</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC2EQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC2EQZC_MMR6</span>:</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BC2NEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BC2NEZC_MMR6</span>:</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEZALC_MMR6</span>:</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQZALC_MMR6</span>:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGTZALC_MMR6</span>:</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLEZALC_MMR6</span>:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTZALC_MMR6</span>:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZALC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEZALC_MMR6</span>:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNVC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNVC_MMR6</span>:</td></tr>
<tr><th id="389">389</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BOVC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BOVC_MMR6</span>:</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> isInt&lt;<var>17</var>&gt;(BrOffset);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQC_MMR6</span>:</td></tr>
<tr><th id="393">393</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEC_MMR6</span>:</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEC_MMR6</span>:</td></tr>
<tr><th id="395">395</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEUC_MMR6</span>:</td></tr>
<tr><th id="396">396</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGEZC_MMR6</span>:</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BGTZC_MMR6</span>:</td></tr>
<tr><th id="398">398</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLEZC_MMR6</span>:</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTC_MMR6</span>:</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTUC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTUC_MMR6</span>:</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BLTZC_MMR6</span>:</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MMR6</span>:</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEZC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MMR6</span>:</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> isInt&lt;<var>23</var>&gt;(BrOffset);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i>// DSP branches.</i></td></tr>
<tr><th id="409">409</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BPOSGE32&apos; in namespace &apos;llvm::Mips&apos;">BPOSGE32</span>:</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BPOSGE32_MM&apos; in namespace &apos;llvm::Mips&apos;">BPOSGE32_MM</span>:</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BPOSGE32C_MMR3&apos; in namespace &apos;llvm::Mips&apos;">BPOSGE32C_MMR3</span>:</td></tr>
<tr><th id="413">413</th><td>    <b>return</b> isInt&lt;<var>17</var>&gt;(BrOffset);</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i>// cnMIPS branches.</i></td></tr>
<tr><th id="416">416</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT0&apos; in namespace &apos;llvm::Mips&apos;">BBIT0</span>:</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT032&apos; in namespace &apos;llvm::Mips&apos;">BBIT032</span>:</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT1&apos; in namespace &apos;llvm::Mips&apos;">BBIT1</span>:</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BBIT132&apos; in namespace &apos;llvm::Mips&apos;">BBIT132</span>:</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i>// CHERI branches:</i></td></tr>
<tr><th id="423">423</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBTU&apos; in namespace &apos;llvm::Mips&apos;">CBTU</span>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBTS&apos; in namespace &apos;llvm::Mips&apos;">CBTS</span>:</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBEZ&apos; in namespace &apos;llvm::Mips&apos;">CBEZ</span>:</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CBNZ&apos; in namespace &apos;llvm::Mips&apos;">CBNZ</span>:</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i>// MSA branches.</i></td></tr>
<tr><th id="431">431</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_B&apos; in namespace &apos;llvm::Mips&apos;">BZ_B</span>:</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_H&apos; in namespace &apos;llvm::Mips&apos;">BZ_H</span>:</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_W&apos; in namespace &apos;llvm::Mips&apos;">BZ_W</span>:</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_D&apos; in namespace &apos;llvm::Mips&apos;">BZ_D</span>:</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BZ_V&apos; in namespace &apos;llvm::Mips&apos;">BZ_V</span>:</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_B&apos; in namespace &apos;llvm::Mips&apos;">BNZ_B</span>:</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_H&apos; in namespace &apos;llvm::Mips&apos;">BNZ_H</span>:</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_W&apos; in namespace &apos;llvm::Mips&apos;">BNZ_W</span>:</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_D&apos; in namespace &apos;llvm::Mips&apos;">BNZ_D</span>:</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNZ_V&apos; in namespace &apos;llvm::Mips&apos;">BNZ_V</span>:</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> isInt&lt;<var>18</var>&gt;(BrOffset);</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown branch instruction!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 444)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown branch instruction!"</q>);</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i class="doc">/// Return the corresponding compact (no delay slot) form of a branch.</i></td></tr>
<tr><th id="449">449</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</dfn>(</td></tr>
<tr><th id="450">450</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="61I" title='I' data-type='const MachineBasicBlock::iterator' data-ref="61I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62Opcode" title='Opcode' data-type='unsigned int' data-ref="62Opcode">Opcode</dfn> = <a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="452">452</th><td>  <em>bool</em> <dfn class="local col3 decl" id="63canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-type='bool' data-ref="63canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</dfn> = <b>false</b>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="455">455</th><td>    <b>switch</b> (<a class="local col2 ref" href="#62Opcode" title='Opcode' data-ref="62Opcode">Opcode</a>) {</td></tr>
<tr><th id="456">456</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>:</td></tr>
<tr><th id="457">457</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>:</td></tr>
<tr><th id="458">458</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>:</td></tr>
<tr><th id="459">459</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>:</td></tr>
<tr><th id="460">460</th><td>    <i>// microMIPS has NE,EQ branches that do not have delay slots provided one</i></td></tr>
<tr><th id="461">461</th><td><i>    // of the operands is zero.</i></td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (I-&gt;getOperand(<var>1</var>).getReg() == Subtarget.getABI().GetZeroReg())</td></tr>
<tr><th id="463">463</th><td>        canUseShortMicroMipsCTI = <b>true</b>;</td></tr>
<tr><th id="464">464</th><td>      <b>break</b>;</td></tr>
<tr><th id="465">465</th><td>    <i>// For microMIPS the PseudoReturn and PseudoIndirectBranch are always</i></td></tr>
<tr><th id="466">466</th><td><i>    // expanded to JR_MM, so they can be replaced with JRC16_MM.</i></td></tr>
<tr><th id="467">467</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JR&apos; in namespace &apos;llvm::Mips&apos;">JR</span>:</td></tr>
<tr><th id="468">468</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoReturn&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturn</span>:</td></tr>
<tr><th id="469">469</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoIndirectBranch&apos; in namespace &apos;llvm::Mips&apos;">PseudoIndirectBranch</span>:</td></tr>
<tr><th id="470">470</th><td>      canUseShortMicroMipsCTI = <b>true</b>;</td></tr>
<tr><th id="471">471</th><td>      <b>break</b>;</td></tr>
<tr><th id="472">472</th><td>    }</td></tr>
<tr><th id="473">473</th><td>  }</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i>// MIPSR6 forbids both operands being the zero register.</i></td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (Subtarget.hasMips32r6() &amp;&amp; (I-&gt;getNumOperands() &gt; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="477">477</th><td>      (I-&gt;getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="478">478</th><td>       (I-&gt;getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span> ||</td></tr>
<tr><th id="479">479</th><td>        I-&gt;getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)) &amp;&amp;</td></tr>
<tr><th id="480">480</th><td>      (I-&gt;getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="481">481</th><td>       (I-&gt;getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span> ||</td></tr>
<tr><th id="482">482</th><td>        I-&gt;getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)))</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <b>if</b> (<a class="member" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>() || <a class="local col3 ref" href="#63canUseShortMicroMipsCTI" title='canUseShortMicroMipsCTI' data-ref="63canUseShortMicroMipsCTI">canUseShortMicroMipsCTI</a>) {</td></tr>
<tr><th id="486">486</th><td>    <b>switch</b> (<a class="local col2 ref" href="#62Opcode" title='Opcode' data-ref="62Opcode">Opcode</a>) {</td></tr>
<tr><th id="487">487</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::Mips&apos;">B</span>:</td></tr>
<tr><th id="488">488</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::Mips&apos;">BC</span>;</td></tr>
<tr><th id="489">489</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BAL&apos; in namespace &apos;llvm::Mips&apos;">BAL</span>:</td></tr>
<tr><th id="490">490</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BALC&apos; in namespace &apos;llvm::Mips&apos;">BALC</span>;</td></tr>
<tr><th id="491">491</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ&apos; in namespace &apos;llvm::Mips&apos;">BEQ</span>:</td></tr>
<tr><th id="492">492</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQ_MM</span>:</td></tr>
<tr><th id="493">493</th><td>      <b>if</b> (canUseShortMicroMipsCTI)</td></tr>
<tr><th id="494">494</th><td>        <b>return</b> Mips::<span class='error' title="no member named &apos;BEQZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BEQZC_MM</span>;</td></tr>
<tr><th id="495">495</th><td>      <b>else</b> <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="496">496</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="497">497</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span>;</td></tr>
<tr><th id="498">498</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNE&apos; in namespace &apos;llvm::Mips&apos;">BNE</span>:</td></tr>
<tr><th id="499">499</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNE_MM&apos; in namespace &apos;llvm::Mips&apos;">BNE_MM</span>:</td></tr>
<tr><th id="500">500</th><td>      <b>if</b> (canUseShortMicroMipsCTI)</td></tr>
<tr><th id="501">501</th><td>        <b>return</b> Mips::<span class='error' title="no member named &apos;BNEZC_MM&apos; in namespace &apos;llvm::Mips&apos;">BNEZC_MM</span>;</td></tr>
<tr><th id="502">502</th><td>      <b>else</b> <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="503">503</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="504">504</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>;</td></tr>
<tr><th id="505">505</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGE&apos; in namespace &apos;llvm::Mips&apos;">BGE</span>:</td></tr>
<tr><th id="506">506</th><td>      <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="507">507</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BGEC&apos; in namespace &apos;llvm::Mips&apos;">BGEC</span>;</td></tr>
<tr><th id="509">509</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGEU&apos; in namespace &apos;llvm::Mips&apos;">BGEU</span>:</td></tr>
<tr><th id="510">510</th><td>      <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="511">511</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="512">512</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BGEUC&apos; in namespace &apos;llvm::Mips&apos;">BGEUC</span>;</td></tr>
<tr><th id="513">513</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ&apos; in namespace &apos;llvm::Mips&apos;">BGEZ</span>:</td></tr>
<tr><th id="514">514</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZC&apos; in namespace &apos;llvm::Mips&apos;">BGEZC</span>;</td></tr>
<tr><th id="515">515</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ&apos; in namespace &apos;llvm::Mips&apos;">BGTZ</span>:</td></tr>
<tr><th id="516">516</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZC&apos; in namespace &apos;llvm::Mips&apos;">BGTZC</span>;</td></tr>
<tr><th id="517">517</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ&apos; in namespace &apos;llvm::Mips&apos;">BLEZ</span>:</td></tr>
<tr><th id="518">518</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZC&apos; in namespace &apos;llvm::Mips&apos;">BLEZC</span>;</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLT&apos; in namespace &apos;llvm::Mips&apos;">BLT</span>:</td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="521">521</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BLTC&apos; in namespace &apos;llvm::Mips&apos;">BLTC</span>;</td></tr>
<tr><th id="523">523</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLTU&apos; in namespace &apos;llvm::Mips&apos;">BLTU</span>:</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="525">525</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="526">526</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BLTUC&apos; in namespace &apos;llvm::Mips&apos;">BLTUC</span>;</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ&apos; in namespace &apos;llvm::Mips&apos;">BLTZ</span>:</td></tr>
<tr><th id="528">528</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZC&apos; in namespace &apos;llvm::Mips&apos;">BLTZC</span>;</td></tr>
<tr><th id="529">529</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQ64&apos; in namespace &apos;llvm::Mips&apos;">BEQ64</span>:</td></tr>
<tr><th id="530">530</th><td>      <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="531">531</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="532">532</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>;</td></tr>
<tr><th id="533">533</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNE64&apos; in namespace &apos;llvm::Mips&apos;">BNE64</span>:</td></tr>
<tr><th id="534">534</th><td>      <b>if</b> (I-&gt;getOperand(<var>0</var>).getReg() == I-&gt;getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="535">535</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="536">536</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span>;</td></tr>
<tr><th id="537">537</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGTZ64&apos; in namespace &apos;llvm::Mips&apos;">BGTZ64</span>:</td></tr>
<tr><th id="538">538</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BGTZC64&apos; in namespace &apos;llvm::Mips&apos;">BGTZC64</span>;</td></tr>
<tr><th id="539">539</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGEZ64&apos; in namespace &apos;llvm::Mips&apos;">BGEZ64</span>:</td></tr>
<tr><th id="540">540</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BGEZC64&apos; in namespace &apos;llvm::Mips&apos;">BGEZC64</span>;</td></tr>
<tr><th id="541">541</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLTZ64&apos; in namespace &apos;llvm::Mips&apos;">BLTZ64</span>:</td></tr>
<tr><th id="542">542</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BLTZC64&apos; in namespace &apos;llvm::Mips&apos;">BLTZC64</span>;</td></tr>
<tr><th id="543">543</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLEZ64&apos; in namespace &apos;llvm::Mips&apos;">BLEZ64</span>:</td></tr>
<tr><th id="544">544</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;BLEZC64&apos; in namespace &apos;llvm::Mips&apos;">BLEZC64</span>;</td></tr>
<tr><th id="545">545</th><td>    <i>// For MIPSR6, the instruction 'jic' can be used for these cases. Some</i></td></tr>
<tr><th id="546">546</th><td><i>    // tools will accept 'jrc reg' as an alias for 'jic 0, $reg'.</i></td></tr>
<tr><th id="547">547</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JR&apos; in namespace &apos;llvm::Mips&apos;">JR</span>:</td></tr>
<tr><th id="548">548</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoIndirectBranchR6&apos; in namespace &apos;llvm::Mips&apos;">PseudoIndirectBranchR6</span>:</td></tr>
<tr><th id="549">549</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoReturn&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturn</span>:</td></tr>
<tr><th id="550">550</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;TAILCALLR6REG&apos; in namespace &apos;llvm::Mips&apos;">TAILCALLR6REG</span>:</td></tr>
<tr><th id="551">551</th><td>      <b>if</b> (canUseShortMicroMipsCTI)</td></tr>
<tr><th id="552">552</th><td>        <b>return</b> Mips::<span class='error' title="no member named &apos;JRC16_MM&apos; in namespace &apos;llvm::Mips&apos;">JRC16_MM</span>;</td></tr>
<tr><th id="553">553</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;JIC&apos; in namespace &apos;llvm::Mips&apos;">JIC</span>;</td></tr>
<tr><th id="554">554</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JALRPseudo&apos; in namespace &apos;llvm::Mips&apos;">JALRPseudo</span>:</td></tr>
<tr><th id="555">555</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;JIALC&apos; in namespace &apos;llvm::Mips&apos;">JIALC</span>;</td></tr>
<tr><th id="556">556</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JR64&apos; in namespace &apos;llvm::Mips&apos;">JR64</span>:</td></tr>
<tr><th id="557">557</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoIndirectBranch64R6&apos; in namespace &apos;llvm::Mips&apos;">PseudoIndirectBranch64R6</span>:</td></tr>
<tr><th id="558">558</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoReturn64&apos; in namespace &apos;llvm::Mips&apos;">PseudoReturn64</span>:</td></tr>
<tr><th id="559">559</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;TAILCALL64R6REG&apos; in namespace &apos;llvm::Mips&apos;">TAILCALL64R6REG</span>:</td></tr>
<tr><th id="560">560</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;JIC64&apos; in namespace &apos;llvm::Mips&apos;">JIC64</span>;</td></tr>
<tr><th id="561">561</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JALR64Pseudo&apos; in namespace &apos;llvm::Mips&apos;">JALR64Pseudo</span>:</td></tr>
<tr><th id="562">562</th><td>      <b>return</b> Mips::<span class='error' title="no member named &apos;JIALC64&apos; in namespace &apos;llvm::Mips&apos;">JIALC64</span>;</td></tr>
<tr><th id="563">563</th><td>    <b>default</b>:</td></tr>
<tr><th id="564">564</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="565">565</th><td>    }</td></tr>
<tr><th id="566">566</th><td>  }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><i class="doc">/// Predicate for distingushing between control transfer instructions and all</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">/// other instructions for handling forbidden slots. Consider inline assembly</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">/// as unsafe as well.</i></td></tr>
<tr><th id="574">574</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::SafeInForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE">SafeInForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="575">575</th><td>  <b>if</b> (<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="576">576</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <b>return</b> (<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::IsCTI" title='llvm::MipsII::IsCTI' data-ref="llvm::MipsII::IsCTI">IsCTI</a>) == <var>0</var>;</td></tr>
<tr><th id="579">579</th><td>}</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><i class="doc">/// Predicate for distingushing instructions that have forbidden slots.</i></td></tr>
<tr><th id="582">582</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::HasForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE">HasForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="65MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="583">583</th><td>  <b>return</b> (<a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::HasForbiddenSlot" title='llvm::MipsII::HasForbiddenSlot' data-ref="llvm::MipsII::HasForbiddenSlot">HasForbiddenSlot</a>) != <var>0</var>;</td></tr>
<tr><th id="584">584</th><td>}</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i class="doc">/// Return the number of bytes of code the specified instruction may be.</i></td></tr>
<tr><th id="587">587</th><td><em>unsigned</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="588">588</th><td>  <b>switch</b> (<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="589">589</th><td>  <b>default</b>:</td></tr>
<tr><th id="590">590</th><td>    <b>return</b> <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="591">591</th><td>  <b>case</b>  <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="592">592</th><td>  <b>case</b>  <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR">INLINEASM_BR</a>: {       <i>// Inline Asm: Variable size.</i></td></tr>
<tr><th id="593">593</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="67MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="67MF">MF</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="594">594</th><td>    <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="68AsmStr" title='AsmStr' data-type='const char *' data-ref="68AsmStr">AsmStr</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;getInlineAsmLength&apos;">getInlineAsmLength</span>(AsmStr, *MF-&gt;getTarget().getMCAsmInfo());</td></tr>
<tr><th id="596">596</th><td>  }</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;CONSTPOOL_ENTRY&apos; in namespace &apos;llvm::Mips&apos;">CONSTPOOL_ENTRY</span>:</td></tr>
<tr><th id="598">598</th><td>    <i>// If this machine instr is a constant pool entry, its size is recorded as</i></td></tr>
<tr><th id="599">599</th><td><i>    // operand #2.</i></td></tr>
<tr><th id="600">600</th><td>    <b>return</b> MI.getOperand(<var>2</var>).getImm();</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="605">605</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::genInstrWithNewOpc' data-ref="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">genInstrWithNewOpc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="69NewOpc" title='NewOpc' data-type='unsigned int' data-ref="69NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="606">606</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="70I" title='I' data-type='MachineBasicBlock::iterator' data-ref="70I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="607">607</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col1 decl" id="71MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="71MIB">MIB</dfn>;</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i>// Certain branches have two forms: e.g beq $1, $zero, dest vs beqz $1, dest</i></td></tr>
<tr><th id="610">610</th><td><i>  // Pick the zero form of the branch for readable assembly and for greater</i></td></tr>
<tr><th id="611">611</th><td><i>  // branch distance in non-microMIPS mode.</i></td></tr>
<tr><th id="612">612</th><td><i>  // Additional MIPSR6 does not permit the use of register $zero for compact</i></td></tr>
<tr><th id="613">613</th><td><i>  // branches.</i></td></tr>
<tr><th id="614">614</th><td><i>  // FIXME: Certain atomic sequences on mips64 generate 32bit references to</i></td></tr>
<tr><th id="615">615</th><td><i>  // Mips::ZERO, which is incorrect. This test should be updated to use</i></td></tr>
<tr><th id="616">616</th><td><i>  // Subtarget.getABI().GetZeroReg() when those atomic sequences and others</i></td></tr>
<tr><th id="617">617</th><td><i>  // are fixed.</i></td></tr>
<tr><th id="618">618</th><td>  <em>int</em> <dfn class="local col2 decl" id="72ZeroOperandPosition" title='ZeroOperandPosition' data-type='int' data-ref="72ZeroOperandPosition">ZeroOperandPosition</dfn> = -<var>1</var>;</td></tr>
<tr><th id="619">619</th><td>  <em>bool</em> <dfn class="local col3 decl" id="73BranchWithZeroOperand" title='BranchWithZeroOperand' data-type='bool' data-ref="73BranchWithZeroOperand">BranchWithZeroOperand</dfn> = <b>false</b>;</td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (<a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>()) {</td></tr>
<tr><th id="621">621</th><td>    <em>auto</em> <dfn class="local col4 decl" id="74TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="74TRI">TRI</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="622">622</th><td>    ZeroOperandPosition = I-&gt;findRegisterUseOperandIdx(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, <b>false</b>, TRI);</td></tr>
<tr><th id="623">623</th><td>    <a class="local col3 ref" href="#73BranchWithZeroOperand" title='BranchWithZeroOperand' data-ref="73BranchWithZeroOperand">BranchWithZeroOperand</a> = <a class="local col2 ref" href="#72ZeroOperandPosition" title='ZeroOperandPosition' data-ref="72ZeroOperandPosition">ZeroOperandPosition</a> != -<var>1</var>;</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (<a class="local col3 ref" href="#73BranchWithZeroOperand" title='BranchWithZeroOperand' data-ref="73BranchWithZeroOperand">BranchWithZeroOperand</a>) {</td></tr>
<tr><th id="627">627</th><td>    <b>switch</b> (<a class="local col9 ref" href="#69NewOpc" title='NewOpc' data-ref="69NewOpc">NewOpc</a>) {</td></tr>
<tr><th id="628">628</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span>:</td></tr>
<tr><th id="629">629</th><td>      NewOpc = Mips::<span class='error' title="no member named &apos;BEQZC&apos; in namespace &apos;llvm::Mips&apos;">BEQZC</span>;</td></tr>
<tr><th id="630">630</th><td>      <b>break</b>;</td></tr>
<tr><th id="631">631</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>:</td></tr>
<tr><th id="632">632</th><td>      NewOpc = Mips::<span class='error' title="no member named &apos;BNEZC&apos; in namespace &apos;llvm::Mips&apos;">BNEZC</span>;</td></tr>
<tr><th id="633">633</th><td>      <b>break</b>;</td></tr>
<tr><th id="634">634</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BGEC&apos; in namespace &apos;llvm::Mips&apos;">BGEC</span>:</td></tr>
<tr><th id="635">635</th><td>      NewOpc = Mips::<span class='error' title="no member named &apos;BGEZC&apos; in namespace &apos;llvm::Mips&apos;">BGEZC</span>;</td></tr>
<tr><th id="636">636</th><td>      <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BLTC&apos; in namespace &apos;llvm::Mips&apos;">BLTC</span>:</td></tr>
<tr><th id="638">638</th><td>      NewOpc = Mips::<span class='error' title="no member named &apos;BLTZC&apos; in namespace &apos;llvm::Mips&apos;">BLTZC</span>;</td></tr>
<tr><th id="639">639</th><td>      <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>:</td></tr>
<tr><th id="641">641</th><td>      NewOpc = Mips::<span class='error' title="no member named &apos;BEQZC64&apos; in namespace &apos;llvm::Mips&apos;">BEQZC64</span>;</td></tr>
<tr><th id="642">642</th><td>      <b>break</b>;</td></tr>
<tr><th id="643">643</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span>:</td></tr>
<tr><th id="644">644</th><td>      NewOpc = Mips::<span class='error' title="no member named &apos;BNEZC64&apos; in namespace &apos;llvm::Mips&apos;">BNEZC64</span>;</td></tr>
<tr><th id="645">645</th><td>      <b>break</b>;</td></tr>
<tr><th id="646">646</th><td>    }</td></tr>
<tr><th id="647">647</th><td>  }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  MIB = BuildMI(*I-&gt;getParent(), I, I-&gt;getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <i>// For MIPSR6 JI*C requires an immediate 0 as an operand, JIALC(64) an</i></td></tr>
<tr><th id="652">652</th><td><i>  // immediate 0 as an operand and requires the removal of it's implicit-def %ra</i></td></tr>
<tr><th id="653">653</th><td><i>  // implicit operand as copying the implicit operations of the instructio we're</i></td></tr>
<tr><th id="654">654</th><td><i>  // looking at will give us the correct flags.</i></td></tr>
<tr><th id="655">655</th><td>  <b>if</b> (NewOpc == Mips::<span class='error' title="no member named &apos;JIC&apos; in namespace &apos;llvm::Mips&apos;">JIC</span> || NewOpc == Mips::<span class='error' title="no member named &apos;JIALC&apos; in namespace &apos;llvm::Mips&apos;">JIALC</span> || NewOpc == Mips::<span class='error' title="no member named &apos;JIC64&apos; in namespace &apos;llvm::Mips&apos;">JIC64</span> ||</td></tr>
<tr><th id="656">656</th><td>      NewOpc == Mips::<span class='error' title="no member named &apos;JIALC64&apos; in namespace &apos;llvm::Mips&apos;">JIALC64</span>) {</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    <b>if</b> (NewOpc == Mips::<span class='error' title="no member named &apos;JIALC&apos; in namespace &apos;llvm::Mips&apos;">JIALC</span> || NewOpc == Mips::<span class='error' title="no member named &apos;JIALC64&apos; in namespace &apos;llvm::Mips&apos;">JIALC64</span>)</td></tr>
<tr><th id="659">659</th><td>      <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="75J" title='J' data-type='unsigned int' data-ref="75J">J</dfn> = <var>0</var>, <dfn class="local col6 decl" id="76E" title='E' data-type='unsigned int' data-ref="76E">E</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#75J" title='J' data-ref="75J">J</a> &lt; <a class="local col6 ref" href="#76E" title='E' data-ref="76E">E</a>; ++<a class="local col5 ref" href="#75J" title='J' data-ref="75J">J</a>) {</td></tr>
<tr><th id="662">662</th><td>      <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75J" title='J' data-ref="75J">J</a>));</td></tr>
<tr><th id="663">663</th><td>    }</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>    <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>    <i>// If I has an MCSymbol operand (used by asm printer, to emit R_MIPS_JALR),</i></td></tr>
<tr><th id="668">668</th><td><i>    // add it to the new instruction.</i></td></tr>
<tr><th id="669">669</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="77J" title='J' data-type='unsigned int' data-ref="77J">J</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <dfn class="local col8 decl" id="78E" title='E' data-type='unsigned int' data-ref="78E">E</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="670">670</th><td>         <a class="local col7 ref" href="#77J" title='J' data-ref="77J">J</a> &lt; <a class="local col8 ref" href="#78E" title='E' data-ref="78E">E</a>; ++<a class="local col7 ref" href="#77J" title='J' data-ref="77J">J</a>) {</td></tr>
<tr><th id="671">671</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="79MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="79MO">MO</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77J" title='J' data-ref="77J">J</a>);</td></tr>
<tr><th id="672">672</th><td>      <b>if</b> (<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() &amp;&amp; (<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_JALR" title='llvm::MipsII::TOF::MO_JALR' data-ref="llvm::MipsII::TOF::MO_JALR">MO_JALR</a>))</td></tr>
<tr><th id="673">673</th><td>        <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>(), <span class="namespace">MipsII::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_JALR" title='llvm::MipsII::TOF::MO_JALR' data-ref="llvm::MipsII::TOF::MO_JALR">MO_JALR</a>);</td></tr>
<tr><th id="674">674</th><td>    }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  } <b>else</b> {</td></tr>
<tr><th id="678">678</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="80J" title='J' data-type='unsigned int' data-ref="80J">J</dfn> = <var>0</var>, <dfn class="local col1 decl" id="81E" title='E' data-type='unsigned int' data-ref="81E">E</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#80J" title='J' data-ref="80J">J</a> &lt; <a class="local col1 ref" href="#81E" title='E' data-ref="81E">E</a>; ++<a class="local col0 ref" href="#80J" title='J' data-ref="80J">J</a>) {</td></tr>
<tr><th id="679">679</th><td>      <b>if</b> (<a class="local col3 ref" href="#73BranchWithZeroOperand" title='BranchWithZeroOperand' data-ref="73BranchWithZeroOperand">BranchWithZeroOperand</a> &amp;&amp; (<em>unsigned</em>)<a class="local col2 ref" href="#72ZeroOperandPosition" title='ZeroOperandPosition' data-ref="72ZeroOperandPosition">ZeroOperandPosition</a> == <a class="local col0 ref" href="#80J" title='J' data-ref="80J">J</a>)</td></tr>
<tr><th id="680">680</th><td>        <b>continue</b>;</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>      <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#80J" title='J' data-ref="80J">J</a>));</td></tr>
<tr><th id="683">683</th><td>    }</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>);</td></tr>
<tr><th id="687">687</th><td>  <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>);</td></tr>
<tr><th id="688">688</th><td>  <b>return</b> <a class="local col1 ref" href="#71MIB" title='MIB' data-ref="71MIB">MIB</a>;</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::MipsInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="82MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="83SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="83SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="692">692</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col4 decl" id="84SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="84SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="693">693</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isBundle() &amp;&amp; &quot;TargetInstrInfo::findCommutedOpIndices() can&apos;t handle bundles&quot;) ? void (0) : __assert_fail (&quot;!MI.isBundle() &amp;&amp; \&quot;TargetInstrInfo::findCommutedOpIndices() can&apos;t handle bundles\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 694, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() &amp;&amp;</td></tr>
<tr><th id="694">694</th><td>         <q>"TargetInstrInfo::findCommutedOpIndices() can't handle bundles"</q>);</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="85MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="85MCID">MCID</dfn> = <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="697">697</th><td>  <b>if</b> (!<a class="local col5 ref" href="#85MCID" title='MCID' data-ref="85MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="698">698</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <b>switch</b> (<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DPADD_U_H&apos; in namespace &apos;llvm::Mips&apos;">DPADD_U_H</span>:</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DPADD_U_W&apos; in namespace &apos;llvm::Mips&apos;">DPADD_U_W</span>:</td></tr>
<tr><th id="703">703</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DPADD_U_D&apos; in namespace &apos;llvm::Mips&apos;">DPADD_U_D</span>:</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DPADD_S_H&apos; in namespace &apos;llvm::Mips&apos;">DPADD_S_H</span>:</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DPADD_S_W&apos; in namespace &apos;llvm::Mips&apos;">DPADD_S_W</span>:</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DPADD_S_D&apos; in namespace &apos;llvm::Mips&apos;">DPADD_S_D</span>:</td></tr>
<tr><th id="707">707</th><td>    <i>// The first operand is both input and output, so it should not commute</i></td></tr>
<tr><th id="708">708</th><td>    <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;fixCommutedOpIndices&apos;">fixCommutedOpIndices</span>(SrcOpIdx1, SrcOpIdx2, <var>2</var>, <var>3</var>))</td></tr>
<tr><th id="709">709</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <b>if</b> (!<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#83SrcOpIdx1" title='SrcOpIdx1' data-ref="83SrcOpIdx1">SrcOpIdx1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#84SrcOpIdx2" title='SrcOpIdx2' data-ref="84SrcOpIdx2">SrcOpIdx2</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="712">712</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td>  <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">findCommutedOpIndices</span>(MI, SrcOpIdx1, SrcOpIdx2);</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// ins, ext, dext*, dins have the following constraints:</i></td></tr>
<tr><th id="719">719</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;= pos      &lt;  Y</i></td></tr>
<tr><th id="720">720</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;  size     &lt;= Y</i></td></tr>
<tr><th id="721">721</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;  pos+size &lt;= Y</i></td></tr>
<tr><th id="722">722</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">//</i></td></tr>
<tr><th id="723">723</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// dinsm and dinsu have the following constraints:</i></td></tr>
<tr><th id="724">724</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;= pos      &lt;  Y</i></td></tr>
<tr><th id="725">725</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;= size     &lt;= Y</i></td></tr>
<tr><th id="726">726</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// X &lt;  pos+size &lt;= Y</i></td></tr>
<tr><th id="727">727</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">//</i></td></tr>
<tr><th id="728">728</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// The callee of verifyInsExtInstruction however gives the bounds of</i></td></tr>
<tr><th id="729">729</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// dins[um] like the other (d)ins (d)ext(um) instructions, so that this</i></td></tr>
<tr><th id="730">730</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// function doesn't have to vary it's behaviour based on the instruction</i></td></tr>
<tr><th id="731">731</th><td><i  data-doc="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">// being checked.</i></td></tr>
<tr><th id="732">732</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll" title='verifyInsExtInstruction' data-type='bool verifyInsExtInstruction(const llvm::MachineInstr &amp; MI, llvm::StringRef &amp; ErrInfo, const int64_t PosLow, const int64_t PosHigh, const int64_t SizeLow, const int64_t SizeHigh, const int64_t BothLow, const int64_t BothHigh)' data-ref="_ZL23verifyInsExtInstructionRKN4llvm12MachineInstrERNS_9StringRefEllllll">verifyInsExtInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="86MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col7 decl" id="87ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="87ErrInfo">ErrInfo</dfn>,</td></tr>
<tr><th id="733">733</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="88PosLow" title='PosLow' data-type='const int64_t' data-ref="88PosLow">PosLow</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="89PosHigh" title='PosHigh' data-type='const int64_t' data-ref="89PosHigh">PosHigh</dfn>,</td></tr>
<tr><th id="734">734</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="90SizeLow" title='SizeLow' data-type='const int64_t' data-ref="90SizeLow">SizeLow</dfn>,</td></tr>
<tr><th id="735">735</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="91SizeHigh" title='SizeHigh' data-type='const int64_t' data-ref="91SizeHigh">SizeHigh</dfn>,</td></tr>
<tr><th id="736">736</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="92BothLow" title='BothLow' data-type='const int64_t' data-ref="92BothLow">BothLow</dfn>,</td></tr>
<tr><th id="737">737</th><td>                                    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="93BothHigh" title='BothHigh' data-type='const int64_t' data-ref="93BothHigh">BothHigh</dfn>) {</td></tr>
<tr><th id="738">738</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="94MOPos" title='MOPos' data-type='llvm::MachineOperand' data-ref="94MOPos">MOPos</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="739">739</th><td>  <b>if</b> (!<a class="local col4 ref" href="#94MOPos" title='MOPos' data-ref="94MOPos">MOPos</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="740">740</th><td>    <a class="local col7 ref" href="#87ErrInfo" title='ErrInfo' data-ref="87ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Position is not an immediate!"</q>;</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="95Pos" title='Pos' data-type='int64_t' data-ref="95Pos">Pos</dfn> = <a class="local col4 ref" href="#94MOPos" title='MOPos' data-ref="94MOPos">MOPos</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="744">744</th><td>  <b>if</b> (!((<a class="local col8 ref" href="#88PosLow" title='PosLow' data-ref="88PosLow">PosLow</a> &lt;= <a class="local col5 ref" href="#95Pos" title='Pos' data-ref="95Pos">Pos</a>) &amp;&amp; (<a class="local col5 ref" href="#95Pos" title='Pos' data-ref="95Pos">Pos</a> &lt; <a class="local col9 ref" href="#89PosHigh" title='PosHigh' data-ref="89PosHigh">PosHigh</a>))) {</td></tr>
<tr><th id="745">745</th><td>    <a class="local col7 ref" href="#87ErrInfo" title='ErrInfo' data-ref="87ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Position operand is out of range!"</q>;</td></tr>
<tr><th id="746">746</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="747">747</th><td>  }</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="96MOSize" title='MOSize' data-type='llvm::MachineOperand' data-ref="96MOSize">MOSize</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (!<a class="local col6 ref" href="#96MOSize" title='MOSize' data-ref="96MOSize">MOSize</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="751">751</th><td>    <a class="local col7 ref" href="#87ErrInfo" title='ErrInfo' data-ref="87ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Size operand is not an immediate!"</q>;</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="753">753</th><td>  }</td></tr>
<tr><th id="754">754</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="97Size" title='Size' data-type='int64_t' data-ref="97Size">Size</dfn> = <a class="local col6 ref" href="#96MOSize" title='MOSize' data-ref="96MOSize">MOSize</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (!((<a class="local col0 ref" href="#90SizeLow" title='SizeLow' data-ref="90SizeLow">SizeLow</a> &lt; <a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a>) &amp;&amp; (<a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a> &lt;= <a class="local col1 ref" href="#91SizeHigh" title='SizeHigh' data-ref="91SizeHigh">SizeHigh</a>))) {</td></tr>
<tr><th id="756">756</th><td>    <a class="local col7 ref" href="#87ErrInfo" title='ErrInfo' data-ref="87ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Size operand is out of range!"</q>;</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="758">758</th><td>  }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <b>if</b> (!((<a class="local col2 ref" href="#92BothLow" title='BothLow' data-ref="92BothLow">BothLow</a> &lt; (<a class="local col5 ref" href="#95Pos" title='Pos' data-ref="95Pos">Pos</a> + <a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a>)) &amp;&amp; ((<a class="local col5 ref" href="#95Pos" title='Pos' data-ref="95Pos">Pos</a> + <a class="local col7 ref" href="#97Size" title='Size' data-ref="97Size">Size</a>) &lt;= <a class="local col3 ref" href="#93BothHigh" title='BothHigh' data-ref="93BothHigh">BothHigh</a>))) {</td></tr>
<tr><th id="761">761</th><td>    <a class="local col7 ref" href="#87ErrInfo" title='ErrInfo' data-ref="87ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Position + Size is out of range!"</q>;</td></tr>
<tr><th id="762">762</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="763">763</th><td>  }</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><i>//  Perform target specific instruction verification.</i></td></tr>
<tr><th id="769">769</th><td><b>template</b>&lt;<em>unsigned</em> Width, <em>unsigned</em> Scale&gt;</td></tr>
<tr><th id="770">770</th><td><em>bool</em> <dfn class="decl def" id="_Z20checkScaledImmediateRKN4llvm12MachineInstrERNS_9StringRefEj" title='checkScaledImmediate' data-ref="_Z20checkScaledImmediateRKN4llvm12MachineInstrERNS_9StringRefEj">checkScaledImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="98MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&amp; <dfn class="local col9 decl" id="99ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="99ErrInfo">ErrInfo</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="100OpndIdx" title='OpndIdx' data-type='unsigned int' data-ref="100OpndIdx">OpndIdx</dfn>) {</td></tr>
<tr><th id="771">771</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().OpInfo[OpndIdx].OperandType == MCOI::OPERAND_IMMEDIATE) ? void (0) : __assert_fail (&quot;MI.getDesc().OpInfo[OpndIdx].OperandType == MCOI::OPERAND_IMMEDIATE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 771, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#100OpndIdx" title='OpndIdx' data-ref="100OpndIdx">OpndIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> == MCOI::<a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_IMMEDIATE" title='llvm::MCOI::OperandType::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OperandType::OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</a>);</td></tr>
<tr><th id="772">772</th><td>  <b>if</b> (<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#100OpndIdx" title='OpndIdx' data-ref="100OpndIdx">OpndIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !isShiftedInt&lt;<a class="tu ref" href="#Width" title='Width' data-use='c' data-ref="Width">Width</a>, <a class="tu ref" href="#Scale" title='Scale' data-use='c' data-ref="Scale">Scale</a>&gt;(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#100OpndIdx" title='OpndIdx' data-ref="100OpndIdx">OpndIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="773">773</th><td>    <a class="local col9 ref" href="#99ErrInfo" title='ErrInfo' data-ref="99ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Operand immediate is not representable!"</q>;</td></tr>
<tr><th id="774">774</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="777">777</th><td>}</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><em>bool</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::MipsInstrInfo::verifyInstruction' data-ref="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="101MI">MI</dfn>,</td></tr>
<tr><th id="781">781</th><td>                                      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col2 decl" id="102ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="102ErrInfo">ErrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="782">782</th><td>  <i>// Verify that ins and ext instructions are well formed.</i></td></tr>
<tr><th id="783">783</th><td>  <b>switch</b> (<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="784">784</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;EXT&apos; in namespace &apos;llvm::Mips&apos;">EXT</span>:</td></tr>
<tr><th id="785">785</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;EXT_MM&apos; in namespace &apos;llvm::Mips&apos;">EXT_MM</span>:</td></tr>
<tr><th id="786">786</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>:</td></tr>
<tr><th id="787">787</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;INS_MM&apos; in namespace &apos;llvm::Mips&apos;">INS_MM</span>:</td></tr>
<tr><th id="788">788</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DINS&apos; in namespace &apos;llvm::Mips&apos;">DINS</span>:</td></tr>
<tr><th id="789">789</th><td>      <b>return</b> verifyInsExtInstruction(MI, ErrInfo, <var>0</var>, <var>32</var>, <var>0</var>, <var>32</var>, <var>0</var>, <var>32</var>);</td></tr>
<tr><th id="790">790</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DINSM&apos; in namespace &apos;llvm::Mips&apos;">DINSM</span>:</td></tr>
<tr><th id="791">791</th><td>      <i>// The ISA spec has a subtle difference between dinsm and dextm</i></td></tr>
<tr><th id="792">792</th><td><i>      // in that it says:</i></td></tr>
<tr><th id="793">793</th><td><i>      // 2 &lt;= size &lt;= 64 for 'dinsm' but 'dextm' has 32 &lt; size &lt;= 64.</i></td></tr>
<tr><th id="794">794</th><td><i>      // To make the bounds checks similar, the range 1 &lt; size &lt;= 64 is checked</i></td></tr>
<tr><th id="795">795</th><td><i>      // for 'dinsm'.</i></td></tr>
<tr><th id="796">796</th><td>      <b>return</b> verifyInsExtInstruction(MI, ErrInfo, <var>0</var>, <var>32</var>, <var>1</var>, <var>64</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="797">797</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DINSU&apos; in namespace &apos;llvm::Mips&apos;">DINSU</span>:</td></tr>
<tr><th id="798">798</th><td>      <i>// The ISA spec has a subtle difference between dinsu and dextu in that</i></td></tr>
<tr><th id="799">799</th><td><i>      // the size range of dinsu is specified as 1 &lt;= size &lt;= 32 whereas size</i></td></tr>
<tr><th id="800">800</th><td><i>      // for dextu is 0 &lt; size &lt;= 32. The range checked for dinsu here is</i></td></tr>
<tr><th id="801">801</th><td><i>      // 0 &lt; size &lt;= 32, which is equivalent and similar to dextu.</i></td></tr>
<tr><th id="802">802</th><td>      <b>return</b> verifyInsExtInstruction(MI, ErrInfo, <var>32</var>, <var>64</var>, <var>0</var>, <var>32</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="803">803</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DEXT&apos; in namespace &apos;llvm::Mips&apos;">DEXT</span>:</td></tr>
<tr><th id="804">804</th><td>      <b>return</b> verifyInsExtInstruction(MI, ErrInfo, <var>0</var>, <var>32</var>, <var>0</var>, <var>32</var>, <var>0</var>, <var>63</var>);</td></tr>
<tr><th id="805">805</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DEXTM&apos; in namespace &apos;llvm::Mips&apos;">DEXTM</span>:</td></tr>
<tr><th id="806">806</th><td>      <b>return</b> verifyInsExtInstruction(MI, ErrInfo, <var>0</var>, <var>32</var>, <var>32</var>, <var>64</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DEXTU&apos; in namespace &apos;llvm::Mips&apos;">DEXTU</span>:</td></tr>
<tr><th id="808">808</th><td>      <b>return</b> verifyInsExtInstruction(MI, ErrInfo, <var>32</var>, <var>64</var>, <var>0</var>, <var>32</var>, <var>32</var>, <var>64</var>);</td></tr>
<tr><th id="809">809</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;TAILCALLREG&apos; in namespace &apos;llvm::Mips&apos;">TAILCALLREG</span>:</td></tr>
<tr><th id="810">810</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoIndirectBranch&apos; in namespace &apos;llvm::Mips&apos;">PseudoIndirectBranch</span>:</td></tr>
<tr><th id="811">811</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JR&apos; in namespace &apos;llvm::Mips&apos;">JR</span>:</td></tr>
<tr><th id="812">812</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JR64&apos; in namespace &apos;llvm::Mips&apos;">JR64</span>:</td></tr>
<tr><th id="813">813</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JALR&apos; in namespace &apos;llvm::Mips&apos;">JALR</span>:</td></tr>
<tr><th id="814">814</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JALR64&apos; in namespace &apos;llvm::Mips&apos;">JALR64</span>:</td></tr>
<tr><th id="815">815</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;JALRPseudo&apos; in namespace &apos;llvm::Mips&apos;">JALRPseudo</span>:</td></tr>
<tr><th id="816">816</th><td>      <b>if</b> (!Subtarget.useIndirectJumpsHazard())</td></tr>
<tr><th id="817">817</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>      <a class="local col2 ref" href="#102ErrInfo" title='ErrInfo' data-ref="102ErrInfo">ErrInfo</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"invalid instruction when using jump guards!"</q>;</td></tr>
<tr><th id="820">820</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <i>// Check that we don't use the cjalr output register (usually $c17) in the</i></td></tr>
<tr><th id="823">823</th><td><i>    // delay slot since it will have changed</i></td></tr>
<tr><th id="824">824</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CapJumpLinkPseudo&apos; in namespace &apos;llvm::Mips&apos;">CapJumpLinkPseudo</span>:</td></tr>
<tr><th id="825">825</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CJALR&apos; in namespace &apos;llvm::Mips&apos;">CJALR</span>:</td></tr>
<tr><th id="826">826</th><td>      <i>// errs() &lt;&lt; "CAPJUMPLINK: (delay slot: " &lt;&lt; MI.hasDelaySlot()</i></td></tr>
<tr><th id="827">827</th><td><i>      //    &lt;&lt; ", bundle size: " &lt;&lt; MI.getBundleSize() &lt;&lt; ") "; MI.dump();</i></td></tr>
<tr><th id="828">828</th><td>      <b>if</b> (MI.isBundledWithSucc()) {</td></tr>
<tr><th id="829">829</th><td>        <em>auto</em> &amp;OutputOp =</td></tr>
<tr><th id="830">830</th><td>            MI.getOpcode() == Mips::<span class='error' title="no member named &apos;CJALR&apos; in namespace &apos;llvm::Mips&apos;">CJALR</span> ? MI.getOperand(<var>0</var>) : MI.getOperand(<var>2</var>);</td></tr>
<tr><th id="831">831</th><td>        <b>if</b> (MI.getOpcode() ==</td></tr>
<tr><th id="832">832</th><td>            Mips::<span class='error' title="no member named &apos;CapJumpLinkPseudo&apos; in namespace &apos;llvm::Mips&apos;">CapJumpLinkPseudo</span>) <i>// Op2 here is implicitly c17:</i></td></tr>
<tr><th id="833">833</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OutputOp.isReg() &amp;&amp; OutputOp.getReg() == Mips::C17) ? void (0) : __assert_fail (&quot;OutputOp.isReg() &amp;&amp; OutputOp.getReg() == Mips::C17&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp&quot;, 833, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(OutputOp.isReg() &amp;&amp; OutputOp.getReg() == Mips::<span class='error' title="no member named &apos;C17&apos; in namespace &apos;llvm::Mips&apos;">C17</span>);</td></tr>
<tr><th id="834">834</th><td>        <em>auto</em> DelaySlotInstr = MI.getNextNode();</td></tr>
<tr><th id="835">835</th><td>        <b>if</b> (DelaySlotInstr-&gt;readsRegister(Mips::<span class='error' title="no member named &apos;C17&apos; in namespace &apos;llvm::Mips&apos;">C17</span>)) {</td></tr>
<tr><th id="836">836</th><td>          ErrInfo = <q>"Filled CapJumpLinkPseudo delay slot with a read of $c17 "</q></td></tr>
<tr><th id="837">837</th><td>                    <q>"(which will have been clobbered!)"</q>;</td></tr>
<tr><th id="838">838</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="839">839</th><td>        }</td></tr>
<tr><th id="840">840</th><td>      }</td></tr>
<tr><th id="841">841</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="842">842</th><td>    <i>// FIXME: duplicating all this here is silly, tablegen should</i></td></tr>
<tr><th id="843">843</th><td><i>    //   be able to generate those checks!</i></td></tr>
<tr><th id="844">844</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU8</span>:</td></tr>
<tr><th id="845">845</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU832</span>:</td></tr>
<tr><th id="846">846</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD8</span>:</td></tr>
<tr><th id="847">847</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD832</span>:</td></tr>
<tr><th id="848">848</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE8&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE8</span>:</td></tr>
<tr><th id="849">849</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE832&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE832</span>:</td></tr>
<tr><th id="850">850</th><td>      <b>return</b> checkScaledImmediate&lt;<var>8</var>, <var>0</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="851">851</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span>:</td></tr>
<tr><th id="852">852</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span>:</td></tr>
<tr><th id="853">853</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span>:</td></tr>
<tr><th id="854">854</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span>:</td></tr>
<tr><th id="855">855</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span>:</td></tr>
<tr><th id="856">856</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE1632&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE1632</span>:</td></tr>
<tr><th id="857">857</th><td>      <b>return</b> checkScaledImmediate&lt;<var>8</var>, <var>1</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="858">858</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span>:</td></tr>
<tr><th id="859">859</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD3264&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD3264</span>:</td></tr>
<tr><th id="860">860</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>:</td></tr>
<tr><th id="861">861</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE3264&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE3264</span>:</td></tr>
<tr><th id="862">862</th><td>      <b>return</b> checkScaledImmediate&lt;<var>8</var>, <var>2</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="863">863</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>:</td></tr>
<tr><th id="864">864</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>:</td></tr>
<tr><th id="865">865</th><td>      <b>return</b> checkScaledImmediate&lt;<var>8</var>, <var>3</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="866">866</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>:</td></tr>
<tr><th id="867">867</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>:</td></tr>
<tr><th id="868">868</th><td>      <b>return</b> checkScaledImmediate&lt;<var>11</var>, <var>4</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="869">869</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP_BigImm</span>:</td></tr>
<tr><th id="870">870</th><td>      <b>return</b> checkScaledImmediate&lt;<var>16</var>, <var>4</var>&gt;(MI, ErrInfo, <var>1</var>);</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>:</td></tr>
<tr><th id="872">872</th><td>      <b>return</b> checkScaledImmediate&lt;<var>11</var>, <var>0</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="873">873</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;CSetBoundsImm&apos; in namespace &apos;llvm::Mips&apos;">CSetBoundsImm</span>:</td></tr>
<tr><th id="874">874</th><td>      <i>// FIXME: actually 11 bit unsigned</i></td></tr>
<tr><th id="875">875</th><td>      <b>return</b> checkScaledImmediate&lt;<var>12</var>, <var>0</var>&gt;(MI, ErrInfo, <var>2</var>);</td></tr>
<tr><th id="876">876</th><td>    <b>default</b>:</td></tr>
<tr><th id="877">877</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="878">878</th><td>  }</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="884">884</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::MipsInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="103TF" title='TF' data-type='unsigned int' data-ref="103TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="885">885</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#103TF" title='TF' data-ref="103TF">TF</a></span>, <var>0u</var>);</td></tr>
<tr><th id="886">886</th><td>}</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt;&gt;</td></tr>
<tr><th id="889">889</th><td><a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::MipsInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="890">890</th><td> <b>using</b> <b>namespace</b> <span class="namespace">MipsII</span>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td> <em>static</em> <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em>*&gt; <dfn class="local col4 decl" id="104Flags" title='Flags' data-type='const std::pair&lt;unsigned int, const char *&gt; [42]' data-ref="104Flags">Flags</dfn>[] = {</td></tr>
<tr><th id="893">893</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT" title='llvm::MipsII::TOF::MO_GOT' data-ref="llvm::MipsII::TOF::MO_GOT">MO_GOT</a>,          <q>"mips-got"</q>},</td></tr>
<tr><th id="894">894</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_CALL" title='llvm::MipsII::TOF::MO_GOT_CALL' data-ref="llvm::MipsII::TOF::MO_GOT_CALL">MO_GOT_CALL</a>,     <q>"mips-got-call"</q>},</td></tr>
<tr><th id="895">895</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GPREL" title='llvm::MipsII::TOF::MO_GPREL' data-ref="llvm::MipsII::TOF::MO_GPREL">MO_GPREL</a>,        <q>"mips-gprel"</q>},</td></tr>
<tr><th id="896">896</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_ABS_HI" title='llvm::MipsII::TOF::MO_ABS_HI' data-ref="llvm::MipsII::TOF::MO_ABS_HI">MO_ABS_HI</a>,       <q>"mips-abs-hi"</q>},</td></tr>
<tr><th id="897">897</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_ABS_LO" title='llvm::MipsII::TOF::MO_ABS_LO' data-ref="llvm::MipsII::TOF::MO_ABS_LO">MO_ABS_LO</a>,       <q>"mips-abs-lo"</q>},</td></tr>
<tr><th id="898">898</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_TLSGD" title='llvm::MipsII::TOF::MO_TLSGD' data-ref="llvm::MipsII::TOF::MO_TLSGD">MO_TLSGD</a>,        <q>"mips-tlsgd"</q>},</td></tr>
<tr><th id="899">899</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_TLSLDM" title='llvm::MipsII::TOF::MO_TLSLDM' data-ref="llvm::MipsII::TOF::MO_TLSLDM">MO_TLSLDM</a>,       <q>"mips-tlsldm"</q>},</td></tr>
<tr><th id="900">900</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_DTPREL_HI" title='llvm::MipsII::TOF::MO_DTPREL_HI' data-ref="llvm::MipsII::TOF::MO_DTPREL_HI">MO_DTPREL_HI</a>,    <q>"mips-dtprel-hi"</q>},</td></tr>
<tr><th id="901">901</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_DTPREL_LO" title='llvm::MipsII::TOF::MO_DTPREL_LO' data-ref="llvm::MipsII::TOF::MO_DTPREL_LO">MO_DTPREL_LO</a>,    <q>"mips-dtprel-lo"</q>},</td></tr>
<tr><th id="902">902</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOTTPREL" title='llvm::MipsII::TOF::MO_GOTTPREL' data-ref="llvm::MipsII::TOF::MO_GOTTPREL">MO_GOTTPREL</a>,     <q>"mips-gottprel"</q>},</td></tr>
<tr><th id="903">903</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_TPREL_HI" title='llvm::MipsII::TOF::MO_TPREL_HI' data-ref="llvm::MipsII::TOF::MO_TPREL_HI">MO_TPREL_HI</a>,     <q>"mips-tprel-hi"</q>},</td></tr>
<tr><th id="904">904</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_TPREL_LO" title='llvm::MipsII::TOF::MO_TPREL_LO' data-ref="llvm::MipsII::TOF::MO_TPREL_LO">MO_TPREL_LO</a>,     <q>"mips-tprel-lo"</q>},</td></tr>
<tr><th id="905">905</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GPOFF_HI" title='llvm::MipsII::TOF::MO_GPOFF_HI' data-ref="llvm::MipsII::TOF::MO_GPOFF_HI">MO_GPOFF_HI</a>,     <q>"mips-gpoff-hi"</q>},</td></tr>
<tr><th id="906">906</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GPOFF_LO" title='llvm::MipsII::TOF::MO_GPOFF_LO' data-ref="llvm::MipsII::TOF::MO_GPOFF_LO">MO_GPOFF_LO</a>,     <q>"mips-gpoff-lo"</q>},</td></tr>
<tr><th id="907">907</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_DISP" title='llvm::MipsII::TOF::MO_GOT_DISP' data-ref="llvm::MipsII::TOF::MO_GOT_DISP">MO_GOT_DISP</a>,     <q>"mips-got-disp"</q>},</td></tr>
<tr><th id="908">908</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_PAGE" title='llvm::MipsII::TOF::MO_GOT_PAGE' data-ref="llvm::MipsII::TOF::MO_GOT_PAGE">MO_GOT_PAGE</a>,     <q>"mips-got-page"</q>},</td></tr>
<tr><th id="909">909</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_OFST" title='llvm::MipsII::TOF::MO_GOT_OFST' data-ref="llvm::MipsII::TOF::MO_GOT_OFST">MO_GOT_OFST</a>,     <q>"mips-got-ofst"</q>},</td></tr>
<tr><th id="910">910</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_HIGHER" title='llvm::MipsII::TOF::MO_HIGHER' data-ref="llvm::MipsII::TOF::MO_HIGHER">MO_HIGHER</a>,       <q>"mips-higher"</q>},</td></tr>
<tr><th id="911">911</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_HIGHEST" title='llvm::MipsII::TOF::MO_HIGHEST' data-ref="llvm::MipsII::TOF::MO_HIGHEST">MO_HIGHEST</a>,      <q>"mips-highest"</q>},</td></tr>
<tr><th id="912">912</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_HI16" title='llvm::MipsII::TOF::MO_GOT_HI16' data-ref="llvm::MipsII::TOF::MO_GOT_HI16">MO_GOT_HI16</a>,     <q>"mips-got-hi16"</q>},</td></tr>
<tr><th id="913">913</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_GOT_LO16" title='llvm::MipsII::TOF::MO_GOT_LO16' data-ref="llvm::MipsII::TOF::MO_GOT_LO16">MO_GOT_LO16</a>,     <q>"mips-got-lo16"</q>},</td></tr>
<tr><th id="914">914</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CALL_HI16" title='llvm::MipsII::TOF::MO_CALL_HI16' data-ref="llvm::MipsII::TOF::MO_CALL_HI16">MO_CALL_HI16</a>,    <q>"mips-call-hi16"</q>},</td></tr>
<tr><th id="915">915</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CALL_LO16" title='llvm::MipsII::TOF::MO_CALL_LO16' data-ref="llvm::MipsII::TOF::MO_CALL_LO16">MO_CALL_LO16</a>,    <q>"mips-call-lo16"</q>},</td></tr>
<tr><th id="916">916</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_JALR" title='llvm::MipsII::TOF::MO_JALR' data-ref="llvm::MipsII::TOF::MO_JALR">MO_JALR</a>,         <q>"mips-jalr"</q>},</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_PCREL_LO" title='llvm::MipsII::TOF::MO_PCREL_LO' data-ref="llvm::MipsII::TOF::MO_PCREL_LO">MO_PCREL_LO</a>,  <q>"mips-pcrel-lo16"</q> },</td></tr>
<tr><th id="919">919</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_PCREL_HI" title='llvm::MipsII::TOF::MO_PCREL_HI' data-ref="llvm::MipsII::TOF::MO_PCREL_HI">MO_PCREL_HI</a>,  <q>"mips-pcrel-hi16"</q> },</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB11" title='llvm::MipsII::TOF::MO_CAPTAB11' data-ref="llvm::MipsII::TOF::MO_CAPTAB11">MO_CAPTAB11</a>,         <q>"mips-captable11"</q> },</td></tr>
<tr><th id="922">922</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_CALL11" title='llvm::MipsII::TOF::MO_CAPTAB_CALL11' data-ref="llvm::MipsII::TOF::MO_CAPTAB_CALL11">MO_CAPTAB_CALL11</a>,    <q>"mips-captable11-call"</q> },</td></tr>
<tr><th id="923">923</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB20" title='llvm::MipsII::TOF::MO_CAPTAB20' data-ref="llvm::MipsII::TOF::MO_CAPTAB20">MO_CAPTAB20</a>,         <q>"mips-captable20"</q> },</td></tr>
<tr><th id="924">924</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_CALL20" title='llvm::MipsII::TOF::MO_CAPTAB_CALL20' data-ref="llvm::MipsII::TOF::MO_CAPTAB_CALL20">MO_CAPTAB_CALL20</a>,    <q>"mips-captable20-call"</q> },</td></tr>
<tr><th id="925">925</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_LO16" title='llvm::MipsII::TOF::MO_CAPTAB_LO16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_LO16">MO_CAPTAB_LO16</a>,      <q>"mips-captable-lo16"</q> },</td></tr>
<tr><th id="926">926</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_HI16" title='llvm::MipsII::TOF::MO_CAPTAB_HI16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_HI16">MO_CAPTAB_HI16</a>,      <q>"mips-captable-hi16"</q> },</td></tr>
<tr><th id="927">927</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_CALL_LO16" title='llvm::MipsII::TOF::MO_CAPTAB_CALL_LO16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_CALL_LO16">MO_CAPTAB_CALL_LO16</a>, <q>"mips-captable-lo16-call"</q> },</td></tr>
<tr><th id="928">928</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_CALL_HI16" title='llvm::MipsII::TOF::MO_CAPTAB_CALL_HI16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_CALL_HI16">MO_CAPTAB_CALL_HI16</a>, <q>"mips-captable-hi16-call"</q> },</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTABLE_OFF_HI" title='llvm::MipsII::TOF::MO_CAPTABLE_OFF_HI' data-ref="llvm::MipsII::TOF::MO_CAPTABLE_OFF_HI">MO_CAPTABLE_OFF_HI</a>, <q>"mips-captable-off-hi"</q> },</td></tr>
<tr><th id="931">931</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTABLE_OFF_LO" title='llvm::MipsII::TOF::MO_CAPTABLE_OFF_LO' data-ref="llvm::MipsII::TOF::MO_CAPTABLE_OFF_LO">MO_CAPTABLE_OFF_LO</a>, <q>"mips-captable-off-lo"</q> },</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_TLSGD_HI16" title='llvm::MipsII::TOF::MO_CAPTAB_TLSGD_HI16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_TLSGD_HI16">MO_CAPTAB_TLSGD_HI16</a>,  <q>"mips-captable-tlsgd-hi16"</q> },</td></tr>
<tr><th id="934">934</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_TLSGD_LO16" title='llvm::MipsII::TOF::MO_CAPTAB_TLSGD_LO16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_TLSGD_LO16">MO_CAPTAB_TLSGD_LO16</a>,  <q>"mips-captable-tlsgd-lo16"</q> },</td></tr>
<tr><th id="935">935</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_TLSLDM_HI16" title='llvm::MipsII::TOF::MO_CAPTAB_TLSLDM_HI16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_TLSLDM_HI16">MO_CAPTAB_TLSLDM_HI16</a>, <q>"mips-captable-tlsldm-hi16"</q> },</td></tr>
<tr><th id="936">936</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_TLSLDM_LO16" title='llvm::MipsII::TOF::MO_CAPTAB_TLSLDM_LO16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_TLSLDM_LO16">MO_CAPTAB_TLSLDM_LO16</a>, <q>"mips-captable-tlsldm-lo16"</q> },</td></tr>
<tr><th id="937">937</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_TPREL_HI16" title='llvm::MipsII::TOF::MO_CAPTAB_TPREL_HI16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_TPREL_HI16">MO_CAPTAB_TPREL_HI16</a>,  <q>"mips-captable-gottprel-hi16"</q> },</td></tr>
<tr><th id="938">938</th><td>    <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">{</a> <a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::MipsII::TOF::MO_CAPTAB_TPREL_LO16" title='llvm::MipsII::TOF::MO_CAPTAB_TPREL_LO16' data-ref="llvm::MipsII::TOF::MO_CAPTAB_TPREL_LO16">MO_CAPTAB_TPREL_LO16</a>,  <q>"mips-captable-gottprel-lo16"</q> },</td></tr>
<tr><th id="939">939</th><td>  };</td></tr>
<tr><th id="940">940</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col4 ref" href="#104Flags" title='Flags' data-ref="104Flags">Flags</a>);</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
