

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Thu Mar 31 15:01:58 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      631|      631| 6.310 us | 6.310 us |  631|  631|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      629|      629|        23|          1|          1|   608|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    310|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     282|    194|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        0|      -|     610|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     892|    697|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv1d_urem_10ns_cud_U36  |conv1d_urem_10ns_cud  |        0|      0|  282|  194|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  282|  194|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln9_fu_317_p2          |     *    |      3|  0|  21|          32|          32|
    |add_ln13_1_fu_333_p2       |     +    |      0|  0|  34|          34|          34|
    |add_ln13_fu_218_p2         |     +    |      0|  0|  32|          32|           2|
    |add_ln14_1_fu_295_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln14_fu_212_p2         |     +    |      0|  0|  32|          32|           1|
    |add_ln9_1_fu_324_p2        |     +    |      0|  0|  33|          33|          33|
    |add_ln9_2_fu_238_p2        |     +    |      0|  0|  10|          10|           1|
    |add_ln9_3_fu_264_p2        |     +    |      0|  0|   4|           1|           3|
    |add_ln9_fu_282_p2          |     +    |      0|  0|  32|          32|          32|
    |pp_fu_311_p2               |     +    |      0|  0|   8|           8|           1|
    |and_ln14_fu_354_p2         |    and   |      0|  0|   1|           1|           1|
    |ap_block_state16_io        |    and   |      0|  0|   1|           1|           1|
    |empty_11_fu_348_p2         |   icmp   |      0|  0|   5|          10|           1|
    |icmp_ln10_fu_250_p2        |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln14_1_fu_306_p2      |   icmp   |      0|  0|  12|          32|          32|
    |icmp_ln14_fu_300_p2        |   icmp   |      0|  0|  12|          32|           1|
    |icmp_ln9_fu_232_p2         |   icmp   |      0|  0|   5|          10|          10|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   1|           1|           1|
    |select_ln9_1_fu_270_p3     |  select  |      0|  0|   3|           1|           3|
    |select_ln9_fu_256_p3       |  select  |      0|  0|   8|           1|           1|
    |tmp_V_195_fu_365_p3        |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      3|  0| 310|         347|         249|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |   3|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter22                 |   3|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_180_p4  |   3|          2|   10|         20|
    |ap_phi_mux_nn_0_phi_fu_192_p4            |   3|          2|    3|          6|
    |ap_phi_mux_pp_0_phi_fu_204_p4            |   3|          2|    8|         16|
    |in_V_blk_n_AR                            |   3|          2|    1|          2|
    |in_V_blk_n_R                             |   3|          2|    1|          2|
    |indvar_flatten_reg_176                   |   3|          2|   10|         20|
    |nn_0_reg_188                             |   3|          2|    3|          6|
    |pp_0_reg_200                             |   3|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  33|         24|   47|         96|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln14_reg_391          |  32|   0|   32|          0|
    |add_ln9_2_reg_410         |  10|   0|   10|          0|
    |add_ln9_reg_425           |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |empty_11_reg_460          |   1|   0|    1|          0|
    |icmp_ln14_1_reg_439       |   1|   0|    1|          0|
    |icmp_ln14_reg_434         |   1|   0|    1|          0|
    |icmp_ln9_reg_406          |   1|   0|    1|          0|
    |in_V_addr_reg_454         |  32|   0|   32|          0|
    |indvar_flatten_reg_176    |  10|   0|   10|          0|
    |mul_ln9_reg_449           |  32|   0|   32|          0|
    |nn_0_reg_188              |   3|   0|    3|          0|
    |pp_0_reg_200              |   8|   0|    8|          0|
    |pp_reg_444                |   8|   0|    8|          0|
    |select_ln9_1_reg_420      |   3|   0|    3|          0|
    |select_ln9_reg_415        |   8|   0|    8|          0|
    |sext_ln13_reg_396         |  33|   0|   33|          0|
    |tmp_V_reg_464             |  16|   0|   16|          0|
    |trunc_ln9_reg_430         |   2|   0|    2|          0|
    |zext_ln9_1_reg_401        |  31|   0|   34|          3|
    |icmp_ln14_1_reg_439       |  64|  32|    1|          0|
    |icmp_ln14_reg_434         |  64|  32|    1|          0|
    |icmp_ln9_reg_406          |  64|  32|    1|          0|
    |select_ln9_reg_415        |  64|  32|    8|          0|
    |trunc_ln9_reg_430         |  64|  32|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 610| 160|  306|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  load_input  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  load_input  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  load_input  | return value |
|m_axi_in_V_AWVALID    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREADY    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWADDR     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWID       | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLEN      | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWSIZE     | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWBURST    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWLOCK     | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWCACHE    | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWPROT     | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWQOS      | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWREGION   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_AWUSER     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WVALID     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WREADY     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WDATA      | out |   16|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WSTRB      | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WLAST      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WID        | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_WUSER      | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARVALID    | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREADY    |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARADDR     | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARID       | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLEN      | out |   32|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARSIZE     | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARBURST    | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARLOCK     | out |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARCACHE    | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARPROT     | out |    3|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARQOS      | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARREGION   | out |    4|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_ARUSER     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RVALID     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RREADY     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RDATA      |  in |   16|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RLAST      |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RID        |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RUSER      |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_RRESP      |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BVALID     |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BREADY     | out |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BRESP      |  in |    2|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BID        |  in |    1|    m_axi   |     in_V     |    pointer   |
|m_axi_in_V_BUSER      |  in |    1|    m_axi   |     in_V     |    pointer   |
|in_V_offset           |  in |   31|   ap_none  |  in_V_offset |    scalar    |
|buff_in_0_V_address0  | out |    8|  ap_memory |  buff_in_0_V |     array    |
|buff_in_0_V_ce0       | out |    1|  ap_memory |  buff_in_0_V |     array    |
|buff_in_0_V_we0       | out |    1|  ap_memory |  buff_in_0_V |     array    |
|buff_in_0_V_d0        | out |   16|  ap_memory |  buff_in_0_V |     array    |
|buff_in_1_V_address0  | out |    8|  ap_memory |  buff_in_1_V |     array    |
|buff_in_1_V_ce0       | out |    1|  ap_memory |  buff_in_1_V |     array    |
|buff_in_1_V_we0       | out |    1|  ap_memory |  buff_in_1_V |     array    |
|buff_in_1_V_d0        | out |   16|  ap_memory |  buff_in_1_V |     array    |
|buff_in_2_V_address0  | out |    8|  ap_memory |  buff_in_2_V |     array    |
|buff_in_2_V_ce0       | out |    1|  ap_memory |  buff_in_2_V |     array    |
|buff_in_2_V_we0       | out |    1|  ap_memory |  buff_in_2_V |     array    |
|buff_in_2_V_d0        | out |   16|  ap_memory |  buff_in_2_V |     array    |
|buff_in_3_V_address0  | out |    8|  ap_memory |  buff_in_3_V |     array    |
|buff_in_3_V_ce0       | out |    1|  ap_memory |  buff_in_3_V |     array    |
|buff_in_3_V_we0       | out |    1|  ap_memory |  buff_in_3_V |     array    |
|buff_in_3_V_d0        | out |   16|  ap_memory |  buff_in_3_V |     array    |
|n                     |  in |   32|   ap_none  |       n      |    scalar    |
|p                     |  in |   32|   ap_none  |       p      |    scalar    |
|size                  |  in |   32|   ap_none  |     size     |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

