$comment
	File created using the following command:
		vcd file output_ports.msim.vcd -direction
$end
$date
	Sat May 25 20:25:06 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module output_ports_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$var reg 1 % writen $end
$var wire 1 & port_out_00 [7] $end
$var wire 1 ' port_out_00 [6] $end
$var wire 1 ( port_out_00 [5] $end
$var wire 1 ) port_out_00 [4] $end
$var wire 1 * port_out_00 [3] $end
$var wire 1 + port_out_00 [2] $end
$var wire 1 , port_out_00 [1] $end
$var wire 1 - port_out_00 [0] $end
$var wire 1 . port_out_01 [7] $end
$var wire 1 / port_out_01 [6] $end
$var wire 1 0 port_out_01 [5] $end
$var wire 1 1 port_out_01 [4] $end
$var wire 1 2 port_out_01 [3] $end
$var wire 1 3 port_out_01 [2] $end
$var wire 1 4 port_out_01 [1] $end
$var wire 1 5 port_out_01 [0] $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = port_out_00[0]~output_o $end
$var wire 1 > port_out_00[1]~output_o $end
$var wire 1 ? port_out_00[2]~output_o $end
$var wire 1 @ port_out_00[3]~output_o $end
$var wire 1 A port_out_00[4]~output_o $end
$var wire 1 B port_out_00[5]~output_o $end
$var wire 1 C port_out_00[6]~output_o $end
$var wire 1 D port_out_00[7]~output_o $end
$var wire 1 E port_out_01[0]~output_o $end
$var wire 1 F port_out_01[1]~output_o $end
$var wire 1 G port_out_01[2]~output_o $end
$var wire 1 H port_out_01[3]~output_o $end
$var wire 1 I port_out_01[4]~output_o $end
$var wire 1 J port_out_01[5]~output_o $end
$var wire 1 K port_out_01[6]~output_o $end
$var wire 1 L port_out_01[7]~output_o $end
$var wire 1 M clock~input_o $end
$var wire 1 N clock~inputclkctrl_outclk $end
$var wire 1 O data_in[0]~input_o $end
$var wire 1 P reset~input_o $end
$var wire 1 Q reset~inputclkctrl_outclk $end
$var wire 1 R address[7]~input_o $end
$var wire 1 S address[6]~input_o $end
$var wire 1 T writen~input_o $end
$var wire 1 U address[5]~input_o $end
$var wire 1 V U3~1_combout $end
$var wire 1 W address[0]~input_o $end
$var wire 1 X address[3]~input_o $end
$var wire 1 Y address[2]~input_o $end
$var wire 1 Z address[1]~input_o $end
$var wire 1 [ address[4]~input_o $end
$var wire 1 \ U3~0_combout $end
$var wire 1 ] U3~2_combout $end
$var wire 1 ^ port_out_00[0]~reg0_q $end
$var wire 1 _ data_in[1]~input_o $end
$var wire 1 ` port_out_00[1]~reg0feeder_combout $end
$var wire 1 a port_out_00[1]~reg0_q $end
$var wire 1 b data_in[2]~input_o $end
$var wire 1 c port_out_00[2]~reg0feeder_combout $end
$var wire 1 d port_out_00[2]~reg0_q $end
$var wire 1 e data_in[3]~input_o $end
$var wire 1 f port_out_00[3]~reg0_q $end
$var wire 1 g data_in[4]~input_o $end
$var wire 1 h port_out_00[4]~reg0_q $end
$var wire 1 i data_in[5]~input_o $end
$var wire 1 j port_out_00[5]~reg0feeder_combout $end
$var wire 1 k port_out_00[5]~reg0_q $end
$var wire 1 l data_in[6]~input_o $end
$var wire 1 m port_out_00[6]~reg0feeder_combout $end
$var wire 1 n port_out_00[6]~reg0_q $end
$var wire 1 o data_in[7]~input_o $end
$var wire 1 p port_out_00[7]~reg0_q $end
$var wire 1 q U4~0_combout $end
$var wire 1 r port_out_01[0]~reg0_q $end
$var wire 1 s port_out_01[1]~reg0feeder_combout $end
$var wire 1 t port_out_01[1]~reg0_q $end
$var wire 1 u port_out_01[2]~reg0feeder_combout $end
$var wire 1 v port_out_01[2]~reg0_q $end
$var wire 1 w port_out_01[3]~reg0_q $end
$var wire 1 x port_out_01[4]~reg0_q $end
$var wire 1 y port_out_01[5]~reg0feeder_combout $end
$var wire 1 z port_out_01[5]~reg0_q $end
$var wire 1 { port_out_01[6]~reg0feeder_combout $end
$var wire 1 | port_out_01[6]~reg0_q $end
$var wire 1 } port_out_01[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
0$
0%
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
x6
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
$end
#10000
1"
1M
1N
06
#20000
0"
0M
0N
16
#30000
1"
1M
1N
06
#40000
0"
0M
0N
16
#50000
1$
b10000000 !
b11000000 !
b11100000 !
b10000000 #
b10100000 #
b10101000 #
b10101010 #
b10101011 #
1%
1"
1P
1O
1_
1e
1i
1o
1U
1S
1R
1T
1M
1Q
1N
06
1s
1`
1y
1j
1V
1]
#60000
0"
0M
0N
16
#70000
1"
1M
1N
06
1p
1k
1f
1a
1^
1D
1B
1@
1>
1=
1&
1(
1*
1,
1-
#80000
0"
0M
0N
16
#90000
1"
1M
1N
06
#100000
b11100001 !
b11101011 #
b11101111 #
b11001111 #
b11001101 #
0"
0_
1b
0i
1l
1W
0M
0N
16
0s
0`
1u
1c
0y
0j
1{
1m
1q
0]
#110000
1"
1M
1N
06
1}
1|
1w
1v
1r
1L
1K
1H
1G
1E
1.
1/
12
13
15
#120000
0"
0M
0N
16
#130000
1"
1M
1N
06
#140000
0"
0M
0N
16
#150000
0$
b1100001 !
b100001 !
b1 !
b1001101 #
b1000101 #
b1000100 #
0%
b0 !
b100 #
b0 #
1"
0P
0O
0b
0e
0l
0o
0W
0U
0S
0R
0T
1M
0Q
1N
06
0u
0c
0{
0m
0q
1]
0V
0]
0}
0w
0r
0|
0v
0p
0k
0f
0a
0^
0L
0H
0E
0K
0G
0D
0B
0@
0>
0=
0.
02
05
0/
03
0&
0(
0*
0,
0-
#160000
0"
0M
0N
16
#170000
1"
1M
1N
06
#180000
0"
0M
0N
16
#190000
1"
1M
1N
06
#200000
0"
0M
0N
16
#210000
1"
1M
1N
06
#220000
0"
0M
0N
16
#230000
1"
1M
1N
06
#240000
0"
0M
0N
16
#250000
1"
1M
1N
06
#260000
0"
0M
0N
16
#270000
1"
1M
1N
06
#280000
0"
0M
0N
16
#290000
1"
1M
1N
06
#300000
0"
0M
0N
16
#310000
1"
1M
1N
06
#320000
0"
0M
0N
16
#330000
1"
1M
1N
06
#340000
0"
0M
0N
16
#350000
1"
1M
1N
06
#360000
0"
0M
0N
16
#370000
1"
1M
1N
06
#380000
0"
0M
0N
16
#390000
1"
1M
1N
06
#400000
0"
0M
0N
16
#410000
1"
1M
1N
06
#420000
0"
0M
0N
16
#430000
1"
1M
1N
06
#440000
0"
0M
0N
16
#450000
1"
1M
1N
06
#460000
0"
0M
0N
16
#470000
1"
1M
1N
06
#480000
0"
0M
0N
16
#490000
1"
1M
1N
06
#500000
0"
0M
0N
16
#510000
1"
1M
1N
06
#520000
0"
0M
0N
16
#530000
1"
1M
1N
06
#540000
0"
0M
0N
16
#550000
1"
1M
1N
06
#560000
0"
0M
0N
16
#570000
1"
1M
1N
06
#580000
0"
0M
0N
16
#590000
1"
1M
1N
06
#600000
0"
0M
0N
16
#610000
1"
1M
1N
06
#620000
0"
0M
0N
16
#630000
1"
1M
1N
06
#640000
0"
0M
0N
16
#650000
1"
1M
1N
06
#660000
0"
0M
0N
16
#670000
1"
1M
1N
06
#680000
0"
0M
0N
16
#690000
1"
1M
1N
06
#700000
0"
0M
0N
16
#710000
1"
1M
1N
06
#720000
0"
0M
0N
16
#730000
1"
1M
1N
06
#740000
0"
0M
0N
16
#750000
1"
1M
1N
06
#760000
0"
0M
0N
16
#770000
1"
1M
1N
06
#780000
0"
0M
0N
16
#790000
1"
1M
1N
06
#800000
0"
0M
0N
16
#810000
1"
1M
1N
06
#820000
0"
0M
0N
16
#830000
1"
1M
1N
06
#840000
0"
0M
0N
16
#850000
1"
1M
1N
06
#860000
0"
0M
0N
16
#870000
1"
1M
1N
06
#880000
0"
0M
0N
16
#890000
1"
1M
1N
06
#900000
0"
0M
0N
16
#910000
1"
1M
1N
06
#920000
0"
0M
0N
16
#930000
1"
1M
1N
06
#940000
0"
0M
0N
16
#950000
1"
1M
1N
06
#960000
0"
0M
0N
16
#970000
1"
1M
1N
06
#980000
0"
0M
0N
16
#990000
1"
1M
1N
06
#1000000
