Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun  6 23:02:51 2025
| Host         : hegelty_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (25)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: db1/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db2/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db3/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db4/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db5/btn_state_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: db6/btn_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.408        0.000                      0                  252        0.245        0.000                      0                  252        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.408        0.000                      0                  252        0.245        0.000                      0                  252        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 db5/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.140ns (26.123%)  route 3.224ns (73.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  db5/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.518     5.660 f  db5/cnt_reg[10]/Q
                         net (fo=2, routed)           0.800     6.460    db5/cnt_reg[10]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  db5/cnt[0]_i_13__3/O
                         net (fo=2, routed)           0.905     7.489    db5/cnt[0]_i_13__3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.639 r  db5/cnt[0]_i_5__3/O
                         net (fo=1, routed)           0.290     7.929    db5/cnt[0]_i_5__3_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.348     8.277 r  db5/cnt[0]_i_1__3/O
                         net (fo=20, routed)          1.229     9.506    db5/cnt[0]_i_1__3_n_0
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[0]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_CE)      -0.169    14.914    db5/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 db5/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.140ns (26.123%)  route 3.224ns (73.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  db5/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.518     5.660 f  db5/cnt_reg[10]/Q
                         net (fo=2, routed)           0.800     6.460    db5/cnt_reg[10]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  db5/cnt[0]_i_13__3/O
                         net (fo=2, routed)           0.905     7.489    db5/cnt[0]_i_13__3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.639 r  db5/cnt[0]_i_5__3/O
                         net (fo=1, routed)           0.290     7.929    db5/cnt[0]_i_5__3_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.348     8.277 r  db5/cnt[0]_i_1__3/O
                         net (fo=20, routed)          1.229     9.506    db5/cnt[0]_i_1__3_n_0
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[1]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_CE)      -0.169    14.914    db5/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 db5/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.140ns (26.123%)  route 3.224ns (73.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  db5/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.518     5.660 f  db5/cnt_reg[10]/Q
                         net (fo=2, routed)           0.800     6.460    db5/cnt_reg[10]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  db5/cnt[0]_i_13__3/O
                         net (fo=2, routed)           0.905     7.489    db5/cnt[0]_i_13__3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.639 r  db5/cnt[0]_i_5__3/O
                         net (fo=1, routed)           0.290     7.929    db5/cnt[0]_i_5__3_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.348     8.277 r  db5/cnt[0]_i_1__3/O
                         net (fo=20, routed)          1.229     9.506    db5/cnt[0]_i_1__3_n_0
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[2]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_CE)      -0.169    14.914    db5/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 db5/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.140ns (26.123%)  route 3.224ns (73.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  db5/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.518     5.660 f  db5/cnt_reg[10]/Q
                         net (fo=2, routed)           0.800     6.460    db5/cnt_reg[10]
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  db5/cnt[0]_i_13__3/O
                         net (fo=2, routed)           0.905     7.489    db5/cnt[0]_i_13__3_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.639 r  db5/cnt[0]_i_5__3/O
                         net (fo=1, routed)           0.290     7.929    db5/cnt[0]_i_5__3_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.348     8.277 r  db5/cnt[0]_i_1__3/O
                         net (fo=20, routed)          1.229     9.506    db5/cnt[0]_i_1__3_n_0
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  db5/cnt_reg[3]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_CE)      -0.169    14.914    db5/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 db2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.058ns (24.768%)  route 3.214ns (75.232%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  db2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  db2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.950     6.548    db2/cnt_reg[10]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  db2/cnt[0]_i_13__0/O
                         net (fo=2, routed)           1.068     7.740    db2/cnt[0]_i_13__0_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.890 r  db2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.452     8.342    db2/cnt[0]_i_5__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328     8.670 r  db2/cnt[0]_i_1__0/O
                         net (fo=20, routed)          0.743     9.414    db2/cnt[0]_i_1__0_n_0
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[0]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.878    db2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 db2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.058ns (24.768%)  route 3.214ns (75.232%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  db2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  db2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.950     6.548    db2/cnt_reg[10]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  db2/cnt[0]_i_13__0/O
                         net (fo=2, routed)           1.068     7.740    db2/cnt[0]_i_13__0_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.890 r  db2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.452     8.342    db2/cnt[0]_i_5__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328     8.670 r  db2/cnt[0]_i_1__0/O
                         net (fo=20, routed)          0.743     9.414    db2/cnt[0]_i_1__0_n_0
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[1]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.878    db2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 db2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.058ns (24.768%)  route 3.214ns (75.232%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  db2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  db2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.950     6.548    db2/cnt_reg[10]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  db2/cnt[0]_i_13__0/O
                         net (fo=2, routed)           1.068     7.740    db2/cnt[0]_i_13__0_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.890 r  db2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.452     8.342    db2/cnt[0]_i_5__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328     8.670 r  db2/cnt[0]_i_1__0/O
                         net (fo=20, routed)          0.743     9.414    db2/cnt[0]_i_1__0_n_0
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[2]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.878    db2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 db2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.058ns (24.768%)  route 3.214ns (75.232%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  db2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  db2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.950     6.548    db2/cnt_reg[10]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  db2/cnt[0]_i_13__0/O
                         net (fo=2, routed)           1.068     7.740    db2/cnt[0]_i_13__0_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.890 r  db2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.452     8.342    db2/cnt[0]_i_5__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328     8.670 r  db2/cnt[0]_i_1__0/O
                         net (fo=20, routed)          0.743     9.414    db2/cnt[0]_i_1__0_n_0
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.506    14.847    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  db2/cnt_reg[3]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.878    db2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 db2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.058ns (25.606%)  route 3.074ns (74.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  db2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  db2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.950     6.548    db2/cnt_reg[10]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  db2/cnt[0]_i_13__0/O
                         net (fo=2, routed)           1.068     7.740    db2/cnt[0]_i_13__0_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.890 r  db2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.452     8.342    db2/cnt[0]_i_5__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328     8.670 r  db2/cnt[0]_i_1__0/O
                         net (fo=20, routed)          0.603     9.274    db2/cnt[0]_i_1__0_n_0
    SLICE_X7Y59          FDCE                                         r  db2/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.505    14.846    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y59          FDCE                                         r  db2/cnt_reg[4]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.205    14.877    db2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 db2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.058ns (25.606%)  route 3.074ns (74.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.621     5.142    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  db2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  db2/cnt_reg[10]/Q
                         net (fo=2, routed)           0.950     6.548    db2/cnt_reg[10]
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  db2/cnt[0]_i_13__0/O
                         net (fo=2, routed)           1.068     7.740    db2/cnt[0]_i_13__0_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.150     7.890 r  db2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.452     8.342    db2/cnt[0]_i_5__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.328     8.670 r  db2/cnt[0]_i_1__0/O
                         net (fo=20, routed)          0.603     9.274    db2/cnt[0]_i_1__0_n_0
    SLICE_X7Y59          FDCE                                         r  db2/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.505    14.846    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y59          FDCE                                         r  db2/cnt_reg[5]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y59          FDCE (Setup_fdce_C_CE)      -0.205    14.877    db2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db1/btn_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/btn_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.470    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  db1/btn_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  db1/btn_meta_reg/Q
                         net (fo=1, routed)           0.170     1.782    db1/btn_meta
    SLICE_X5Y63          FDCE                                         r  db1/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     1.984    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  db1/btn_sync_reg/C
                         clock pessimism             -0.514     1.470    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.066     1.536    db1/btn_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db2/btn_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/btn_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.472    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  db2/btn_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  db2/btn_meta_reg/Q
                         net (fo=1, routed)           0.170     1.784    db2/btn_meta_reg_n_0
    SLICE_X5Y61          FDCE                                         r  db2/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.860     1.987    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  db2/btn_sync_reg/C
                         clock pessimism             -0.515     1.472    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.066     1.538    db2/btn_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 db6/btn_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db6/btn_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.593     1.476    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  db6/btn_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  db6/btn_meta_reg/Q
                         net (fo=1, routed)           0.168     1.808    db6/btn_meta_reg_n_0
    SLICE_X2Y57          FDCE                                         r  db6/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  db6/btn_sync_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.059     1.550    db6/btn_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 db3/btn_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/btn_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.472    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.148     1.620 r  db3/btn_meta_reg/Q
                         net (fo=1, routed)           0.119     1.739    db3/btn_meta_reg_n_0
    SLICE_X2Y64          FDCE                                         r  db3/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.858     1.986    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_sync_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)        -0.001     1.471    db3/btn_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 db3/btn_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.275ns (70.012%)  route 0.118ns (29.988%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.472    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  db3/btn_sync_reg/Q
                         net (fo=24, routed)          0.118     1.754    db3/btn_sync_reg_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  db3/cnt[12]_i_3__1/O
                         net (fo=1, routed)           0.000     1.799    db3/cnt[12]_i_3__1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.865 r  db3/cnt_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.865    db3/cnt_reg[12]_i_1__1_n_5
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.858     1.986    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[14]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.105     1.590    db3/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 db3/btn_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.272ns (69.248%)  route 0.121ns (30.752%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.472    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  db3/btn_sync_reg/Q
                         net (fo=24, routed)          0.121     1.757    db3/btn_sync_reg_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  db3/cnt[12]_i_2__1/O
                         net (fo=1, routed)           0.000     1.802    db3/cnt[12]_i_2__1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.865 r  db3/cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.865    db3/cnt_reg[12]_i_1__1_n_4
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.858     1.986    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[15]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.105     1.590    db3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 db6/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db6/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.526%)  route 0.167ns (39.474%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  db6/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  db6/btn_state_reg/Q
                         net (fo=28, routed)          0.167     1.783    db6/btn_state_reg_0[0]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  db6/cnt[4]_i_5__4/O
                         net (fo=1, routed)           0.000     1.828    db6/cnt[4]_i_5__4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  db6/cnt_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.898    db6/cnt_reg[4]_i_1__4_n_7
    SLICE_X2Y59          FDCE                                         r  db6/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  db6/cnt_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X2Y59          FDCE (Hold_fdce_C_D)         0.134     1.622    db6/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 db6/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db6/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.581%)  route 0.171ns (40.419%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  db6/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  db6/btn_state_reg/Q
                         net (fo=28, routed)          0.171     1.787    db6/btn_state_reg_0[0]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  db6/cnt[4]_i_4__4/O
                         net (fo=1, routed)           0.000     1.832    db6/cnt[4]_i_4__4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.898 r  db6/cnt_reg[4]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.898    db6/cnt_reg[4]_i_1__4_n_6
    SLICE_X2Y59          FDCE                                         r  db6/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  db6/cnt_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X2Y59          FDCE (Hold_fdce_C_D)         0.134     1.622    db6/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 db2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.446    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  db2/btn_state_reg/Q
                         net (fo=27, routed)          0.187     1.798    db2/player_clk[0]
    SLICE_X8Y59          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  db2/btn_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    db2/btn_state_i_1__0_n_0
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.960    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X8Y59          FDCE (Hold_fdce_C_D)         0.120     1.566    db2/btn_state_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 db2/btn_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.826%)  route 0.147ns (37.174%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.472    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  db2/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  db2/btn_sync_reg/Q
                         net (fo=24, routed)          0.147     1.761    db2/btn_sync_reg_n_0
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  db2/cnt[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    db2/cnt[16]_i_2__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.869 r  db2/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    db2/cnt_reg[16]_i_1__0_n_4
    SLICE_X7Y62          FDCE                                         r  db2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.858     1.985    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  db2/cnt_reg[19]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X7Y62          FDCE (Hold_fdce_C_D)         0.105     1.591    db2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63    db1/btn_meta_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y62    db1/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63    db1/btn_sync_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61    db1/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y63    db1/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y63    db1/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y64    db1/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y64    db1/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y64    db1/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_meta_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_meta_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62    db1/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62    db1/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_sync_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_sync_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61    db1/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61    db1/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63    db1/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63    db1/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_meta_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_meta_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62    db1/btn_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62    db1/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_sync_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    db1/btn_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61    db1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61    db1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63    db1/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63    db1/cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.075ns  (logic 4.953ns (41.017%)  route 7.122ns (58.983%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  JA_IBUF[7]_inst/O
                         net (fo=2, routed)           7.122     8.575    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.075 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.075    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.054ns  (logic 4.955ns (41.108%)  route 7.099ns (58.892%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=5, routed)           7.099     8.549    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.054 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.054    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.913ns  (logic 4.966ns (41.690%)  route 6.946ns (58.310%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  JA[5] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  JA_IBUF[5]_inst/O
                         net (fo=5, routed)           6.946     8.398    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.913 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.913    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.602ns  (logic 4.954ns (42.700%)  route 6.648ns (57.300%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JA_IBUF[2]_inst/O
                         net (fo=5, routed)           6.648     8.101    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.602 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.602    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 4.960ns (43.535%)  route 6.433ns (56.465%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  JA[6] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[6]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  JA_IBUF[6]_inst/O
                         net (fo=4, routed)           6.433     7.887    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.394 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.394    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.204ns  (logic 4.944ns (44.128%)  route 6.260ns (55.872%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  JA[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  JA_IBUF[3]_inst/O
                         net (fo=2, routed)           6.260     7.695    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.204 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.204    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff0/jk_ff/q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 4.337ns (39.243%)  route 6.714ns (60.757%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE                         0.000     0.000 r  game_inst/ff0/jk_ff/q_reg/C
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  game_inst/ff0/jk_ff/q_reg/Q
                         net (fo=34, routed)          4.413     4.872    game_inst/ff1/jk_ff/q_reg_10
    SLICE_X65Y35         LUT4 (Prop_lut4_I2_O)        0.150     5.022 r  game_inst/ff1/jk_ff/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.301     7.323    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.051 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.051    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff0/jk_ff/q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.997ns  (logic 4.114ns (37.413%)  route 6.883ns (62.587%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE                         0.000     0.000 r  game_inst/ff0/jk_ff/q_reg/C
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  game_inst/ff0/jk_ff/q_reg/Q
                         net (fo=34, routed)          4.243     4.702    game_inst/ff0/jk_ff/q_reg_0
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.124     4.826 r  game_inst/ff0/jk_ff/seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.640     7.466    seg_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.997 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.997    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff0/jk_ff/q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.964ns  (logic 4.319ns (39.395%)  route 6.645ns (60.605%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE                         0.000     0.000 r  game_inst/ff0/jk_ff/q_reg/C
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  game_inst/ff0/jk_ff/q_reg/Q
                         net (fo=34, routed)          4.332     4.791    game_inst/ff3/jk_ff/seg[5]
    SLICE_X65Y35         LUT4 (Prop_lut4_I1_O)        0.153     4.944 r  game_inst/ff3/jk_ff/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.313     7.257    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    10.964 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.964    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff0/jk_ff/q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 4.094ns (38.753%)  route 6.470ns (61.247%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE                         0.000     0.000 r  game_inst/ff0/jk_ff/q_reg/C
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  game_inst/ff0/jk_ff/q_reg/Q
                         net (fo=34, routed)          4.332     4.791    game_inst/ff3/jk_ff/seg[5]
    SLICE_X65Y35         LUT4 (Prop_lut4_I1_O)        0.124     4.915 r  game_inst/ff3/jk_ff/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.138     7.053    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.563 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.563    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff0/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.191ns (50.420%)  route 0.188ns (49.580%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.188     0.334    game_inst/ff0/jk_ff/q_reg_8
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.379 r  game_inst/ff0/jk_ff/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    game_inst/ff0/jk_ff/q_i_1__0_n_0
    SLICE_X4Y62          FDPE                                         r  game_inst/ff0/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff1/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.191ns (46.370%)  route 0.221ns (53.630%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.221     0.367    game_inst/ff1/jk_ff/q_reg_4
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.412 r  game_inst/ff1/jk_ff/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.412    game_inst/ff1/jk_ff/q_i_1__1_n_0
    SLICE_X4Y62          FDCE                                         r  game_inst/ff1/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff3/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_inst/ff3/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.191ns (44.762%)  route 0.236ns (55.238%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  game_inst/ff3/jk_ff/q_reg/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  game_inst/ff3/jk_ff/q_reg/Q
                         net (fo=12, routed)          0.236     0.382    game_inst/ff1/jk_ff/q_reg_4
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.427 r  game_inst/ff1/jk_ff/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.427    game_inst/ff3/jk_ff/q_reg_1
    SLICE_X4Y63          FDCE                                         r  game_inst/ff3/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff0/jk_ff/q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            game_inst/ff2/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.236ns (41.482%)  route 0.333ns (58.518%))
  Logic Levels:           3  (FDPE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE                         0.000     0.000 r  game_inst/ff0/jk_ff/q_reg/C
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  game_inst/ff0/jk_ff/q_reg/Q
                         net (fo=34, routed)          0.165     0.311    game_inst/ff1/jk_ff/q_reg_10
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.356 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           0.168     0.524    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.569 r  game_inst/ff1/jk_ff/q_i_1/O
                         net (fo=1, routed)           0.000     0.569    game_inst/ff2/jk_ff/q_reg_8
    SLICE_X4Y62          FDCE                                         r  game_inst/ff2/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff0/jk_ff/q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 0.210ns (9.878%)  route 1.911ns (90.122%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.911     2.121    game_inst/ff0/jk_ff/btnC_IBUF
    SLICE_X4Y62          FDPE                                         f  game_inst/ff0/jk_ff/q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff1/jk_ff/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 0.210ns (9.878%)  route 1.911ns (90.122%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.911     2.121    game_inst/ff1/jk_ff/btnC_IBUF
    SLICE_X4Y62          FDCE                                         f  game_inst/ff1/jk_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff2/jk_ff/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 0.210ns (9.878%)  route 1.911ns (90.122%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.911     2.121    game_inst/ff2/jk_ff/btnC_IBUF
    SLICE_X4Y62          FDCE                                         f  game_inst/ff2/jk_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            game_inst/ff3/jk_ff/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 0.210ns (9.603%)  route 1.972ns (90.397%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.972     2.182    game_inst/ff3/jk_ff/btnC_IBUF
    SLICE_X4Y63          FDCE                                         f  game_inst/ff3/jk_ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff2/jk_ff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.362ns (54.483%)  route 1.138ns (45.517%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE                         0.000     0.000 r  game_inst/ff2/jk_ff/q_reg/C
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  game_inst/ff2/jk_ff/q_reg/Q
                         net (fo=29, routed)          1.138     1.284    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.501 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.501    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ff0/jk_ff/q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.365ns (49.175%)  route 1.411ns (50.825%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE                         0.000     0.000 r  game_inst/ff0/jk_ff/q_reg/C
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  game_inst/ff0/jk_ff/q_reg/Q
                         net (fo=34, routed)          1.411     1.557    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.776 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.776    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff3/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.631ns  (logic 1.126ns (24.316%)  route 3.505ns (75.684%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.555     5.076    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  db2/btn_state_reg/Q
                         net (fo=27, routed)          1.640     7.233    game_inst/ff0/jk_ff/player_clk[1]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.152     7.385 f  game_inst/ff0/jk_ff/q_i_12/O
                         net (fo=2, routed)           0.821     8.207    game_inst/ff1/jk_ff/q_reg_11
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.332     8.539 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           1.044     9.583    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  game_inst/ff1/jk_ff/q_i_1__2/O
                         net (fo=1, routed)           0.000     9.707    game_inst/ff3/jk_ff/q_reg_1
    SLICE_X4Y63          FDCE                                         r  game_inst/ff3/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff1/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.499ns  (logic 1.126ns (25.027%)  route 3.373ns (74.973%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.555     5.076    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  db2/btn_state_reg/Q
                         net (fo=27, routed)          1.640     7.233    game_inst/ff0/jk_ff/player_clk[1]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.152     7.385 f  game_inst/ff0/jk_ff/q_i_12/O
                         net (fo=2, routed)           0.821     8.207    game_inst/ff1/jk_ff/q_reg_11
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.332     8.539 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           0.912     9.451    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.124     9.575 r  game_inst/ff1/jk_ff/q_i_1__1/O
                         net (fo=1, routed)           0.000     9.575    game_inst/ff1/jk_ff/q_i_1__1_n_0
    SLICE_X4Y62          FDCE                                         r  game_inst/ff1/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff0/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.102ns  (logic 1.126ns (27.447%)  route 2.976ns (72.553%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.555     5.076    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  db2/btn_state_reg/Q
                         net (fo=27, routed)          1.640     7.233    game_inst/ff0/jk_ff/player_clk[1]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.152     7.385 f  game_inst/ff0/jk_ff/q_i_12/O
                         net (fo=2, routed)           0.821     8.207    game_inst/ff1/jk_ff/q_reg_11
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.332     8.539 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           0.516     9.054    game_inst/ff0/jk_ff/q_reg_7
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124     9.178 r  game_inst/ff0/jk_ff/q_i_1__0/O
                         net (fo=1, routed)           0.000     9.178    game_inst/ff0/jk_ff/q_i_1__0_n_0
    SLICE_X4Y62          FDPE                                         r  game_inst/ff0/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db2/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff2/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.095ns  (logic 1.126ns (27.500%)  route 2.969ns (72.500%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.555     5.076    db2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDCE                                         r  db2/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  db2/btn_state_reg/Q
                         net (fo=27, routed)          1.640     7.233    game_inst/ff0/jk_ff/player_clk[1]
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.152     7.385 f  game_inst/ff0/jk_ff/q_i_12/O
                         net (fo=2, routed)           0.821     8.207    game_inst/ff1/jk_ff/q_reg_11
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.332     8.539 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           0.508     9.046    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  game_inst/ff1/jk_ff/q_i_1/O
                         net (fo=1, routed)           0.000     9.170    game_inst/ff2/jk_ff/q_reg_8
    SLICE_X4Y62          FDCE                                         r  game_inst/ff2/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db6/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff2/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.231ns (31.675%)  route 0.498ns (68.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  db6/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  db6/btn_state_reg/Q
                         net (fo=28, routed)          0.363     1.979    game_inst/ff1/jk_ff/player_clk[3]
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.045     2.024 r  game_inst/ff1/jk_ff/q_i_2__1/O
                         net (fo=3, routed)           0.135     2.160    game_inst/ff1/jk_ff/q_i_2__1_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.205 r  game_inst/ff1/jk_ff/q_i_1/O
                         net (fo=1, routed)           0.000     2.205    game_inst/ff2/jk_ff/q_reg_8
    SLICE_X4Y62          FDCE                                         r  game_inst/ff2/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db6/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff1/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.231ns (28.781%)  route 0.572ns (71.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.475    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  db6/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  db6/btn_state_reg/Q
                         net (fo=28, routed)          0.473     2.089    game_inst/ff1/jk_ff/player_clk[3]
    SLICE_X4Y62          LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  game_inst/ff1/jk_ff/q_i_2/O
                         net (fo=1, routed)           0.099     2.233    game_inst/ff1/jk_ff/q_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.045     2.278 r  game_inst/ff1/jk_ff/q_i_1__1/O
                         net (fo=1, routed)           0.000     2.278    game_inst/ff1/jk_ff/q_i_1__1_n_0
    SLICE_X4Y62          FDCE                                         r  game_inst/ff1/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff0/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.231ns (27.200%)  route 0.618ns (72.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.444    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  db1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  db1/btn_state_reg/Q
                         net (fo=27, routed)          0.440     2.025    game_inst/ff1/jk_ff/player_clk[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     2.070 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           0.179     2.248    game_inst/ff0/jk_ff/q_reg_7
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.045     2.293 r  game_inst/ff0/jk_ff/q_i_1__0/O
                         net (fo=1, routed)           0.000     2.293    game_inst/ff0/jk_ff/q_i_1__0_n_0
    SLICE_X4Y62          FDPE                                         r  game_inst/ff0/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db1/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_inst/ff3/jk_ff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.231ns (21.926%)  route 0.823ns (78.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.444    db1/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  db1/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  db1/btn_state_reg/Q
                         net (fo=27, routed)          0.440     2.025    game_inst/ff1/jk_ff/player_clk[0]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     2.070 r  game_inst/ff1/jk_ff/q_i_4__0/O
                         net (fo=4, routed)           0.383     2.453    game_inst/ff1/jk_ff/btn_state_reg
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.045     2.498 r  game_inst/ff1/jk_ff/q_i_1__2/O
                         net (fo=1, routed)           0.000     2.498    game_inst/ff3/jk_ff/q_reg_1
    SLICE_X4Y63          FDCE                                         r  game_inst/ff3/jk_ff/q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.441ns (22.876%)  route 4.859ns (77.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.859     6.301    db3/btnC_IBUF
    SLICE_X3Y65          FDCE                                         f  db3/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.503     4.844    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  db3/cnt_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.441ns (22.876%)  route 4.859ns (77.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.859     6.301    db3/btnC_IBUF
    SLICE_X3Y65          FDCE                                         f  db3/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.503     4.844    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  db3/cnt_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.441ns (22.876%)  route 4.859ns (77.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.859     6.301    db3/btnC_IBUF
    SLICE_X3Y65          FDCE                                         f  db3/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.503     4.844    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  db3/cnt_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.441ns (22.876%)  route 4.859ns (77.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.859     6.301    db3/btnC_IBUF
    SLICE_X3Y65          FDCE                                         f  db3/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.503     4.844    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  db3/cnt_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/btn_meta_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.441ns (23.389%)  route 4.721ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.721     6.162    db3/btnC_IBUF
    SLICE_X2Y64          FDCE                                         f  db3/btn_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504     4.845    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/btn_state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.441ns (23.389%)  route 4.721ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.721     6.162    db3/btnC_IBUF
    SLICE_X2Y64          FDCE                                         f  db3/btn_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504     4.845    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_state_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/btn_sync_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.441ns (23.389%)  route 4.721ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.721     6.162    db3/btnC_IBUF
    SLICE_X2Y64          FDCE                                         f  db3/btn_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504     4.845    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  db3/btn_sync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.441ns (23.389%)  route 4.721ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.721     6.162    db3/btnC_IBUF
    SLICE_X3Y64          FDCE                                         f  db3/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504     4.845    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.441ns (23.389%)  route 4.721ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.721     6.162    db3/btnC_IBUF
    SLICE_X3Y64          FDCE                                         f  db3/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504     4.845    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db3/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 1.441ns (23.389%)  route 4.721ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         4.721     6.162    db3/btnC_IBUF
    SLICE_X3Y64          FDCE                                         f  db3/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.504     4.845    db3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDCE                                         r  db3/cnt_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC[7]
                            (input port)
  Destination:            db6/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.214ns (22.128%)  route 0.752ns (77.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  JC[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  JC_IBUF[7]_inst/O
                         net (fo=1, routed)           0.752     0.966    db6/JC_IBUF[0]
    SLICE_X2Y55          FDCE                                         r  db6/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  db6/btn_meta_reg/C

Slack:                    inf
  Source:                 JC[3]
                            (input port)
  Destination:            db5/btn_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.227ns (20.817%)  route 0.864ns (79.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  JC[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JC[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  JC_IBUF[3]_inst/O
                         net (fo=1, routed)           0.864     1.092    db5/JC_IBUF[0]
    SLICE_X6Y55          FDCE                                         r  db5/btn_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     1.989    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  db5/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/btn_meta_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.210ns (19.124%)  route 0.886ns (80.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.886     1.096    db6/btnC_IBUF
    SLICE_X2Y55          FDCE                                         f  db6/btn_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  db6/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/btn_meta_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.210ns (17.521%)  route 0.986ns (82.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.986     1.196    db5/btnC_IBUF
    SLICE_X6Y55          FDCE                                         f  db5/btn_meta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     1.989    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  db5/btn_meta_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db5/btn_sync_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.210ns (17.521%)  route 0.986ns (82.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         0.986     1.196    db5/btnC_IBUF
    SLICE_X6Y55          FDCE                                         f  db5/btn_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     1.989    db5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y55          FDCE                                         r  db5/btn_sync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/btn_sync_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.210ns (17.248%)  route 1.005ns (82.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.005     1.215    db6/btnC_IBUF
    SLICE_X2Y57          FDCE                                         f  db6/btn_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  db6/btn_sync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.210ns (16.145%)  route 1.088ns (83.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.088     1.298    db6/btnC_IBUF
    SLICE_X2Y58          FDCE                                         f  db6/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  db6/cnt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.210ns (16.145%)  route 1.088ns (83.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.088     1.298    db6/btnC_IBUF
    SLICE_X2Y58          FDCE                                         f  db6/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  db6/cnt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.210ns (16.145%)  route 1.088ns (83.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.088     1.298    db6/btnC_IBUF
    SLICE_X2Y58          FDCE                                         f  db6/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  db6/cnt_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            db6/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.210ns (16.145%)  route 1.088ns (83.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=142, routed)         1.088     1.298    db6/btnC_IBUF
    SLICE_X2Y58          FDCE                                         f  db6/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.862     1.990    db6/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  db6/cnt_reg[3]/C





