# Daily Papers

## Abstract
Daily Papers is an automated literature aggregation pipeline that collects, normalizes, and publishes up-to-date research digests for configurable topics. It queries arXiv and, optionally, CrossRef, OpenAlex, Semantic Scholar, IEEE Xplore, DVCon proceedings, and the ACM Digital Library, then consolidates the latest results into a single Markdown feed that is easy to browse and index by search engines.

## Overview
The project automatically fetches the latest papers from arXiv and optionally from CrossRef, OpenAlex, Semantic Scholar, IEEE, DVCon proceedings, and ACM Digital Library based on configurable keywords (for example, digital/UVM verification or other topics).

The subheadings in the README file represent the search keywords (topics).

Only the most recent articles for each keyword are retained, up to a maximum of 100 papers.

You can click the 'Watch' button to receive daily email notifications.

Last update: 2026-02-12

## verification
### DVCon (proceedings archive)
| **Title** | **Date** | **Abstract** | **Comment** |
| --- | --- | --- | --- |
| **[A Hybrid Functional Verification Approach of complex designs using Python based Models](https://dvcon-proceedings.org/document/a-hybrid-functional-verification-approach-of-complex-designs-using-python-based-models/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Efficient Verification of Multi-Die Systems using Multi-Die Co-Simulation Framework](https://dvcon-proceedings.org/document/efficient-verification-of-multi-die-systems-using-multi-die-co-simulation-framework/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Novel Approach for Verification of Multi Die Booting Using Disruptive Distributed Simulation Methodology](https://dvcon-proceedings.org/document/novel-approach-for-verification-of-multi-die-booting-using-disruptive-distributed-simulation-methodology/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breaking barriers in Advanced Multi-Chiplet AI SoCs using scalable UCIe and Boot Verification and Emulation techniques](https://dvcon-proceedings.org/document/breaking-barriers-in-advanced-multi-chiplet-ai-socs-using-scalable-ucie-and-boot-verification-and-emulation-techniques/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Catching the Unseen: A Case Study on Conquering Caching and Ordering Verification Challenges in Release Critical Unit](https://dvcon-proceedings.org/document/catching-the-unseen-a-case-study-on-conquering-caching-and-ordering-verification-challenges-in-release-critical-unit/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Decoding the RAS Maze: Microscopic Complexity Meets Verification](https://dvcon-proceedings.org/document/decoding-the-ras-maze-microscopic-complexity-meets-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Uncovering Hardware Vulnerabilities: Formal Verification for Security-Focused Negative Testing](https://dvcon-proceedings.org/document/uncovering-hardware-vulnerabilities-formal-verification-for-security-focused-negative-testing/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breaking Barriers: Formal Verification in Complex Compressor Controller Architecture](https://dvcon-proceedings.org/document/breaking-barriers-formal-verification-in-complex-compressor-controller-architecture/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breaking Barriers: Formal Verification in Complex Compressor Controller](https://dvcon-proceedings.org/document/breaking-barriers-formal-verification-in-complex-compressor-controller/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Navigating Complexity to Convergence: Formal Verification for Single Precision](https://dvcon-proceedings.org/document/navigating-complexity-to-convergence-formal-verification-for-single-precision/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Robust Verification of Clock Tree Network using “Clock Monitor” Integrated by ACRMG](https://dvcon-proceedings.org/document/robust-verification-of-clock-tree-network-using-clock-monitor-integrated-by-acrmg-3/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Optimizing CPU-Based Configuration Path Verification Through Automated C Test Case Generation with UVM RAL](https://dvcon-proceedings.org/document/optimizing-cpu-based-configuration-path-verification-through-automated-c-test-case-generation-with-uvm-ral/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification](https://dvcon-proceedings.org/document/accelerating-debug-with-experience-driven-insights-a-tool-based-approach-for-ip-and-soc-level-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification](https://dvcon-proceedings.org/document/accelerating-debug-with-experience-driven-insights-a-tool-based-approach-for-ip-and-soc-level-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[An Ideal FuSa Verification Solution!](https://dvcon-proceedings.org/document/an-ideal-fusa-verification-solution-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[An Ideal FuSa Verification Solution!](https://dvcon-proceedings.org/document/an-ideal-fusa-verification-solution/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Novel Use of Symbolic Map Based Constraints for Synchronization Block Verification Using Formal Methods](https://dvcon-proceedings.org/document/novel-use-of-symbolic-map-based-constraints-for-synchronization-block-verification-using-formal-methods-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Novel Use of Symbolic Map Based Constraints for Synchronization Block Verification Using Formal Methods](https://dvcon-proceedings.org/document/novel-use-of-symbolic-map-based-constraints-for-synchronization-block-verification-using-formal-methods/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[TiDe : Timing diagram to Design verification model](https://dvcon-proceedings.org/document/tide-timing-diagram-to-design-verification-model-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[TiDe : Timing diagram to Design verification model](https://dvcon-proceedings.org/document/tide-timing-diagram-to-design-verification-model/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Novel Customized Algorithm and Verification Checklist to Improve the Process of Register Verification in UVM](https://dvcon-proceedings.org/document/novel-customized-algorithm-and-verification-checklist-to-improve-the-process-of-register-verification-in-uvm/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Bridging RISC-V Core Verification and PSS: A Portable-Stimulus Stress-Testing Approach](https://dvcon-proceedings.org/document/bridging-risc-v-core-verification-and-pss-a-portable-stimulus-stress-testing-approach-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Bridging RISC-V Core Verification and PSS : A Portable-Stimulus Stress-Testing Approach](https://dvcon-proceedings.org/document/bridging-risc-v-core-verification-and-pss-a-portable-stimulus-stress-testing-approach/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Overcoming the roadblocks in Display Port Automotive Extensions verification](https://dvcon-proceedings.org/document/overcoming-the-roadblocks-in-display-port-automotive-extensions-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Overcoming the roadblocks in Display Port Automotive Extensions verification](https://dvcon-proceedings.org/document/overcoming-the-roadblocks-in-display-port-automotive-extensions-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[AI-Enabled Formal Verification Flow: From Spec to Sign-off](https://dvcon-proceedings.org/document/ai-enabled-formal-verification-flow-from-spec-to-sign-off-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[AI-Enabled Formal Verification Flow : From Spec to Sign-off](https://dvcon-proceedings.org/document/ai-enabled-formal-verification-flow-from-spec-to-sign-off/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Introduction of IEEE 1801-2024 (UPF4.0) Improvements for the Specification and Verification of Low-Power](https://dvcon-proceedings.org/document/introduction-of-ieee-1801-2024-upf4-0-improvements-for-the-specification-and-verification-of-low-power-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[PSS in Action: Scalable Test Reuse from Design Verification to Silicon](https://dvcon-proceedings.org/document/pss-in-action-scalable-test-reuse-from-design-verification-to-silicon/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Breakthrough in CDC-RDC Verification Defining a Standard for Interoperable Abstract Model](https://dvcon-proceedings.org/document/breakthrough-in-cdc-rdc-verification-defining-a-standard-for-interoperable-abstract-model-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Unleashing the Potential of Agentic AI Within Design & Functional Verification](https://dvcon-proceedings.org/document/unleashing-the-potential-of-agentic-ai-within-design-functional-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Addressing Formal Verification Challenges with GenAI Technology and RISC-V Solutions](https://dvcon-proceedings.org/document/addressing-formal-verification-challenges-with-genai-technology-and-risc-v-solutions/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Addressing Protocol Verification Challenges in the Evolving Landscape of AI and High-Performance Computing (HPC)](https://dvcon-proceedings.org/document/addressing-protocol-verification-challenges-in-the-evolving-landscape-of-ai-and-high-performance-computing-hpc/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Liberating Verification from Boolean Shackles](https://dvcon-proceedings.org/document/liberating-verification-from-boolean-shackles/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Achieve software prototyping verification success with Veloce proFPGA CS](https://dvcon-proceedings.org/document/achieve-software-prototyping-verification-success-with-veloce-profpga-cs/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Boost Verification Efficiency with VC Execution Manager](https://dvcon-proceedings.org/document/boost-verification-efficiency-with-vc-execution-manager/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Software-defined Hardware Design Relies on AI and Intelligent Verification](https://dvcon-proceedings.org/document/software-defined-hardware-design-relies-on-ai-and-intelligent-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Unleashing the Potential of Agentic AI Within Design & Functional Verification](https://dvcon-proceedings.org/document/unleashing-the-potential-of-agentic-ai-within-design-functional-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Unified UVM Testbench: Integrating Random, Directed and Pseudo-Random Verification Capabilities](https://dvcon-proceedings.org/document/unified-uvm-testbench-integrating-random-directed-and-pseudo-random-verification-capabilities-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[The Test Bench Factory: Building Verification Environments Faster, Better, Smarter](https://dvcon-proceedings.org/document/the-test-bench-factory-building-verification-environments-faster-better-smarter-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Reduce, Reuse, Reverify: An efficient approach to transition formal verification environments from PCIe Gen6 to Gen7](https://dvcon-proceedings.org/document/reduce-reuse-reverify-an-efficient-approach-to-transition-formal-verification-environments-from-pcie-gen6-to-gen7-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Real Number Voltage aware behavioral modeling and verification of SRAM subsystem with UPF](https://dvcon-proceedings.org/document/real-number-voltage-aware-behavioral-modeling-and-verification-of-sram-subsystem-with-upf/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Pre-Silicon Verification of Software Safety Mechanisms: A Hybrid Approach SPI and NVDLA case studies](https://dvcon-proceedings.org/document/pre-silicon-verification-of-software-safety-mechanisms-a-hybrid-approach-spi-and-nvdla-case-studies/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Out of The Box Techniques for Data-Path Verification](https://dvcon-proceedings.org/document/out-of-the-box-techniques-for-data-path-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Minimally Intrusive Safety and Security Verification of Rust RTIC Applications](https://dvcon-proceedings.org/document/minimally-intrusive-safety-and-security-verification-of-rust-rtic-applications-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Introduction to the Apheleia Verification Library](https://dvcon-proceedings.org/document/introduction-to-the-apheleia-verification-library/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Introduction of IEEE 1801-2024 (UPF4.0) improvements for the specification and verification of low-power](https://dvcon-proceedings.org/document/introduction-of-ieee-1801-2024-upf4-0-improvements-for-the-specification-and-verification-of-low-power/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Implementing Functional Coverage for Analog IPs in Mixed-Signal Verification Environments](https://dvcon-proceedings.org/document/implementing-functional-coverage-for-analog-ips-in-mixed-signal-verification-environments-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Fully Automated Verification Framework for Configurable IPs: From Requirements to Results](https://dvcon-proceedings.org/document/fully-automated-verification-framework-for-configurable-ips-from-requirements-to-results-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[FPGA Firmware Verification: a common approach for simulation and hardware tests](https://dvcon-proceedings.org/document/fpga-firmware-verification-a-common-approach-for-simulation-and-hardware-tests-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Exploring the Limits of Vertical Reuse Automation in PSS-Driven SoC Verification](https://dvcon-proceedings.org/document/exploring-the-limits-of-vertical-reuse-automation-in-pss-driven-soc-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Expediting Coverage Closure in Digital Verification with the Portable Stimulus Standard (PSS)](https://dvcon-proceedings.org/document/expediting-coverage-closure-in-digital-verification-with-the-portable-stimulus-standard-pss/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Efficient Coverage Optimization with Formal Guided Testcase Generation in UVM Verification](https://dvcon-proceedings.org/document/efficient-coverage-optimization-with-formal-guided-testcase-generation-in-uvm-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[DMS Verification Environment for Gyroscope](https://dvcon-proceedings.org/document/dms-verification-environment-for-gyroscope/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Comprehensive & Configurable Ethernet IP Verification Strategy](https://dvcon-proceedings.org/document/comprehensive-configurable-ethernet-ip-verification-strategy-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Next-Gen Verification with Python: Driving Hardware Tests with Pytest and Cocotb](https://dvcon-proceedings.org/document/next-gen-verification-with-python-driving-hardware-tests-with-pytest-and-cocotb/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Automated Flow to Maintaining Consistency in Parallel Design Representations Using Cross-Level Verification](https://dvcon-proceedings.org/document/automated-flow-to-maintaining-consistency-in-parallel-design-representations-using-cross-level-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Advancing Open-Source Verification: Enabling Full Randomization in Verilator](https://dvcon-proceedings.org/document/advancing-open-source-verification-enabling-full-randomization-in-verilator-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[ACT with Confidence: Formal Verification of Packet Based Designs using Array Centric Tracking](https://dvcon-proceedings.org/document/act-with-confidence-formal-verification-of-packet-based-designs-using-array-centric-tracking-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerating Coverage Closure with Reinforcement Learning: A Case Study on FSM Verification](https://dvcon-proceedings.org/document/accelerating-coverage-closure-with-reinforcement-learning-a-case-study-on-fsm-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerate Verification of Complex Hardware Algorithms using MATLAB based SystemVerilog DPIs](https://dvcon-proceedings.org/document/accelerate-verification-of-complex-hardware-algorithms-using-matlab-based-systemverilog-dpis-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A Novel Configurable UVM Architecture To Unlock 1.6T Ethernet Verification](https://dvcon-proceedings.org/document/a-novel-configurable-uvm-architecture-to-unlock-1-6t-ethernet-verification-2/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Minimally Intrusive Safety and Security Verification of Rust RTIC Applications](https://dvcon-proceedings.org/document/minimally-intrusive-safety-and-security-verification-of-rust-rtic-applications/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[GAIL-V: Generative AI Leveraged -Verification](https://dvcon-proceedings.org/document/gail-v-generative-ai-leveraged-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Exploring the Limits of Vertical Reuse Automation in PSS-Driven SoC Verification](https://dvcon-proceedings.org/document/exploring-the-limits-of-vertical-reuse-automation-in-pss-driven-soc-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Pre-Silicon Verification of Software Safety Mechanisms](https://dvcon-proceedings.org/document/pre-silicon-verification-of-software-safety-mechanisms/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Transformation-Aided Verification of MAC Designs using Symbolic Computer Algebra](https://dvcon-proceedings.org/document/transformation-aided-verification-of-mac-designs-using-symbolic-computer-algebra/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Efficient Coverage Optimization with Formal-Guided Testcase Generation in UVM Verification](https://dvcon-proceedings.org/document/efficient-coverage-optimization-with-formal-guided-testcase-generation-in-uvm-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Automated Flow to Maintaining Consistency in Parallel Design Representations Using Cross-Level Verification](https://dvcon-proceedings.org/document/automated-flow-to-maintaining-consistency-in-parallel-design-representations-using-cross-level-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[AI-Powered Hardware Verification: Your Non-Human Friend in Action](https://dvcon-proceedings.org/document/ai-powered-hardware-verification-your-non-human-friend-in-action/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Out of The Box Techniques for Data-Path Verification](https://dvcon-proceedings.org/document/out-of-the-box-techniques-for-data-path-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A Graph-Based UVM Generation Framework for Complex State Machine Verification](https://dvcon-proceedings.org/document/a-graph-based-uvm-generation-framework-for-complex-state-machine-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Unified UVM Testbench: Integrating Random, Directed and Pseudo-Random Verification Capabilities](https://dvcon-proceedings.org/document/unified-uvm-testbench-integrating-random-directed-and-pseudo-random-verification-capabilities/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Real Number Voltage aware behavioral modeling and verification of SRAM subsystem with Unified Power Format (UPF)](https://dvcon-proceedings.org/document/real-number-voltage-aware-behavioral-modeling-and-verification-of-sram-subsystem-with-unified-power-format-upf/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerating Coverage Closure with Reinforcement Learning: A Case Study on FSM Verification](https://dvcon-proceedings.org/document/accelerating-coverage-closure-with-reinforcement-learning-a-case-study-on-fsm-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Comprehensive & Configurable Ethernet IP Verification Strategy](https://dvcon-proceedings.org/document/comprehensive-configurable-ethernet-ip-verification-strategy/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Reduce, Reuse, Reverify: An efficient approach to transition formal verification environments from PCIe Gen6 to Gen7](https://dvcon-proceedings.org/document/reduce-reuse-reverify-an-efficient-approach-to-transition-formal-verification-environments-from-pcie-gen6-to-gen7/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Fully Automated Verification Framework for Configurable IPs: From Requirements to Results](https://dvcon-proceedings.org/document/fully-automated-verification-framework-for-configurable-ips-from-requirements-to-results/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Evaluating the Usability of pyuvm with cocotb for UART Verification](https://dvcon-proceedings.org/document/evaluating-the-usability-of-pyuvm-with-cocotb-for-uart-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[ACT with Confidence: Formal Verification of Packet Based Designs using Array Centric Tracking](https://dvcon-proceedings.org/document/act-with-confidence-formal-verification-of-packet-based-designs-using-array-centric-tracking/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Advancing Open-Source Verification: Enabling Full Randomization in Verilator](https://dvcon-proceedings.org/document/advancing-open-source-verification-enabling-full-randomization-in-verilator/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[The Test Bench Factory: Building Verification Environments Faster, Better, Smarter](https://dvcon-proceedings.org/document/the-test-bench-factory-building-verification-environments-faster-better-smarter/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[DMS Verification environment for Gyroscope System](https://dvcon-proceedings.org/document/dms-verification-environment-for-gyroscope-system/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Implementing Functional Coverage for Analog IPs in Mixed-Signal Verification Environments](https://dvcon-proceedings.org/document/implementing-functional-coverage-for-analog-ips-in-mixed-signal-verification-environments/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A Novel Configurable UVM Architecture To Unlock 1.6T Ethernet Verification](https://dvcon-proceedings.org/document/a-novel-configurable-uvm-architecture-to-unlock-1-6t-ethernet-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerate Verification of Complex Hardware Algorithms using MATLAB based SystemVerilog DPIs](https://dvcon-proceedings.org/document/accelerate-verification-of-complex-hardware-algorithms-using-matlab-based-systemverilog-dpis/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[FPGA Firmware Verification: a common approach for simulation and hardware tests](https://dvcon-proceedings.org/document/fpga-firmware-verification-a-common-approach-for-simulation-and-hardware-tests/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[How Agentic AI is Reinventing Chip Design and Verification](https://dvcon-proceedings.org/document/how-agentic-ai-is-reinventing-chip-design-and-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[EP-Ready Hardware-Assisted-Verification Platforms](https://dvcon-proceedings.org/document/ep-ready-hardware-assisted-verification-platforms/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Harnessing AI/ML for Superior Regression Management - Boost Verification Efficiency](https://dvcon-proceedings.org/document/harnessing-ai-ml-for-superior-regression-management-boost-verification-efficiency/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Accelerate Verification, Streamline Challenges: A Comprehensive HBM Model Solution](https://dvcon-proceedings.org/document/accelerate-verification-streamline-challenges-a-comprehensive-hbm-model-solution/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[A Video Entropy Coder Design and Verification Using HLS and HLV](https://dvcon-proceedings.org/document/a-video-entropy-coder-design-and-verification-using-hls-and-hlv/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Efficient Debug Strategies for PCIe Gen6 Verification Using Verification IP](https://dvcon-proceedings.org/document/efficient-debug-strategies-for-pcie-gen6-verification-using-verification-ip/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Unveiling Advance Hybrid Emulation Methodology for Accelerated Android Home Screen Bring-up and System Level Verification](https://dvcon-proceedings.org/document/unveiling-advance-hybrid-emulation-methodology-for-accelerated-android-home-screen-bring-up-and-system-level-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Expedited Gate Level Verification: Unleashing the Potential of Netlist Integrated Emulation Platforms](https://dvcon-proceedings.org/document/expedited-gate-level-verification-unleashing-the-potential-of-netlist-integrated-emulation-platforms/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Pragmatic use cases of ChatGPT in Chip Verification](https://dvcon-proceedings.org/document/pragmatic-use-cases-of-chatgpt-in-chip-verification/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Expanding Verification Horizons: OOPs- Enhanced Script-Driven Verification using Auto PSS Gen Utility (APGU)](https://dvcon-proceedings.org/document/expanding-verification-horizons-oops-enhanced-script-driven-verification-using-auto-pss-gen-utility-apgu/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Verification Methodology for Debug Unit of a Superscalar RISC-V Processor](https://dvcon-proceedings.org/document/verification-methodology-for-debug-unit-of-a-superscalar-risc-v-processor/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Power Probe: Addressing Power Noise Signal Integrity Challenges for Wide IO HBM Memories Through Advanced Verification Approach](https://dvcon-proceedings.org/document/power-probe-addressing-power-noise-signal-integrity-challenges-for-wide-io-hbm-memories-through-advanced-verification-approach/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |
| **[Next-Gen Low Power Verification: Empowering Shift-Left Predictive Analysis with Virtual Instrumentation](https://dvcon-proceedings.org/document/next-gen-low-power-verification-empowering-shift-left-predictive-analysis-with-virtual-instrumentation/)** | 1970-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>DVCon...</summary><p>DVCon proceedings entry</p></details> |

### IEEE (Xplore)
| **Title** | **Date** | **Abstract** | **Comment** |
| --- | --- | --- | --- |
| **[Automated formal verification of the refined specification of digital systems in HSSL](https://ieeexplore.ieee.org/document/7802074)** | 2016-01-01 | <details><summary>Show</summary><p>Design of modern hardware systems becomes difficult because of the increasing complexity. As a result, more abstraction is used in the design process. However, an error made at a higher abstraction level is transferred to lower levels. It becomes costly to correct such an error at later design stages, and therefore it must be revealed as soon as possible. The specification language HSSL provides t...</p></details> | <details><summary>2016 ...</summary><p>2016 International Conference on Emerging eLearning Technologies and Applications (ICETA)</p></details> |
| **[Information Technology of Formal Verification and Design of FPGA Electronic Projects](https://ieeexplore.ieee.org/document/11122210)** | 2024-01-01 | <details><summary>Show</summary><p>The rapid advancement in technology has heightened the importance of ensuring reliability and functional safety in hardware and embedded software for programmable logic devices, particularly Field-Programmable Gate Arrays (FPGAs). This paper explores contemporary approaches to formal [::verification::] and FPGA electronic design, emphasizing the critical need for reliable solutions in [::digital::...</p></details> | <details><summary>2024 ...</summary><p>2024 14th International Conference on Dependable Systems, Services and Technologies (DESSERT)</p></details> |
| **[On a design verification of the pipelined digital system using SMV](https://ieeexplore.ieee.org/document/1222611)** | 2003-01-01 | <details><summary>Show</summary><p>Design [::verification::] problem is emerging as an important issue to detect any design errors at the early stage of the design. Traditionally, design [::verifications::] have been done using a simulation technique. However, this technique has been proved not to cover all potential design errors. Therefore, formal technique is often used to verify [::digital::] circuits as an alternative. In this...</p></details> | <details><summary>7th K...</summary><p>7th Korea-Russia International Symposium on Science and Technology, Proceedings KORUS 2003. (IEEE Cat. No.03EX737)</p></details> |
| **[IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation](https://ieeexplore.ieee.org/document/7240184)** | 2015-01-01 | <details><summary>Show</summary><p>[::Verification::] and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it in...</p></details> | <details><summary>IEEE ...</summary><p>IEEE P1012/D17, August 2015</p></details> |
| **[Techniques for formal verification of digital systems: a system approach](https://ieeexplore.ieee.org/document/1333309)** | 2004-01-01 | <details><summary>Show</summary><p>In this paper we describe a methodology for the formal [::verification::] of a processor using the CTL property language. Processors are important in design and [::verification::] of [::digital::] systems because they have structures that represent most [::digital::] systems. Processors are programmable, have control parts, data parts and are rich in bus structure. [::Verification::] of CPU struct...</p></details> | <details><summary>Eurom...</summary><p>Euromicro Symposium on [::Digital::] System Design, 2004. DSD 2004.</p></details> |
| **[An Introduction to Universal Verification Methodology for the digital design of Integrated circuits (IC’s): A Review](https://ieeexplore.ieee.org/document/9396034)** | 2021-01-01 | <details><summary>Show</summary><p>System on chip (SOC) [::Verification::] is very important for difficulty in the [::digital::] design of Integrated circuits (IC&#39;s) which results in demanding logic or functional [::verification::] in terms of [::verification::] platform complexity with goals like code coverage, functional coverage and boundless [::verification::] time of the given [::digital::] designs. After analyzing the role of...</p></details> | <details><summary>2021 ...</summary><p>2021 International Conference on Artificial Intelligence and Smart Systems (ICAIS)</p></details> |
| **[Application of novel hierarchical approach to formal verification of digital ICs](https://ieeexplore.ieee.org/document/1562248)** | 2003-01-01 | <details><summary>Show</summary><p>A hierarchical approach for the abstraction of [::digital::] VLSICs is presented. Circuit layout is hierarchically abstracted into logical constructs of binary tree structures, which may be manipulated to extract circuit functionality for the purpose of verifying design correctness. VLSIC design specification in the form of HDL is hierarchically decomposed to generate logical formulae for the give...</p></details> | <details><summary>2003 ...</summary><p>2003 46th Midwest Symposium on Circuits and Systems</p></details> |
| **[Automated functional verification of digital television systems using camera](https://ieeexplore.ieee.org/document/5606084)** | 2010-01-01 | <details><summary>Show</summary><p>This paper presents an approach to automated [::verification::] of [::digital::] television systems. Camera is used to capture the content on the TV screen. An algorithm was developed for detecting the TV screen content and comparing it with the expected content. The TV screen content is extracted in two steps. The first step is the TV screen edge detection, performed with Scharr edge detection an...</p></details> | <details><summary>Proce...</summary><p>Proceedings ELMAR-2010</p></details> |
| **[Digital and Mixed-Signal Verification Differences](https://ieeexplore.ieee.org/document/5460804)** | 2009-01-01 | <details><summary>Show</summary><p>Mixed-signal [::verification::] (MSV) presents a significant cost and time to market reduction opportunity. However, a simple translation of methodology from today's sophisticated [::digital::] [::verification::] (DV) to MSV will fall short of the needs of complex mixed-signal systems. The shape and feel of MSV methodology must be significantly different from DV.</p></details> | <details><summary>2009 ...</summary><p>2009 10th International Workshop on Microprocessor Test and [::Verification::]</p></details> |
| **[Automatic Formal Verification of Digital Components of IoTs Using CBMC](https://ieeexplore.ieee.org/document/8551480)** | 2018-01-01 | <details><summary>Show</summary><p>These days, internet of things (IoT) are being widely used in many safety-critical domains, like healthcare and transportation. Thus, their functional correctness is very important. However, simulation based analysis is based on sampling methods and thus their results are not complete and cannot be termed as accurate. Formal [::verification::] has been recently proposed to verify the [::digital::]...</p></details> | <details><summary>2018 ...</summary><p>2018 15th International Conference on Smart Cities: Improving Quality of Life Using ICT & IoT (HONET-ICT)</p></details> |
| **[Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits](https://ieeexplore.ieee.org/document/4484798)** | 2008-01-01 | <details><summary>Show</summary><p>According to statistics the [::verification::] of [::digital::] integrated circuits (IC) claims up to 70 % of the design time and effort in the design process. This means that the [::verification::] process must be well structured and organized in order to efficiently reach desired [::verification::] goals. This paper describes the modelling of an exhaustive formal [::verification::] process of a ...</p></details> | <details><summary>2008 ...</summary><p>2008 Design, Automation and Test in Europe</p></details> |
| **[IEEE Draft Standard for System, Software and Hardware Verification and Validation - Corrigendum 1](https://ieeexplore.ieee.org/document/7835639)** | 2017-01-01 | <details><summary>Show</summary><p>[::Verification::] and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it in...</p></details> | <details><summary>IEEE ...</summary><p>IEEE P1012 Corrigendum/D1, January 2017</p></details> |
| **[Design and Verification Challenges in SoC Integration of PicoRV32 RISC-V with Sigma-Delta ADC](https://ieeexplore.ieee.org/document/10569876)** | 2024-01-01 | <details><summary>Show</summary><p>This paper introduces an innovative system-on-chip (SoC) architecture that seamlessly integrates a PicoRV32 RISC-V core with a sigma-delta analog-to-[::digital::] converter (ADC), with a strong focus on [::verification::], synthesis, and physical implementation. Utilizing Universal [::Verification::] Methodology (UVM), the paper ensures the robustness of the SoC for complex [::digital::] systems t...</p></details> | <details><summary>2024 ...</summary><p>2024 47th MIPRO ICT and Electronics Convention (MIPRO)</p></details> |
| **[Formal verification of digital circuits by 3-valued simulation](https://ieeexplore.ieee.org/document/957592)** | 2001-01-01 | <details><summary>Show</summary><p>A new technique for [::digital::] circuit [::verification::] is presented. The new technique is based on the 3-value simulator, 3 VS. Our motivation for utilizing 3 VS is the desire to bridge the gap between common industrial practice of [::verification::] through simulation, and the world of formal [::verification::]. A metric for [::verification::] coverage is defined, and it is shown to provide...</p></details> | <details><summary>ICECS...</summary><p>ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)</p></details> |
| **[IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation](https://ieeexplore.ieee.org/document/7383210)** | 2016-01-01 | <details><summary>Show</summary><p>[::Verification::] and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it in...</p></details> | <details><summary>IEEE ...</summary><p>IEEE P1012/D18, January 2016</p></details> |
| **[An approach for the formal verification of DSP designs using Theorem proving](https://ieeexplore.ieee.org/document/1637735)** | 2006-01-01 | <details><summary>Show</summary><p>This paper proposes a framework for the incorporation of formal methods in the design flow of [::digital::] signal processing (DSP) systems in a rigorous way. In the proposed approach, DSP descriptions were modeled and verified at different abstraction levels using higher order logic based on the higher order logic (HOL) theorem prover. This framework enables the formal [::verification::] of DSP d...</p></details> | <details><summary>IEEE ...</summary><p>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</p></details> |
| **[Test management and test execution system for automated verification of digital television systems](https://ieeexplore.ieee.org/document/5523721)** | 2010-01-01 | <details><summary>Show</summary><p>This paper presents a test management and test execution system created to be used during process of [::Digital::] Television System automated [::verification::] and testing. Designed test environment is able to handle product requirement data, test cases management data, test execution planning process, test system configuration and execution of manual, semiautomatic and automatic test cases duri...</p></details> | <details><summary>IEEE ...</summary><p>IEEE International Symposium on Consumer Electronics (ISCE 2010)</p></details> |
| **[HSIS: A BDD-Based Environment for Formal Verification](https://ieeexplore.ieee.org/document/1600419)** | 1994-01-01 | <details><summary>Show</summary><p>Functional and timing [::verification::] are currently the bottlenecks in many design efforts. Simulation and emulation are extensively used for [::verification::]. Formal [::verification::] is now gaining acceptance in advanced design groups. This has been facilitated by the use of binary decision diagrams (BDDs). This paper describes the essential features of HSIS, a BDD-based environment for fo...</p></details> | <details><summary>31st ...</summary><p>31st Design Automation Conference</p></details> |
| **[Survey on Formal Verification Methods for Digital IC](https://ieeexplore.ieee.org/document/5521611)** | 2009-01-01 | <details><summary>Show</summary><p>This paper presents a survey of the state-of-art of formal [::verification::] technique. The expression models for formal [::verification::] are introduced and analyzed. The characteristics of each model are expounded. Moreover, the typical model checking techniques are studied. Equivalence checking and property checking are introduced. The development trend for formal [::verification::] is discus...</p></details> | <details><summary>2009 ...</summary><p>2009 Fourth International Conference on Internet Computing for Science and Engineering</p></details> |
| **[Formal verification of synthesized mixed signal designs using *BMDs](https://ieeexplore.ieee.org/document/812589)** | 2000-01-01 | <details><summary>Show</summary><p>We present a novel approach to functional [::verification::] of mixed signal designs by symbolic manipulations of multiplicative binary moment diagrams (*BMDs). *BMDs effectively represent and manipulate both algebraic and Boolean operations, which makes them suitable to handle the features of mixed signal systems. A formal model of the structural implementation of a synthesized design is extracte...</p></details> | <details><summary>VLSI ...</summary><p>VLSI Design 2000. Wireless and [::Digital::] Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design</p></details> |
| **[Verification Methods for BPF-based DPU](https://ieeexplore.ieee.org/document/11289447)** | 2025-01-01 | <details><summary>Show</summary><p>The gap between central processing units’ performance and network transmission speed is ever increasing, leading to performance bottlenecks in modern computing systems. To address this issue, hardware accelerators are being developed to offload tasks such as network traffic filtering, packet classification, load balancing, and data processing from the CPU. However, the design of such accelerators ...</p></details> | <details><summary>2025 ...</summary><p>2025 IEEE XVII International Scientific and Technical Conference on Actual Problems of Electronic Instrument Engineering (APEIE)</p></details> |
| **[Noise verification techniques for the mixed-signal chip/package/board of digital TV systems](https://ieeexplore.ieee.org/document/5642583)** | 2010-01-01 | <details><summary>Show</summary><p>[::Digital::] noise caused by power and signal distribution networks propagates to a noise-sensitive analog macro through the chip, package and board in a mixed-signal system. The noise propagation degrades electrical performances of the mixed-signal system. The latest [::digital::] TV systems, especially, mounting an image-processing system LSI request 10-bits accuracy ADCs (Analog-[::Digital::] ...</p></details> | <details><summary>19th ...</summary><p>19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems</p></details> |
| **[IEEE Standard for System and Software Verification and Validation - Redline](https://ieeexplore.ieee.org/document/6251988)** | 2012-01-01 | <details><summary>Show</summary><p>[::Verification::] and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it in...</p></details> | <details><summary>IEEE ...</summary><p>IEEE Std 1012-2012 (Revision of IEEE Std 1012-2004) - Redline</p></details> |
| **[The Research on Formal Verification of CPU Structure Based on Theorem Proving](https://ieeexplore.ieee.org/document/9040731)** | 2019-01-01 | <details><summary>Show</summary><p>With the development of SOC technology, the structure of today&#39;s CPU is very complex, conventional design and [::verification::] methods such as testing and simulating can&#39;t guarantee the correctness of CPU structure designs. In the area of CPU design and [::verification::], formal [::verification::] is an emerging technology. To solve the problem of verifying CPU structure, we construct the CPU s...</p></details> | <details><summary>2019 ...</summary><p>2019 IEEE 10th International Conference on Software Engineering and Service Science (ICSESS)</p></details> |
| **[A Study on the Assertion-Based Verification of Digital IC](https://ieeexplore.ieee.org/document/5168998)** | 2009-01-01 | <details><summary>Show</summary><p>[::Verification::] plays more and more important role in complex VLSI design. It has two main challenges: one is to insure that the input stimulus can control the function spots inside the design; the other is to insure the errors can be observed from the design output. This paper presents an easy approach of assertion-based [::verification::] (ABV) method by dividing it into five steps, through w...</p></details> | <details><summary>2009 ...</summary><p>2009 Second International Conference on Information and Computing Science</p></details> |
| **[V-HOLT verifier - An automatic formal verification tool for combinational circuits](https://ieeexplore.ieee.org/document/6511465)** | 2012-01-01 | <details><summary>Show</summary><p>Formal [::verification::] using theorem proving ascertains 100% accuracy of [::digital::] circuit [::verification::] and is thus far more useful than simulation. However, most of the theorem proving based formal [::verification::] tools do not accept commonly used HDLs, like VHDL or Verilog, and require their users to manually conduct the [::verification::], which is a step that involves rigorous ...</p></details> | <details><summary>2012 ...</summary><p>2012 15th International Multitopic Conference (INMIC)</p></details> |
| **[Automated Formal Verification Methodology for Digital Circuits](https://ieeexplore.ieee.org/document/10330830)** | 2023-01-01 | <details><summary>Show</summary><p>This paper presents an innovative approach for automated formal [::verification::] of [::digital::] circuits. The algorithm leverages a Circuit Transition Matrix (CTM) generation block to represent the circuit as matrices, enabling efficient computation of output matrices for each gate. By comparing the generated CTM with the ideal CTM, the algorithm detects faults in the circuit design, automatin...</p></details> | <details><summary>2023 ...</summary><p>2023 14th International Conference on Information & Communication Technology and System (ICTS)</p></details> |
| **[The application of formal verification to SPW designs](https://ieeexplore.ieee.org/document/1231963)** | 2003-01-01 | <details><summary>Show</summary><p>The Signal Processing WorkSystem (SPW) of Cadence is an integrated framework for developing DSP and communications products. Formal [::verification::] is a complementary technique to simulation based on mathematical logic. The HOL system is an environment for interactive theorem proving in a higher-order logic. It has an open user-extensible architecture which makes it suitable for providing proof...</p></details> | <details><summary>Eurom...</summary><p>Euromicro Symposium on [::Digital::] System Design, 2003. Proceedings.</p></details> |
| **[Optimal Test Scenarios based Regression Suite for Functional Verification Closure of Advanced Digital Designs](https://ieeexplore.ieee.org/document/10561374)** | 2024-01-01 | <details><summary>Show</summary><p>Computational and Performance Intensive applications like Graphic Processing, Virtual Gaming, Augmented Reality, AI Inferencing and Machine Learning have led to higher order of complexity in the Semiconductor Chips. Functional [::Verification::] stage continues to play an impactful role in the quality and schedule of ASIC/SOC development cycle. Coverage Driven Functional [::Verification::] Closure...</p></details> | <details><summary>2024 ...</summary><p>2024 International Conference on Smart Systems for applications in Electrical Sciences (ICSSES)</p></details> |
| **[Modeling and Intelligent Verification Mechanism for Communication Systems in Digital Twin Power Grids](https://ieeexplore.ieee.org/document/11368949)** | 2025-01-01 | <details><summary>Show</summary><p>The rapid evolution of [::digital::] twin (DT) technologies in smart grids necessitates the development of robust and real-time communication infrastructures that ensure accurate mirroring and responsive control. However, modeling such cyber-physical communication systems and verifying their operational integrity under dynamic grid states remain underexplored. This paper presents a comprehensive f...</p></details> | <details><summary>2025 ...</summary><p>2025 10th International Conference on Cyber Security and Information Engineering (ICCSIE)</p></details> |
| **[Maintaining soundness in hybrid verification approaches for stateful models: A case study](https://ieeexplore.ieee.org/document/6297317)** | 2012-01-01 | <details><summary>Show</summary><p>Formal [::verification::] techniques such as model checking (MC) and theorem proving (TP) have found increasingly widespread use in the design of critical [::digital::] systems as a means to ensure their functional correctness. However, both MC and TP have their limitations. TP generally requires non-trivial human intervention, and MC is limited by the state explosion problem. The situation for MC...</p></details> | <details><summary>2012 ...</summary><p>2012 Argentine School of Micro-Nanoelectronics, Technology and Applications (EAMTA)</p></details> |
| **[An Analytical Study on Machine Learning Approaches for Simulation-Based Verification](https://ieeexplore.ieee.org/document/9719403)** | 2021-01-01 | <details><summary>Show</summary><p>In the modern era, there is a fast-growing demand for new and complicated [::digital::] systems. Advancements in CMOS fabrication technologies has accommodated chip fabrication of complex [::digital::] system designs. To cope with this demand efficient, fast-paced and convenient design [::verification::] methods are required. Integrating Machine Learning techniques into simulation-based [::verific...</p></details> | <details><summary>2021 ...</summary><p>2021 IEEE International Conference on Intelligent Systems, Smart and Green Technologies (ICISSGT)</p></details> |
| **[Proposal of an Identity Verification System Using Trusted Execution Environment in the Japan’s Digital Authentication App](https://ieeexplore.ieee.org/document/11318915)** | 2025-01-01 | <details><summary>Show</summary><p>As [::digital::] identity systems continue to evolve, ensuring the secure handling of personal data and authentication tokens on the service provider side has become increasingly critical. Japan’s My Number Card is a national identification card that contains an IC chip storing personal information such as name, address, and date of birth, and is increasingly used for [::digital::] services. [::Di...</p></details> | <details><summary>2025 ...</summary><p>2025 Thirteenth International Symposium on Computing and Networking Workshops (CANDARW)</p></details> |
| **[Trace-Driven Verification Framework for Interoperable Digital Twins in Distributed Control Systems](https://ieeexplore.ieee.org/document/10931261)** | 2024-01-01 | <details><summary>Show</summary><p>[::Digital::] twins offer significant potential for advancing smart manufacturing and production. However, their application within distributed control systems, as well as efforts to enhance their interoperability and data [::verification::], has been minimally explored in the existing literature. This results in a lack of comprehensive guidelines for automation engineers. Therefore, there is a cr...</p></details> | <details><summary>2024 ...</summary><p>2024 IEEE 3rd Industrial Electronics Society Annual On-Line Conference (ONCON)</p></details> |
| **[IEEE Approved Draft Standard Criteria for Programmable Digital Devices in Safety Systems of Nuclear Power Generating Stations](https://ieeexplore.ieee.org/document/7084082)** | 2015-01-01 | <details><summary>Show</summary><p>Additional specific requirements to supplement the criteria and requirements of IEEE Std 603 are specified for programmable [::digital::] devices. Within the context of this standard, the term programmable [::digital::] device is any device that relies on software instructions or programmable logic to accomplish a function. Examples include a computer, a programmable hardware device, or a device w...</p></details> | <details><summary>IEEE ...</summary><p>IEEE P7-4.3.2/D2, April 2015</p></details> |
| **[Integrity Verification System For Video Content By Using Digital Watermarking](https://ieeexplore.ieee.org/document/4114734)** | 2006-01-01 | <details><summary>Show</summary><p>An improved system is described for verifying video content integrity using [::digital::] watermarking. Current [::verification::] systems using the [::digital::] signature are unable to distinguish between attacks and regular modifications such as resizing and MPEG encoding and are thus unsuitable countermeasures against actual threats to content kept in storage services. The proposed [::verifica...</p></details> | <details><summary>2006 ...</summary><p>2006 International Conference on Service Systems and Service Management</p></details> |
| **[Formal co-verification of pipelined datapaths](https://ieeexplore.ieee.org/document/1594050)** | 2005-01-01 | <details><summary>Show</summary><p>We consider the formal co-[::verification::] of various pipelined implementations of a specific instruction set architecture (ISA). The simpler hardware implementations in this variety are complemented by software emulations for the ISA instructions that find no native hardware support. The comprehensive [::verification::] of such implementations makes it necessary that software and hardware layer...</p></details> | <details><summary>48th ...</summary><p>48th Midwest Symposium on Circuits and Systems, 2005.</p></details> |
| **[Simultaneous automated verification of conditional access system on multiple TV sets](https://ieeexplore.ieee.org/document/6336454)** | 2012-01-01 | <details><summary>Show</summary><p>Conditional access system (CAS) is an essential part of Pay-TV systems, used to restrict access to certain content only to the users who subscribed to that content. Therefore it is useful to have automated [::verification::] of CAS system in integrated [::digital::] TV sets which contain the conditional access module. This paper presents a novel system for automated [::verification::] of CAS in mu...</p></details> | <details><summary>2012 ...</summary><p>2012 IEEE Second International Conference on Consumer Electronics - Berlin (ICCE-Berlin)</p></details> |
| **[IVM: An interoperable verification methodology for iterative and incremental digital system design](https://ieeexplore.ieee.org/document/6041357)** | 2009-01-01 | <details><summary>Show</summary><p>Due to the increasing complexity of modern electronic systems, functional [::verification::] is a really hard and crucial activity to ensure the quality of [::digital::] system design. During all design phases, the [::verification::] team must deal with conflicting metrics: quality, cost and time-to-market. In order to be able to deal with this scenario and constraints, it is mandatory an efficien...</p></details> | <details><summary>2009 ...</summary><p>2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC)</p></details> |
| **[Case Study: Verification Framework of Samsung Reconfigurable Processor](https://ieeexplore.ieee.org/document/6519729)** | 2012-01-01 | <details><summary>Show</summary><p>The SRP (Samsung Reconfigurable Processor) is a high-performance, low-power [::digital::] signal processor that supports two different operating modes: the VLIW (very long instruction word) mode for running control-intensive code and the CGA (coarse-grained reconfigurable array) mode for running computation-intensive code. In the SRP, an application starts in the VLIW mode, and then may switch bac...</p></details> | <details><summary>2012 ...</summary><p>2012 13th International Workshop on Microprocessor Test and [::Verification::] (MTV)</p></details> |
| **[Trade-off between signature aggregation and batch verification](https://ieeexplore.ieee.org/document/6613891)** | 2013-01-01 | <details><summary>Show</summary><p>The paper deals with optimization techniques of [::digital::] signatures applied in information and communication architectures. The techniques called the signature aggregation and batch [::verification::] cause two contrary benefits: small computational overhead or small communication overhead, shorter chain of signatures or faster [::verification::] process, respectively. In this paper, we analy...</p></details> | <details><summary>2013 ...</summary><p>2013 36th International Conference on Telecommunications and Signal Processing (TSP)</p></details> |
| **[Digital Signature Verification In Cloud Computing](https://ieeexplore.ieee.org/document/10522372)** | 2024-01-01 | <details><summary>Show</summary><p>As cloud computing continues to revolutionize datahandling, ensuring data integrity and security has become paramount. This paper presents an in-depth analysis of [::digital::] signature [::verification::] processes in cloud computing environments, highlighting the integration of cryptographic techniques for authentication and non-repudiation. We investigate the challengesinherent in [::digital::]...</p></details> | <details><summary>2024 ...</summary><p>2024 11th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO)</p></details> |
| **[Research on Typical Digital Twin Scenarios and Simulation Platforms in the Distribution IoT](https://ieeexplore.ieee.org/document/11291039)** | 2025-01-01 | <details><summary>Show</summary><p>Facing the system complexity challenges caused by large-scale user access in the new distribution Internet of Things, this paper focuses on the innovation of twin modeling methods under the [::digital::] twin technology system, and proposes a [::digital::] twin scene construction scheme that integrates the multi-source energy flow-information flow collaborative mechanism and the behavior mapping o...</p></details> | <details><summary>2025 ...</summary><p>2025 5th International Conference on Electrical Engineering and Computer Technology (IC2ECT)</p></details> |
| **[Towards Secure IoT Deployments: A DSL and Digital Twin-Based Emulation Platform for Security Verification](https://ieeexplore.ieee.org/document/11273317)** | 2025-01-01 | <details><summary>Show</summary><p>The Internet of Things (IoT) is revolutionizing industries from healthcare to manufacturing by enabling smarter automation and decision-making, with billions of connected devices already deployed. Securing these systems presents various challenges due to resource constraints, lack of standardized security protocols, complex testing requirements, and device heterogeneity. Formal [::verification::] ...</p></details> | <details><summary>2025 ...</summary><p>2025 ACM/IEEE 28th International Conference on Model Driven Engineering Languages and Systems Companion (MODELS-C)</p></details> |
| **[A Simple Implementation of a Hybrid Digital-Analog Verification Platform](https://ieeexplore.ieee.org/document/11035836)** | 2025-01-01 | <details><summary>Show</summary><p>With the increasing complexity of electronic systems, the design and [::verification::] of [::digital::]-analog hybrid chips are facing unprecedented challenges. Traditional hybrid digitalanalog [::verification::] methods suffer from problems such as slow simulation speed and simulation distortion, and the [::verification::] process usually occupies about 70 % of the chip development, which greatl...</p></details> | <details><summary>2025 ...</summary><p>2025 IEEE 6th International Seminar on Artificial Intelligence, Networking and Information Technology (AINIT)</p></details> |
| **[Framework for Enhanced Digital Image Transmission Security: Integrating Hu Moments, Digital Watermarking, and Cryptographic Hashing for Integrity Verification](https://ieeexplore.ieee.org/document/10532924)** | 2024-01-01 | <details><summary>Show</summary><p>Image stability is very important in a time when [::digital::] image communication is essential to many fields. Modern online dangers are often too complicated for old security methods to keep up with. To solve these problems, this study presents a new system that combines Hu moments, [::digital::] watermarking, and cryptography hashing. Hu moments create a unique graphic stamp that can be used to...</p></details> | <details><summary>2024 ...</summary><p>2024 2nd International Conference on Cyber Resilience (ICCR)</p></details> |
| **[Developing a Bus Functional Model for APB slave using Universal Verification Methodology](https://ieeexplore.ieee.org/document/9708572)** | 2021-01-01 | <details><summary>Show</summary><p>Semiconductor chips are manufactured for different end applications. Memory controller chips are used in SSDs, while high-speed ethernet transceivers are used in datacenters. Be it for any end applications, all semiconductor chips consist of internal and external bus protocols. Internal bus protocols such as AMBA AHB, APB, and AXI are used to communicate data within the chip. External bus protocol...</p></details> | <details><summary>2021 ...</summary><p>2021 Second International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE)</p></details> |
| **[Formal Verification of Floating-Point Division](https://ieeexplore.ieee.org/document/10461461)** | 2023-01-01 | <details><summary>Show</summary><p>[::Verification::] of complex datapath circuits such as floating-point dividers are known to be a challenging problem. In this paper, we present a formal [::verification::] methodology to verify floating-point (FP) dividers. In general, floating-point division unit builds around a fixed-point division implementation. Our solution performs a two-step [::verification::].The first step verifies the f...</p></details> | <details><summary>2023 ...</summary><p>2023 IEEE 30th Symposium on Computer Arithmetic (ARITH)</p></details> |
| **[Verification techniques imposed upon design of a standard cell based dsp dedicated to cochlear implant](https://ieeexplore.ieee.org/document/4415841)** | 2007-01-01 | <details><summary>Show</summary><p>[::Digital::] circuit design is being challenged by ever-increasing design complexity and continuously shrinking transistor size. For high yield, we have to devote more to the design process, and the [::verifications::] carried during the design are becoming increasingly important. This paper takes a standard cell based DSP ([::Digital::] Signal Processor) design as a case study to show the [::ver...</p></details> | <details><summary>2007 ...</summary><p>2007 7th International Conference on ASIC</p></details> |
| **[A Unified Verification Scheme for the Acceleration of RISC-V Processor Design](https://ieeexplore.ieee.org/document/10831048)** | 2024-01-01 | <details><summary>Show</summary><p>This paper presents a unified [::verification::] scheme for design and [::verification::] of large-scale complex [::digital::] systems. The new scheme integrates the software simulation environment and the hardware accelerating resources to undertake a unified and automated [::verification::] of large-scale [::digital::] circuit systems, encompassing test generation, result comparison, and coverag...</p></details> | <details><summary>2024 ...</summary><p>2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)</p></details> |
| **[Functional verification of digital TV receivers using text region extraction](https://ieeexplore.ieee.org/document/6625257)** | 2013-01-01 | <details><summary>Show</summary><p>In this paper, a system for text extraction on images taken by grabbing the content from the TV screen is presented. The main goal is the image preparation for the Optical Character Recognition (OCR) to improve its accuracy. Recognized text is used for automatic generation of TV menu system structure. This menu structure is used for [::verification::] of TV set operation. The contents of the outpu...</p></details> | Eurocon 2013 |
| **[Optimized Assignment Coverage Computation in Formal Verification of Digital Systems](https://ieeexplore.ieee.org/document/4388005)** | 2007-01-01 | <details><summary>Show</summary><p>Model checking thoroughly verifies the design correctness with respect to a specification. When the [::verification::] process succeeds, we can only postulate the correctness of the design relative to the given specification. How far can we affirm the verified design implements all the behavior of the desired system? With this regard we need to estimate the completeness of the properties by using ...</p></details> | <details><summary>16th ...</summary><p>16th Asian Test Symposium (ATS 2007)</p></details> |
| **[Ver2Smv — A tool for automatic verilog to SMV translation for verifying digital circuits](https://ieeexplore.ieee.org/document/8338617)** | 2018-01-01 | <details><summary>Show</summary><p>[::Verification::] of today&#39;s complex [::digital::] circuit designs is of critical concern for hardware designers. A tremendous amount of effort and computing resources are spent to assure if the developed design is correct or not. Simulation is by far the most extensively used method for this purpose. However, it does not provide 100% coverage of the possible test patterns. Formal [::verification...</p></details> | <details><summary>2018 ...</summary><p>2018 International Conference on Engineering and Emerging Technologies (ICEET)</p></details> |
| **[Formal verification of digital systems by automatic reduction of data paths](https://ieeexplore.ieee.org/document/662676)** | 1997-01-01 | <details><summary>Show</summary><p>[::Verification::] of properties (tasks) on a system P containing data paths may require too many resources (memory space and/or computation time) because such systems have very large and deep state spaces. As pointed out by Kurshan, what is needed is a reduced system P&#39; which behaves exactly as P with respect to the properties that must be proved, but more compact than P, so that the [::verificat...</p></details> | <details><summary>IEEE ...</summary><p>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</p></details> |
| **[Signature Verification Time Reduction for GOST Digital Signature Algorithm](https://ieeexplore.ieee.org/document/9568409)** | 2021-01-01 | <details><summary>Show</summary><p>Although many [::digital::] signature algorithms are available nowadays, the speed of signing and/or verifying a [::digital::] signature is crucial for different applications. Some algorithms are fast for signing but slow for [::verification::], but others are the inverse. Research efforts for an algorithm being fast in both signing and [::verification::] is essential. The traditional GOST algorit...</p></details> | <details><summary>2021 ...</summary><p>2021 International Conference on Communication & Information Technology (ICICT)</p></details> |
| **[Formal verification of a DSP chip using an iterative approach](https://ieeexplore.ieee.org/document/1115346)** | 2002-01-01 | <details><summary>Show</summary><p>In this paper we describe a methodology for the formal [::verification::] of a DSP chip using the HOL theorem prover. We used an iterative method to specify both the behavioral and structural descriptions of the processor. Our methodology consists of first simplifying the representations of the DSP units. We then prove for each unit that its hardware description implies its behavioral specificatio...</p></details> | <details><summary>Proce...</summary><p>Proceedings Euromicro Symposium on [::Digital::] System Design. Architectures, Methods and Tools</p></details> |
| **[Design and Verification Flow of Multi-stage Sigma-delta ADC Digital Core](https://ieeexplore.ieee.org/document/9396481)** | 2021-01-01 | <details><summary>Show</summary><p>There is a need for analog-to-[::digital::] converters with high signal-to-noise ratio and large signal bandwidth to solve a number of radiolocation problems. Developing such ADC is a challenge in analog core, [::digital::] core and [::verification::]. The design flow of the [::digital::] core must take into account possibility of changing the analog core specification at any design stage, provide...</p></details> | <details><summary>2021 ...</summary><p>2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus)</p></details> |
| **[Equivalence checking for digital circuits](https://ieeexplore.ieee.org/document/1309785)** | 2004-01-01 | <details><summary>Show</summary><p>Integrated circuit technology has made it possible to produce chips with several millions of transistors. However, the increasingly more complex [::digital::] circuit designs and limited time constraints only add to the pressure during the implementation process. Traditional functional [::verification::] based on simulation has, during the design creation phase, reached its limits. Thus alternativ...</p></details> | IEEE Potentials |
| **[Utilizing NFTs to Revolutionize Document Verification and Authentication through Blockchain: Redefining Trust in the Digital Era](https://ieeexplore.ieee.org/document/10724719)** | 2024-01-01 | <details><summary>Show</summary><p>The significance of certificates issued by educational institutions for graduates cannot be overstated, as they serve as crucial documents for [::verification::] purposes in various contexts such as employment and passport [::verification::]. However, traditional [::verification::] methods are often costly and inefficient. This research paper aims to introduce a blockchain-based framework for cert...</p></details> | <details><summary>2024 ...</summary><p>2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)</p></details> |
| **[An Equivalence Verification Methodology for Combinational Asynchronous PCHB Circuits](https://ieeexplore.ieee.org/document/8624068)** | 2018-01-01 | <details><summary>Show</summary><p>Pre-Charge Half Buffer (PCHB) is a Quasi-Delay Insensitive (QDI) asynchronous design paradigm that has found commercial applications in the semiconductor industry. PCHB circuits use dual-rail signals instead of Boolean logic and are unique in that PCHB gates incorporate both registration and a handshaking scheme for synchronization. We have developed a methodology for formal equivalence [::verific...</p></details> | <details><summary>2018 ...</summary><p>2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)</p></details> |
| **[SAT can Ensure Polynomial Bounds for the Verification of Circuits with Limited Cutwidth](https://ieeexplore.ieee.org/document/10741874)** | 2024-01-01 | <details><summary>Show</summary><p>As hardware designs are getting more complex, [::verification::] becomes ever more important to prevent producing chips which do not behave according to their specification. This increasing complexity also impacts the [::verification::] process, resulting in a longer time-to-market. Ensuring that the [::verification::] itself can be conducted efficiently helps facing these challenges. Additionally...</p></details> | <details><summary>2024 ...</summary><p>2024 27th Euromicro Conference on [::Digital::] System Design (DSD)</p></details> |
| **[Practical Implementation and Verification of Simple-to-Implement Digital Current Observer for Half-Bridge Topologies](https://ieeexplore.ieee.org/document/9177978)** | 2020-01-01 | <details><summary>Show</summary><p>A novel and simple-to-implement [::digital::] current observer concept for PFC rectifiers based on half-bridge topologies is presented in this paper with the practical implementation and [::verification::]. The method makes use of only one current transformer and an auxiliary winding on the main inductor to estimate the whole inductor current. Moreover, compared to conventional shunt and dual curr...</p></details> | <details><summary>PCIM ...</summary><p>PCIM Europe [::digital::] days 2020; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management</p></details> |
| **[The functional verification of a satellite transponder](https://ieeexplore.ieee.org/document/8399966)** | 2018-01-01 | <details><summary>Show</summary><p>The evolution of the microelectronics industry in recent years has induced the possibility of integrating [::digital::], mixed-signal and radiofrequency components in the same die; that has introduced higher complexity during the SoC development, specially in the [::verification::] process. In this paper, we present the [::verification::] strategy for a Transponder IP, focusing on the receiver and...</p></details> | <details><summary>2018 ...</summary><p>2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS)</p></details> |
| **[A production based system for formal verification of digital signal processing architectures](https://ieeexplore.ieee.org/document/342291)** | 1993-01-01 | <details><summary>Show</summary><p>A new formal hardware [::verification::] approach for [::digital::] signal processing architectures based on a production system environment is introduced. The PROVER system (PROduction system for hardware [::VERification::]) is implemented using CLIPS (C Language Integrated Production System). A cell library of different hardware components has been implemented. Components in the cell library are...</p></details> | <details><summary>Proce...</summary><p>Proceedings of 27th Asilomar Conference on Signals, Systems and Computers</p></details> |
| **[A method of off-line signature verification for digital forensics](https://ieeexplore.ieee.org/document/7603222)** | 2016-01-01 | <details><summary>Show</summary><p>Signature [::verification::] is an important part of [::digital::] forensics. In order to solve the shortcomings of manual identification in technical accuracy and subjectivity, this paper proposed an off-line signature identification method based on Support Vector Machine (SVM). A powerful feature set is collected by extracting grid features and global features of a signature picture. The method ...</p></details> | <details><summary>2016 ...</summary><p>2016 12th International Conference on Natural Computation, Fuzzy Systems and Knowledge Discovery (ICNC-FSKD)</p></details> |
| **[Formal Property Verification for Early Discovery of Functional Flaws in Digital Designs: A Designer's Guide](https://ieeexplore.ieee.org/document/10456781)** | 2023-01-01 | <details><summary>Show</summary><p>Rising [::digital::] design complexity and demands for a shorter time to market increasingly challenge functional correctness. Formal [::verification::] can prevent flaws due to ambiguities and hard-to-find corner case issues. However, it is primarily attributed to [::verification::] engineers and formal experts. We consider that (a) Formal Property [::Verification::] (FPV) for sanity checking can...</p></details> | <details><summary>2023 ...</summary><p>2023 26th Euromicro Conference on [::Digital::] System Design (DSD)</p></details> |
| **[A study on application of digital signature technology](https://ieeexplore.ieee.org/document/5479249)** | 2010-01-01 | <details><summary>Show</summary><p>This article gives examples to explain application and implementation schemes of [::digital::] signature in network security. and points out the existing problems and countermeasures of [::digital::] signature technology application. This article also explains technical significance and technical assurance of [::digital::] signature which plays important role in network security technology.</p></details> | <details><summary>2010 ...</summary><p>2010 International Conference on Networking and [::Digital::] Society</p></details> |
| **[Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow](https://ieeexplore.ieee.org/document/5070940)** | 2008-01-01 | <details><summary>Show</summary><p>In the design process of [::digital::] systems, functional [::verification::] is a major issue. Generally, formal methods like bounded model checking (BMC) offer the highest quality of the [::verification::] results, especially when used in combination with techniques that check if a set of properties forms a complete specification of a design. However, in contrast to simulation-based methods, lik...</p></details> | <details><summary>2008 ...</summary><p>2008 Ninth International Workshop on Microprocessor Test and [::Verification::]</p></details> |
| **[Plant Model Generator from Digital Twin for Purpose of Formal Verification](https://ieeexplore.ieee.org/document/9613704)** | 2021-01-01 | <details><summary>Show</summary><p>This paper reports on a method of automatic generation of a formal model of plant from the behaviour traces recorded from its [::digital::] twin. The traces are observed from simulation in the loop of the [::digital::] twin in Visual Components connected with distributed automation software, developed in NxtSTUDIO according to IEC 61499. The generated modular formal model of the closed-loop system...</p></details> | <details><summary>2021 ...</summary><p>2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA )</p></details> |
| **[Applying verification, validation, and accreditation processes to digital libraries](https://ieeexplore.ieee.org/document/4118585)** | 2005-01-01 | <details><summary>Show</summary><p>We propose to address the issue of quality of [::digital::] library objects in the Computational Science Education Reference Desk by applying a [::verification::], validation, and accreditation workflow to the review of learning objects</p></details> | <details><summary>Proce...</summary><p>Proceedings of the 5th ACM/IEEE-CS Joint Conference on [::Digital::] Libraries (JCDL '05)</p></details> |
| **[Formal Design and Verification of Memory Management Unit Microprocessor](https://ieeexplore.ieee.org/document/8989215)** | 2019-01-01 | <details><summary>Show</summary><p>CPU is the core of modern computer system and the foundation of operating system and upper software. Memory management unit (MMU) and cache (Cache) are widely used in modern microprocessor design. They have been improving CPU performance while increasing the difficulties of CPU design and [::verification::]. As the structure of today’s CPU is more and more complex, conventional design and [::verif...</p></details> | <details><summary>2019 ...</summary><p>2019 IEEE 2nd International Conference on Computer and Communication Engineering Technology (CCET)</p></details> |
| **[Synchronous Tracing Real Load Verification Technology for Digital Input Watt-hour Meter](https://ieeexplore.ieee.org/document/8975074)** | 2019-01-01 | <details><summary>Show</summary><p>With the gradual development of electronic transformer and smart substation, the detection technology of electric energy meter with [::digital::] input has become a bottleneck problem in the development of [::digital::] substation. At present, most of the [::digital::] input watt-hour meters in [::digital::] substations adopt off-line detection or no detection, and off-line detection has no corres...</p></details> | <details><summary>2019 ...</summary><p>2019 IEEE Sustainable Power and Energy Conference (iSPEC)</p></details> |
| **[Formal verification of digital systems](https://ieeexplore.ieee.org/document/568078)** | 1997-01-01 | <details><summary>Show</summary><p>A formal verifier is an automated decision procedure that can prove or disprove a set of statements in some logical system of reasoning. Problems informal [::verification::] have been posed and studied in a variety of disciplines for many years. However the last ten years have produced significant advances in both the theory and practical art of building formal verifiers. Various formal proof tech...</p></details> | <details><summary>Proce...</summary><p>Proceedings Tenth International Conference on VLSI Design</p></details> |
| **[Application example of multi-level digital design verification by the SFG-tracing methodology](https://ieeexplore.ieee.org/document/212833)** | 1991-01-01 | <details><summary>Show</summary><p>In this paper a novel methodology for the formal correctness [::verification::] of [::digital::] (VLSI) designs is presented. This methodology aims at bridging the gap from transistor switch level circuits, as obtained from circuit extraction, up to high level specifications. The SFG-tracing [::verification::] methodology inherits its power from the exploitation of the inherent algorithmic informa...</p></details> | Euro ASIC '91 |
| **[Digital circuit experiment system based on FPGA](https://ieeexplore.ieee.org/document/5496371)** | 2010-01-01 | <details><summary>Show</summary><p>Traditional [::digital::] circuit equipments have some deficiencies, such as limited functionality, fixed experiment types, needing complex wire connection operation, only dealing with simple experiment and so on. The paper presents a FPGA-based [::digital::] circuit experiment system that provides a rich set of peripheral interfaces and design resources, and on the system function implementation ...</p></details> | <details><summary>2010 ...</summary><p>2010 International Conference on E-Health Networking [::Digital::] Ecosystems and Technologies (EDT)</p></details> |
| **[Formal Techniques to Verify Functionality of Digital Memory Decoder](https://ieeexplore.ieee.org/document/10169287)** | 2023-01-01 | <details><summary>Show</summary><p>This research study discusses about the formal property [::verification::] of physical [::digital::] memory decoders, which is considered as a crucial component of most [::digital::] integrated circuits. This study presents a formal [::verification::] technique suitable for verifying the correctness of physical layer [::digital::] memory decoders. The proposed method is based on a formal language ...</p></details> | <details><summary>2023 ...</summary><p>2023 International Conference on Sustainable Computing and Smart Systems (ICSCSS)</p></details> |
| **[Rapid algorithm verification for cooperative analog-digital imaging systems](https://ieeexplore.ieee.org/document/4488790)** | 2007-01-01 | <details><summary>Show</summary><p>An algorithm [::verification::] methodology for cooperative analog-[::digital::] signal processing imaging system is presented, and a simulation tool for software and hardware co-[::verification::] is developed for rapid algorithm [::verification::]. Unlike traditional behavioral simulation, the behavior of the architectural structure includes the characteristics of sensor and circuit mismatch and...</p></details> | <details><summary>2007 ...</summary><p>2007 50th Midwest Symposium on Circuits and Systems</p></details> |
| **[Didactic system for digital control of power electronics applications](https://ieeexplore.ieee.org/document/5347672)** | 2009-01-01 | <details><summary>Show</summary><p>This paper presents the development of an educational system for controlling power electronics systems with [::digital::] signal controllers (DSCs). This system is composed of five prototypes for the development of [::digital::] controllers. The applications were in the area of power electronics, including power converters and electrical machine drives. The kits were developed to allow [::verifica...</p></details> | <details><summary>2009 ...</summary><p>2009 Brazilian Power Electronics Conference</p></details> |
| **[Automatic Polynomial Formal Verification of a Floating-Point Multiplier](https://ieeexplore.ieee.org/document/11272812)** | 2025-01-01 | <details><summary>Show</summary><p>Floating-point multipliers play a crucial role in accelerating modern computing and are therefore implemented regularly, e.g., as part of AI accelerators or FPUs. They are built as a complex combination of control flow and integer arithmetic elements. This requires fast and easily applicable formal [::verification::] methods to ensure correctness. While formal [::verification::] is required to pro...</p></details> | <details><summary>2025 ...</summary><p>2025 28th Euromicro Conference on [::Digital::] System Design (DSD)</p></details> |
| **[Formal Design Verification of Digital Systems](https://ieeexplore.ieee.org/document/1585653)** | 1983-01-01 | <details><summary>Show</summary><p>In present design automation systems, the standard approach that is taken to verify the correctness of proposed logic designs is that of simulation. However, due to several difficulties that arise as simulation is applied to more complex systems, designers have searched for other techniques to at least augment this traditional approach. The purpose of this paper is to briefly describe a research p...</p></details> | <details><summary>20th ...</summary><p>20th Design Automation Conference Proceedings</p></details> |
| **[An Efficient Batch Verification Scheme for SM2 Signatures](https://ieeexplore.ieee.org/document/9622919)** | 2021-01-01 | <details><summary>Show</summary><p>SM2 cryptographic algorithm is an elliptic curve public key algorithm released by China’s State Cryptography Administration, which includes [::digital::] signature algorithms, key exchange protocols, public key encryption algorithms, etc. As SM2 is widely used in identity authentication and authorization services in scenarios such as e-government, e-commerce and national economy, we found that the...</p></details> | <details><summary>2021 ...</summary><p>2021 8th International Conference on Dependable Systems and Their Applications (DSA)</p></details> |
| **[IEEE Approved Draft Standard Criteria for Programmable Digital Devices in Safety Systems of Nuclear Power Generating Stations](https://ieeexplore.ieee.org/document/7397780)** | 2016-01-01 | <details><summary>Show</summary><p>Additional specific requirements to supplement the criteria and requirements of IEEE Std 603 are specified for programmable [::digital::] devices. Within the context of this standard, the term programmable [::digital::] device is any device that relies on software instructions or programmable logic to accomplish a function. Examples include a computer, a programmable hardware device, or a device w...</p></details> | <details><summary>IEEE ...</summary><p>IEEE P7-4.3.2/D3, September 2015</p></details> |
| **[Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers](https://ieeexplore.ieee.org/document/10560037)** | 2024-01-01 | <details><summary>Show</summary><p>The lock-in amplifier (LIA) instruments are designed to provide signal conditioning for precision measurement systems to extract signals from extremely noisy environments. The [::digital::] LIAs design often requires a [::verification::] process to ensure hardware performance. Thus, hardware description language (HDL) with functional [::verification::] strategies offers a powerful tool to provide ...</p></details> | <details><summary>IEEE ...</summary><p>IEEE Embedded Systems Letters</p></details> |
| **[Custom formal verification technique for partial product reduction tree](https://ieeexplore.ieee.org/document/5393541)** | 2008-01-01 | <details><summary>Show</summary><p>Wide partial product reduction tree (PPRT) circuits are ideal for high speed low area inner products, and can be designed using merged arithmetic and a speed-optimized reduction algorithm. While the performance of small architectures can be checked successfully using a simulation, the problem with using a simulation to check a merged architecture model is that a merged structure results in a wide ...</p></details> | <details><summary>2008 ...</summary><p>2008 International Conference on Microelectronics</p></details> |
| **[Formal Verification of Consistency between Feature Model and Software Architecture in Software Product Line](https://ieeexplore.ieee.org/document/4299893)** | 2007-01-01 | <details><summary>Show</summary><p>During software development process, software artifacts are produced. Consistency among these artifacts should be verified to ensure error-free product. In software product line development, consistency becomes more important because commonalities and variabilities increase the complexity of relationship among artifacts. In this paper, we present a formal approach to [::verification::] of consiste...</p></details> | <details><summary>Inter...</summary><p>International Conference on Software Engineering Advances (ICSEA 2007)</p></details> |
| **[Hierarchical Verification Framework for Samsung Reconfigurable Processor Video System](https://ieeexplore.ieee.org/document/6926094)** | 2013-01-01 | <details><summary>Show</summary><p>The Samsung reconfigurable processor (SRP) is developed to accelerate multimedia applications such as video decoding, audio decoding, and image processing. Owing to coarse-grained reconfigurable array (CGRA) acceleration via software (SW) pipelining and application-specific intrinsic instructions, SRP outperforms other [::digital::] signal processors (DSPs) in these application domains. In additio...</p></details> | <details><summary>2013 ...</summary><p>2013 14th International Workshop on Microprocessor Test and [::Verification::]</p></details> |
| **[Optimized MHealth Batch Verification for a Variant of DSA](https://ieeexplore.ieee.org/document/6984285)** | 2014-01-01 | <details><summary>Show</summary><p>With more and more research focusing on Health Care services, there is need for efficient authentication by use of [::digital::] signatures. Currently, the DSA is one of the most commonly used [::digital::] signature scheme. This paper proposes an Optimized Health Batch [::Verification::] Scheme on a variant of DSA. The proposed system is based on a new optimal DSA-type [::digital::] signature sch...</p></details> | <details><summary>2014 ...</summary><p>2014 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery</p></details> |
| **[SIGNIN: The Digital Signature and File Verification Management Application Using Secure Rapid Application Development Approach](https://ieeexplore.ieee.org/document/10442845)** | 2023-01-01 | <details><summary>Show</summary><p>In the current [::digital::] era, the security of official documents and [::digital::] signatures is becoming increasingly important to prevent the spread of false information or manipulated documents. This research aims to design, develop, and implement a web-based application that we call SIGNIN that addresses the issues of official document validity and [::digital::] signature security. The res...</p></details> | <details><summary>2023 ...</summary><p>2023 International Conference on Information Technology and Computing (ICITCOM)</p></details> |
| **[IDStack — The common protocol for document verification built on digital signatures](https://ieeexplore.ieee.org/document/8285654)** | 2017-01-01 | <details><summary>Show</summary><p>The use of physical documents is inconvenient and inefficient in today&#39;s world, which motivates us to move towards the use of [::digital::] documents. [::Digital::] documents can solve many problems of inefficiency of data management but proving their authenticity and verifying them is still a problem. This paper presents a solution for this problem using text extraction, [::digital::] signatures ...</p></details> | <details><summary>2017 ...</summary><p>2017 National Information Technology Conference (NITC)</p></details> |
| **[Path-specific Information Flow Analysis for RSA Hardware Timing Channel Security Verification](https://ieeexplore.ieee.org/document/10946638)** | 2024-01-01 | <details><summary>Show</summary><p>The RSA algorithm is widely used for data encryption and [::digital::] signature, which may suffer from timing channel information leakage. Hardware information flow analysis are proposed to identify timing channel vulnerabilities, but the timing channel [::verification::] and detection are time-consuming and resource-intensive due to the huge scale and complexity for existing information flow mod...</p></details> | <details><summary>2024 ...</summary><p>2024 IEEE 24th International Conference on Communication Technology (ICCT)</p></details> |
| **[Functional Verification closure using Optimal Test scenarios for Digital designs](https://ieeexplore.ieee.org/document/9214097)** | 2020-01-01 | <details><summary>Show</summary><p>The ever-increasing design complexity of Integrated Circuits (ICs) resulted in challenging aspects of functional/logic [::verification::], in terms of [::verification::] platform complexity, achieving [::verification::] goals like code/functional coverage and unbounded [::verification::] time/efforts for any given [::digital::] design. Currently, Functional [::Verification::] closure depends on CA...</p></details> | <details><summary>2020 ...</summary><p>2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT)</p></details> |
| **[Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic](https://ieeexplore.ieee.org/document/4555821)** | 2008-01-01 | <details><summary>Show</summary><p>Design [::verification::] of complex [::digital::] circuits typically starts only after the register-transfer level (RTL) description is complete. This frequently makes [::verification::] more difficult than necessary because logic that is intrinsically hard to verify, such as memories, counters and deep first-in, first-out (FIFO) structures, becomes immutable in the design. This paper proposes a ...</p></details> | <details><summary>2008 ...</summary><p>2008 45th ACM/IEEE Design Automation Conference</p></details> |
| **[Definition and Realization of Digital Triplets for DC/DC Converter](https://ieeexplore.ieee.org/document/11238700)** | 2025-01-01 | <details><summary>Show</summary><p>As an emerging and powerful technique, the [::digital::] twin (DT) has provided new solutions with a virtual replica of a physical DC/DC converter. This letter proposes and defines a novel [::digital::] triplet (DTri) structure for DC/DC converter based on the traditional DT framework. Firstly, the definition of DTri for DC/DC converter is presented and the fidelity synchronization method is discu...</p></details> | <details><summary>2025 ...</summary><p>2025 Energy Conversion Congress & Expo Europe (ECCE Europe)</p></details> |
| **[Formal verification of digital circuits](https://ieeexplore.ieee.org/document/1319841)** | 2004-01-01 | <details><summary>Show</summary><p></p></details> | <details><summary>4th I...</summary><p>4th IEEE International Workshop on System-on-Chip for Real-Time Applications</p></details> |
| **[Formal Verification of Abstract System and Protocol Specifications](https://ieeexplore.ieee.org/document/4090263)** | 2006-01-01 | <details><summary>Show</summary><p>Formal methods such as automated model checking are used commercially for [::digital::] circuit design [::verification::]. These techniques find errors early in the product cycle, which improves development time and cost. By contrast, the current practice in complex system design is to specify system functions and protocol details in natural language. Some errors are found early by manual inspecti...</p></details> | <details><summary>2006 ...</summary><p>2006 30th Annual IEEE/NASA Software Engineering Workshop</p></details> |
| **[Overview of mixed signal methodology for digital full-chip design/verification](https://ieeexplore.ieee.org/document/1436852)** | 2004-01-01 | <details><summary>Show</summary><p>In conventional chip design [::digital::] simulation and analog simulation are carried out separately by [::digital::] designers and analog designers. [::Digital::] designers run block simulation on RTL code and SDF back-annotation post layout simulation which includes the timing information in [::digital::] simulator such as ModelSIM. Analog designers simulate the circuit in transistor level anal...</p></details> | <details><summary>Proce...</summary><p>Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004.</p></details> |
| **[A Digital Down Converter with Novel Phase-Amplitude Mapping Algorithm for 18-bit 65MSPS SAR ADC](https://ieeexplore.ieee.org/document/11334770)** | 2025-01-01 | <details><summary>Show</summary><p>[::Digital::] Down-Converter (DDC) is a core module in wireless communication and [::digital::] signal processing systems. It can digitally process radio frequency (RF) or intermediate frequency (IF) signals output from the analog-to-[::digital::] converter (ADC) core, converting them into baseband I/Q signals while executing decimation filtering. This study introduces a DDC that is suitable for a...</p></details> | <details><summary>2025 ...</summary><p>2025 7th International Conference on Electronic Engineering and Informatics (EEI)</p></details> |
| **[S-Audit: Efficient Data Integrity Verification for Cloud Storage](https://ieeexplore.ieee.org/document/8455941)** | 2018-01-01 | <details><summary>Show</summary><p>Commercial cloud storage services are being widely adopted. The most common integrity [::verification::] methods for data stored remotely are based on cryptographic hashes and [::digital::] signatures. These allow checking that the data has not been tampered while stored in the cloud. However, both require downloading all the data before doing the [::verification::], with significant time and mone...</p></details> | <details><summary>2018 ...</summary><p>2018 17th IEEE International Conference On Trust, Security And Privacy In Computing And Communications/ 12th IEEE International Conference On Big Data Science And Engineering (TrustCom/BigDataSE)</p></details> |
| **[An Efficient System-Level to RTL Verification Framework for Computation-Intensive Applications](https://ieeexplore.ieee.org/document/1575402)** | 2005-01-01 | <details><summary>Show</summary><p>In this paper a new framework for formal [::verification::] is presented. The new framework called EVRM (Efficient [::VeRification::] based on Mathematica [1]) can be used for the property [::verification::] of a Register Transfer Level implementation using a System Level description as the golden model. EVRM is based on word level techniques and uses theMathematica tool for the satisfiability pro...</p></details> | <details><summary>14th ...</summary><p>14th Asian Test Symposium (ATS'05)</p></details> |
| **[Early design verification of ITER remote handling systems using Digital Mock-Ups within simulation lifecycle environment](https://ieeexplore.ieee.org/document/6635381)** | 2013-01-01 | <details><summary>Show</summary><p>This work is part of the EFDA&#39;s European Goal Oriented Training programme on Remote Handling (RH) “GOT-RH”. The programme aims to train engineers for activities supporting the ITER project and the long-term fusion programme. This paper is written based on the results of a project “[::Verification::] and Validation (V&V) of ITER RH system using [::Digital::] Mock-Ups (DMU)”. The purpose of this pro...</p></details> | <details><summary>2013 ...</summary><p>2013 IEEE 25th Symposium on Fusion Engineering (SOFE)</p></details> |

