<h1>Documentation for: </h1>

Generated by <strong>TerosHDL</strong> Â© 2020-2021 License GPLv3<br>Carlos Alberto Ruiz Naranjo (carlosruiznaranjo@gmail.com)<br>Ismael Perez Rojo (ismaelprojo@gmail.com)<br><br>Project revision 2021-07-19 15:08:28<br><br>
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg width="26643pt" height="476pt"
 viewBox="0.00 0.00 26642.70 476.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 472)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-472 26638.7012,-472 26638.7012,4 -4,4"/>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ad9767/hdl/ad9767.v -->
<g id="node1" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ad9767/hdl/ad9767.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="306.7809,-468 233.6061,-468 233.6061,-464 229.6061,-464 229.6061,-460 233.6061,-460 233.6061,-440 229.6061,-440 229.6061,-436 233.6061,-436 233.6061,-432 306.7809,-432 306.7809,-468"/>
<polyline fill="none" stroke="#069302" points="233.6061,-464 237.6061,-464 237.6061,-460 233.6061,-460 "/>
<polyline fill="none" stroke="#069302" points="233.6061,-440 237.6061,-440 237.6061,-436 233.6061,-436 "/>
<text text-anchor="middle" x="270.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9767.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd -->
<g id="node2" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="487.4573,-468 324.9297,-468 324.9297,-464 320.9297,-464 320.9297,-460 324.9297,-460 324.9297,-440 320.9297,-440 320.9297,-436 324.9297,-436 324.9297,-432 487.4573,-432 487.4573,-468"/>
<polyline fill="none" stroke="#069302" points="324.9297,-464 328.9297,-464 328.9297,-460 324.9297,-460 "/>
<polyline fill="none" stroke="#069302" points="324.9297,-440 328.9297,-440 328.9297,-436 324.9297,-436 "/>
<text text-anchor="middle" x="406.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd -->
<g id="node3" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="242.5808,-396 -.1938,-396 -.1938,-392 -4.1938,-392 -4.1938,-388 -.1938,-388 -.1938,-368 -4.1938,-368 -4.1938,-364 -.1938,-364 -.1938,-360 242.5808,-360 242.5808,-396"/>
<polyline fill="none" stroke="#069302" points="-.1938,-392 3.8062,-392 3.8062,-388 -.1938,-388 "/>
<polyline fill="none" stroke="#069302" points="-.1938,-368 3.8062,-368 3.8062,-364 -.1938,-364 "/>
<text text-anchor="middle" x="121.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd -->
<g id="edge1" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M334.6438,-431.9243C294.4969,-421.7819 244.2627,-409.0912 202.6142,-398.5694"/>
<polygon fill="#000000" stroke="#000000" points="203.3253,-395.1392 192.7726,-396.0831 201.6107,-401.926 203.3253,-395.1392"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd -->
<g id="node4" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="459.5182,-396 260.8688,-396 260.8688,-392 256.8688,-392 256.8688,-388 260.8688,-388 260.8688,-368 256.8688,-368 256.8688,-364 260.8688,-364 260.8688,-360 459.5182,-360 459.5182,-396"/>
<polyline fill="none" stroke="#069302" points="260.8688,-392 264.8688,-392 264.8688,-388 260.8688,-388 "/>
<polyline fill="none" stroke="#069302" points="260.8688,-368 264.8688,-368 264.8688,-364 260.8688,-364 "/>
<text text-anchor="middle" x="360.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd -->
<g id="edge3" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M394.5858,-431.8314C389.3957,-423.7079 383.1703,-413.9637 377.451,-405.0118"/>
<polygon fill="#000000" stroke="#000000" points="380.2909,-402.9559 371.9575,-396.4133 374.392,-406.7246 380.2909,-402.9559"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd -->
<g id="node6" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="772.9796,-396 477.4074,-396 477.4074,-392 473.4074,-392 473.4074,-388 477.4074,-388 477.4074,-368 473.4074,-368 473.4074,-364 477.4074,-364 477.4074,-360 772.9796,-360 772.9796,-396"/>
<polyline fill="none" stroke="#069302" points="477.4074,-392 481.4074,-392 481.4074,-388 477.4074,-388 "/>
<polyline fill="none" stroke="#069302" points="477.4074,-368 481.4074,-368 481.4074,-364 477.4074,-364 "/>
<text text-anchor="middle" x="625.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd -->
<g id="edge4" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M461.1738,-431.9243C491.3727,-421.9959 528.9993,-409.6255 560.5939,-399.2382"/>
<polygon fill="#000000" stroke="#000000" points="561.784,-402.5313 570.1906,-396.0831 559.5977,-395.8815 561.784,-402.5313"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd -->
<g id="node7" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="979.1289,-396 791.2581,-396 791.2581,-392 787.2581,-392 787.2581,-388 791.2581,-388 791.2581,-368 787.2581,-368 787.2581,-364 791.2581,-364 791.2581,-360 979.1289,-360 979.1289,-396"/>
<polyline fill="none" stroke="#069302" points="791.2581,-392 795.2581,-392 795.2581,-388 791.2581,-388 "/>
<polyline fill="none" stroke="#069302" points="791.2581,-368 795.2581,-368 795.2581,-364 791.2581,-364 "/>
<text text-anchor="middle" x="885.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_add_constComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd -->
<g id="edge2" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd</title>
<path fill="none" stroke="#000000" d="M487.3481,-439.0697C561.2645,-428.9477 673.6992,-413.1364 781.1422,-396.144"/>
<polygon fill="#000000" stroke="#000000" points="781.8613,-399.5737 791.189,-394.5492 780.7639,-392.6603 781.8613,-399.5737"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_rst.vhd -->
<g id="node5" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_rst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="749.7913,-468 564.5957,-468 564.5957,-464 560.5957,-464 560.5957,-460 564.5957,-460 564.5957,-440 560.5957,-440 560.5957,-436 564.5957,-436 564.5957,-432 749.7913,-432 749.7913,-468"/>
<polyline fill="none" stroke="#069302" points="564.5957,-464 568.5957,-464 568.5957,-460 564.5957,-460 "/>
<polyline fill="none" stroke="#069302" points="564.5957,-440 568.5957,-440 568.5957,-436 564.5957,-436 "/>
<text text-anchor="middle" x="657.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_rst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd -->
<g id="node8" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1140.8632,-468 1009.5238,-468 1009.5238,-464 1005.5238,-464 1005.5238,-460 1009.5238,-460 1009.5238,-440 1005.5238,-440 1005.5238,-436 1009.5238,-436 1009.5238,-432 1140.8632,-432 1140.8632,-468"/>
<polyline fill="none" stroke="#069302" points="1009.5238,-464 1013.5238,-464 1013.5238,-460 1009.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="1009.5238,-440 1013.5238,-440 1013.5238,-436 1009.5238,-436 "/>
<text text-anchor="middle" x="1075.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="node145" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1128.8632,-396 997.5238,-396 997.5238,-392 993.5238,-392 993.5238,-388 997.5238,-388 997.5238,-368 993.5238,-368 993.5238,-364 997.5238,-364 997.5238,-360 1128.8632,-360 1128.8632,-396"/>
<polyline fill="none" stroke="#069302" points="997.5238,-392 1001.5238,-392 1001.5238,-388 997.5238,-388 "/>
<polyline fill="none" stroke="#069302" points="997.5238,-368 1001.5238,-368 1001.5238,-364 997.5238,-364 "/>
<text text-anchor="middle" x="1063.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge5" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M1072.1654,-431.8314C1070.882,-424.131 1069.3559,-414.9743 1067.9296,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="1071.3588,-405.7018 1066.2624,-396.4133 1064.4541,-406.8526 1071.3588,-405.7018"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd -->
<g id="node9" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="991.8632,-468 860.5238,-468 860.5238,-464 856.5238,-464 856.5238,-460 860.5238,-460 860.5238,-440 856.5238,-440 856.5238,-436 860.5238,-436 860.5238,-432 991.8632,-432 991.8632,-468"/>
<polyline fill="none" stroke="#069302" points="860.5238,-464 864.5238,-464 864.5238,-460 860.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="860.5238,-440 864.5238,-440 864.5238,-436 860.5238,-436 "/>
<text text-anchor="middle" x="926.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge6" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M960.7644,-431.8314C978.612,-422.4516 1000.5709,-410.9112 1019.5735,-400.9244"/>
<polygon fill="#000000" stroke="#000000" points="1021.4099,-403.9132 1028.6337,-396.1628 1018.1534,-397.7168 1021.4099,-403.9132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="node10" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1524.014,-396 1388.373,-396 1388.373,-392 1384.373,-392 1384.373,-388 1388.373,-388 1388.373,-368 1384.373,-368 1384.373,-364 1388.373,-364 1388.373,-360 1524.014,-360 1524.014,-396"/>
<polyline fill="none" stroke="#069302" points="1388.373,-392 1392.373,-392 1392.373,-388 1388.373,-388 "/>
<polyline fill="none" stroke="#069302" points="1388.373,-368 1392.373,-368 1392.373,-364 1388.373,-364 "/>
<text text-anchor="middle" x="1456.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd -->
<g id="node11" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1495.1373,-324 1279.2497,-324 1279.2497,-320 1275.2497,-320 1275.2497,-316 1279.2497,-316 1279.2497,-296 1275.2497,-296 1275.2497,-292 1279.2497,-292 1279.2497,-288 1495.1373,-288 1495.1373,-324"/>
<polyline fill="none" stroke="#069302" points="1279.2497,-320 1283.2497,-320 1283.2497,-316 1279.2497,-316 "/>
<polyline fill="none" stroke="#069302" points="1279.2497,-296 1283.2497,-296 1283.2497,-292 1279.2497,-292 "/>
<text text-anchor="middle" x="1387.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd -->
<g id="edge9" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M1438.7819,-359.8314C1430.6725,-351.3694 1420.8779,-341.1489 1412.0115,-331.8971"/>
<polygon fill="#000000" stroke="#000000" points="1414.2856,-329.2115 1404.8395,-324.4133 1409.2317,-334.0549 1414.2856,-329.2115"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd -->
<g id="node12" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1685.5753,-324 1512.8117,-324 1512.8117,-320 1508.8117,-320 1508.8117,-316 1512.8117,-316 1512.8117,-296 1508.8117,-296 1508.8117,-292 1512.8117,-292 1512.8117,-288 1685.5753,-288 1685.5753,-324"/>
<polyline fill="none" stroke="#069302" points="1512.8117,-320 1516.8117,-320 1516.8117,-316 1512.8117,-316 "/>
<polyline fill="none" stroke="#069302" points="1512.8117,-296 1516.8117,-296 1516.8117,-292 1512.8117,-292 "/>
<text text-anchor="middle" x="1599.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd -->
<g id="edge8" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M1492.2784,-359.8314C1510.9924,-350.4089 1534.0367,-338.8062 1553.9335,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="1555.7624,-331.7861 1563.1201,-324.1628 1552.6143,-325.5339 1555.7624,-331.7861"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd -->
<g id="node14" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1972.5363,-324 1703.8507,-324 1703.8507,-320 1699.8507,-320 1699.8507,-316 1703.8507,-316 1703.8507,-296 1699.8507,-296 1699.8507,-292 1703.8507,-292 1703.8507,-288 1972.5363,-288 1972.5363,-324"/>
<polyline fill="none" stroke="#069302" points="1703.8507,-320 1707.8507,-320 1707.8507,-316 1703.8507,-316 "/>
<polyline fill="none" stroke="#069302" points="1703.8507,-296 1707.8507,-296 1707.8507,-292 1703.8507,-292 "/>
<text text-anchor="middle" x="1838.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd -->
<g id="edge7" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M1524.0473,-365.2108C1581.8611,-354.314 1665.9165,-338.4711 1732.5353,-325.9146"/>
<polygon fill="#000000" stroke="#000000" points="1733.4724,-329.2997 1742.6511,-324.008 1732.1758,-322.4208 1733.4724,-329.2997"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd -->
<g id="node15" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2152.1865,-324 1990.2005,-324 1990.2005,-320 1986.2005,-320 1986.2005,-316 1990.2005,-316 1990.2005,-296 1986.2005,-296 1986.2005,-292 1990.2005,-292 1990.2005,-288 2152.1865,-288 2152.1865,-324"/>
<polyline fill="none" stroke="#069302" points="1990.2005,-320 1994.2005,-320 1994.2005,-316 1990.2005,-316 "/>
<polyline fill="none" stroke="#069302" points="1990.2005,-296 1994.2005,-296 1994.2005,-292 1990.2005,-292 "/>
<text text-anchor="middle" x="2071.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_add_constReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd -->
<g id="edge10" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M1524.1073,-366.8904C1540.4802,-364.4197 1557.9396,-361.9566 1574.1935,-360 1751.2298,-338.6892 1799.7067,-349.4389 1980.2134,-324.048"/>
<polygon fill="#000000" stroke="#000000" points="1980.906,-327.4847 1990.3124,-322.6093 1979.9187,-320.5547 1980.906,-327.4847"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_rst.vhd -->
<g id="node13" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_rst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5194.8478,-468 5035.5392,-468 5035.5392,-464 5031.5392,-464 5031.5392,-460 5035.5392,-460 5035.5392,-440 5031.5392,-440 5031.5392,-436 5035.5392,-436 5035.5392,-432 5194.8478,-432 5194.8478,-468"/>
<polyline fill="none" stroke="#069302" points="5035.5392,-464 5039.5392,-464 5039.5392,-460 5035.5392,-460 "/>
<polyline fill="none" stroke="#069302" points="5035.5392,-440 5039.5392,-440 5039.5392,-436 5035.5392,-436 "/>
<text text-anchor="middle" x="5115.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_rst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd -->
<g id="node16" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1509.8632,-468 1378.5238,-468 1378.5238,-464 1374.5238,-464 1374.5238,-460 1378.5238,-460 1378.5238,-440 1374.5238,-440 1374.5238,-436 1378.5238,-436 1378.5238,-432 1509.8632,-432 1509.8632,-468"/>
<polyline fill="none" stroke="#069302" points="1378.5238,-464 1382.5238,-464 1382.5238,-460 1378.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="1378.5238,-440 1382.5238,-440 1382.5238,-436 1378.5238,-436 "/>
<text text-anchor="middle" x="1444.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="edge11" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M1447.2216,-431.8314C1448.505,-424.131 1450.0311,-414.9743 1451.4574,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="1454.9329,-406.8526 1453.1246,-396.4133 1448.0282,-405.7018 1454.9329,-406.8526"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge12" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M1378.5804,-437.8524C1367.7638,-435.8775 1356.6668,-433.8681 1346.1935,-432 1256.8991,-416.0725 1231.7303,-415.0124 1138.8089,-396.0609"/>
<polygon fill="#000000" stroke="#000000" points="1139.4899,-392.6278 1128.9901,-394.0437 1138.0812,-399.4846 1139.4899,-392.6278"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd -->
<g id="node17" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1336.8632,-468 1205.5238,-468 1205.5238,-464 1201.5238,-464 1201.5238,-460 1205.5238,-460 1205.5238,-440 1201.5238,-440 1201.5238,-436 1205.5238,-436 1205.5238,-432 1336.8632,-432 1336.8632,-468"/>
<polyline fill="none" stroke="#069302" points="1205.5238,-464 1209.5238,-464 1209.5238,-460 1205.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="1205.5238,-440 1209.5238,-440 1209.5238,-436 1205.5238,-436 "/>
<text text-anchor="middle" x="1271.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="edge13" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M1317.8768,-431.8314C1342.9494,-422.0734 1374.0302,-409.977 1400.3744,-399.7242"/>
<polygon fill="#000000" stroke="#000000" points="1401.7962,-402.9266 1409.8459,-396.038 1399.2573,-396.4033 1401.7962,-402.9266"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge14" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M1218.9748,-431.9243C1190.4164,-422.0387 1154.864,-409.7321 1124.9367,-399.3726"/>
<polygon fill="#000000" stroke="#000000" points="1126.0285,-396.0469 1115.4337,-396.0831 1123.7386,-402.6618 1126.0285,-396.0469"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_complex/hdl/adder_substracter_complex.vhd -->
<g id="node18" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_complex/hdl/adder_substracter_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5427.8534,-468 5212.5336,-468 5212.5336,-464 5208.5336,-464 5208.5336,-460 5212.5336,-460 5212.5336,-440 5208.5336,-440 5208.5336,-436 5212.5336,-436 5212.5336,-432 5427.8534,-432 5427.8534,-468"/>
<polyline fill="none" stroke="#069302" points="5212.5336,-464 5216.5336,-464 5216.5336,-460 5212.5336,-460 "/>
<polyline fill="none" stroke="#069302" points="5212.5336,-440 5216.5336,-440 5216.5336,-436 5212.5336,-436 "/>
<text text-anchor="middle" x="5320.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adder_substracter_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_real/hdl/adder_substracter_real.vhd -->
<g id="node19" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_real/hdl/adder_substracter_real.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5632.5711,-468 5445.8159,-468 5445.8159,-464 5441.8159,-464 5441.8159,-460 5445.8159,-460 5445.8159,-440 5441.8159,-440 5441.8159,-436 5445.8159,-436 5445.8159,-432 5632.5711,-432 5632.5711,-468"/>
<polyline fill="none" stroke="#069302" points="5445.8159,-464 5449.8159,-464 5449.8159,-460 5445.8159,-460 "/>
<polyline fill="none" stroke="#069302" points="5445.8159,-440 5449.8159,-440 5449.8159,-436 5445.8159,-436 "/>
<text text-anchor="middle" x="5539.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adder_substracter_real.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToComplex/hdl/axiStreamToComplex.vhd -->
<g id="node20" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToComplex/hdl/axiStreamToComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5827.7089,-468 5650.6781,-468 5650.6781,-464 5646.6781,-464 5646.6781,-460 5650.6781,-460 5650.6781,-440 5646.6781,-440 5646.6781,-436 5650.6781,-436 5650.6781,-432 5827.7089,-432 5827.7089,-468"/>
<polyline fill="none" stroke="#069302" points="5650.6781,-464 5654.6781,-464 5654.6781,-460 5650.6781,-460 "/>
<polyline fill="none" stroke="#069302" points="5650.6781,-440 5654.6781,-440 5654.6781,-436 5650.6781,-436 "/>
<text text-anchor="middle" x="5739.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axiStreamToComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToReal/hdl/axiStreamToReal.vhd -->
<g id="node21" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToReal/hdl/axiStreamToReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5996.2663,-468 5846.1207,-468 5846.1207,-464 5842.1207,-464 5842.1207,-460 5846.1207,-460 5846.1207,-440 5842.1207,-440 5842.1207,-436 5846.1207,-436 5846.1207,-432 5996.2663,-432 5996.2663,-468"/>
<polyline fill="none" stroke="#069302" points="5846.1207,-464 5850.1207,-464 5850.1207,-460 5846.1207,-460 "/>
<polyline fill="none" stroke="#069302" points="5846.1207,-440 5850.1207,-440 5850.1207,-436 5846.1207,-436 "/>
<text text-anchor="middle" x="5921.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axiStreamToReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd -->
<g id="node22" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5975.9764,-396 5882.4106,-396 5882.4106,-392 5878.4106,-392 5878.4106,-388 5882.4106,-388 5882.4106,-368 5878.4106,-368 5878.4106,-364 5882.4106,-364 5882.4106,-360 5975.9764,-360 5975.9764,-396"/>
<polyline fill="none" stroke="#069302" points="5882.4106,-392 5886.4106,-392 5886.4106,-388 5882.4106,-388 "/>
<polyline fill="none" stroke="#069302" points="5882.4106,-368 5886.4106,-368 5886.4106,-364 5882.4106,-364 "/>
<text text-anchor="middle" x="5929.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_ctrlif.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd -->
<g id="node23" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6152.3352,-468 6014.0518,-468 6014.0518,-464 6010.0518,-464 6010.0518,-460 6014.0518,-460 6014.0518,-440 6010.0518,-440 6010.0518,-436 6014.0518,-436 6014.0518,-432 6152.3352,-432 6152.3352,-468"/>
<polyline fill="none" stroke="#069302" points="6014.0518,-464 6018.0518,-464 6018.0518,-460 6014.0518,-460 "/>
<polyline fill="none" stroke="#069302" points="6014.0518,-440 6018.0518,-440 6018.0518,-436 6014.0518,-436 "/>
<text text-anchor="middle" x="6083.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_deltaSigma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd -->
<g id="edge15" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd</title>
<path fill="none" stroke="#000000" d="M6044.3328,-431.8314C6023.9193,-422.2874 5998.7212,-410.5065 5977.1075,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="5978.316,-397.1027 5967.7748,-396.038 5975.3512,-403.4439 5978.316,-397.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd -->
<g id="node26" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6172.0014,-396 5994.3856,-396 5994.3856,-392 5990.3856,-392 5990.3856,-388 5994.3856,-388 5994.3856,-368 5990.3856,-368 5990.3856,-364 5994.3856,-364 5994.3856,-360 6172.0014,-360 6172.0014,-396"/>
<polyline fill="none" stroke="#069302" points="5994.3856,-392 5998.3856,-392 5998.3856,-388 5994.3856,-388 "/>
<polyline fill="none" stroke="#069302" points="5994.3856,-368 5998.3856,-368 5998.3856,-364 5994.3856,-364 "/>
<text text-anchor="middle" x="6083.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_controller.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd -->
<g id="edge17" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd</title>
<path fill="none" stroke="#000000" d="M6083.1935,-431.8314C6083.1935,-424.131 6083.1935,-414.9743 6083.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6086.6936,-406.4132 6083.1935,-396.4133 6079.6936,-406.4133 6086.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd -->
<g id="node29" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6328.3478,-396 6190.0392,-396 6190.0392,-392 6186.0392,-392 6186.0392,-388 6190.0392,-388 6190.0392,-368 6186.0392,-368 6186.0392,-364 6190.0392,-364 6190.0392,-360 6328.3478,-360 6328.3478,-396"/>
<polyline fill="none" stroke="#069302" points="6190.0392,-392 6194.0392,-392 6194.0392,-388 6190.0392,-388 "/>
<polyline fill="none" stroke="#069302" points="6190.0392,-368 6194.0392,-368 6194.0392,-364 6190.0392,-364 "/>
<text text-anchor="middle" x="6259.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pl330_dma_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd -->
<g id="edge16" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M6127.6057,-431.8314C6151.3539,-422.1162 6180.7681,-410.0831 6205.7599,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="6207.1704,-403.0638 6215.1006,-396.038 6204.5199,-396.585 6207.1704,-403.0638"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v -->
<g id="node24" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6603.5981,-396 6506.7889,-396 6506.7889,-392 6502.7889,-392 6502.7889,-388 6506.7889,-388 6506.7889,-368 6502.7889,-368 6502.7889,-364 6506.7889,-364 6506.7889,-360 6603.5981,-360 6603.5981,-396"/>
<polyline fill="none" stroke="#069302" points="6506.7889,-392 6510.7889,-392 6510.7889,-388 6506.7889,-388 "/>
<polyline fill="none" stroke="#069302" points="6506.7889,-368 6510.7889,-368 6510.7889,-364 6506.7889,-364 "/>
<text text-anchor="middle" x="6555.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd -->
<g id="node25" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6021.4006,-324 5860.9864,-324 5860.9864,-320 5856.9864,-320 5856.9864,-316 5860.9864,-316 5860.9864,-296 5856.9864,-296 5856.9864,-292 5860.9864,-292 5860.9864,-288 6021.4006,-288 6021.4006,-324"/>
<polyline fill="none" stroke="#069302" points="5860.9864,-320 5864.9864,-320 5864.9864,-316 5860.9864,-316 "/>
<polyline fill="none" stroke="#069302" points="5860.9864,-296 5864.9864,-296 5864.9864,-292 5860.9864,-292 "/>
<text text-anchor="middle" x="5941.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_clkgen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd -->
<g id="edge18" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd</title>
<path fill="none" stroke="#000000" d="M6047.3609,-359.8314C6028.7778,-350.4089 6005.8946,-338.8062 5986.137,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="5987.5165,-325.5635 5977.0146,-324.1628 5984.3508,-331.8069 5987.5165,-325.5635"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd -->
<g id="node27" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6170.8366,-324 6039.5504,-324 6039.5504,-320 6035.5504,-320 6035.5504,-316 6039.5504,-316 6039.5504,-296 6035.5504,-296 6035.5504,-292 6039.5504,-292 6039.5504,-288 6170.8366,-288 6170.8366,-324"/>
<polyline fill="none" stroke="#069302" points="6039.5504,-320 6043.5504,-320 6043.5504,-316 6039.5504,-316 "/>
<polyline fill="none" stroke="#069302" points="6039.5504,-296 6043.5504,-296 6043.5504,-292 6039.5504,-292 "/>
<text text-anchor="middle" x="6105.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_tx.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd -->
<g id="edge19" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd</title>
<path fill="none" stroke="#000000" d="M6088.745,-359.8314C6091.1238,-352.0463 6093.9573,-342.7729 6096.5968,-334.1347"/>
<polygon fill="#000000" stroke="#000000" points="6099.9922,-334.9996 6099.5672,-324.4133 6093.2977,-332.954 6099.9922,-334.9996"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="node28" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6386.3282,-324 6290.0588,-324 6290.0588,-320 6286.0588,-320 6286.0588,-316 6290.0588,-316 6290.0588,-296 6286.0588,-296 6286.0588,-292 6290.0588,-292 6290.0588,-288 6386.3282,-288 6386.3282,-324"/>
<polyline fill="none" stroke="#069302" points="6290.0588,-320 6294.0588,-320 6294.0588,-316 6290.0588,-316 "/>
<polyline fill="none" stroke="#069302" points="6290.0588,-296 6294.0588,-296 6294.0588,-292 6290.0588,-292 "/>
<text text-anchor="middle" x="6338.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dma_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="edge20" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M6279.1285,-359.8314C6288.6718,-351.1337 6300.2534,-340.5783 6310.6241,-331.1265"/>
<polygon fill="#000000" stroke="#000000" points="6313.2315,-333.4857 6318.2648,-324.1628 6308.5163,-328.3121 6313.2315,-333.4857"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v -->
<g id="node30" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6614.409,-468 6495.978,-468 6495.978,-464 6491.978,-464 6491.978,-460 6495.978,-460 6495.978,-440 6491.978,-440 6491.978,-436 6495.978,-436 6495.978,-432 6614.409,-432 6614.409,-468"/>
<polyline fill="none" stroke="#069302" points="6495.978,-464 6499.978,-464 6499.978,-460 6495.978,-460 "/>
<polyline fill="none" stroke="#069302" points="6495.978,-440 6499.978,-440 6499.978,-436 6495.978,-436 "/>
<text text-anchor="middle" x="6555.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cs4344_tb.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v -->
<g id="edge21" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v</title>
<path fill="none" stroke="#000000" d="M6555.1935,-431.8314C6555.1935,-424.131 6555.1935,-414.9743 6555.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6558.6936,-406.4132 6555.1935,-396.4133 6551.6936,-406.4133 6558.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd -->
<g id="node31" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6488.5224,-396 6345.8646,-396 6345.8646,-392 6341.8646,-392 6341.8646,-388 6345.8646,-388 6345.8646,-368 6341.8646,-368 6341.8646,-364 6345.8646,-364 6345.8646,-360 6488.5224,-360 6488.5224,-396"/>
<polyline fill="none" stroke="#069302" points="6345.8646,-392 6349.8646,-392 6349.8646,-388 6345.8646,-388 "/>
<polyline fill="none" stroke="#069302" points="6345.8646,-368 6349.8646,-368 6349.8646,-364 6345.8646,-364 "/>
<text text-anchor="middle" x="6417.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dma_fifo_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="edge22" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M6397.2585,-359.8314C6387.7152,-351.1337 6376.1336,-340.5783 6365.7629,-331.1265"/>
<polygon fill="#000000" stroke="#000000" points="6367.8707,-328.3121 6358.1222,-324.1628 6363.1555,-333.4857 6367.8707,-328.3121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd -->
<g id="node32" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6972.3422,-468 6862.0448,-468 6862.0448,-464 6858.0448,-464 6858.0448,-460 6862.0448,-460 6862.0448,-440 6858.0448,-440 6858.0448,-436 6862.0448,-436 6862.0448,-432 6972.3422,-432 6972.3422,-468"/>
<polyline fill="none" stroke="#069302" points="6862.0448,-464 6866.0448,-464 6866.0448,-460 6862.0448,-460 "/>
<polyline fill="none" stroke="#069302" points="6862.0448,-440 6866.0448,-440 6866.0448,-436 6862.0448,-436 "/>
<text text-anchor="middle" x="6917.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd -->
<g id="node33" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6808.859,-396 6621.528,-396 6621.528,-392 6617.528,-392 6617.528,-388 6621.528,-388 6621.528,-368 6617.528,-368 6617.528,-364 6621.528,-364 6621.528,-360 6808.859,-360 6808.859,-396"/>
<polyline fill="none" stroke="#069302" points="6621.528,-392 6625.528,-392 6625.528,-388 6621.528,-388 "/>
<polyline fill="none" stroke="#069302" points="6621.528,-368 6625.528,-368 6625.528,-364 6621.528,-364 "/>
<text text-anchor="middle" x="6715.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd -->
<g id="edge23" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M6866.4811,-431.9243C6838.8665,-422.0815 6804.5185,-409.8386 6775.5334,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="6776.5214,-396.1438 6765.9268,-396.0831 6774.1712,-402.7375 6776.5214,-396.1438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd -->
<g id="node34" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7007.3632,-396 6827.0238,-396 6827.0238,-392 6823.0238,-392 6823.0238,-388 6827.0238,-388 6827.0238,-368 6823.0238,-368 6823.0238,-364 6827.0238,-364 6827.0238,-360 7007.3632,-360 7007.3632,-396"/>
<polyline fill="none" stroke="#069302" points="6827.0238,-392 6831.0238,-392 6831.0238,-388 6827.0238,-388 "/>
<polyline fill="none" stroke="#069302" points="6827.0238,-368 6831.0238,-368 6831.0238,-364 6827.0238,-364 "/>
<text text-anchor="middle" x="6917.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac_sync_vect.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd -->
<g id="edge24" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd</title>
<path fill="none" stroke="#000000" d="M6917.1935,-431.8314C6917.1935,-424.131 6917.1935,-414.9743 6917.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6920.6936,-406.4132 6917.1935,-396.4133 6913.6936,-406.4133 6920.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd -->
<g id="node35" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7161.014,-396 7025.373,-396 7025.373,-392 7021.373,-392 7021.373,-388 7025.373,-388 7025.373,-368 7021.373,-368 7021.373,-364 7025.373,-364 7025.373,-360 7161.014,-360 7161.014,-396"/>
<polyline fill="none" stroke="#069302" points="7025.373,-392 7029.373,-392 7029.373,-388 7025.373,-388 "/>
<polyline fill="none" stroke="#069302" points="7025.373,-368 7029.373,-368 7029.373,-364 7025.373,-364 "/>
<text text-anchor="middle" x="7093.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_axi_to_dac.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd -->
<g id="edge25" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd</title>
<path fill="none" stroke="#000000" d="M6961.6057,-431.8314C6985.3539,-422.1162 7014.7681,-410.0831 7039.7599,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="7041.1704,-403.0638 7049.1006,-396.038 7038.5199,-396.585 7041.1704,-403.0638"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="node36" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7266.7807,-396 7179.6063,-396 7179.6063,-392 7175.6063,-392 7175.6063,-388 7179.6063,-388 7179.6063,-368 7175.6063,-368 7175.6063,-364 7179.6063,-364 7179.6063,-360 7266.7807,-360 7266.7807,-396"/>
<polyline fill="none" stroke="#069302" points="7179.6063,-392 7183.6063,-392 7183.6063,-388 7179.6063,-388 "/>
<polyline fill="none" stroke="#069302" points="7179.6063,-368 7183.6063,-368 7183.6063,-364 7179.6063,-364 "/>
<text text-anchor="middle" x="7223.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd -->
<g id="node37" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7134.2579,-324 6992.1291,-324 6992.1291,-320 6988.1291,-320 6988.1291,-316 6992.1291,-316 6992.1291,-296 6988.1291,-296 6988.1291,-292 6992.1291,-292 6992.1291,-288 7134.2579,-288 7134.2579,-324"/>
<polyline fill="none" stroke="#069302" points="6992.1291,-320 6996.1291,-320 6996.1291,-316 6992.1291,-316 "/>
<polyline fill="none" stroke="#069302" points="6992.1291,-296 6996.1291,-296 6996.1291,-292 6992.1291,-292 "/>
<text text-anchor="middle" x="7063.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode_g1_gen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd -->
<g id="edge26" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd</title>
<path fill="none" stroke="#000000" d="M7182.8187,-359.8314C7161.5148,-350.2446 7135.1952,-338.4008 7112.6724,-328.2655"/>
<polygon fill="#000000" stroke="#000000" points="7113.8334,-324.95 7103.2779,-324.038 7110.9609,-331.3334 7113.8334,-324.95"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd -->
<g id="node38" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7294.2579,-324 7152.1291,-324 7152.1291,-320 7148.1291,-320 7148.1291,-316 7152.1291,-316 7152.1291,-296 7148.1291,-296 7148.1291,-292 7152.1291,-292 7152.1291,-288 7294.2579,-288 7294.2579,-324"/>
<polyline fill="none" stroke="#069302" points="7152.1291,-320 7156.1291,-320 7156.1291,-316 7152.1291,-316 "/>
<polyline fill="none" stroke="#069302" points="7152.1291,-296 7156.1291,-296 7156.1291,-292 7152.1291,-292 "/>
<text text-anchor="middle" x="7223.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode_g2_gen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd -->
<g id="edge27" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd</title>
<path fill="none" stroke="#000000" d="M7223.1935,-359.8314C7223.1935,-352.131 7223.1935,-342.9743 7223.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="7226.6936,-334.4132 7223.1935,-324.4133 7219.6936,-334.4133 7226.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd -->
<g id="node39" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7289.4742,-468 7154.9128,-468 7154.9128,-464 7150.9128,-464 7150.9128,-460 7154.9128,-460 7154.9128,-440 7150.9128,-440 7150.9128,-436 7154.9128,-436 7154.9128,-432 7289.4742,-432 7289.4742,-468"/>
<polyline fill="none" stroke="#069302" points="7154.9128,-464 7158.9128,-464 7158.9128,-460 7154.9128,-460 "/>
<polyline fill="none" stroke="#069302" points="7154.9128,-440 7158.9128,-440 7158.9128,-436 7154.9128,-436 "/>
<text text-anchor="middle" x="7222.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cacode_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="edge28" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<path fill="none" stroke="#000000" d="M7222.4458,-431.8314C7222.5528,-424.131 7222.68,-414.9743 7222.7988,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="7226.2984,-406.4609 7222.9378,-396.4133 7219.2991,-406.3637 7226.2984,-406.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd -->
<g id="node40" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4464.6753,-468 4309.7117,-468 4309.7117,-464 4305.7117,-464 4305.7117,-460 4309.7117,-460 4309.7117,-440 4305.7117,-440 4305.7117,-436 4309.7117,-436 4309.7117,-432 4464.6753,-432 4464.6753,-468"/>
<polyline fill="none" stroke="#069302" points="4309.7117,-464 4313.7117,-464 4313.7117,-460 4309.7117,-460 "/>
<polyline fill="none" stroke="#069302" points="4309.7117,-440 4313.7117,-440 4313.7117,-436 4309.7117,-436 "/>
<text text-anchor="middle" x="4387.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">check_valid_burst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd -->
<g id="node45" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4545.5558,-396 4400.8312,-396 4400.8312,-392 4396.8312,-392 4396.8312,-388 4400.8312,-388 4400.8312,-368 4396.8312,-368 4396.8312,-364 4400.8312,-364 4400.8312,-360 4545.5558,-360 4545.5558,-396"/>
<polyline fill="none" stroke="#069302" points="4400.8312,-392 4404.8312,-392 4404.8312,-388 4400.8312,-388 "/>
<polyline fill="none" stroke="#069302" points="4400.8312,-368 4404.8312,-368 4404.8312,-364 4400.8312,-364 "/>
<text text-anchor="middle" x="4473.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd -->
<g id="edge31" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M4408.8949,-431.8314C4419.3856,-423.0485 4432.139,-412.3712 4443.5129,-402.8489"/>
<polygon fill="#000000" stroke="#000000" points="4446.0782,-405.2659 4451.499,-396.1628 4441.5846,-399.8986 4446.0782,-405.2659"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="node46" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4103.4931,-396 4002.8939,-396 4002.8939,-392 3998.8939,-392 3998.8939,-388 4002.8939,-388 4002.8939,-368 3998.8939,-368 3998.8939,-364 4002.8939,-364 4002.8939,-360 4103.4931,-360 4103.4931,-396"/>
<polyline fill="none" stroke="#069302" points="4002.8939,-392 4006.8939,-392 4006.8939,-388 4002.8939,-388 "/>
<polyline fill="none" stroke="#069302" points="4002.8939,-368 4006.8939,-368 4006.8939,-364 4002.8939,-364 "/>
<text text-anchor="middle" x="4053.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="edge30" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4309.8843,-433.943C4306.6111,-433.2828 4303.3702,-432.6327 4300.1935,-432 4219.855,-415.998 4196.491,-416.3874 4113.4937,-396.2014"/>
<polygon fill="#000000" stroke="#000000" points="4114.1719,-392.7639 4103.6253,-393.7737 4112.4996,-399.5613 4114.1719,-392.7639"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd -->
<g id="node48" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4211.1037,-396 4121.2833,-396 4121.2833,-392 4117.2833,-392 4117.2833,-388 4121.2833,-388 4121.2833,-368 4117.2833,-368 4117.2833,-364 4121.2833,-364 4121.2833,-360 4211.1037,-360 4211.1037,-396"/>
<polyline fill="none" stroke="#069302" points="4121.2833,-392 4125.2833,-392 4125.2833,-388 4121.2833,-388 "/>
<polyline fill="none" stroke="#069302" points="4121.2833,-368 4125.2833,-368 4125.2833,-364 4121.2833,-364 "/>
<text text-anchor="middle" x="4166.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_cvb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd -->
<g id="edge29" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd</title>
<path fill="none" stroke="#000000" d="M4330.7229,-431.8796C4300.6245,-422.1891 4262.7362,-409.9395 4220.8381,-396.1999"/>
<polygon fill="#000000" stroke="#000000" points="4221.8575,-392.8509 4211.2647,-393.0574 4219.6743,-399.5017 4221.8575,-392.8509"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd -->
<g id="node41" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4081.0712,-324 3929.3158,-324 3929.3158,-320 3925.3158,-320 3925.3158,-316 3929.3158,-316 3929.3158,-296 3925.3158,-296 3925.3158,-292 3929.3158,-292 3929.3158,-288 4081.0712,-288 4081.0712,-324"/>
<polyline fill="none" stroke="#069302" points="3929.3158,-320 3933.3158,-320 3933.3158,-316 3929.3158,-316 "/>
<polyline fill="none" stroke="#069302" points="3929.3158,-296 3933.3158,-296 3933.3158,-292 3929.3158,-292 "/>
<text text-anchor="middle" x="4005.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_check_mean.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd -->
<g id="node42" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4213.2355,-324 4099.1515,-324 4099.1515,-320 4095.1515,-320 4095.1515,-316 4099.1515,-316 4099.1515,-296 4095.1515,-296 4095.1515,-292 4099.1515,-292 4099.1515,-288 4213.2355,-288 4213.2355,-324"/>
<polyline fill="none" stroke="#069302" points="4099.1515,-320 4103.1515,-320 4103.1515,-316 4099.1515,-316 "/>
<polyline fill="none" stroke="#069302" points="4099.1515,-296 4103.1515,-296 4103.1515,-292 4099.1515,-292 "/>
<text text-anchor="middle" x="4156.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_cpt_en.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd -->
<g id="node43" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4361.5558,-324 4230.8312,-324 4230.8312,-320 4226.8312,-320 4226.8312,-316 4230.8312,-316 4230.8312,-296 4226.8312,-296 4226.8312,-292 4230.8312,-292 4230.8312,-288 4361.5558,-288 4361.5558,-324"/>
<polyline fill="none" stroke="#069302" points="4230.8312,-320 4234.8312,-320 4234.8312,-316 4230.8312,-316 "/>
<polyline fill="none" stroke="#069302" points="4230.8312,-296 4234.8312,-296 4234.8312,-292 4230.8312,-292 "/>
<text text-anchor="middle" x="4296.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_dual_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="node47" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4057.3184,-252 3961.0686,-252 3961.0686,-248 3957.0686,-248 3957.0686,-244 3961.0686,-244 3961.0686,-224 3957.0686,-224 3957.0686,-220 3961.0686,-220 3961.0686,-216 4057.3184,-216 4057.3184,-252"/>
<polyline fill="none" stroke="#069302" points="3961.0686,-248 3965.0686,-248 3965.0686,-244 3961.0686,-244 "/>
<polyline fill="none" stroke="#069302" points="3961.0686,-224 3965.0686,-224 3965.0686,-220 3961.0686,-220 "/>
<text text-anchor="middle" x="4009.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="edge32" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4230.7096,-289.572C4181.4389,-277.2114 4114.5386,-260.428 4067.1884,-248.5492"/>
<polygon fill="#000000" stroke="#000000" points="4067.9456,-245.1308 4057.3945,-246.0922 4066.2423,-251.9204 4067.9456,-245.1308"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd -->
<g id="node44" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3912.1865,-324 3750.2005,-324 3750.2005,-320 3746.2005,-320 3746.2005,-316 3750.2005,-316 3750.2005,-296 3746.2005,-296 3746.2005,-292 3750.2005,-292 3750.2005,-288 3912.1865,-288 3912.1865,-324"/>
<polyline fill="none" stroke="#069302" points="3750.2005,-320 3754.2005,-320 3754.2005,-316 3750.2005,-316 "/>
<polyline fill="none" stroke="#069302" points="3750.2005,-296 3754.2005,-296 3754.2005,-292 3750.2005,-292 "/>
<text text-anchor="middle" x="3831.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_gen_new_flow.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd -->
<g id="edge35" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd</title>
<path fill="none" stroke="#000000" d="M4041.0811,-359.8314C4035.6654,-351.7079 4029.1693,-341.9637 4023.2014,-333.0118"/>
<polygon fill="#000000" stroke="#000000" points="4025.9282,-330.7923 4017.469,-324.4133 4020.1039,-334.6753 4025.9282,-330.7923"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd -->
<g id="edge33" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd</title>
<path fill="none" stroke="#000000" d="M4079.1847,-359.8314C4092.1151,-350.7927 4107.9157,-339.7476 4121.8318,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="4124.0198,-332.7608 4130.2106,-324.1628 4120.0092,-327.0235 4124.0198,-332.7608"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd -->
<g id="edge34" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4103.7133,-362.5485C4106.5814,-361.6834 4109.4234,-360.829 4112.1935,-360 4149.0598,-348.9669 4190.1467,-336.8881 4224.1269,-326.9572"/>
<polygon fill="#000000" stroke="#000000" points="4225.3532,-330.2453 4233.971,-324.0822 4223.3908,-323.526 4225.3532,-330.2453"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd -->
<g id="edge36" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd</title>
<path fill="none" stroke="#000000" d="M4002.8183,-361.6621C3971.3809,-351.4662 3930.5846,-338.2349 3896.6554,-327.2309"/>
<polygon fill="#000000" stroke="#000000" points="3897.4161,-323.7982 3886.8241,-324.0423 3895.2565,-330.4567 3897.4161,-323.7982"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd -->
<g id="node49" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2516.5841,-468 2335.8029,-468 2335.8029,-464 2331.8029,-464 2331.8029,-460 2335.8029,-460 2335.8029,-440 2331.8029,-440 2331.8029,-436 2335.8029,-436 2335.8029,-432 2516.5841,-432 2516.5841,-468"/>
<polyline fill="none" stroke="#069302" points="2335.8029,-464 2339.8029,-464 2339.8029,-460 2335.8029,-460 "/>
<polyline fill="none" stroke="#069302" points="2335.8029,-440 2339.8029,-440 2339.8029,-436 2335.8029,-436 "/>
<text text-anchor="middle" x="2426.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readComplexFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="node120" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2842.5841,-396 2661.8029,-396 2661.8029,-392 2657.8029,-392 2657.8029,-388 2661.8029,-388 2661.8029,-368 2657.8029,-368 2657.8029,-364 2661.8029,-364 2661.8029,-360 2842.5841,-360 2842.5841,-396"/>
<polyline fill="none" stroke="#069302" points="2661.8029,-392 2665.8029,-392 2665.8029,-388 2661.8029,-388 "/>
<polyline fill="none" stroke="#069302" points="2661.8029,-368 2665.8029,-368 2665.8029,-364 2661.8029,-364 "/>
<text text-anchor="middle" x="2752.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readComplexFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge37" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2508.0363,-431.9243C2554.4343,-421.6769 2612.611,-408.828 2660.5366,-398.2432"/>
<polygon fill="#000000" stroke="#000000" points="2661.59,-401.595 2670.5999,-396.0207 2660.0803,-394.7597 2661.59,-401.595"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd -->
<g id="node50" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3210.8629,-468 3085.5241,-468 3085.5241,-464 3081.5241,-464 3081.5241,-460 3085.5241,-460 3085.5241,-440 3081.5241,-440 3081.5241,-436 3085.5241,-436 3085.5241,-432 3210.8629,-432 3210.8629,-468"/>
<polyline fill="none" stroke="#069302" points="3085.5241,-464 3089.5241,-464 3089.5241,-460 3085.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="3085.5241,-440 3089.5241,-440 3089.5241,-436 3085.5241,-436 "/>
<text text-anchor="middle" x="3148.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="node263" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3066.8629,-396 2941.5241,-396 2941.5241,-392 2937.5241,-392 2937.5241,-388 2941.5241,-388 2941.5241,-368 2937.5241,-368 2937.5241,-364 2941.5241,-364 2941.5241,-360 3066.8629,-360 3066.8629,-396"/>
<polyline fill="none" stroke="#069302" points="2941.5241,-392 2945.5241,-392 2945.5241,-388 2941.5241,-388 "/>
<polyline fill="none" stroke="#069302" points="2941.5241,-368 2945.5241,-368 2945.5241,-364 2941.5241,-364 "/>
<text text-anchor="middle" x="3004.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge38" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3111.8562,-431.8314C3092.8539,-422.3302 3069.4177,-410.6121 3049.2683,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="3050.779,-397.3797 3040.2695,-396.038 3047.6485,-403.6407 3050.779,-397.3797"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd -->
<g id="node51" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4108.6261,-468 3997.7609,-468 3997.7609,-464 3993.7609,-464 3993.7609,-460 3997.7609,-460 3997.7609,-440 3993.7609,-440 3993.7609,-436 3997.7609,-436 3997.7609,-432 4108.6261,-432 4108.6261,-468"/>
<polyline fill="none" stroke="#069302" points="3997.7609,-464 4001.7609,-464 4001.7609,-460 3997.7609,-460 "/>
<polyline fill="none" stroke="#069302" points="3997.7609,-440 4001.7609,-440 4001.7609,-436 3997.7609,-436 "/>
<text text-anchor="middle" x="4053.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cvb_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="edge39" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4053.1935,-431.8314C4053.1935,-424.131 4053.1935,-414.9743 4053.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4056.6936,-406.4132 4053.1935,-396.4133 4049.6936,-406.4133 4056.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="edge41" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<path fill="none" stroke="#000000" d="M3999.3754,-431.9407C3914.204,-402.8294 3756.3851,-346.5187 3741.1935,-324 3732.2454,-310.7361 3731.0586,-300.3807 3741.1935,-288 3767.1624,-256.2767 3880.125,-242.7778 3950.8454,-237.3531"/>
<polygon fill="#000000" stroke="#000000" points="3951.241,-240.8336 3960.9576,-236.6102 3950.728,-233.8524 3951.241,-240.8336"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge40" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3997.7119,-433.7085C3994.5074,-433.0573 3991.3185,-432.4791 3988.1935,-432 3524.0102,-360.8408 3400.7498,-427.3806 2932.1935,-396 2906.4664,-394.277 2878.7274,-391.8078 2852.913,-389.2482"/>
<polygon fill="#000000" stroke="#000000" points="2853.0439,-385.7438 2842.7439,-388.2256 2852.3435,-392.7087 2853.0439,-385.7438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/clkChangeComplex/hdl/clkChangeComplex.vhd -->
<g id="node52" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/clkChangeComplex/hdl/clkChangeComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7732.9972,-468 7569.3898,-468 7569.3898,-464 7565.3898,-464 7565.3898,-460 7569.3898,-460 7569.3898,-440 7565.3898,-440 7565.3898,-436 7569.3898,-436 7569.3898,-432 7732.9972,-432 7732.9972,-468"/>
<polyline fill="none" stroke="#069302" points="7569.3898,-464 7573.3898,-464 7573.3898,-460 7569.3898,-460 "/>
<polyline fill="none" stroke="#069302" points="7569.3898,-440 7573.3898,-440 7573.3898,-436 7569.3898,-436 "/>
<text text-anchor="middle" x="7651.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clkChangeComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/complexToAxiStream/hdl/complexToAxiStream.vhd -->
<g id="node53" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/complexToAxiStream/hdl/complexToAxiStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7927.1569,-468 7751.2301,-468 7751.2301,-464 7747.2301,-464 7747.2301,-460 7751.2301,-460 7751.2301,-440 7747.2301,-440 7747.2301,-436 7751.2301,-436 7751.2301,-432 7927.1569,-432 7927.1569,-468"/>
<polyline fill="none" stroke="#069302" points="7751.2301,-464 7755.2301,-464 7755.2301,-460 7751.2301,-460 "/>
<polyline fill="none" stroke="#069302" points="7751.2301,-440 7755.2301,-440 7755.2301,-436 7751.2301,-436 "/>
<text text-anchor="middle" x="7839.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">complexToAxiStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertComplexToReal/hdl/convertComplexToReal.vhd -->
<g id="node54" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertComplexToReal/hdl/convertComplexToReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8133.3838,-468 7945.0032,-468 7945.0032,-464 7941.0032,-464 7941.0032,-460 7945.0032,-460 7945.0032,-440 7941.0032,-440 7941.0032,-436 7945.0032,-436 7945.0032,-432 8133.3838,-432 8133.3838,-468"/>
<polyline fill="none" stroke="#069302" points="7945.0032,-464 7949.0032,-464 7949.0032,-460 7945.0032,-460 "/>
<polyline fill="none" stroke="#069302" points="7945.0032,-440 7949.0032,-440 7949.0032,-436 7945.0032,-436 "/>
<text text-anchor="middle" x="8039.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">convertComplexToReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertRealToComplex/hdl/convertRealToComplex.vhd -->
<g id="node55" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertRealToComplex/hdl/convertRealToComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8340.3838,-468 8152.0032,-468 8152.0032,-464 8148.0032,-464 8148.0032,-460 8152.0032,-460 8152.0032,-440 8148.0032,-440 8148.0032,-436 8152.0032,-436 8152.0032,-432 8340.3838,-432 8340.3838,-468"/>
<polyline fill="none" stroke="#069302" points="8152.0032,-464 8156.0032,-464 8156.0032,-460 8152.0032,-460 "/>
<polyline fill="none" stroke="#069302" points="8152.0032,-440 8156.0032,-440 8156.0032,-436 8152.0032,-436 "/>
<text text-anchor="middle" x="8246.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">convertRealToComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd -->
<g id="node56" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8467.2749,-468 8359.1121,-468 8359.1121,-464 8355.1121,-464 8355.1121,-460 8359.1121,-460 8359.1121,-440 8355.1121,-440 8355.1121,-436 8359.1121,-436 8359.1121,-432 8467.2749,-432 8467.2749,-468"/>
<polyline fill="none" stroke="#069302" points="8359.1121,-464 8363.1121,-464 8363.1121,-460 8359.1121,-460 "/>
<polyline fill="none" stroke="#069302" points="8359.1121,-440 8363.1121,-440 8363.1121,-436 8359.1121,-436 "/>
<text text-anchor="middle" x="8413.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cordicAtan.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd -->
<g id="node57" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8484.2131,-396 8342.1739,-396 8342.1739,-392 8338.1739,-392 8338.1739,-388 8342.1739,-388 8342.1739,-368 8338.1739,-368 8338.1739,-364 8342.1739,-364 8342.1739,-360 8484.2131,-360 8484.2131,-396"/>
<polyline fill="none" stroke="#069302" points="8342.1739,-392 8346.1739,-392 8346.1739,-388 8342.1739,-388 "/>
<polyline fill="none" stroke="#069302" points="8342.1739,-368 8346.1739,-368 8346.1739,-364 8342.1739,-364 "/>
<text text-anchor="middle" x="8413.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cordicAtan_impl.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd -->
<g id="edge42" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd</title>
<path fill="none" stroke="#000000" d="M8413.1935,-431.8314C8413.1935,-424.131 8413.1935,-414.9743 8413.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8416.6936,-406.4132 8413.1935,-396.4133 8409.6936,-406.4133 8416.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v -->
<g id="node58" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8587.928,-396 8502.459,-396 8502.459,-392 8498.459,-392 8498.459,-388 8502.459,-388 8502.459,-368 8498.459,-368 8498.459,-364 8502.459,-364 8502.459,-360 8587.928,-360 8587.928,-396"/>
<polyline fill="none" stroke="#069302" points="8502.459,-392 8506.459,-392 8506.459,-388 8502.459,-388 "/>
<polyline fill="none" stroke="#069302" points="8502.459,-368 8506.459,-368 8506.459,-364 8502.459,-364 "/>
<text text-anchor="middle" x="8545.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cplx_conj.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v -->
<g id="node59" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8581.7795,-468 8508.6075,-468 8508.6075,-464 8504.6075,-464 8504.6075,-460 8508.6075,-460 8508.6075,-440 8504.6075,-440 8504.6075,-436 8508.6075,-436 8508.6075,-432 8581.7795,-432 8581.7795,-468"/>
<polyline fill="none" stroke="#069302" points="8508.6075,-464 8512.6075,-464 8512.6075,-460 8508.6075,-460 "/>
<polyline fill="none" stroke="#069302" points="8508.6075,-440 8512.6075,-440 8512.6075,-436 8508.6075,-436 "/>
<text text-anchor="middle" x="8545.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dut.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v -->
<g id="edge43" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v</title>
<path fill="none" stroke="#000000" d="M8545.1935,-431.8314C8545.1935,-424.131 8545.1935,-414.9743 8545.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8548.6936,-406.4132 8545.1935,-396.4133 8541.6936,-406.4133 8548.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="node60" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9623.7954,-396 9396.5916,-396 9396.5916,-392 9392.5916,-392 9392.5916,-388 9396.5916,-388 9396.5916,-368 9392.5916,-368 9392.5916,-364 9396.5916,-364 9396.5916,-360 9623.7954,-360 9623.7954,-396"/>
<polyline fill="none" stroke="#069302" points="9396.5916,-392 9400.5916,-392 9400.5916,-388 9396.5916,-388 "/>
<polyline fill="none" stroke="#069302" points="9396.5916,-368 9400.5916,-368 9400.5916,-364 9396.5916,-364 "/>
<text text-anchor="middle" x="9510.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd -->
<g id="node61" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9240.1233,-468 9038.2637,-468 9038.2637,-464 9034.2637,-464 9034.2637,-460 9038.2637,-460 9038.2637,-440 9034.2637,-440 9034.2637,-436 9038.2637,-436 9038.2637,-432 9240.1233,-432 9240.1233,-468"/>
<polyline fill="none" stroke="#069302" points="9038.2637,-464 9042.2637,-464 9042.2637,-460 9038.2637,-460 "/>
<polyline fill="none" stroke="#069302" points="9038.2637,-440 9042.2637,-440 9042.2637,-436 9038.2637,-436 "/>
<text text-anchor="middle" x="9139.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="edge47" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9232.3336,-431.9243C9285.5781,-421.5911 9352.4525,-408.6128 9407.2513,-397.978"/>
<polygon fill="#000000" stroke="#000000" points="9408.1869,-401.3618 9417.3369,-396.0207 9406.8533,-394.49 9408.1869,-401.3618"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd -->
<g id="node62" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8876.5864,-396 8605.8006,-396 8605.8006,-392 8601.8006,-392 8601.8006,-388 8605.8006,-388 8605.8006,-368 8601.8006,-368 8601.8006,-364 8605.8006,-364 8605.8006,-360 8876.5864,-360 8876.5864,-396"/>
<polyline fill="none" stroke="#069302" points="8605.8006,-392 8609.8006,-392 8609.8006,-388 8605.8006,-388 "/>
<polyline fill="none" stroke="#069302" points="8605.8006,-368 8609.8006,-368 8609.8006,-364 8605.8006,-364 "/>
<text text-anchor="middle" x="8741.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd -->
<g id="edge46" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M9039.5316,-431.9707C8982.1776,-421.5951 8910.017,-408.5409 8851.0317,-397.8702"/>
<polygon fill="#000000" stroke="#000000" points="8851.3957,-394.3793 8840.9323,-396.0432 8850.1495,-401.2675 8851.3957,-394.3793"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd -->
<g id="node63" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9132.689,-396 8893.698,-396 8893.698,-392 8889.698,-392 8889.698,-388 8893.698,-388 8893.698,-368 8889.698,-368 8889.698,-364 8893.698,-364 8893.698,-360 9132.689,-360 9132.689,-396"/>
<polyline fill="none" stroke="#069302" points="8893.698,-392 8897.698,-392 8897.698,-388 8893.698,-388 "/>
<polyline fill="none" stroke="#069302" points="8893.698,-368 8897.698,-368 8897.698,-364 8893.698,-364 "/>
<text text-anchor="middle" x="9013.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd -->
<g id="edge44" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd</title>
<path fill="none" stroke="#000000" d="M9107.3984,-431.8314C9091.133,-422.5368 9071.1549,-411.1208 9053.7884,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="9055.3974,-398.0854 9044.9784,-396.1628 9051.9244,-404.1631 9055.3974,-398.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd -->
<g id="node64" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9377.7954,-396 9150.5916,-396 9150.5916,-392 9146.5916,-392 9146.5916,-388 9150.5916,-388 9150.5916,-368 9146.5916,-368 9146.5916,-364 9150.5916,-364 9150.5916,-360 9377.7954,-360 9377.7954,-396"/>
<polyline fill="none" stroke="#069302" points="9150.5916,-392 9154.5916,-392 9154.5916,-388 9150.5916,-388 "/>
<polyline fill="none" stroke="#069302" points="9150.5916,-368 9154.5916,-368 9154.5916,-364 9150.5916,-364 "/>
<text text-anchor="middle" x="9264.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd -->
<g id="edge45" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9170.7363,-431.8314C9186.8726,-422.5368 9206.6921,-411.1208 9223.9207,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="9225.7424,-404.187 9232.6608,-396.1628 9222.2485,-398.1212 9225.7424,-404.187"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd -->
<g id="node65" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9670.6768,-468 9543.7102,-468 9543.7102,-464 9539.7102,-464 9539.7102,-460 9543.7102,-460 9543.7102,-440 9539.7102,-440 9539.7102,-436 9543.7102,-436 9543.7102,-432 9670.6768,-432 9670.6768,-468"/>
<polyline fill="none" stroke="#069302" points="9543.7102,-464 9547.7102,-464 9547.7102,-460 9543.7102,-460 "/>
<polyline fill="none" stroke="#069302" points="9543.7102,-440 9547.7102,-440 9547.7102,-436 9543.7102,-436 "/>
<text text-anchor="middle" x="9607.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dataDma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="edge49" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9582.7163,-431.8314C9570.654,-422.8779 9555.9395,-411.9558 9542.9249,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="9544.7787,-399.3127 9534.6629,-396.1628 9540.6065,-404.9335 9544.7787,-399.3127"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd -->
<g id="node80" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9768.6768,-396 9641.7102,-396 9641.7102,-392 9637.7102,-392 9637.7102,-388 9641.7102,-388 9641.7102,-368 9637.7102,-368 9637.7102,-364 9641.7102,-364 9641.7102,-360 9768.6768,-360 9768.6768,-396"/>
<polyline fill="none" stroke="#069302" points="9641.7102,-392 9645.7102,-392 9645.7102,-388 9641.7102,-388 "/>
<polyline fill="none" stroke="#069302" points="9641.7102,-368 9645.7102,-368 9645.7102,-364 9641.7102,-364 "/>
<text text-anchor="middle" x="9705.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dataDma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd -->
<g id="edge48" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd</title>
<path fill="none" stroke="#000000" d="M9631.923,-431.8314C9644.1097,-422.8779 9658.9758,-411.9558 9672.1247,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="9674.4853,-404.9042 9680.4719,-396.1628 9670.3408,-399.263 9674.4853,-404.9042"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd -->
<g id="node66" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10404.0725,-396 10210.3145,-396 10210.3145,-392 10206.3145,-392 10206.3145,-388 10210.3145,-388 10210.3145,-368 10206.3145,-368 10206.3145,-364 10210.3145,-364 10210.3145,-360 10404.0725,-360 10404.0725,-396"/>
<polyline fill="none" stroke="#069302" points="10210.3145,-392 10214.3145,-392 10214.3145,-388 10210.3145,-388 "/>
<polyline fill="none" stroke="#069302" points="10210.3145,-368 10214.3145,-368 10214.3145,-364 10210.3145,-364 "/>
<text text-anchor="middle" x="10307.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="node67" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10730.171,-324 10568.216,-324 10568.216,-320 10564.216,-320 10564.216,-316 10568.216,-316 10568.216,-296 10564.216,-296 10564.216,-292 10568.216,-292 10568.216,-288 10730.171,-288 10730.171,-324"/>
<polyline fill="none" stroke="#069302" points="10568.216,-320 10572.216,-320 10572.216,-316 10568.216,-316 "/>
<polyline fill="none" stroke="#069302" points="10568.216,-296 10572.216,-296 10572.216,-292 10568.216,-292 "/>
<text text-anchor="middle" x="10649.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd -->
<g id="node68" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10541.3852,-252 10367.0018,-252 10367.0018,-248 10363.0018,-248 10363.0018,-244 10367.0018,-244 10367.0018,-224 10363.0018,-224 10363.0018,-220 10367.0018,-220 10367.0018,-216 10541.3852,-216 10541.3852,-252"/>
<polyline fill="none" stroke="#069302" points="10367.0018,-248 10371.0018,-248 10371.0018,-244 10367.0018,-244 "/>
<polyline fill="none" stroke="#069302" points="10367.0018,-224 10371.0018,-224 10371.0018,-220 10367.0018,-220 "/>
<text text-anchor="middle" x="10454.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_resizer.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd -->
<g id="edge51" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd</title>
<path fill="none" stroke="#000000" d="M10600.2385,-287.9243C10573.6967,-278.1243 10540.7112,-265.945 10512.8077,-255.6422"/>
<polygon fill="#000000" stroke="#000000" points="10513.762,-252.2636 10503.1687,-252.0831 10511.3373,-258.8303 10513.762,-252.2636"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd -->
<g id="node69" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10739.0739,-252 10559.3131,-252 10559.3131,-248 10555.3131,-248 10555.3131,-244 10559.3131,-244 10559.3131,-224 10555.3131,-224 10555.3131,-220 10559.3131,-220 10559.3131,-216 10739.0739,-216 10739.0739,-252"/>
<polyline fill="none" stroke="#069302" points="10559.3131,-248 10563.3131,-248 10563.3131,-244 10559.3131,-244 "/>
<polyline fill="none" stroke="#069302" points="10559.3131,-224 10563.3131,-224 10563.3131,-220 10559.3131,-220 "/>
<text text-anchor="middle" x="10649.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_storage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd -->
<g id="edge50" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd</title>
<path fill="none" stroke="#000000" d="M10649.1935,-287.8314C10649.1935,-280.131 10649.1935,-270.9743 10649.1935,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="10652.6936,-262.4132 10649.1935,-252.4133 10645.6936,-262.4133 10652.6936,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd -->
<g id="node70" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10918.1752,-252 10756.2118,-252 10756.2118,-248 10752.2118,-248 10752.2118,-244 10756.2118,-244 10756.2118,-224 10752.2118,-224 10752.2118,-220 10756.2118,-220 10756.2118,-216 10918.1752,-216 10918.1752,-252"/>
<polyline fill="none" stroke="#069302" points="10756.2118,-248 10760.2118,-248 10760.2118,-244 10756.2118,-244 "/>
<polyline fill="none" stroke="#069302" points="10756.2118,-224 10760.2118,-224 10760.2118,-220 10756.2118,-220 "/>
<text text-anchor="middle" x="10837.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd -->
<g id="edge52" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd</title>
<path fill="none" stroke="#000000" d="M10696.6338,-287.8314C10722.113,-278.0734 10753.6979,-265.977 10780.4692,-255.7242"/>
<polygon fill="#000000" stroke="#000000" points="10782.0075,-258.883 10790.0943,-252.038 10779.5039,-252.346 10782.0075,-258.883"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd -->
<g id="node71" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10586.4517,-468 10409.9353,-468 10409.9353,-464 10405.9353,-464 10405.9353,-460 10409.9353,-460 10409.9353,-440 10405.9353,-440 10405.9353,-436 10409.9353,-436 10409.9353,-432 10586.4517,-432 10586.4517,-468"/>
<polyline fill="none" stroke="#069302" points="10409.9353,-464 10413.9353,-464 10413.9353,-460 10409.9353,-460 "/>
<polyline fill="none" stroke="#069302" points="10409.9353,-440 10413.9353,-440 10413.9353,-436 10409.9353,-436 "/>
<text text-anchor="middle" x="10498.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_to_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd -->
<g id="edge53" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M10449.9961,-431.8314C10423.9969,-422.0306 10391.7399,-409.8709 10364.4654,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="10365.6361,-396.2904 10355.0443,-396.038 10363.1669,-402.8404 10365.6361,-396.2904"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd -->
<g id="node72" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10574.3478,-396 10422.0392,-396 10422.0392,-392 10418.0392,-392 10418.0392,-388 10422.0392,-388 10422.0392,-368 10418.0392,-368 10418.0392,-364 10422.0392,-364 10422.0392,-360 10574.3478,-360 10574.3478,-396"/>
<polyline fill="none" stroke="#069302" points="10422.0392,-392 10426.0392,-392 10426.0392,-388 10422.0392,-388 "/>
<polyline fill="none" stroke="#069302" points="10422.0392,-368 10426.0392,-368 10426.0392,-364 10422.0392,-364 "/>
<text text-anchor="middle" x="10498.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd -->
<g id="edge54" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M10498.1935,-431.8314C10498.1935,-424.131 10498.1935,-414.9743 10498.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="10501.6936,-406.4132 10498.1935,-396.4133 10494.6936,-406.4133 10501.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd -->
<g id="node73" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10742.2817,-396 10592.1053,-396 10592.1053,-392 10588.1053,-392 10588.1053,-388 10592.1053,-388 10592.1053,-368 10588.1053,-368 10588.1053,-364 10592.1053,-364 10592.1053,-360 10742.2817,-360 10742.2817,-396"/>
<polyline fill="none" stroke="#069302" points="10592.1053,-392 10596.1053,-392 10596.1053,-388 10592.1053,-388 "/>
<polyline fill="none" stroke="#069302" points="10592.1053,-368 10596.1053,-368 10596.1053,-364 10592.1053,-364 "/>
<text text-anchor="middle" x="10667.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd -->
<g id="edge55" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd</title>
<path fill="none" stroke="#000000" d="M10540.8393,-431.8314C10563.5425,-422.159 10591.6386,-410.1891 10615.5677,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="10617.0263,-403.1775 10624.8543,-396.038 10614.2826,-396.7376 10617.0263,-403.1775"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="edge56" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M10536.2972,-359.8314C10556.313,-350.2874 10581.0202,-338.5065 10602.2129,-328.4013"/>
<polygon fill="#000000" stroke="#000000" points="10603.8438,-331.5013 10611.3638,-324.038 10600.831,-325.1828 10603.8438,-331.5013"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd -->
<g id="node74" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10926.3856,-396 10760.0014,-396 10760.0014,-392 10756.0014,-392 10756.0014,-388 10760.0014,-388 10760.0014,-368 10756.0014,-368 10756.0014,-364 10760.0014,-364 10760.0014,-360 10926.3856,-360 10926.3856,-396"/>
<polyline fill="none" stroke="#069302" points="10760.0014,-392 10764.0014,-392 10764.0014,-388 10760.0014,-388 "/>
<polyline fill="none" stroke="#069302" points="10760.0014,-368 10764.0014,-368 10764.0014,-364 10760.0014,-364 "/>
<text text-anchor="middle" x="10843.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_data_subtop_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="edge57" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M10794.2391,-359.8314C10767.8315,-350.0306 10735.0679,-337.8709 10707.3649,-327.5894"/>
<polygon fill="#000000" stroke="#000000" points="10708.3888,-324.2362 10697.7959,-324.038 10705.9532,-330.7988 10708.3888,-324.2362"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="node75" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9805.852,-324 9604.535,-324 9604.535,-320 9600.535,-320 9600.535,-316 9604.535,-316 9604.535,-296 9600.535,-296 9600.535,-292 9604.535,-292 9604.535,-288 9805.852,-288 9805.852,-324"/>
<polyline fill="none" stroke="#069302" points="9604.535,-320 9608.535,-320 9608.535,-316 9604.535,-316 "/>
<polyline fill="none" stroke="#069302" points="9604.535,-296 9608.535,-296 9608.535,-292 9604.535,-292 "/>
<text text-anchor="middle" x="9705.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd -->
<g id="node76" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10087.1808,-396 9911.2062,-396 9911.2062,-392 9907.2062,-392 9907.2062,-388 9911.2062,-388 9911.2062,-368 9907.2062,-368 9907.2062,-364 9911.2062,-364 9911.2062,-360 10087.1808,-360 10087.1808,-396"/>
<polyline fill="none" stroke="#069302" points="9911.2062,-392 9915.2062,-392 9915.2062,-388 9911.2062,-388 "/>
<polyline fill="none" stroke="#069302" points="9911.2062,-368 9915.2062,-368 9915.2062,-364 9911.2062,-364 "/>
<text text-anchor="middle" x="9999.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="edge58" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9925.3844,-359.9243C9883.8034,-349.7412 9831.7328,-336.9892 9788.6683,-326.4428"/>
<polygon fill="#000000" stroke="#000000" points="9789.3235,-322.9999 9778.778,-324.0207 9787.6584,-329.799 9789.3235,-322.9999"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd -->
<g id="node77" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10068.1429,-324 9824.2441,-324 9824.2441,-320 9820.2441,-320 9820.2441,-316 9824.2441,-316 9824.2441,-296 9820.2441,-296 9820.2441,-292 9824.2441,-292 9824.2441,-288 10068.1429,-288 10068.1429,-324"/>
<polyline fill="none" stroke="#069302" points="9824.2441,-320 9828.2441,-320 9828.2441,-316 9824.2441,-316 "/>
<polyline fill="none" stroke="#069302" points="9824.2441,-296 9828.2441,-296 9828.2441,-292 9824.2441,-292 "/>
<text text-anchor="middle" x="9946.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd -->
<g id="edge59" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M9985.8194,-359.8314C9979.7773,-351.6232 9972.5172,-341.7606 9965.8714,-332.7323"/>
<polygon fill="#000000" stroke="#000000" points="9968.4946,-330.3918 9959.7477,-324.4133 9962.8572,-334.5415 9968.4946,-330.3918"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd -->
<g id="node78" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10298.2453,-324 10086.1417,-324 10086.1417,-320 10082.1417,-320 10082.1417,-316 10086.1417,-316 10086.1417,-296 10082.1417,-296 10082.1417,-292 10086.1417,-292 10086.1417,-288 10298.2453,-288 10298.2453,-324"/>
<polyline fill="none" stroke="#069302" points="10086.1417,-320 10090.1417,-320 10090.1417,-316 10086.1417,-316 "/>
<polyline fill="none" stroke="#069302" points="10086.1417,-296 10090.1417,-296 10090.1417,-292 10086.1417,-292 "/>
<text text-anchor="middle" x="10192.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd -->
<g id="edge60" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd</title>
<path fill="none" stroke="#000000" d="M10047.8955,-359.8314C10074.1671,-350.0306 10106.7618,-337.8709 10134.3219,-327.5894"/>
<polygon fill="#000000" stroke="#000000" points="10135.6958,-330.8126 10143.8417,-324.038 10133.249,-324.2541 10135.6958,-330.8126"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd -->
<g id="node79" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10517.852,-324 10316.535,-324 10316.535,-320 10312.535,-320 10312.535,-316 10316.535,-316 10316.535,-296 10312.535,-296 10312.535,-292 10316.535,-292 10316.535,-288 10517.852,-288 10517.852,-324"/>
<polyline fill="none" stroke="#069302" points="10316.535,-320 10320.535,-320 10320.535,-316 10316.535,-316 "/>
<polyline fill="none" stroke="#069302" points="10316.535,-296 10320.535,-296 10320.535,-292 10316.535,-292 "/>
<text text-anchor="middle" x="10417.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd -->
<g id="edge61" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M10087.0748,-362.8626C10150.9809,-351.8548 10237.9565,-336.8734 10306.5894,-325.0514"/>
<polygon fill="#000000" stroke="#000000" points="10307.3169,-328.4777 10316.5776,-323.331 10306.1286,-321.5793 10307.3169,-328.4777"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="edge62" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M9705.1935,-359.8314C9705.1935,-352.131 9705.1935,-342.9743 9705.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="9708.6936,-334.4132 9705.1935,-324.4133 9701.6936,-334.4133 9708.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd -->
<g id="node81" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11164.6289,-396 10997.7581,-396 10997.7581,-392 10993.7581,-392 10993.7581,-388 10997.7581,-388 10997.7581,-368 10993.7581,-368 10993.7581,-364 10997.7581,-364 10997.7581,-360 11164.6289,-360 11164.6289,-396"/>
<polyline fill="none" stroke="#069302" points="10997.7581,-392 11001.7581,-392 11001.7581,-388 10997.7581,-388 "/>
<polyline fill="none" stroke="#069302" points="10997.7581,-368 11001.7581,-368 11001.7581,-364 10997.7581,-364 "/>
<text text-anchor="middle" x="11081.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd -->
<g id="node82" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11312.7271,-324 11177.6599,-324 11177.6599,-320 11173.6599,-320 11173.6599,-316 11177.6599,-316 11177.6599,-296 11173.6599,-296 11173.6599,-292 11177.6599,-292 11177.6599,-288 11312.7271,-288 11312.7271,-324"/>
<polyline fill="none" stroke="#069302" points="11177.6599,-320 11181.6599,-320 11181.6599,-316 11177.6599,-316 "/>
<polyline fill="none" stroke="#069302" points="11177.6599,-296 11181.6599,-296 11181.6599,-292 11177.6599,-292 "/>
<text text-anchor="middle" x="11245.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd -->
<g id="node83" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11150.4419,-252 11001.9451,-252 11001.9451,-248 10997.9451,-248 10997.9451,-244 11001.9451,-244 11001.9451,-224 10997.9451,-224 10997.9451,-220 11001.9451,-220 11001.9451,-216 11150.4419,-216 11150.4419,-252"/>
<polyline fill="none" stroke="#069302" points="11001.9451,-248 11005.9451,-248 11005.9451,-244 11001.9451,-244 "/>
<polyline fill="none" stroke="#069302" points="11001.9451,-224 11005.9451,-224 11005.9451,-220 11001.9451,-220 "/>
<text text-anchor="middle" x="11076.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_resizer.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd -->
<g id="edge63" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd</title>
<path fill="none" stroke="#000000" d="M11202.5477,-287.8314C11179.8445,-278.159 11151.7484,-266.1891 11127.8193,-255.9944"/>
<polygon fill="#000000" stroke="#000000" points="11129.1044,-252.7376 11118.5327,-252.038 11126.3607,-259.1775 11129.1044,-252.7376"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd -->
<g id="node84" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11321.6303,-252 11168.7567,-252 11168.7567,-248 11164.7567,-248 11164.7567,-244 11168.7567,-244 11168.7567,-224 11164.7567,-224 11164.7567,-220 11168.7567,-220 11168.7567,-216 11321.6303,-216 11321.6303,-252"/>
<polyline fill="none" stroke="#069302" points="11168.7567,-248 11172.7567,-248 11172.7567,-244 11168.7567,-244 "/>
<polyline fill="none" stroke="#069302" points="11168.7567,-224 11172.7567,-224 11172.7567,-220 11168.7567,-220 "/>
<text text-anchor="middle" x="11245.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_storage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd -->
<g id="edge64" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd</title>
<path fill="none" stroke="#000000" d="M11245.1935,-287.8314C11245.1935,-280.131 11245.1935,-270.9743 11245.1935,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="11248.6936,-262.4132 11245.1935,-252.4133 11241.6936,-262.4133 11248.6936,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd -->
<g id="node85" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11474.7313,-252 11339.6557,-252 11339.6557,-248 11335.6557,-248 11335.6557,-244 11339.6557,-244 11339.6557,-224 11335.6557,-224 11335.6557,-220 11339.6557,-220 11339.6557,-216 11474.7313,-216 11474.7313,-252"/>
<polyline fill="none" stroke="#069302" points="11339.6557,-248 11343.6557,-248 11343.6557,-244 11339.6557,-244 "/>
<polyline fill="none" stroke="#069302" points="11339.6557,-224 11343.6557,-224 11343.6557,-220 11339.6557,-220 "/>
<text text-anchor="middle" x="11407.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd -->
<g id="edge65" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd</title>
<path fill="none" stroke="#000000" d="M11286.0729,-287.8314C11307.7395,-278.2018 11334.5298,-266.295 11357.4013,-256.1299"/>
<polygon fill="#000000" stroke="#000000" points="11358.8914,-259.2978 11366.608,-252.038 11356.0484,-252.9011 11358.8914,-259.2978"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd -->
<g id="node86" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11320.0084,-468 11170.3786,-468 11170.3786,-464 11166.3786,-464 11166.3786,-460 11170.3786,-460 11170.3786,-440 11166.3786,-440 11166.3786,-436 11170.3786,-436 11170.3786,-432 11320.0084,-432 11320.0084,-468"/>
<polyline fill="none" stroke="#069302" points="11170.3786,-464 11174.3786,-464 11174.3786,-460 11170.3786,-460 "/>
<polyline fill="none" stroke="#069302" points="11170.3786,-440 11174.3786,-440 11174.3786,-436 11170.3786,-436 "/>
<text text-anchor="middle" x="11245.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_to_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd -->
<g id="edge67" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M11203.8094,-431.8314C11181.8753,-422.2018 11154.7543,-410.295 11131.6004,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="11132.8435,-396.8532 11122.28,-396.038 11130.0295,-403.2627 11132.8435,-396.8532"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd -->
<g id="node87" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11307.9048,-396 11182.4822,-396 11182.4822,-392 11178.4822,-392 11178.4822,-388 11182.4822,-388 11182.4822,-368 11178.4822,-368 11178.4822,-364 11182.4822,-364 11182.4822,-360 11307.9048,-360 11307.9048,-396"/>
<polyline fill="none" stroke="#069302" points="11182.4822,-392 11186.4822,-392 11186.4822,-388 11182.4822,-388 "/>
<polyline fill="none" stroke="#069302" points="11182.4822,-368 11186.4822,-368 11186.4822,-364 11182.4822,-364 "/>
<text text-anchor="middle" x="11245.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd -->
<g id="edge68" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M11245.1935,-431.8314C11245.1935,-424.131 11245.1935,-414.9743 11245.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="11248.6936,-406.4132 11245.1935,-396.4133 11241.6936,-406.4133 11248.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd -->
<g id="node88" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11450.338,-396 11326.049,-396 11326.049,-392 11322.049,-392 11322.049,-388 11326.049,-388 11326.049,-368 11322.049,-368 11322.049,-364 11326.049,-364 11326.049,-360 11450.338,-360 11450.338,-396"/>
<polyline fill="none" stroke="#069302" points="11326.049,-392 11330.049,-392 11330.049,-388 11326.049,-388 "/>
<polyline fill="none" stroke="#069302" points="11326.049,-368 11330.049,-368 11330.049,-364 11326.049,-364 "/>
<text text-anchor="middle" x="11388.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd -->
<g id="edge66" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd</title>
<path fill="none" stroke="#000000" d="M11281.2784,-431.8314C11299.9924,-422.4089 11323.0367,-410.8062 11342.9335,-400.7883"/>
<polygon fill="#000000" stroke="#000000" points="11344.7624,-403.7861 11352.1201,-396.1628 11341.6143,-397.5339 11344.7624,-403.7861"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd -->
<g id="edge69" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M11245.1935,-359.8314C11245.1935,-352.131 11245.1935,-342.9743 11245.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="11248.6936,-334.4132 11245.1935,-324.4133 11241.6936,-334.4133 11248.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd -->
<g id="node89" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12042.1149,-468 11868.2721,-468 11868.2721,-464 11864.2721,-464 11864.2721,-460 11868.2721,-460 11868.2721,-440 11864.2721,-440 11864.2721,-436 11868.2721,-436 11868.2721,-432 12042.1149,-432 12042.1149,-468"/>
<polyline fill="none" stroke="#069302" points="11868.2721,-464 11872.2721,-464 11872.2721,-460 11868.2721,-460 "/>
<polyline fill="none" stroke="#069302" points="11868.2721,-440 11872.2721,-440 11872.2721,-436 11868.2721,-436 "/>
<text text-anchor="middle" x="11955.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd -->
<g id="node90" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11688.0014,-396 11468.3856,-396 11468.3856,-392 11464.3856,-392 11464.3856,-388 11468.3856,-388 11468.3856,-368 11464.3856,-368 11464.3856,-364 11468.3856,-364 11468.3856,-360 11688.0014,-360 11688.0014,-396"/>
<polyline fill="none" stroke="#069302" points="11468.3856,-392 11472.3856,-392 11472.3856,-388 11468.3856,-388 "/>
<polyline fill="none" stroke="#069302" points="11468.3856,-368 11472.3856,-368 11472.3856,-364 11468.3856,-364 "/>
<text text-anchor="middle" x="11578.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd -->
<g id="edge73" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M11868.2287,-433.3913C11812.9322,-422.8307 11741.0198,-409.0968 11682.6363,-397.9466"/>
<polygon fill="#000000" stroke="#000000" points="11683.1243,-394.4767 11672.6453,-396.0385 11681.8111,-401.3524 11683.1243,-394.4767"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd -->
<g id="node91" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11948.578,-396 11705.809,-396 11705.809,-392 11701.809,-392 11701.809,-388 11705.809,-388 11705.809,-368 11701.809,-368 11701.809,-364 11705.809,-364 11705.809,-360 11948.578,-360 11948.578,-396"/>
<polyline fill="none" stroke="#069302" points="11705.809,-392 11709.809,-392 11709.809,-388 11705.809,-388 "/>
<polyline fill="none" stroke="#069302" points="11705.809,-368 11709.809,-368 11709.809,-364 11705.809,-364 "/>
<text text-anchor="middle" x="11827.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd -->
<g id="edge70" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M11922.8937,-431.8314C11906.3701,-422.5368 11886.0749,-411.1208 11868.4328,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="11869.9147,-398.015 11859.483,-396.1628 11866.4828,-404.116 11869.9147,-398.015"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="node92" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12430.6765,-396 12219.7105,-396 12219.7105,-392 12215.7105,-392 12215.7105,-388 12219.7105,-388 12219.7105,-368 12215.7105,-368 12215.7105,-364 12219.7105,-364 12219.7105,-360 12430.6765,-360 12430.6765,-396"/>
<polyline fill="none" stroke="#069302" points="12219.7105,-392 12223.7105,-392 12223.7105,-388 12219.7105,-388 "/>
<polyline fill="none" stroke="#069302" points="12219.7105,-368 12223.7105,-368 12223.7105,-364 12219.7105,-364 "/>
<text text-anchor="middle" x="12325.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="edge71" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M12042.4098,-433.0282C12096.3238,-422.5368 12165.7864,-409.0198 12222.374,-398.0081"/>
<polygon fill="#000000" stroke="#000000" points="12223.2741,-401.3987 12232.4214,-396.0529 12221.937,-394.5276 12223.2741,-401.3987"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd -->
<g id="node93" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12202.0696,-396 11966.3174,-396 11966.3174,-392 11962.3174,-392 11962.3174,-388 11966.3174,-388 11966.3174,-368 11962.3174,-368 11962.3174,-364 11966.3174,-364 11966.3174,-360 12202.0696,-360 12202.0696,-396"/>
<polyline fill="none" stroke="#069302" points="11966.3174,-392 11970.3174,-392 11970.3174,-388 11966.3174,-388 "/>
<polyline fill="none" stroke="#069302" points="11966.3174,-368 11970.3174,-368 11970.3174,-364 11966.3174,-364 "/>
<text text-anchor="middle" x="12084.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_sync_slv.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd -->
<g id="edge72" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd</title>
<path fill="none" stroke="#000000" d="M11987.7456,-431.8314C12004.3983,-422.5368 12024.852,-411.1208 12042.632,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="12044.6256,-404.0927 12051.6518,-396.1628 12041.214,-397.9803 12044.6256,-404.0927"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd -->
<g id="node94" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12408.359,-468 12242.028,-468 12242.028,-464 12238.028,-464 12238.028,-460 12242.028,-460 12242.028,-440 12238.028,-440 12238.028,-436 12242.028,-436 12242.028,-432 12408.359,-432 12408.359,-468"/>
<polyline fill="none" stroke="#069302" points="12242.028,-464 12246.028,-464 12246.028,-460 12242.028,-460 "/>
<polyline fill="none" stroke="#069302" points="12242.028,-440 12246.028,-440 12246.028,-436 12242.028,-436 "/>
<text text-anchor="middle" x="12325.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_delayTempo_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="edge74" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M12325.1935,-431.8314C12325.1935,-424.131 12325.1935,-414.9743 12325.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="12328.6936,-406.4132 12325.1935,-396.4133 12321.6936,-406.4133 12328.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex/hdl/dupplComplex.vhd -->
<g id="node95" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex/hdl/dupplComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12558.1079,-468 12426.2791,-468 12426.2791,-464 12422.2791,-464 12422.2791,-460 12426.2791,-460 12426.2791,-440 12422.2791,-440 12422.2791,-436 12426.2791,-436 12426.2791,-432 12558.1079,-432 12558.1079,-468"/>
<polyline fill="none" stroke="#069302" points="12426.2791,-464 12430.2791,-464 12430.2791,-460 12426.2791,-460 "/>
<polyline fill="none" stroke="#069302" points="12426.2791,-440 12430.2791,-440 12430.2791,-436 12426.2791,-436 "/>
<text text-anchor="middle" x="12492.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex_1_to_2/hdl/dupplComplex_1_to_2.vhd -->
<g id="node96" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex_1_to_2/hdl/dupplComplex_1_to_2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12758.1948,-468 12576.1922,-468 12576.1922,-464 12572.1922,-464 12572.1922,-460 12576.1922,-460 12576.1922,-440 12572.1922,-440 12572.1922,-436 12576.1922,-436 12576.1922,-432 12758.1948,-432 12758.1948,-468"/>
<polyline fill="none" stroke="#069302" points="12576.1922,-464 12580.1922,-464 12580.1922,-460 12576.1922,-460 "/>
<polyline fill="none" stroke="#069302" points="12576.1922,-440 12580.1922,-440 12580.1922,-436 12576.1922,-436 "/>
<text text-anchor="middle" x="12667.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplComplex_1_to_2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal/hdl/dupplReal.vhd -->
<g id="node97" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal/hdl/dupplReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12882.1658,-468 12776.2212,-468 12776.2212,-464 12772.2212,-464 12772.2212,-460 12776.2212,-460 12776.2212,-440 12772.2212,-440 12772.2212,-436 12776.2212,-436 12776.2212,-432 12882.1658,-432 12882.1658,-468"/>
<polyline fill="none" stroke="#069302" points="12776.2212,-464 12780.2212,-464 12780.2212,-460 12776.2212,-460 "/>
<polyline fill="none" stroke="#069302" points="12776.2212,-440 12780.2212,-440 12780.2212,-436 12776.2212,-436 "/>
<text text-anchor="middle" x="12829.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal_1_to_2/hdl/dupplReal_1_to_2.vhd -->
<g id="node98" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal_1_to_2/hdl/dupplReal_1_to_2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13056.2509,-468 12900.1361,-468 12900.1361,-464 12896.1361,-464 12896.1361,-460 12900.1361,-460 12900.1361,-440 12896.1361,-440 12896.1361,-436 12900.1361,-436 12900.1361,-432 13056.2509,-432 13056.2509,-468"/>
<polyline fill="none" stroke="#069302" points="12900.1361,-464 12904.1361,-464 12904.1361,-460 12900.1361,-460 "/>
<polyline fill="none" stroke="#069302" points="12900.1361,-440 12904.1361,-440 12904.1361,-436 12900.1361,-436 "/>
<text text-anchor="middle" x="12978.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplReal_1_to_2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd -->
<g id="node99" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13244.2271,-396 13088.1599,-396 13088.1599,-392 13084.1599,-392 13084.1599,-388 13088.1599,-388 13088.1599,-368 13084.1599,-368 13084.1599,-364 13088.1599,-364 13088.1599,-360 13244.2271,-360 13244.2271,-396"/>
<polyline fill="none" stroke="#069302" points="13088.1599,-392 13092.1599,-392 13092.1599,-388 13088.1599,-388 "/>
<polyline fill="none" stroke="#069302" points="13088.1599,-368 13092.1599,-368 13092.1599,-364 13088.1599,-364 "/>
<text text-anchor="middle" x="13166.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">expanderComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd -->
<g id="node100" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13257.9657,-468 13074.4213,-468 13074.4213,-464 13070.4213,-464 13070.4213,-460 13074.4213,-460 13074.4213,-440 13070.4213,-440 13070.4213,-436 13074.4213,-436 13074.4213,-432 13257.9657,-432 13257.9657,-468"/>
<polyline fill="none" stroke="#069302" points="13074.4213,-464 13078.4213,-464 13078.4213,-460 13074.4213,-460 "/>
<polyline fill="none" stroke="#069302" points="13074.4213,-440 13078.4213,-440 13078.4213,-436 13074.4213,-436 "/>
<text text-anchor="middle" x="13166.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_expanderComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd -->
<g id="edge75" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd</title>
<path fill="none" stroke="#000000" d="M13166.1935,-431.8314C13166.1935,-424.131 13166.1935,-414.9743 13166.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13169.6936,-406.4132 13166.1935,-396.4133 13162.6936,-406.4133 13169.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd -->
<g id="node101" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13418.7845,-396 13289.6025,-396 13289.6025,-392 13285.6025,-392 13285.6025,-388 13289.6025,-388 13289.6025,-368 13285.6025,-368 13285.6025,-364 13289.6025,-364 13289.6025,-360 13418.7845,-360 13418.7845,-396"/>
<polyline fill="none" stroke="#069302" points="13289.6025,-392 13293.6025,-392 13293.6025,-388 13289.6025,-388 "/>
<polyline fill="none" stroke="#069302" points="13289.6025,-368 13293.6025,-368 13293.6025,-364 13289.6025,-364 "/>
<text text-anchor="middle" x="13354.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">expanderReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd -->
<g id="node102" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13432.5224,-468 13275.8646,-468 13275.8646,-464 13271.8646,-464 13271.8646,-460 13275.8646,-460 13275.8646,-440 13271.8646,-440 13271.8646,-436 13275.8646,-436 13275.8646,-432 13432.5224,-432 13432.5224,-468"/>
<polyline fill="none" stroke="#069302" points="13275.8646,-464 13279.8646,-464 13279.8646,-460 13275.8646,-460 "/>
<polyline fill="none" stroke="#069302" points="13275.8646,-440 13279.8646,-440 13279.8646,-436 13275.8646,-436 "/>
<text text-anchor="middle" x="13354.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_expanderReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd -->
<g id="edge76" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd</title>
<path fill="none" stroke="#000000" d="M13354.1935,-431.8314C13354.1935,-424.131 13354.1935,-414.9743 13354.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13357.6936,-406.4132 13354.1935,-396.4133 13350.6936,-406.4133 13357.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd -->
<g id="node103" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13604.0112,-396 13454.3758,-396 13454.3758,-392 13450.3758,-392 13450.3758,-388 13454.3758,-388 13454.3758,-368 13450.3758,-368 13450.3758,-364 13454.3758,-364 13454.3758,-360 13604.0112,-360 13604.0112,-396"/>
<polyline fill="none" stroke="#069302" points="13454.3758,-392 13458.3758,-392 13458.3758,-388 13454.3758,-388 "/>
<polyline fill="none" stroke="#069302" points="13454.3758,-368 13458.3758,-368 13458.3758,-364 13454.3758,-364 "/>
<text text-anchor="middle" x="13529.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">edfb_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd -->
<g id="node104" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13704.3534,-468 13510.0336,-468 13510.0336,-464 13506.0336,-464 13506.0336,-460 13510.0336,-460 13510.0336,-440 13506.0336,-440 13506.0336,-436 13510.0336,-436 13510.0336,-432 13704.3534,-432 13704.3534,-468"/>
<polyline fill="none" stroke="#069302" points="13510.0336,-464 13514.0336,-464 13514.0336,-460 13510.0336,-460 "/>
<polyline fill="none" stroke="#069302" points="13510.0336,-440 13514.0336,-440 13514.0336,-436 13510.0336,-436 "/>
<text text-anchor="middle" x="13607.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">extract_data_from_burst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd -->
<g id="edge77" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M13587.5108,-431.8314C13578.0884,-423.1337 13566.6534,-412.5783 13556.4139,-403.1265"/>
<polygon fill="#000000" stroke="#000000" points="13558.5919,-400.3738 13548.8699,-396.1628 13553.844,-405.5175 13558.5919,-400.3738"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd -->
<g id="node105" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13718.0602,-396 13622.3268,-396 13622.3268,-392 13618.3268,-392 13618.3268,-388 13622.3268,-388 13622.3268,-368 13618.3268,-368 13618.3268,-364 13622.3268,-364 13622.3268,-360 13718.0602,-360 13718.0602,-396"/>
<polyline fill="none" stroke="#069302" points="13622.3268,-392 13626.3268,-392 13626.3268,-388 13622.3268,-388 "/>
<polyline fill="none" stroke="#069302" points="13622.3268,-368 13626.3268,-368 13626.3268,-364 13622.3268,-364 "/>
<text text-anchor="middle" x="13670.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_edfb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd -->
<g id="edge78" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd</title>
<path fill="none" stroke="#000000" d="M13623.0911,-431.8314C13630.4213,-423.454 13639.2595,-413.3531 13647.2904,-404.1749"/>
<polygon fill="#000000" stroke="#000000" points="13650.1308,-406.2438 13654.0819,-396.4133 13644.8628,-401.6343 13650.1308,-406.2438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd -->
<g id="node106" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2149.3213,-468 2095.0657,-468 2095.0657,-464 2091.0657,-464 2091.0657,-460 2095.0657,-460 2095.0657,-440 2091.0657,-440 2091.0657,-436 2095.0657,-436 2095.0657,-432 2149.3213,-432 2149.3213,-468"/>
<polyline fill="none" stroke="#069302" points="2095.0657,-464 2099.0657,-464 2099.0657,-460 2095.0657,-460 "/>
<polyline fill="none" stroke="#069302" points="2095.0657,-440 2099.0657,-440 2099.0657,-436 2095.0657,-436 "/>
<text text-anchor="middle" x="2122.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd -->
<g id="node107" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2151.9932,-396 2072.3938,-396 2072.3938,-392 2068.3938,-392 2068.3938,-388 2072.3938,-388 2072.3938,-368 2068.3938,-368 2068.3938,-364 2072.3938,-364 2072.3938,-360 2151.9932,-360 2151.9932,-396"/>
<polyline fill="none" stroke="#069302" points="2072.3938,-392 2076.3938,-392 2076.3938,-388 2072.3938,-388 "/>
<polyline fill="none" stroke="#069302" points="2072.3938,-368 2076.3938,-368 2076.3938,-364 2072.3938,-364 "/>
<text text-anchor="middle" x="2112.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd -->
<g id="edge82" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd</title>
<path fill="none" stroke="#000000" d="M2119.6701,-431.8314C2118.6006,-424.131 2117.3288,-414.9743 2116.1403,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="2119.5934,-405.8367 2114.7509,-396.4133 2112.6599,-406.7997 2119.5934,-405.8367"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd -->
<g id="node112" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2054.2846,-396 1932.1024,-396 1932.1024,-392 1928.1024,-392 1928.1024,-388 1932.1024,-388 1932.1024,-368 1928.1024,-368 1928.1024,-364 1932.1024,-364 1932.1024,-360 2054.2846,-360 2054.2846,-396"/>
<polyline fill="none" stroke="#069302" points="1932.1024,-392 1936.1024,-392 1936.1024,-388 1932.1024,-388 "/>
<polyline fill="none" stroke="#069302" points="1932.1024,-368 1936.1024,-368 1936.1024,-364 1932.1024,-364 "/>
<text text-anchor="middle" x="1993.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd -->
<g id="edge79" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M2094.8359,-434.7307C2077.2627,-424.9223 2054.1094,-411.9996 2034.3401,-400.9655"/>
<polygon fill="#000000" stroke="#000000" points="2035.9649,-397.8642 2025.5272,-396.0467 2032.5533,-403.9766 2035.9649,-397.8642"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="node116" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2391.3366,-36 2267.0504,-36 2267.0504,-32 2263.0504,-32 2263.0504,-28 2267.0504,-28 2267.0504,-8 2263.0504,-8 2263.0504,-4 2267.0504,-4 2267.0504,0 2391.3366,0 2391.3366,-36"/>
<polyline fill="none" stroke="#069302" points="2267.0504,-32 2271.0504,-32 2271.0504,-28 2267.0504,-28 "/>
<polyline fill="none" stroke="#069302" points="2267.0504,-8 2271.0504,-8 2271.0504,-4 2267.0504,-4 "/>
<text text-anchor="middle" x="2329.1935" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_ram_coeff.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="edge81" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<path fill="none" stroke="#000000" d="M2138.3691,-431.707C2146.3572,-421.7696 2155.4822,-408.9009 2161.1935,-396 2177.7428,-358.6178 2180.1935,-346.8816 2180.1935,-306 2180.1935,-306 2180.1935,-306 2180.1935,-162 2180.1935,-121.1184 2173.0896,-103.4626 2199.1935,-72 2214.0782,-54.0596 2235.9186,-41.9916 2257.465,-33.9105"/>
<polygon fill="#000000" stroke="#000000" points="2258.7045,-37.1849 2266.9876,-30.5787 2256.3927,-30.5776 2258.7045,-37.1849"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="node117" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2644.1205,-396 2526.2665,-396 2526.2665,-392 2522.2665,-392 2522.2665,-388 2526.2665,-388 2526.2665,-368 2522.2665,-368 2522.2665,-364 2526.2665,-364 2526.2665,-360 2644.1205,-360 2644.1205,-396"/>
<polyline fill="none" stroke="#069302" points="2526.2665,-392 2530.2665,-392 2530.2665,-388 2526.2665,-388 "/>
<polyline fill="none" stroke="#069302" points="2526.2665,-368 2530.2665,-368 2530.2665,-364 2526.2665,-364 "/>
<text text-anchor="middle" x="2585.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_top_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="edge80" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2149.3304,-440.018C2158.1237,-437.0812 2167.9852,-434.0973 2177.1935,-432 2294.6112,-405.2573 2434.2669,-390.3215 2515.9851,-383.2376"/>
<polygon fill="#000000" stroke="#000000" points="2516.4795,-386.7082 2526.1461,-382.3714 2515.8849,-379.7335 2516.4795,-386.7082"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd -->
<g id="node108" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2528.4132,-108 2381.9738,-108 2381.9738,-104 2377.9738,-104 2377.9738,-100 2381.9738,-100 2381.9738,-80 2377.9738,-80 2377.9738,-76 2381.9738,-76 2381.9738,-72 2528.4132,-72 2528.4132,-108"/>
<polyline fill="none" stroke="#069302" points="2381.9738,-104 2385.9738,-104 2385.9738,-100 2381.9738,-100 "/>
<polyline fill="none" stroke="#069302" points="2381.9738,-80 2385.9738,-80 2385.9738,-76 2381.9738,-76 "/>
<text text-anchor="middle" x="2455.1935" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_coeff_handler.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="edge83" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<path fill="none" stroke="#000000" d="M2423.3984,-71.8314C2407.133,-62.5368 2387.1549,-51.1208 2369.7884,-41.1971"/>
<polygon fill="#000000" stroke="#000000" points="2371.3974,-38.0854 2360.9784,-36.1628 2367.9244,-44.1631 2371.3974,-38.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd -->
<g id="node109" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2439.8992,-180 2286.4878,-180 2286.4878,-176 2282.4878,-176 2282.4878,-172 2286.4878,-172 2286.4878,-152 2282.4878,-152 2282.4878,-148 2286.4878,-148 2286.4878,-144 2439.8992,-144 2439.8992,-180"/>
<polyline fill="none" stroke="#069302" points="2286.4878,-176 2290.4878,-176 2290.4878,-172 2286.4878,-172 "/>
<polyline fill="none" stroke="#069302" points="2286.4878,-152 2290.4878,-152 2290.4878,-148 2286.4878,-148 "/>
<text text-anchor="middle" x="2363.1935" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_comp_butterfly.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd -->
<g id="edge84" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd</title>
<path fill="none" stroke="#000000" d="M2386.409,-143.8314C2397.7405,-134.9632 2411.5399,-124.1637 2423.7962,-114.5718"/>
<polygon fill="#000000" stroke="#000000" points="2426.2675,-117.0822 2431.9854,-108.1628 2421.9533,-111.5697 2426.2675,-117.0822"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd -->
<g id="node110" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2364.2271,-108 2208.1599,-108 2208.1599,-104 2204.1599,-104 2204.1599,-100 2208.1599,-100 2208.1599,-80 2204.1599,-80 2204.1599,-76 2208.1599,-76 2208.1599,-72 2364.2271,-72 2364.2271,-108"/>
<polyline fill="none" stroke="#069302" points="2208.1599,-104 2212.1599,-104 2212.1599,-100 2208.1599,-100 "/>
<polyline fill="none" stroke="#069302" points="2208.1599,-80 2212.1599,-80 2212.1599,-76 2208.1599,-76 "/>
<text text-anchor="middle" x="2286.1935" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_comp_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd -->
<g id="edge86" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd</title>
<path fill="none" stroke="#000000" d="M2343.7631,-143.8314C2334.4615,-135.1337 2323.1731,-124.5783 2313.0649,-115.1265"/>
<polygon fill="#000000" stroke="#000000" points="2315.3124,-112.4363 2305.6176,-108.1628 2310.5314,-117.5493 2315.3124,-112.4363"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd -->
<g id="node111" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2151.8054,-108 2008.5816,-108 2008.5816,-104 2004.5816,-104 2004.5816,-100 2008.5816,-100 2008.5816,-80 2004.5816,-80 2004.5816,-76 2008.5816,-76 2008.5816,-72 2151.8054,-72 2151.8054,-108"/>
<polyline fill="none" stroke="#069302" points="2008.5816,-104 2012.5816,-104 2012.5816,-100 2008.5816,-100 "/>
<polyline fill="none" stroke="#069302" points="2008.5816,-80 2012.5816,-80 2012.5816,-76 2008.5816,-76 "/>
<text text-anchor="middle" x="2080.1935" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_data_handler.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd -->
<g id="edge85" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd</title>
<path fill="none" stroke="#000000" d="M2292.1459,-143.9243C2252.2807,-133.7819 2202.399,-121.0912 2161.0428,-110.5694"/>
<polygon fill="#000000" stroke="#000000" points="2161.8246,-107.1569 2151.2703,-108.0831 2160.0986,-113.9408 2161.8246,-107.1569"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd -->
<g id="node115" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2123.2075,-36 2037.1795,-36 2037.1795,-32 2033.1795,-32 2033.1795,-28 2037.1795,-28 2037.1795,-8 2033.1795,-8 2033.1795,-4 2037.1795,-4 2037.1795,0 2123.2075,0 2123.2075,-36"/>
<polyline fill="none" stroke="#069302" points="2037.1795,-32 2041.1795,-32 2041.1795,-28 2037.1795,-28 "/>
<polyline fill="none" stroke="#069302" points="2037.1795,-8 2041.1795,-8 2041.1795,-4 2037.1795,-4 "/>
<text text-anchor="middle" x="2080.1935" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd -->
<g id="edge87" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd</title>
<path fill="none" stroke="#000000" d="M2080.1935,-71.8314C2080.1935,-64.131 2080.1935,-54.9743 2080.1935,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="2083.6936,-46.4132 2080.1935,-36.4133 2076.6936,-46.4133 2083.6936,-46.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd -->
<g id="node113" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2580.674,-252 2453.713,-252 2453.713,-248 2449.713,-248 2449.713,-244 2453.713,-244 2453.713,-224 2449.713,-224 2449.713,-220 2453.713,-220 2453.713,-216 2580.674,-216 2580.674,-252"/>
<polyline fill="none" stroke="#069302" points="2453.713,-248 2457.713,-248 2457.713,-244 2453.713,-244 "/>
<polyline fill="none" stroke="#069302" points="2453.713,-224 2457.713,-224 2457.713,-220 2453.713,-220 "/>
<text text-anchor="middle" x="2517.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_loop_radix.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd -->
<g id="edge88" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd</title>
<path fill="none" stroke="#000000" d="M2478.3328,-215.8314C2457.9193,-206.2874 2432.7212,-194.5065 2411.1075,-184.4013"/>
<polygon fill="#000000" stroke="#000000" points="2412.316,-181.1027 2401.7748,-180.038 2409.3512,-187.4439 2412.316,-181.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd -->
<g id="node114" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2660.5797,-324 2529.8073,-324 2529.8073,-320 2525.8073,-320 2525.8073,-316 2529.8073,-316 2529.8073,-296 2525.8073,-296 2525.8073,-292 2529.8073,-292 2529.8073,-288 2660.5797,-288 2660.5797,-324"/>
<polyline fill="none" stroke="#069302" points="2529.8073,-320 2533.8073,-320 2533.8073,-316 2529.8073,-316 "/>
<polyline fill="none" stroke="#069302" points="2529.8073,-296 2533.8073,-296 2533.8073,-292 2529.8073,-292 "/>
<text text-anchor="middle" x="2595.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_loop_stage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd -->
<g id="edge89" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd</title>
<path fill="none" stroke="#000000" d="M2575.5108,-287.8314C2566.0884,-279.1337 2554.6534,-268.5783 2544.4139,-259.1265"/>
<polygon fill="#000000" stroke="#000000" points="2546.5919,-256.3738 2536.8699,-252.1628 2541.844,-261.5175 2546.5919,-256.3738"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd -->
<g id="edge90" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd</title>
<path fill="none" stroke="#000000" d="M2587.7169,-359.8314C2588.7864,-352.131 2590.0582,-342.9743 2591.2467,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="2594.7271,-334.7997 2592.6361,-324.4133 2587.7936,-333.8367 2594.7271,-334.7997"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd -->
<g id="node118" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2791.9448,-324 2678.4422,-324 2678.4422,-320 2674.4422,-320 2674.4422,-316 2678.4422,-316 2678.4422,-296 2674.4422,-296 2674.4422,-292 2678.4422,-292 2678.4422,-288 2791.9448,-288 2791.9448,-324"/>
<polyline fill="none" stroke="#069302" points="2678.4422,-320 2682.4422,-320 2682.4422,-316 2678.4422,-316 "/>
<polyline fill="none" stroke="#069302" points="2678.4422,-296 2682.4422,-296 2682.4422,-292 2678.4422,-292 "/>
<text text-anchor="middle" x="2735.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_transfert.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd -->
<g id="edge91" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd</title>
<path fill="none" stroke="#000000" d="M2623.0448,-359.8314C2642.9281,-350.2874 2667.4717,-338.5065 2688.524,-328.4013"/>
<polygon fill="#000000" stroke="#000000" points="2690.1137,-331.5207 2697.6144,-324.038 2687.0845,-325.21 2690.1137,-331.5207"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd -->
<g id="node119" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3669.2831,-468 3533.1039,-468 3533.1039,-464 3529.1039,-464 3529.1039,-460 3533.1039,-460 3533.1039,-440 3529.1039,-440 3529.1039,-436 3533.1039,-436 3533.1039,-432 3669.2831,-432 3669.2831,-468"/>
<polyline fill="none" stroke="#069302" points="3533.1039,-464 3537.1039,-464 3537.1039,-460 3533.1039,-460 "/>
<polyline fill="none" stroke="#069302" points="3533.1039,-440 3537.1039,-440 3537.1039,-436 3533.1039,-436 "/>
<text text-anchor="middle" x="3601.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="node262" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3520.2831,-396 3384.1039,-396 3384.1039,-392 3380.1039,-392 3380.1039,-388 3384.1039,-388 3384.1039,-368 3380.1039,-368 3380.1039,-364 3384.1039,-364 3384.1039,-360 3520.2831,-360 3520.2831,-396"/>
<polyline fill="none" stroke="#069302" points="3384.1039,-392 3388.1039,-392 3388.1039,-388 3384.1039,-388 "/>
<polyline fill="none" stroke="#069302" points="3384.1039,-368 3388.1039,-368 3388.1039,-364 3384.1039,-364 "/>
<text text-anchor="middle" x="3452.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge92" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3563.5945,-431.8314C3543.8438,-422.2874 3519.4638,-410.5065 3498.5518,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="3500.0488,-397.2376 3489.5221,-396.038 3497.0032,-403.5403 3500.0488,-397.2376"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd -->
<g id="node121" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2778.8629,-468 2653.5241,-468 2653.5241,-464 2649.5241,-464 2649.5241,-460 2653.5241,-460 2653.5241,-440 2649.5241,-440 2649.5241,-436 2653.5241,-436 2653.5241,-432 2778.8629,-432 2778.8629,-468"/>
<polyline fill="none" stroke="#069302" points="2653.5241,-464 2657.5241,-464 2657.5241,-460 2653.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="2653.5241,-440 2657.5241,-440 2657.5241,-436 2653.5241,-436 "/>
<text text-anchor="middle" x="2716.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge93" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2779.0404,-434.2883C2824.0054,-423.047 2884.6448,-407.8872 2931.6644,-396.1323"/>
<polygon fill="#000000" stroke="#000000" points="2932.628,-399.4992 2941.4805,-393.6782 2930.9302,-392.7082 2932.628,-399.4992"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd -->
<g id="node122" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2635.5155,-468 2534.8715,-468 2534.8715,-464 2530.8715,-464 2530.8715,-460 2534.8715,-460 2534.8715,-440 2530.8715,-440 2530.8715,-436 2534.8715,-436 2534.8715,-432 2635.5155,-432 2635.5155,-468"/>
<polyline fill="none" stroke="#069302" points="2534.8715,-464 2538.8715,-464 2538.8715,-460 2534.8715,-460 "/>
<polyline fill="none" stroke="#069302" points="2534.8715,-440 2538.8715,-440 2538.8715,-436 2534.8715,-436 "/>
<text text-anchor="middle" x="2585.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_fft_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="edge95" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2585.1935,-431.8314C2585.1935,-424.131 2585.1935,-414.9743 2585.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="2588.6936,-406.4132 2585.1935,-396.4133 2581.6936,-406.4133 2588.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge96" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2627.3347,-431.8314C2649.6699,-422.2018 2677.2871,-410.295 2700.8645,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="2702.5582,-403.2112 2710.3554,-396.038 2699.7868,-396.7831 2702.5582,-403.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge97" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M2635.5358,-433.8108C2638.4491,-433.1336 2641.3495,-432.5217 2644.1935,-432 2714.632,-419.0787 3184.7833,-392.5187 3373.7618,-382.2153"/>
<polygon fill="#000000" stroke="#000000" points="3374.1081,-385.7017 3383.903,-381.6633 3373.7275,-378.7121 3374.1081,-385.7017"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge94" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2635.593,-434.0902C2638.4917,-433.3418 2641.3733,-432.6381 2644.1935,-432 2697.3893,-419.9645 2842.4967,-399.6117 2931.3992,-387.6276"/>
<polygon fill="#000000" stroke="#000000" points="2931.9747,-391.0818 2941.4191,-386.2803 2931.0418,-384.1443 2931.9747,-391.0818"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd -->
<g id="node123" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1901.0292,-468 1791.3578,-468 1791.3578,-464 1787.3578,-464 1787.3578,-460 1791.3578,-460 1791.3578,-440 1787.3578,-440 1787.3578,-436 1791.3578,-436 1791.3578,-432 1901.0292,-432 1901.0292,-468"/>
<polyline fill="none" stroke="#069302" points="1791.3578,-464 1795.3578,-464 1795.3578,-460 1791.3578,-460 "/>
<polyline fill="none" stroke="#069302" points="1791.3578,-440 1795.3578,-440 1795.3578,-436 1791.3578,-436 "/>
<text text-anchor="middle" x="1846.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd -->
<g id="node124" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1913.7005,-396 1778.6865,-396 1778.6865,-392 1774.6865,-392 1774.6865,-388 1778.6865,-388 1778.6865,-368 1774.6865,-368 1774.6865,-364 1778.6865,-364 1778.6865,-360 1913.7005,-360 1913.7005,-396"/>
<polyline fill="none" stroke="#069302" points="1778.6865,-392 1782.6865,-392 1782.6865,-388 1778.6865,-388 "/>
<polyline fill="none" stroke="#069302" points="1778.6865,-368 1782.6865,-368 1782.6865,-364 1778.6865,-364 "/>
<text text-anchor="middle" x="1846.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd -->
<g id="edge98" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd</title>
<path fill="none" stroke="#000000" d="M1846.1935,-431.8314C1846.1935,-424.131 1846.1935,-414.9743 1846.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="1849.6936,-406.4132 1846.1935,-396.4133 1842.6936,-406.4133 1849.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd -->
<g id="node125" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1760.9916,-396 1583.3954,-396 1583.3954,-392 1579.3954,-392 1579.3954,-388 1583.3954,-388 1583.3954,-368 1579.3954,-368 1579.3954,-364 1583.3954,-364 1583.3954,-360 1760.9916,-360 1760.9916,-396"/>
<polyline fill="none" stroke="#069302" points="1583.3954,-392 1587.3954,-392 1587.3954,-388 1583.3954,-388 "/>
<polyline fill="none" stroke="#069302" points="1583.3954,-368 1587.3954,-368 1587.3954,-364 1583.3954,-364 "/>
<text text-anchor="middle" x="1672.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd -->
<g id="edge100" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M1802.286,-431.8314C1778.9111,-422.159 1749.9838,-410.1891 1725.3467,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="1726.3637,-396.6275 1715.7853,-396.038 1723.6872,-403.0956 1726.3637,-396.6275"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="node128" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2345.2678,-396 2209.1192,-396 2209.1192,-392 2205.1192,-392 2205.1192,-388 2209.1192,-388 2209.1192,-368 2205.1192,-368 2205.1192,-364 2209.1192,-364 2209.1192,-360 2345.2678,-360 2345.2678,-396"/>
<polyline fill="none" stroke="#069302" points="2209.1192,-392 2213.1192,-392 2213.1192,-388 2209.1192,-388 "/>
<polyline fill="none" stroke="#069302" points="2209.1192,-368 2213.1192,-368 2213.1192,-364 2209.1192,-364 "/>
<text text-anchor="middle" x="2277.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="edge99" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M1901.2177,-440.808C1976.7477,-428.1905 2112.9532,-405.4369 2199.035,-391.0566"/>
<polygon fill="#000000" stroke="#000000" points="2199.7308,-394.489 2209.0174,-389.3891 2198.5773,-387.5847 2199.7308,-394.489"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd -->
<g id="node126" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2512.5375,-324 2367.8495,-324 2367.8495,-320 2363.8495,-320 2363.8495,-316 2367.8495,-316 2367.8495,-296 2363.8495,-296 2363.8495,-292 2367.8495,-292 2367.8495,-288 2512.5375,-288 2512.5375,-324"/>
<polyline fill="none" stroke="#069302" points="2367.8495,-320 2371.8495,-320 2371.8495,-316 2367.8495,-316 "/>
<polyline fill="none" stroke="#069302" points="2367.8495,-296 2371.8495,-296 2371.8495,-292 2367.8495,-292 "/>
<text text-anchor="middle" x="2440.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_proc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd -->
<g id="node127" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2349.9153,-324 2208.4717,-324 2208.4717,-320 2204.4717,-320 2204.4717,-316 2208.4717,-316 2208.4717,-296 2204.4717,-296 2204.4717,-292 2208.4717,-292 2208.4717,-288 2349.9153,-288 2349.9153,-324"/>
<polyline fill="none" stroke="#069302" points="2208.4717,-320 2212.4717,-320 2212.4717,-316 2208.4717,-316 "/>
<polyline fill="none" stroke="#069302" points="2208.4717,-296 2212.4717,-296 2212.4717,-292 2208.4717,-292 "/>
<text text-anchor="middle" x="2279.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd -->
<g id="edge102" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd</title>
<path fill="none" stroke="#000000" d="M2318.3253,-359.8314C2340.1256,-350.2018 2367.0813,-338.295 2390.0939,-328.1299"/>
<polygon fill="#000000" stroke="#000000" points="2391.6243,-331.2802 2399.3575,-324.038 2388.7959,-324.877 2391.6243,-331.2802"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd -->
<g id="edge101" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd</title>
<path fill="none" stroke="#000000" d="M2277.6982,-359.8314C2277.9121,-352.131 2278.1664,-342.9743 2278.4041,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="2281.9029,-334.5066 2278.682,-324.4133 2274.9056,-334.3122 2281.9029,-334.5066"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd -->
<g id="node129" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3824.2831,-468 3688.1039,-468 3688.1039,-464 3684.1039,-464 3684.1039,-460 3688.1039,-460 3688.1039,-440 3684.1039,-440 3684.1039,-436 3688.1039,-436 3688.1039,-432 3824.2831,-432 3824.2831,-468"/>
<polyline fill="none" stroke="#069302" points="3688.1039,-464 3692.1039,-464 3692.1039,-460 3688.1039,-460 "/>
<polyline fill="none" stroke="#069302" points="3688.1039,-440 3692.1039,-440 3692.1039,-436 3688.1039,-436 "/>
<text text-anchor="middle" x="3756.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge103" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3687.97,-433.8418C3641.2124,-422.7676 3579.0737,-408.0506 3530.3268,-396.5052"/>
<polygon fill="#000000" stroke="#000000" points="3530.9893,-393.0654 3520.4518,-394.1664 3529.3759,-399.877 3530.9893,-393.0654"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd -->
<g id="node130" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2922.8629,-468 2797.5241,-468 2797.5241,-464 2793.5241,-464 2793.5241,-460 2797.5241,-460 2797.5241,-440 2793.5241,-440 2793.5241,-436 2797.5241,-436 2797.5241,-432 2922.8629,-432 2922.8629,-468"/>
<polyline fill="none" stroke="#069302" points="2797.5241,-464 2801.5241,-464 2801.5241,-460 2797.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="2797.5241,-440 2801.5241,-440 2801.5241,-436 2797.5241,-436 "/>
<text text-anchor="middle" x="2860.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge104" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2896.5308,-431.8314C2915.5331,-422.3302 2938.9693,-410.6121 2959.1187,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="2960.7385,-403.6407 2968.1175,-396.038 2957.608,-397.3797 2960.7385,-403.6407"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd -->
<g id="node131" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2317.8632,-468 2186.5238,-468 2186.5238,-464 2182.5238,-464 2182.5238,-460 2186.5238,-460 2186.5238,-440 2182.5238,-440 2182.5238,-436 2186.5238,-436 2186.5238,-432 2317.8632,-432 2317.8632,-468"/>
<polyline fill="none" stroke="#069302" points="2186.5238,-464 2190.5238,-464 2190.5238,-460 2186.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="2186.5238,-440 2190.5238,-440 2190.5238,-436 2186.5238,-436 "/>
<text text-anchor="middle" x="2252.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="edge107" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M2258.5021,-431.8314C2261.2052,-424.0463 2264.4251,-414.7729 2267.4245,-406.1347"/>
<polygon fill="#000000" stroke="#000000" points="2270.8262,-407.0081 2270.8,-396.4133 2264.2135,-404.7119 2270.8262,-407.0081"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge108" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M2186.3956,-436.072C2176.9659,-434.4639 2167.3573,-433.0329 2158.1935,-432 1710.7336,-381.5655 1589.4289,-456.1304 1138.9281,-395.912"/>
<polygon fill="#000000" stroke="#000000" points="1139.281,-392.428 1128.9023,-394.557 1138.3434,-399.3649 1139.281,-392.428"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge106" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M2317.909,-433.4911C2321.0381,-432.9373 2324.1446,-432.4351 2327.1935,-432 2328.005,-431.8842 3118.3765,-393.9984 3373.6844,-381.7624"/>
<polygon fill="#000000" stroke="#000000" points="3374.1683,-385.2433 3383.9892,-381.2686 3373.8331,-378.2514 3374.1683,-385.2433"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge105" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M2317.9206,-433.5692C2321.0465,-432.9946 2324.1492,-432.4665 2327.1935,-432 2557.9374,-396.6378 2618.7612,-417.644 2851.1935,-396 2877.2909,-393.5698 2905.8284,-390.3625 2931.1135,-387.3291"/>
<polygon fill="#000000" stroke="#000000" points="2931.858,-390.7647 2941.3646,-386.0878 2931.0164,-383.8154 2931.858,-390.7647"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd -->
<g id="node132" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4680.5856,-468 4597.8014,-468 4597.8014,-464 4593.8014,-464 4593.8014,-460 4597.8014,-460 4597.8014,-440 4593.8014,-440 4593.8014,-436 4597.8014,-436 4597.8014,-432 4680.5856,-432 4680.5856,-468"/>
<polyline fill="none" stroke="#069302" points="4597.8014,-464 4601.8014,-464 4601.8014,-460 4597.8014,-460 "/>
<polyline fill="none" stroke="#069302" points="4597.8014,-440 4601.8014,-440 4601.8014,-436 4597.8014,-436 "/>
<text text-anchor="middle" x="4639.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd -->
<g id="node133" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4841.2582,-396 4733.1288,-396 4733.1288,-392 4729.1288,-392 4729.1288,-388 4733.1288,-388 4733.1288,-368 4729.1288,-368 4729.1288,-364 4733.1288,-364 4733.1288,-360 4841.2582,-360 4841.2582,-396"/>
<polyline fill="none" stroke="#069302" points="4733.1288,-392 4737.1288,-392 4737.1288,-388 4733.1288,-388 "/>
<polyline fill="none" stroke="#069302" points="4733.1288,-368 4737.1288,-368 4737.1288,-364 4733.1288,-364 "/>
<text text-anchor="middle" x="4787.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd -->
<g id="edge110" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd</title>
<path fill="none" stroke="#000000" d="M4676.5401,-431.8314C4696.0704,-422.3302 4720.1576,-410.6121 4740.8666,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="4742.6542,-403.56 4750.1154,-396.038 4739.5919,-397.2654 4742.6542,-403.56"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd -->
<g id="node134" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4715.0487,-396 4563.3383,-396 4563.3383,-392 4559.3383,-392 4559.3383,-388 4563.3383,-388 4563.3383,-368 4559.3383,-368 4559.3383,-364 4563.3383,-364 4563.3383,-360 4715.0487,-360 4715.0487,-396"/>
<polyline fill="none" stroke="#069302" points="4563.3383,-392 4567.3383,-392 4567.3383,-388 4563.3383,-388 "/>
<polyline fill="none" stroke="#069302" points="4563.3383,-368 4567.3383,-368 4567.3383,-364 4563.3383,-364 "/>
<text text-anchor="middle" x="4639.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd -->
<g id="edge111" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M4639.1935,-431.8314C4639.1935,-424.131 4639.1935,-414.9743 4639.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4642.6936,-406.4132 4639.1935,-396.4133 4635.6936,-406.4133 4642.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="node137" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3660.324,-396 3550.063,-396 3550.063,-392 3546.063,-392 3546.063,-388 3550.063,-388 3550.063,-368 3546.063,-368 3546.063,-364 3550.063,-364 3550.063,-360 3660.324,-360 3660.324,-396"/>
<polyline fill="none" stroke="#069302" points="3550.063,-392 3554.063,-392 3554.063,-388 3550.063,-388 "/>
<polyline fill="none" stroke="#069302" points="3550.063,-368 3554.063,-368 3554.063,-364 3550.063,-364 "/>
<text text-anchor="middle" x="3605.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="edge109" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M4597.6303,-444.9584C4564.0845,-441.0184 4515.6523,-435.6208 4473.1935,-432 4173.6729,-406.4576 3815.0292,-387.983 3670.3902,-381.032"/>
<polygon fill="#000000" stroke="#000000" points="3670.5056,-377.5336 3660.3497,-380.5515 3670.171,-384.5256 3670.5056,-377.5336"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd -->
<g id="node135" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3670.0939,-324 3552.2931,-324 3552.2931,-320 3548.2931,-320 3548.2931,-316 3552.2931,-316 3552.2931,-296 3548.2931,-296 3548.2931,-292 3552.2931,-292 3552.2931,-288 3670.0939,-288 3670.0939,-324"/>
<polyline fill="none" stroke="#069302" points="3552.2931,-320 3556.2931,-320 3556.2931,-316 3552.2931,-316 "/>
<polyline fill="none" stroke="#069302" points="3552.2931,-296 3556.2931,-296 3556.2931,-292 3552.2931,-292 "/>
<text text-anchor="middle" x="3611.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_proc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd -->
<g id="node136" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3534.4721,-324 3419.9149,-324 3419.9149,-320 3415.9149,-320 3415.9149,-316 3419.9149,-316 3419.9149,-296 3415.9149,-296 3415.9149,-292 3419.9149,-292 3419.9149,-288 3534.4721,-288 3534.4721,-324"/>
<polyline fill="none" stroke="#069302" points="3419.9149,-320 3423.9149,-320 3423.9149,-316 3419.9149,-316 "/>
<polyline fill="none" stroke="#069302" points="3419.9149,-296 3423.9149,-296 3423.9149,-292 3419.9149,-292 "/>
<text text-anchor="middle" x="3477.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd -->
<g id="edge112" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd</title>
<path fill="none" stroke="#000000" d="M3606.7076,-359.8314C3607.3493,-352.131 3608.1123,-342.9743 3608.8254,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="3612.3164,-334.6694 3609.6591,-324.4133 3605.3406,-334.088 3612.3164,-334.6694"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd -->
<g id="edge113" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd</title>
<path fill="none" stroke="#000000" d="M3572.8937,-359.8314C3556.3701,-350.5368 3536.0749,-339.1208 3518.4328,-329.1971"/>
<polygon fill="#000000" stroke="#000000" points="3519.9147,-326.015 3509.483,-324.1628 3516.4828,-332.116 3519.9147,-326.015"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd -->
<g id="node138" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3979.2831,-468 3843.1039,-468 3843.1039,-464 3839.1039,-464 3839.1039,-460 3843.1039,-460 3843.1039,-440 3839.1039,-440 3839.1039,-436 3843.1039,-436 3843.1039,-432 3979.2831,-432 3979.2831,-468"/>
<polyline fill="none" stroke="#069302" points="3843.1039,-464 3847.1039,-464 3847.1039,-460 3843.1039,-460 "/>
<polyline fill="none" stroke="#069302" points="3843.1039,-440 3847.1039,-440 3847.1039,-436 3843.1039,-436 "/>
<text text-anchor="middle" x="3911.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge114" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3842.7919,-433.7907C3839.553,-433.1568 3836.3413,-432.5557 3833.1935,-432 3704.4242,-409.2678 3670.2604,-416.976 3541.1935,-396 3537.7435,-395.4393 3534.2236,-394.8407 3530.6716,-394.215"/>
<polygon fill="#000000" stroke="#000000" points="3531.0726,-390.7307 3520.6083,-392.3887 3529.8226,-397.6182 3531.0726,-390.7307"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd -->
<g id="node139" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3066.8629,-468 2941.5241,-468 2941.5241,-464 2937.5241,-464 2937.5241,-460 2941.5241,-460 2941.5241,-440 2937.5241,-440 2937.5241,-436 2941.5241,-436 2941.5241,-432 3066.8629,-432 3066.8629,-468"/>
<polyline fill="none" stroke="#069302" points="2941.5241,-464 2945.5241,-464 2945.5241,-460 2941.5241,-460 "/>
<polyline fill="none" stroke="#069302" points="2941.5241,-440 2945.5241,-440 2945.5241,-436 2941.5241,-436 "/>
<text text-anchor="middle" x="3004.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge115" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3004.1935,-431.8314C3004.1935,-424.131 3004.1935,-414.9743 3004.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3007.6936,-406.4132 3004.1935,-396.4133 3000.6936,-406.4133 3007.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd -->
<g id="node140" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3359.8632,-468 3228.5238,-468 3228.5238,-464 3224.5238,-464 3224.5238,-460 3228.5238,-460 3228.5238,-440 3224.5238,-440 3224.5238,-436 3228.5238,-436 3228.5238,-432 3359.8632,-432 3359.8632,-468"/>
<polyline fill="none" stroke="#069302" points="3228.5238,-464 3232.5238,-464 3232.5238,-460 3228.5238,-460 "/>
<polyline fill="none" stroke="#069302" points="3228.5238,-440 3232.5238,-440 3232.5238,-436 3228.5238,-436 "/>
<text text-anchor="middle" x="3294.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="edge117" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M3359.9458,-433.9389C3362.7313,-433.2798 3365.4896,-432.6311 3368.1935,-432 3439.597,-415.3343 3457.7399,-412.4495 3529.1935,-396 3532.7736,-395.1758 3536.4472,-394.3245 3540.1544,-393.4609"/>
<polygon fill="#000000" stroke="#000000" points="3541.0648,-396.8425 3550.0048,-391.1569 3539.4705,-390.0265 3541.0648,-396.8425"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge119" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M3228.5675,-433.2392C3225.7474,-432.7716 3222.9474,-432.3543 3220.1935,-432 2764.4897,-373.3727 1613.6838,-453.1966 1138.9452,-395.8725"/>
<polygon fill="#000000" stroke="#000000" points="1139.2482,-392.3833 1128.8933,-394.6252 1138.3862,-399.3301 1139.2482,-392.3833"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge118" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3334.0636,-431.8314C3355.1012,-422.2446 3381.0918,-410.4008 3403.3331,-400.2655"/>
<polygon fill="#000000" stroke="#000000" points="3404.9618,-403.3697 3412.6101,-396.038 3402.059,-396.9999 3404.9618,-403.3697"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge116" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3228.388,-433.6621C3183.2993,-422.4677 3123.4732,-407.6143 3076.963,-396.0669"/>
<polygon fill="#000000" stroke="#000000" points="3077.7992,-392.6683 3067.2504,-393.6555 3076.1124,-399.4621 3077.7992,-392.6683"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd -->
<g id="node141" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1289.2397,-396 1147.1473,-396 1147.1473,-392 1143.1473,-392 1143.1473,-388 1147.1473,-388 1147.1473,-368 1143.1473,-368 1143.1473,-364 1147.1473,-364 1147.1473,-360 1289.2397,-360 1289.2397,-396"/>
<polyline fill="none" stroke="#069302" points="1147.1473,-392 1151.1473,-392 1151.1473,-388 1147.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="1147.1473,-368 1151.1473,-368 1151.1473,-364 1147.1473,-364 "/>
<text text-anchor="middle" x="1218.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd -->
<g id="node142" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1075.3632,-324 853.0238,-324 853.0238,-320 849.0238,-320 849.0238,-316 853.0238,-316 853.0238,-296 849.0238,-296 849.0238,-292 853.0238,-292 853.0238,-288 1075.3632,-288 1075.3632,-324"/>
<polyline fill="none" stroke="#069302" points="853.0238,-320 857.0238,-320 857.0238,-316 853.0238,-316 "/>
<polyline fill="none" stroke="#069302" points="853.0238,-296 857.0238,-296 857.0238,-292 853.0238,-292 "/>
<text text-anchor="middle" x="964.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd -->
<g id="edge120" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M1154.4264,-359.9243C1118.9483,-349.8675 1074.6312,-337.3052 1037.6992,-326.8363"/>
<polygon fill="#000000" stroke="#000000" points="1038.5623,-323.4431 1027.9868,-324.0831 1036.6532,-330.1777 1038.5623,-323.4431"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="node143" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="835.3011,-324 657.0859,-324 657.0859,-320 653.0859,-320 653.0859,-316 657.0859,-316 657.0859,-296 653.0859,-296 653.0859,-292 657.0859,-292 657.0859,-288 835.3011,-288 835.3011,-324"/>
<polyline fill="none" stroke="#069302" points="657.0859,-320 661.0859,-320 661.0859,-316 657.0859,-316 "/>
<polyline fill="none" stroke="#069302" points="657.0859,-296 661.0859,-296 661.0859,-292 657.0859,-292 "/>
<text text-anchor="middle" x="746.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="edge122" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<path fill="none" stroke="#000000" d="M1147.1669,-361.6339C1144.1399,-361.0583 1141.1392,-360.5104 1138.1935,-360 1011.6506,-338.0724 976.0483,-343.6055 845.3473,-324.1207"/>
<polygon fill="#000000" stroke="#000000" points="845.7642,-320.644 835.3533,-322.61 844.7179,-327.5654 845.7642,-320.644"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd -->
<g id="node144" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1260.9117,-324 1093.4753,-324 1093.4753,-320 1089.4753,-320 1089.4753,-316 1093.4753,-316 1093.4753,-296 1089.4753,-296 1089.4753,-292 1093.4753,-292 1093.4753,-288 1260.9117,-288 1260.9117,-324"/>
<polyline fill="none" stroke="#069302" points="1093.4753,-320 1097.4753,-320 1097.4753,-316 1093.4753,-316 "/>
<polyline fill="none" stroke="#069302" points="1093.4753,-296 1097.4753,-296 1097.4753,-292 1093.4753,-292 "/>
<text text-anchor="middle" x="1177.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_gen_radar_prog.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd -->
<g id="edge121" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd</title>
<path fill="none" stroke="#000000" d="M1207.8475,-359.8314C1203.2698,-351.7925 1197.7883,-342.1666 1192.7347,-333.2918"/>
<polygon fill="#000000" stroke="#000000" points="1195.6687,-331.3712 1187.6788,-324.4133 1189.5858,-334.8351 1195.6687,-331.3712"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="edge123" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<path fill="none" stroke="#000000" d="M997.3575,-362.1364C994.2606,-361.41 991.1939,-360.6948 988.1935,-360 938.769,-348.5555 883.5631,-336.2039 838.3735,-326.2058"/>
<polygon fill="#000000" stroke="#000000" points="839.1138,-322.785 828.5941,-324.0442 837.603,-329.62 839.1138,-322.785"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd -->
<g id="node146" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13870.7779,-468 13783.6091,-468 13783.6091,-464 13779.6091,-464 13779.6091,-460 13783.6091,-460 13783.6091,-440 13779.6091,-440 13779.6091,-436 13783.6091,-436 13783.6091,-432 13870.7779,-432 13870.7779,-468"/>
<polyline fill="none" stroke="#069302" points="13783.6091,-464 13787.6091,-464 13787.6091,-460 13783.6091,-460 "/>
<polyline fill="none" stroke="#069302" points="13783.6091,-440 13787.6091,-440 13787.6091,-436 13783.6091,-436 "/>
<text text-anchor="middle" x="13827.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ltc2145.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd -->
<g id="node147" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13918.9671,-396 13735.4199,-396 13735.4199,-392 13731.4199,-392 13731.4199,-388 13735.4199,-388 13735.4199,-368 13731.4199,-368 13731.4199,-364 13735.4199,-364 13735.4199,-360 13918.9671,-360 13918.9671,-396"/>
<polyline fill="none" stroke="#069302" points="13735.4199,-392 13739.4199,-392 13739.4199,-388 13735.4199,-388 "/>
<polyline fill="none" stroke="#069302" points="13735.4199,-368 13739.4199,-368 13739.4199,-364 13735.4199,-364 "/>
<text text-anchor="middle" x="13827.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ltc2145_cmos_capture.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd -->
<g id="edge124" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd</title>
<path fill="none" stroke="#000000" d="M13827.1935,-431.8314C13827.1935,-424.131 13827.1935,-414.9743 13827.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13830.6936,-406.4132 13827.1935,-396.4133 13823.6936,-406.4133 13830.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v -->
<g id="node148" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14029.4378,-396 13936.9492,-396 13936.9492,-392 13932.9492,-392 13932.9492,-388 13936.9492,-388 13936.9492,-368 13932.9492,-368 13932.9492,-364 13936.9492,-364 13936.9492,-360 14029.4378,-360 14029.4378,-396"/>
<polyline fill="none" stroke="#069302" points="13936.9492,-392 13940.9492,-392 13940.9492,-388 13936.9492,-388 "/>
<polyline fill="none" stroke="#069302" points="13936.9492,-368 13940.9492,-368 13940.9492,-364 13936.9492,-364 "/>
<text text-anchor="middle" x="13983.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">magnitude.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v -->
<g id="node149" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14019.7795,-468 13946.6075,-468 13946.6075,-464 13942.6075,-464 13942.6075,-460 13946.6075,-460 13946.6075,-440 13942.6075,-440 13942.6075,-436 13946.6075,-436 13946.6075,-432 14019.7795,-432 14019.7795,-468"/>
<polyline fill="none" stroke="#069302" points="13946.6075,-464 13950.6075,-464 13950.6075,-460 13946.6075,-460 "/>
<polyline fill="none" stroke="#069302" points="13946.6075,-440 13950.6075,-440 13950.6075,-436 13946.6075,-436 "/>
<text text-anchor="middle" x="13983.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dut.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v -->
<g id="edge125" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v</title>
<path fill="none" stroke="#000000" d="M13983.1935,-431.8314C13983.1935,-424.131 13983.1935,-414.9743 13983.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13986.6936,-406.4132 13983.1935,-396.4133 13979.6936,-406.4133 13986.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd -->
<g id="node150" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14193.3797,-396 14061.0073,-396 14061.0073,-392 14057.0073,-392 14057.0073,-388 14061.0073,-388 14061.0073,-368 14057.0073,-368 14057.0073,-364 14061.0073,-364 14061.0073,-360 14193.3797,-360 14193.3797,-396"/>
<polyline fill="none" stroke="#069302" points="14061.0073,-392 14065.0073,-392 14065.0073,-388 14061.0073,-388 "/>
<polyline fill="none" stroke="#069302" points="14061.0073,-368 14065.0073,-368 14065.0073,-364 14061.0073,-364 "/>
<text text-anchor="middle" x="14127.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">meanComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd -->
<g id="node151" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14217.0739,-468 14037.3131,-468 14037.3131,-464 14033.3131,-464 14033.3131,-460 14037.3131,-460 14037.3131,-440 14033.3131,-440 14033.3131,-436 14037.3131,-436 14037.3131,-432 14217.0739,-432 14217.0739,-468"/>
<polyline fill="none" stroke="#069302" points="14037.3131,-464 14041.3131,-464 14041.3131,-460 14037.3131,-460 "/>
<polyline fill="none" stroke="#069302" points="14037.3131,-440 14041.3131,-440 14041.3131,-436 14037.3131,-436 "/>
<text text-anchor="middle" x="14127.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_meanComplex_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd -->
<g id="edge126" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd</title>
<path fill="none" stroke="#000000" d="M14127.1935,-431.8314C14127.1935,-424.131 14127.1935,-414.9743 14127.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14130.6936,-406.4132 14127.1935,-396.4133 14123.6936,-406.4133 14130.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd -->
<g id="node152" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14364.4364,-396 14257.9506,-396 14257.9506,-392 14253.9506,-392 14253.9506,-388 14257.9506,-388 14257.9506,-368 14253.9506,-368 14253.9506,-364 14257.9506,-364 14257.9506,-360 14364.4364,-360 14364.4364,-396"/>
<polyline fill="none" stroke="#069302" points="14257.9506,-392 14261.9506,-392 14261.9506,-388 14257.9506,-388 "/>
<polyline fill="none" stroke="#069302" points="14257.9506,-368 14261.9506,-368 14261.9506,-364 14257.9506,-364 "/>
<text text-anchor="middle" x="14311.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">meanReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd -->
<g id="node153" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14387.6303,-468 14234.7567,-468 14234.7567,-464 14230.7567,-464 14230.7567,-460 14234.7567,-460 14234.7567,-440 14230.7567,-440 14230.7567,-436 14234.7567,-436 14234.7567,-432 14387.6303,-432 14387.6303,-468"/>
<polyline fill="none" stroke="#069302" points="14234.7567,-464 14238.7567,-464 14238.7567,-460 14234.7567,-460 "/>
<polyline fill="none" stroke="#069302" points="14234.7567,-440 14238.7567,-440 14238.7567,-436 14234.7567,-436 "/>
<text text-anchor="middle" x="14311.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_meanReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd -->
<g id="edge127" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd</title>
<path fill="none" stroke="#000000" d="M14311.1935,-431.8314C14311.1935,-424.131 14311.1935,-414.9743 14311.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14314.6936,-406.4132 14311.1935,-396.4133 14307.6936,-406.4133 14314.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd -->
<g id="node154" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14904.7285,-468 14755.6585,-468 14755.6585,-464 14751.6585,-464 14751.6585,-460 14755.6585,-460 14755.6585,-440 14751.6585,-440 14751.6585,-436 14755.6585,-436 14755.6585,-432 14904.7285,-432 14904.7285,-468"/>
<polyline fill="none" stroke="#069302" points="14755.6585,-464 14759.6585,-464 14759.6585,-460 14755.6585,-460 "/>
<polyline fill="none" stroke="#069302" points="14755.6585,-440 14759.6585,-440 14759.6585,-436 14755.6585,-436 "/>
<text text-anchor="middle" x="14830.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd -->
<g id="node155" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14827.2453,-396 14601.1417,-396 14601.1417,-392 14597.1417,-392 14597.1417,-388 14601.1417,-388 14601.1417,-368 14597.1417,-368 14597.1417,-364 14601.1417,-364 14601.1417,-360 14827.2453,-360 14827.2453,-396"/>
<polyline fill="none" stroke="#069302" points="14601.1417,-392 14605.1417,-392 14605.1417,-388 14601.1417,-388 "/>
<polyline fill="none" stroke="#069302" points="14601.1417,-368 14605.1417,-368 14605.1417,-364 14601.1417,-364 "/>
<text text-anchor="middle" x="14714.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd -->
<g id="edge130" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M14800.9218,-431.8314C14786.0847,-422.6221 14767.892,-411.3301 14752.0073,-401.4706"/>
<polygon fill="#000000" stroke="#000000" points="14753.798,-398.4628 14743.4558,-396.1628 14750.1065,-404.4102 14753.798,-398.4628"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="node156" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14582.7899,-396 14397.5971,-396 14397.5971,-392 14393.5971,-392 14393.5971,-388 14397.5971,-388 14397.5971,-368 14393.5971,-368 14393.5971,-364 14397.5971,-364 14397.5971,-360 14582.7899,-360 14582.7899,-396"/>
<polyline fill="none" stroke="#069302" points="14397.5971,-392 14401.5971,-392 14401.5971,-388 14397.5971,-388 "/>
<polyline fill="none" stroke="#069302" points="14397.5971,-368 14401.5971,-368 14401.5971,-364 14397.5971,-364 "/>
<text text-anchor="middle" x="14490.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="edge128" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M14755.5791,-434.1993C14705.5246,-423.5995 14639.158,-409.5454 14585.3151,-398.1434"/>
<polygon fill="#000000" stroke="#000000" points="14585.9222,-394.6944 14575.414,-396.0467 14584.4719,-401.5425 14585.9222,-394.6944"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd -->
<g id="node159" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15047.1149,-396 14845.2721,-396 14845.2721,-392 14841.2721,-392 14841.2721,-388 14845.2721,-388 14845.2721,-368 14841.2721,-368 14841.2721,-364 14845.2721,-364 14845.2721,-360 15047.1149,-360 15047.1149,-396"/>
<polyline fill="none" stroke="#069302" points="14845.2721,-392 14849.2721,-392 14849.2721,-388 14845.2721,-388 "/>
<polyline fill="none" stroke="#069302" points="14845.2721,-368 14849.2721,-368 14849.2721,-364 14845.2721,-364 "/>
<text text-anchor="middle" x="14946.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mva_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd -->
<g id="edge131" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M14859.4652,-431.8314C14874.3023,-422.6221 14892.495,-411.3301 14908.3797,-401.4706"/>
<polygon fill="#000000" stroke="#000000" points="14910.2805,-404.4102 14916.9312,-396.1628 14906.589,-398.4628 14910.2805,-404.4102"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd -->
<g id="node160" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15239.4005,-396 15064.9865,-396 15064.9865,-392 15060.9865,-392 15060.9865,-388 15064.9865,-388 15064.9865,-368 15060.9865,-368 15060.9865,-364 15064.9865,-364 15064.9865,-360 15239.4005,-360 15239.4005,-396"/>
<polyline fill="none" stroke="#069302" points="15064.9865,-392 15068.9865,-392 15068.9865,-388 15064.9865,-388 "/>
<polyline fill="none" stroke="#069302" points="15064.9865,-368 15068.9865,-368 15068.9865,-364 15064.9865,-364 "/>
<text text-anchor="middle" x="15152.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_mean_vector_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd -->
<g id="edge129" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd</title>
<path fill="none" stroke="#000000" d="M14904.8761,-433.3008C14951.5443,-422.8657 15011.9502,-409.3588 15061.3808,-398.3059"/>
<polygon fill="#000000" stroke="#000000" points="15062.4376,-401.6562 15071.4328,-396.0583 15060.91,-394.8249 15062.4376,-401.6562"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd -->
<g id="node157" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14480.6149,-324 14299.7721,-324 14299.7721,-320 14295.7721,-320 14295.7721,-316 14299.7721,-316 14299.7721,-296 14295.7721,-296 14295.7721,-292 14299.7721,-292 14299.7721,-288 14480.6149,-288 14480.6149,-324"/>
<polyline fill="none" stroke="#069302" points="14299.7721,-320 14303.7721,-320 14303.7721,-316 14299.7721,-316 "/>
<polyline fill="none" stroke="#069302" points="14299.7721,-296 14303.7721,-296 14303.7721,-292 14299.7721,-292 "/>
<text text-anchor="middle" x="14390.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd -->
<g id="edge133" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd</title>
<path fill="none" stroke="#000000" d="M14464.9593,-359.8314C14452.4055,-350.7927 14437.0652,-339.7476 14423.5544,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="14425.5801,-327.1655 14415.4196,-324.1628 14421.4899,-332.8463 14425.5801,-327.1655"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd -->
<g id="node158" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14681.6822,-324 14498.7048,-324 14498.7048,-320 14494.7048,-320 14494.7048,-316 14498.7048,-316 14498.7048,-296 14494.7048,-296 14494.7048,-292 14498.7048,-292 14498.7048,-288 14681.6822,-288 14681.6822,-324"/>
<polyline fill="none" stroke="#069302" points="14498.7048,-320 14502.7048,-320 14502.7048,-316 14498.7048,-316 "/>
<polyline fill="none" stroke="#069302" points="14498.7048,-296 14502.7048,-296 14502.7048,-292 14498.7048,-292 "/>
<text text-anchor="middle" x="14590.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_shift.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd -->
<g id="edge132" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd</title>
<path fill="none" stroke="#000000" d="M14515.4277,-359.8314C14527.9815,-350.7927 14543.3218,-339.7476 14556.8326,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="14558.8971,-332.8463 14564.9674,-324.1628 14554.8069,-327.1655 14558.8971,-332.8463"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd -->
<g id="node161" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14575.2509,-468 14405.1361,-468 14405.1361,-464 14401.1361,-464 14401.1361,-460 14405.1361,-460 14405.1361,-440 14401.1361,-440 14401.1361,-436 14405.1361,-436 14405.1361,-432 14575.2509,-432 14575.2509,-468"/>
<polyline fill="none" stroke="#069302" points="14405.1361,-464 14409.1361,-464 14409.1361,-460 14405.1361,-460 "/>
<polyline fill="none" stroke="#069302" points="14405.1361,-440 14409.1361,-440 14409.1361,-436 14405.1361,-436 "/>
<text text-anchor="middle" x="14490.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mean_vector_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="edge134" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M14490.1935,-431.8314C14490.1935,-424.131 14490.1935,-414.9743 14490.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14493.6936,-406.4132 14490.1935,-396.4133 14486.6936,-406.4133 14493.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd -->
<g id="node162" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15423.3572,-324 15249.0298,-324 15249.0298,-320 15245.0298,-320 15245.0298,-316 15249.0298,-316 15249.0298,-296 15245.0298,-296 15245.0298,-292 15249.0298,-292 15249.0298,-288 15423.3572,-288 15423.3572,-324"/>
<polyline fill="none" stroke="#069302" points="15249.0298,-320 15253.0298,-320 15253.0298,-316 15249.0298,-316 "/>
<polyline fill="none" stroke="#069302" points="15249.0298,-296 15253.0298,-296 15253.0298,-292 15249.0298,-292 "/>
<text text-anchor="middle" x="15336.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixerComplex_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd -->
<g id="node163" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15414.7537,-396 15257.6333,-396 15257.6333,-392 15253.6333,-392 15253.6333,-388 15257.6333,-388 15257.6333,-368 15253.6333,-368 15253.6333,-364 15257.6333,-364 15257.6333,-360 15414.7537,-360 15414.7537,-396"/>
<polyline fill="none" stroke="#069302" points="15257.6333,-392 15261.6333,-392 15261.6333,-388 15257.6333,-388 "/>
<polyline fill="none" stroke="#069302" points="15257.6333,-368 15261.6333,-368 15261.6333,-364 15257.6333,-364 "/>
<text text-anchor="middle" x="15336.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixerComplex_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd -->
<g id="edge135" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd</title>
<path fill="none" stroke="#000000" d="M15336.1935,-359.8314C15336.1935,-352.131 15336.1935,-342.9743 15336.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15339.6936,-334.4132 15336.1935,-324.4133 15332.6936,-334.4133 15339.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd -->
<g id="node164" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15492.4916,-468 15307.8954,-468 15307.8954,-464 15303.8954,-464 15303.8954,-460 15307.8954,-460 15307.8954,-440 15303.8954,-440 15303.8954,-436 15307.8954,-436 15307.8954,-432 15492.4916,-432 15492.4916,-468"/>
<polyline fill="none" stroke="#069302" points="15307.8954,-464 15311.8954,-464 15311.8954,-460 15307.8954,-460 "/>
<polyline fill="none" stroke="#069302" points="15307.8954,-440 15311.8954,-440 15311.8954,-436 15307.8954,-436 "/>
<text text-anchor="middle" x="15400.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mixerComplex_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd -->
<g id="edge137" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd</title>
<path fill="none" stroke="#000000" d="M15384.0436,-431.8314C15376.5218,-423.3694 15367.437,-413.1489 15359.2131,-403.8971"/>
<polygon fill="#000000" stroke="#000000" points="15361.8205,-401.5621 15352.5608,-396.4133 15356.5886,-406.2127 15361.8205,-401.5621"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd -->
<g id="node167" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15562.7706,-396 15433.6164,-396 15433.6164,-392 15429.6164,-392 15429.6164,-388 15433.6164,-388 15433.6164,-368 15429.6164,-368 15429.6164,-364 15433.6164,-364 15433.6164,-360 15562.7706,-360 15562.7706,-396"/>
<polyline fill="none" stroke="#069302" points="15433.6164,-392 15437.6164,-392 15437.6164,-388 15433.6164,-388 "/>
<polyline fill="none" stroke="#069302" points="15433.6164,-368 15437.6164,-368 15437.6164,-364 15433.6164,-364 "/>
<text text-anchor="middle" x="15498.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mixer_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd -->
<g id="edge136" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd</title>
<path fill="none" stroke="#000000" d="M15424.923,-431.8314C15437.1097,-422.8779 15451.9758,-411.9558 15465.1247,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="15467.4853,-404.9042 15473.4719,-396.1628 15463.3408,-399.263 15467.4853,-404.9042"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd -->
<g id="node165" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15558.1361,-252 15438.2509,-252 15438.2509,-248 15434.2509,-248 15434.2509,-244 15438.2509,-244 15438.2509,-224 15434.2509,-224 15434.2509,-220 15438.2509,-220 15438.2509,-216 15558.1361,-216 15558.1361,-252"/>
<polyline fill="none" stroke="#069302" points="15438.2509,-248 15442.2509,-248 15442.2509,-244 15438.2509,-244 "/>
<polyline fill="none" stroke="#069302" points="15438.2509,-224 15442.2509,-224 15442.2509,-220 15438.2509,-220 "/>
<text text-anchor="middle" x="15498.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixer_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd -->
<g id="node166" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15549.5321,-324 15446.8549,-324 15446.8549,-320 15442.8549,-320 15442.8549,-316 15446.8549,-316 15446.8549,-296 15442.8549,-296 15442.8549,-292 15446.8549,-292 15446.8549,-288 15549.5321,-288 15549.5321,-324"/>
<polyline fill="none" stroke="#069302" points="15446.8549,-320 15450.8549,-320 15450.8549,-316 15446.8549,-316 "/>
<polyline fill="none" stroke="#069302" points="15446.8549,-296 15450.8549,-296 15450.8549,-292 15446.8549,-292 "/>
<text text-anchor="middle" x="15498.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixer_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd -->
<g id="edge138" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd</title>
<path fill="none" stroke="#000000" d="M15498.1935,-287.8314C15498.1935,-280.131 15498.1935,-270.9743 15498.1935,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="15501.6936,-262.4132 15498.1935,-252.4133 15494.6936,-262.4133 15501.6936,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd -->
<g id="edge139" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd</title>
<path fill="none" stroke="#000000" d="M15498.1935,-359.8314C15498.1935,-352.131 15498.1935,-342.9743 15498.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15501.6936,-334.4132 15498.1935,-324.4133 15494.6936,-334.4133 15501.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd -->
<g id="node168" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15715.9139,-396 15588.4731,-396 15588.4731,-392 15584.4731,-392 15584.4731,-388 15588.4731,-388 15588.4731,-368 15584.4731,-368 15584.4731,-364 15588.4731,-364 15588.4731,-360 15715.9139,-360 15715.9139,-396"/>
<polyline fill="none" stroke="#069302" points="15588.4731,-392 15592.4731,-392 15592.4731,-388 15588.4731,-388 "/>
<polyline fill="none" stroke="#069302" points="15588.4731,-368 15592.4731,-368 15592.4731,-364 15588.4731,-364 "/>
<text text-anchor="middle" x="15652.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">multiplierReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd -->
<g id="node169" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15737.1893,-324 15567.1977,-324 15567.1977,-320 15563.1977,-320 15563.1977,-316 15567.1977,-316 15567.1977,-296 15563.1977,-296 15563.1977,-292 15567.1977,-292 15567.1977,-288 15737.1893,-288 15737.1893,-324"/>
<polyline fill="none" stroke="#069302" points="15567.1977,-320 15571.1977,-320 15571.1977,-316 15567.1977,-316 "/>
<polyline fill="none" stroke="#069302" points="15567.1977,-296 15571.1977,-296 15571.1977,-292 15567.1977,-292 "/>
<text text-anchor="middle" x="15652.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">multiplierReal_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd -->
<g id="edge140" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd</title>
<path fill="none" stroke="#000000" d="M15652.1935,-359.8314C15652.1935,-352.131 15652.1935,-342.9743 15652.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="15655.6936,-334.4132 15652.1935,-324.4133 15648.6936,-334.4133 15655.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd -->
<g id="node170" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15729.6528,-468 15574.7342,-468 15574.7342,-464 15570.7342,-464 15570.7342,-460 15574.7342,-460 15574.7342,-440 15570.7342,-440 15570.7342,-436 15574.7342,-436 15574.7342,-432 15729.6528,-432 15729.6528,-468"/>
<polyline fill="none" stroke="#069302" points="15574.7342,-464 15578.7342,-464 15578.7342,-460 15574.7342,-460 "/>
<polyline fill="none" stroke="#069302" points="15574.7342,-440 15578.7342,-440 15578.7342,-436 15574.7342,-436 "/>
<text text-anchor="middle" x="15652.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_multiplierReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd -->
<g id="edge141" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd</title>
<path fill="none" stroke="#000000" d="M15652.1935,-431.8314C15652.1935,-424.131 15652.1935,-414.9743 15652.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15655.6936,-406.4132 15652.1935,-396.4133 15648.6936,-406.4133 15655.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd -->
<g id="node171" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16560.1797,-468 16440.2073,-468 16440.2073,-464 16436.2073,-464 16436.2073,-460 16440.2073,-460 16440.2073,-440 16436.2073,-440 16436.2073,-436 16440.2073,-436 16440.2073,-432 16560.1797,-432 16560.1797,-468"/>
<polyline fill="none" stroke="#069302" points="16440.2073,-464 16444.2073,-464 16444.2073,-460 16440.2073,-460 "/>
<polyline fill="none" stroke="#069302" points="16440.2073,-440 16444.2073,-440 16444.2073,-436 16440.2073,-436 "/>
<text text-anchor="middle" x="16500.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd -->
<g id="node176" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16367.1961,-396 16171.1909,-396 16171.1909,-392 16167.1909,-392 16167.1909,-388 16171.1909,-388 16171.1909,-368 16167.1909,-368 16167.1909,-364 16171.1909,-364 16171.1909,-360 16367.1961,-360 16367.1961,-396"/>
<polyline fill="none" stroke="#069302" points="16171.1909,-392 16175.1909,-392 16175.1909,-388 16171.1909,-388 "/>
<polyline fill="none" stroke="#069302" points="16171.1909,-368 16175.1909,-368 16175.1909,-364 16171.1909,-364 "/>
<text text-anchor="middle" x="16269.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd -->
<g id="edge145" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M16442.2006,-431.9243C16410.2097,-421.9531 16370.3163,-409.5188 16336.9022,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="16337.7988,-395.7174 16327.2102,-396.0831 16335.7157,-402.4004 16337.7988,-395.7174"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="node177" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16153.2397,-396 15997.1473,-396 15997.1473,-392 15993.1473,-392 15993.1473,-388 15997.1473,-388 15997.1473,-368 15993.1473,-368 15993.1473,-364 15997.1473,-364 15997.1473,-360 16153.2397,-360 16153.2397,-396"/>
<polyline fill="none" stroke="#069302" points="15997.1473,-392 16001.1473,-392 16001.1473,-388 15997.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="15997.1473,-368 16001.1473,-368 16001.1473,-364 15997.1473,-364 "/>
<text text-anchor="middle" x="16075.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="edge142" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<path fill="none" stroke="#000000" d="M16440.2179,-441.2624C16374.6518,-431.5205 16266.2607,-414.8609 16163.3551,-396.1738"/>
<polygon fill="#000000" stroke="#000000" points="16163.8812,-392.7121 16153.4152,-394.3592 16162.624,-399.5983 16163.8812,-392.7121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd -->
<g id="node178" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16614.8646,-396 16385.5224,-396 16385.5224,-392 16381.5224,-392 16381.5224,-388 16385.5224,-388 16385.5224,-368 16381.5224,-368 16381.5224,-364 16385.5224,-364 16385.5224,-360 16614.8646,-360 16614.8646,-396"/>
<polyline fill="none" stroke="#069302" points="16385.5224,-392 16389.5224,-392 16389.5224,-388 16385.5224,-388 "/>
<polyline fill="none" stroke="#069302" points="16385.5224,-368 16389.5224,-368 16389.5224,-364 16385.5224,-364 "/>
<text text-anchor="middle" x="16500.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_synchronizer_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd -->
<g id="edge146" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd</title>
<path fill="none" stroke="#000000" d="M16500.1935,-431.8314C16500.1935,-424.131 16500.1935,-414.9743 16500.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="16503.6936,-406.4132 16500.1935,-396.4133 16496.6936,-406.4133 16503.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd -->
<g id="node179" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16885.2016,-396 16633.1854,-396 16633.1854,-392 16629.1854,-392 16629.1854,-388 16633.1854,-388 16633.1854,-368 16629.1854,-368 16629.1854,-364 16633.1854,-364 16633.1854,-360 16885.2016,-360 16885.2016,-396"/>
<polyline fill="none" stroke="#069302" points="16633.1854,-392 16637.1854,-392 16637.1854,-388 16633.1854,-388 "/>
<polyline fill="none" stroke="#069302" points="16633.1854,-368 16637.1854,-368 16637.1854,-364 16633.1854,-364 "/>
<text text-anchor="middle" x="16759.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd -->
<g id="edge144" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M16559.9385,-433.3913C16596.9855,-423.0926 16644.8887,-409.7759 16684.4409,-398.7807"/>
<polygon fill="#000000" stroke="#000000" points="16685.6077,-402.0891 16694.3049,-396.0385 16683.7328,-395.3448 16685.6077,-402.0891"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd -->
<g id="node180" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17048.8506,-396 16903.5364,-396 16903.5364,-392 16899.5364,-392 16899.5364,-388 16903.5364,-388 16903.5364,-368 16899.5364,-368 16899.5364,-364 16903.5364,-364 16903.5364,-360 17048.8506,-360 17048.8506,-396"/>
<polyline fill="none" stroke="#069302" points="16903.5364,-392 16907.5364,-392 16907.5364,-388 16903.5364,-388 "/>
<polyline fill="none" stroke="#069302" points="16903.5364,-368 16907.5364,-368 16907.5364,-364 16903.5364,-364 "/>
<text text-anchor="middle" x="16976.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_nco_counter.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd -->
<g id="edge143" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd</title>
<path fill="none" stroke="#000000" d="M16560.1672,-443.2913C16635.5661,-434.5206 16769.1508,-417.8687 16893.3111,-396.0819"/>
<polygon fill="#000000" stroke="#000000" points="16894.1392,-399.4898 16903.3762,-394.3006 16892.9193,-392.5969 16894.1392,-399.4898"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd -->
<g id="node172" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15935.6303,-324 15754.7567,-324 15754.7567,-320 15750.7567,-320 15750.7567,-316 15754.7567,-316 15754.7567,-296 15750.7567,-296 15750.7567,-292 15754.7567,-292 15754.7567,-288 15935.6303,-288 15935.6303,-324"/>
<polyline fill="none" stroke="#069302" points="15754.7567,-320 15758.7567,-320 15758.7567,-316 15754.7567,-316 "/>
<polyline fill="none" stroke="#069302" points="15754.7567,-296 15758.7567,-296 15758.7567,-292 15754.7567,-292 "/>
<text text-anchor="middle" x="15845.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd -->
<g id="node173" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16196.8912,-324 15953.4958,-324 15953.4958,-320 15949.4958,-320 15949.4958,-316 15953.4958,-316 15953.4958,-296 15949.4958,-296 15949.4958,-292 15953.4958,-292 15953.4958,-288 16196.8912,-288 16196.8912,-324"/>
<polyline fill="none" stroke="#069302" points="15953.4958,-320 15957.4958,-320 15957.4958,-316 15953.4958,-316 "/>
<polyline fill="none" stroke="#069302" points="15953.4958,-296 15957.4958,-296 15957.4958,-292 15953.4958,-292 "/>
<text text-anchor="middle" x="16075.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a12_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd -->
<g id="node174" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16457.8912,-324 16214.4958,-324 16214.4958,-320 16210.4958,-320 16210.4958,-316 16214.4958,-316 16214.4958,-296 16210.4958,-296 16210.4958,-292 16214.4958,-292 16214.4958,-288 16457.8912,-288 16457.8912,-324"/>
<polyline fill="none" stroke="#069302" points="16214.4958,-320 16218.4958,-320 16218.4958,-316 16214.4958,-316 "/>
<polyline fill="none" stroke="#069302" points="16214.4958,-296 16218.4958,-296 16218.4958,-292 16214.4958,-292 "/>
<text text-anchor="middle" x="16336.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a16_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a24_d16.vhd -->
<g id="node175" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a24_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17126.8912,-468 16883.4958,-468 16883.4958,-464 16879.4958,-464 16879.4958,-460 16883.4958,-460 16883.4958,-440 16879.4958,-440 16879.4958,-436 16883.4958,-436 16883.4958,-432 17126.8912,-432 17126.8912,-468"/>
<polyline fill="none" stroke="#069302" points="16883.4958,-464 16887.4958,-464 16887.4958,-460 16883.4958,-460 "/>
<polyline fill="none" stroke="#069302" points="16883.4958,-440 16887.4958,-440 16887.4958,-436 16883.4958,-436 "/>
<text text-anchor="middle" x="17005.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a24_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd -->
<g id="edge147" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd</title>
<path fill="none" stroke="#000000" d="M16017.4517,-359.9243C15985.5992,-349.9531 15945.8786,-337.5188 15912.6091,-327.104"/>
<polygon fill="#000000" stroke="#000000" points="15913.5481,-323.7305 15902.9591,-324.0831 15911.4568,-330.4109 15913.5481,-323.7305"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd -->
<g id="edge148" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd</title>
<path fill="none" stroke="#000000" d="M16075.1935,-359.8314C16075.1935,-352.131 16075.1935,-342.9743 16075.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="16078.6936,-334.4132 16075.1935,-324.4133 16071.6936,-334.4133 16078.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd -->
<g id="edge149" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd</title>
<path fill="none" stroke="#000000" d="M16140.7179,-359.9243C16177.1738,-349.8675 16222.7123,-337.3052 16260.662,-326.8363"/>
<polygon fill="#000000" stroke="#000000" points="16261.933,-330.1165 16270.6421,-324.0831 16260.0714,-323.3685 16261.933,-330.1165"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd -->
<g id="node181" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16158.373,-468 15992.014,-468 15992.014,-464 15988.014,-464 15988.014,-460 15992.014,-460 15992.014,-440 15988.014,-440 15988.014,-436 15992.014,-436 15992.014,-432 16158.373,-432 16158.373,-468"/>
<polyline fill="none" stroke="#069302" points="15992.014,-464 15996.014,-464 15996.014,-460 15992.014,-460 "/>
<polyline fill="none" stroke="#069302" points="15992.014,-440 15996.014,-440 15996.014,-436 15992.014,-436 "/>
<text text-anchor="middle" x="16075.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_nco_counter_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="edge150" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<path fill="none" stroke="#000000" d="M16075.1935,-431.8314C16075.1935,-424.131 16075.1935,-414.9743 16075.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="16078.6936,-406.4132 16075.1935,-396.4133 16071.6936,-406.4133 16078.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd -->
<g id="node182" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17551.7764,-468 17450.6106,-468 17450.6106,-464 17446.6106,-464 17446.6106,-460 17450.6106,-460 17450.6106,-440 17446.6106,-440 17446.6106,-436 17450.6106,-436 17450.6106,-432 17551.7764,-432 17551.7764,-468"/>
<polyline fill="none" stroke="#069302" points="17450.6106,-464 17454.6106,-464 17454.6106,-460 17450.6106,-460 "/>
<polyline fill="none" stroke="#069302" points="17450.6106,-440 17454.6106,-440 17454.6106,-436 17450.6106,-436 "/>
<text text-anchor="middle" x="17501.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd -->
<g id="node183" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17214.1626,-396 17066.2244,-396 17066.2244,-392 17062.2244,-392 17062.2244,-388 17066.2244,-388 17066.2244,-368 17062.2244,-368 17062.2244,-364 17066.2244,-364 17066.2244,-360 17214.1626,-360 17214.1626,-396"/>
<polyline fill="none" stroke="#069302" points="17066.2244,-392 17070.2244,-392 17070.2244,-388 17066.2244,-388 "/>
<polyline fill="none" stroke="#069302" points="17066.2244,-368 17070.2244,-368 17070.2244,-364 17066.2244,-364 "/>
<text text-anchor="middle" x="17140.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd -->
<g id="edge153" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M17450.399,-440.4761C17396.6831,-430.3276 17309.2082,-413.583 17223.8051,-396.1044"/>
<polygon fill="#000000" stroke="#000000" points="17224.4416,-392.6622 17213.9422,-394.0806 17223.0346,-399.5193 17224.4416,-392.6622"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd -->
<g id="node184" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17413.8991,-396 17232.4879,-396 17232.4879,-392 17228.4879,-392 17228.4879,-388 17232.4879,-388 17232.4879,-368 17228.4879,-368 17228.4879,-364 17232.4879,-364 17232.4879,-360 17413.8991,-360 17413.8991,-396"/>
<polyline fill="none" stroke="#069302" points="17232.4879,-392 17236.4879,-392 17236.4879,-388 17232.4879,-388 "/>
<polyline fill="none" stroke="#069302" points="17232.4879,-368 17236.4879,-368 17236.4879,-364 17232.4879,-364 "/>
<text text-anchor="middle" x="17323.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd -->
<g id="edge154" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M17456.2766,-431.8314C17432.2585,-422.1162 17402.5101,-410.0831 17377.2343,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="17378.3702,-396.5432 17367.7874,-396.038 17375.7453,-403.0325 17378.3702,-396.5432"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd -->
<g id="node185" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17570.3366,-396 17432.0504,-396 17432.0504,-392 17428.0504,-392 17428.0504,-388 17432.0504,-388 17432.0504,-368 17428.0504,-368 17428.0504,-364 17432.0504,-364 17432.0504,-360 17570.3366,-360 17570.3366,-396"/>
<polyline fill="none" stroke="#069302" points="17432.0504,-392 17436.0504,-392 17436.0504,-388 17432.0504,-388 "/>
<polyline fill="none" stroke="#069302" points="17432.0504,-368 17436.0504,-368 17436.0504,-364 17432.0504,-364 "/>
<text text-anchor="middle" x="17501.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd -->
<g id="edge151" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M17501.1935,-431.8314C17501.1935,-424.131 17501.1935,-414.9743 17501.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="17504.6936,-406.4132 17501.1935,-396.4133 17497.6936,-406.4133 17504.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd -->
<g id="node186" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17748.4034,-396 17587.9836,-396 17587.9836,-392 17583.9836,-392 17583.9836,-388 17587.9836,-388 17587.9836,-368 17583.9836,-368 17583.9836,-364 17587.9836,-364 17587.9836,-360 17748.4034,-360 17748.4034,-396"/>
<polyline fill="none" stroke="#069302" points="17587.9836,-392 17591.9836,-392 17591.9836,-388 17587.9836,-388 "/>
<polyline fill="none" stroke="#069302" points="17587.9836,-368 17591.9836,-368 17591.9836,-364 17587.9836,-364 "/>
<text text-anchor="middle" x="17668.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd -->
<g id="edge152" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M17543.3347,-431.8314C17565.6699,-422.2018 17593.2871,-410.295 17616.8645,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="17618.5582,-403.2112 17626.3554,-396.038 17615.7868,-396.7831 17618.5582,-403.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd -->
<g id="node187" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17950.2397,-396 17766.1473,-396 17766.1473,-392 17762.1473,-392 17762.1473,-388 17766.1473,-388 17766.1473,-368 17762.1473,-368 17762.1473,-364 17766.1473,-364 17766.1473,-360 17950.2397,-360 17950.2397,-396"/>
<polyline fill="none" stroke="#069302" points="17766.1473,-392 17770.1473,-392 17770.1473,-388 17766.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="17766.1473,-368 17770.1473,-368 17770.1473,-364 17766.1473,-364 "/>
<text text-anchor="middle" x="17858.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd -->
<g id="edge155" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M17551.9638,-439.7606C17605.5214,-428.9591 17691.2959,-411.66 17758.46,-398.1143"/>
<polygon fill="#000000" stroke="#000000" points="17759.5389,-401.4673 17768.6495,-396.0593 17758.1549,-394.6055 17759.5389,-401.4673"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd -->
<g id="node188" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18375.2229,-468 18289.1641,-468 18289.1641,-464 18285.1641,-464 18285.1641,-460 18289.1641,-460 18289.1641,-440 18285.1641,-440 18285.1641,-436 18289.1641,-436 18289.1641,-432 18375.2229,-432 18375.2229,-468"/>
<polyline fill="none" stroke="#069302" points="18289.1641,-464 18293.1641,-464 18293.1641,-460 18289.1641,-460 "/>
<polyline fill="none" stroke="#069302" points="18289.1641,-440 18293.1641,-440 18293.1641,-436 18289.1641,-436 "/>
<text text-anchor="middle" x="18332.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd -->
<g id="node190" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18409.6865,-396 18254.7005,-396 18254.7005,-392 18250.7005,-392 18250.7005,-388 18254.7005,-388 18254.7005,-368 18250.7005,-368 18250.7005,-364 18254.7005,-364 18254.7005,-360 18409.6865,-360 18409.6865,-396"/>
<polyline fill="none" stroke="#069302" points="18254.7005,-392 18258.7005,-392 18258.7005,-388 18254.7005,-388 "/>
<polyline fill="none" stroke="#069302" points="18254.7005,-368 18258.7005,-368 18258.7005,-364 18254.7005,-364 "/>
<text text-anchor="middle" x="18332.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd -->
<g id="edge159" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M18332.1935,-431.8314C18332.1935,-424.131 18332.1935,-414.9743 18332.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="18335.6936,-406.4132 18332.1935,-396.4133 18328.6936,-406.4133 18335.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="node191" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18236.2846,-396 18114.1024,-396 18114.1024,-392 18110.1024,-392 18110.1024,-388 18114.1024,-388 18114.1024,-368 18110.1024,-368 18110.1024,-364 18114.1024,-364 18114.1024,-360 18236.2846,-360 18236.2846,-396"/>
<polyline fill="none" stroke="#069302" points="18114.1024,-392 18118.1024,-392 18118.1024,-388 18114.1024,-388 "/>
<polyline fill="none" stroke="#069302" points="18114.1024,-368 18118.1024,-368 18118.1024,-364 18114.1024,-364 "/>
<text text-anchor="middle" x="18175.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="edge160" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<path fill="none" stroke="#000000" d="M18292.5758,-431.8314C18271.6713,-422.2446 18245.8452,-410.4008 18223.7447,-400.2655"/>
<polygon fill="#000000" stroke="#000000" points="18225.0751,-397.0252 18214.5263,-396.038 18222.1571,-403.388 18225.0751,-397.0252"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="node192" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18096.2313,-396 17968.1557,-396 17968.1557,-392 17964.1557,-392 17964.1557,-388 17968.1557,-388 17968.1557,-368 17964.1557,-368 17964.1557,-364 17968.1557,-364 17968.1557,-360 18096.2313,-360 18096.2313,-396"/>
<polyline fill="none" stroke="#069302" points="17968.1557,-392 17972.1557,-392 17972.1557,-388 17968.1557,-388 "/>
<polyline fill="none" stroke="#069302" points="17968.1557,-368 17972.1557,-368 17972.1557,-364 17968.1557,-364 "/>
<text text-anchor="middle" x="18032.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_presc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="edge156" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<path fill="none" stroke="#000000" d="M18289.0731,-439.8534C18245.4438,-429.5623 18175.7819,-413.0629 18106.1088,-396.2131"/>
<polygon fill="#000000" stroke="#000000" points="18106.8231,-392.7849 18096.2803,-393.8338 18105.1761,-399.5884 18106.8231,-392.7849"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd -->
<g id="node193" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18578.2984,-396 18428.0886,-396 18428.0886,-392 18424.0886,-392 18424.0886,-388 18428.0886,-388 18428.0886,-368 18424.0886,-368 18424.0886,-364 18428.0886,-364 18428.0886,-360 18578.2984,-360 18578.2984,-396"/>
<polyline fill="none" stroke="#069302" points="18428.0886,-392 18432.0886,-392 18432.0886,-388 18428.0886,-388 "/>
<polyline fill="none" stroke="#069302" points="18428.0886,-368 18432.0886,-368 18432.0886,-364 18428.0886,-364 "/>
<text text-anchor="middle" x="18503.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_vectSync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd -->
<g id="edge158" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd</title>
<path fill="none" stroke="#000000" d="M18375.344,-431.8314C18398.3159,-422.159 18426.7444,-410.1891 18450.9567,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="18452.4951,-403.1443 18460.3533,-396.038 18449.7787,-396.6929 18452.4951,-403.1443"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd -->
<g id="node194" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18707.8951,-396 18596.4919,-396 18596.4919,-392 18592.4919,-392 18592.4919,-388 18596.4919,-388 18596.4919,-368 18592.4919,-368 18592.4919,-364 18596.4919,-364 18596.4919,-360 18707.8951,-360 18707.8951,-396"/>
<polyline fill="none" stroke="#069302" points="18596.4919,-392 18600.4919,-392 18600.4919,-388 18596.4919,-388 "/>
<polyline fill="none" stroke="#069302" points="18596.4919,-368 18600.4919,-368 18600.4919,-364 18596.4919,-364 "/>
<text text-anchor="middle" x="18652.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_prn20b.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd -->
<g id="edge157" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd</title>
<path fill="none" stroke="#000000" d="M18375.2385,-441.7241C18424.0958,-432.1445 18506.3734,-415.4508 18586.4754,-396.1046"/>
<polygon fill="#000000" stroke="#000000" points="18587.3409,-399.4962 18596.2308,-393.7325 18585.6869,-392.6944 18587.3409,-399.4962"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_bitSync.vhd -->
<g id="node189" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_bitSync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18608.9048,-468 18469.4822,-468 18469.4822,-464 18465.4822,-464 18465.4822,-460 18469.4822,-460 18469.4822,-440 18465.4822,-440 18465.4822,-436 18469.4822,-436 18469.4822,-432 18608.9048,-432 18608.9048,-468"/>
<polyline fill="none" stroke="#069302" points="18469.4822,-464 18473.4822,-464 18473.4822,-460 18469.4822,-460 "/>
<polyline fill="none" stroke="#069302" points="18469.4822,-440 18473.4822,-440 18473.4822,-436 18469.4822,-436 "/>
<text text-anchor="middle" x="18539.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_bitSync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd -->
<g id="node195" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18170.4174,-468 18037.9696,-468 18037.9696,-464 18033.9696,-464 18033.9696,-460 18037.9696,-460 18037.9696,-440 18033.9696,-440 18033.9696,-436 18037.9696,-436 18037.9696,-432 18170.4174,-432 18170.4174,-468"/>
<polyline fill="none" stroke="#069302" points="18037.9696,-464 18041.9696,-464 18041.9696,-460 18037.9696,-460 "/>
<polyline fill="none" stroke="#069302" points="18037.9696,-440 18041.9696,-440 18041.9696,-436 18037.9696,-436 "/>
<text text-anchor="middle" x="18104.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_prn20b_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="edge161" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<path fill="none" stroke="#000000" d="M18122.1098,-431.8314C18130.5377,-423.2848 18140.7345,-412.9443 18149.9295,-403.6198"/>
<polygon fill="#000000" stroke="#000000" points="18152.5066,-405.9912 18157.036,-396.4133 18147.5224,-401.0761 18152.5066,-405.9912"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="edge162" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<path fill="none" stroke="#000000" d="M18086.0249,-431.8314C18077.4783,-423.2848 18067.1378,-412.9443 18057.8133,-403.6198"/>
<polygon fill="#000000" stroke="#000000" points="18060.1527,-401.0095 18050.6068,-396.4133 18055.203,-405.9592 18060.1527,-401.0095"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd -->
<g id="node196" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18851.8909,-396 18726.4961,-396 18726.4961,-392 18722.4961,-392 18722.4961,-388 18726.4961,-388 18726.4961,-368 18722.4961,-368 18722.4961,-364 18726.4961,-364 18726.4961,-360 18851.8909,-360 18851.8909,-396"/>
<polyline fill="none" stroke="#069302" points="18726.4961,-392 18730.4961,-392 18730.4961,-388 18726.4961,-388 "/>
<polyline fill="none" stroke="#069302" points="18726.4961,-368 18730.4961,-368 18730.4961,-364 18726.4961,-364 "/>
<text text-anchor="middle" x="18789.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prnGenerator.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd -->
<g id="node197" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18875.5851,-468 18702.8019,-468 18702.8019,-464 18698.8019,-464 18698.8019,-460 18702.8019,-460 18702.8019,-440 18698.8019,-440 18698.8019,-436 18702.8019,-436 18702.8019,-432 18875.5851,-432 18875.5851,-468"/>
<polyline fill="none" stroke="#069302" points="18702.8019,-464 18706.8019,-464 18706.8019,-460 18702.8019,-460 "/>
<polyline fill="none" stroke="#069302" points="18702.8019,-440 18706.8019,-440 18706.8019,-436 18702.8019,-436 "/>
<text text-anchor="middle" x="18789.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_prnGenerator_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd -->
<g id="edge163" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd</title>
<path fill="none" stroke="#000000" d="M18789.1935,-431.8314C18789.1935,-424.131 18789.1935,-414.9743 18789.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="18792.6936,-406.4132 18789.1935,-396.4133 18785.6936,-406.4133 18792.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd -->
<g id="node198" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19278.8714,-468 19181.5156,-468 19181.5156,-464 19177.5156,-464 19177.5156,-460 19181.5156,-460 19181.5156,-440 19177.5156,-440 19177.5156,-436 19181.5156,-436 19181.5156,-432 19278.8714,-432 19278.8714,-468"/>
<polyline fill="none" stroke="#069302" points="19181.5156,-464 19185.5156,-464 19185.5156,-460 19181.5156,-460 "/>
<polyline fill="none" stroke="#069302" points="19181.5156,-440 19185.5156,-440 19185.5156,-436 19181.5156,-436 "/>
<text text-anchor="middle" x="19230.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd -->
<g id="node199" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18988.0855,-396 18870.3015,-396 18870.3015,-392 18866.3015,-392 18866.3015,-388 18870.3015,-388 18870.3015,-368 18866.3015,-368 18866.3015,-364 18870.3015,-364 18870.3015,-360 18988.0855,-360 18988.0855,-396"/>
<polyline fill="none" stroke="#069302" points="18870.3015,-392 18874.3015,-392 18874.3015,-388 18870.3015,-388 "/>
<polyline fill="none" stroke="#069302" points="18870.3015,-368 18874.3015,-368 18874.3015,-364 18870.3015,-364 "/>
<text text-anchor="middle" x="18929.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd -->
<g id="edge165" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd</title>
<path fill="none" stroke="#000000" d="M19181.4459,-439.1649C19136.3534,-429.038 19067.2238,-413.25 18997.9151,-396.1443"/>
<polygon fill="#000000" stroke="#000000" points="18998.6848,-392.7292 18988.1366,-393.7223 18997.0018,-399.5239 18998.6848,-392.7292"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd -->
<g id="node201" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19146.6627,-396 19005.7243,-396 19005.7243,-392 19001.7243,-392 19001.7243,-388 19005.7243,-388 19005.7243,-368 19001.7243,-368 19001.7243,-364 19005.7243,-364 19005.7243,-360 19146.6627,-360 19146.6627,-396"/>
<polyline fill="none" stroke="#069302" points="19005.7243,-392 19009.7243,-392 19009.7243,-388 19005.7243,-388 "/>
<polyline fill="none" stroke="#069302" points="19005.7243,-368 19009.7243,-368 19009.7243,-364 19005.7243,-364 "/>
<text text-anchor="middle" x="19076.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd -->
<g id="edge166" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M19191.3328,-431.8314C19170.9193,-422.2874 19145.7212,-410.5065 19124.1075,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="19125.316,-397.1027 19114.7748,-396.038 19122.3512,-403.4439 19125.316,-397.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="node202" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19595.261,-396 19487.126,-396 19487.126,-392 19483.126,-392 19483.126,-388 19487.126,-388 19487.126,-368 19483.126,-368 19483.126,-364 19487.126,-364 19487.126,-360 19595.261,-360 19595.261,-396"/>
<polyline fill="none" stroke="#069302" points="19487.126,-392 19491.126,-392 19491.126,-388 19487.126,-388 "/>
<polyline fill="none" stroke="#069302" points="19487.126,-368 19491.126,-368 19491.126,-364 19487.126,-364 "/>
<text text-anchor="middle" x="19541.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="edge168" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<path fill="none" stroke="#000000" d="M19279.1316,-440.188C19326.9605,-430.3996 19402.044,-414.5074 19476.7296,-396.0406"/>
<polygon fill="#000000" stroke="#000000" points="19477.9258,-399.3497 19486.7843,-393.5379 19476.235,-392.5569 19477.9258,-399.3497"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd -->
<g id="node203" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19295.8268,-396 19164.5602,-396 19164.5602,-392 19160.5602,-392 19160.5602,-388 19164.5602,-388 19164.5602,-368 19160.5602,-368 19160.5602,-364 19164.5602,-364 19164.5602,-360 19295.8268,-360 19295.8268,-396"/>
<polyline fill="none" stroke="#069302" points="19164.5602,-392 19168.5602,-392 19168.5602,-388 19164.5602,-388 "/>
<polyline fill="none" stroke="#069302" points="19164.5602,-368 19168.5602,-368 19168.5602,-364 19164.5602,-364 "/>
<text text-anchor="middle" x="19230.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd -->
<g id="edge167" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M19230.1935,-431.8314C19230.1935,-424.131 19230.1935,-414.9743 19230.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19233.6936,-406.4132 19230.1935,-396.4133 19226.6936,-406.4133 19233.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd -->
<g id="node204" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19468.664,-396 19313.723,-396 19313.723,-392 19309.723,-392 19309.723,-388 19313.723,-388 19313.723,-368 19309.723,-368 19309.723,-364 19313.723,-364 19313.723,-360 19468.664,-360 19468.664,-396"/>
<polyline fill="none" stroke="#069302" points="19313.723,-392 19317.723,-392 19317.723,-388 19313.723,-388 "/>
<polyline fill="none" stroke="#069302" points="19313.723,-368 19317.723,-368 19317.723,-364 19313.723,-364 "/>
<text text-anchor="middle" x="19391.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd -->
<g id="edge164" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M19270.8206,-431.8314C19292.3534,-422.2018 19318.9784,-410.295 19341.7087,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="19343.1587,-403.3155 19350.8585,-396.038 19340.3009,-396.9254 19343.1587,-403.3155"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd -->
<g id="node200" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19590.656,-324 19491.731,-324 19491.731,-320 19487.731,-320 19487.731,-316 19491.731,-316 19491.731,-296 19487.731,-296 19487.731,-292 19491.731,-292 19491.731,-288 19590.656,-288 19590.656,-324"/>
<polyline fill="none" stroke="#069302" points="19491.731,-320 19495.731,-320 19495.731,-316 19491.731,-316 "/>
<polyline fill="none" stroke="#069302" points="19491.731,-296 19495.731,-296 19495.731,-292 19491.731,-292 "/>
<text text-anchor="middle" x="19541.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_cpt.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd -->
<g id="edge169" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd</title>
<path fill="none" stroke="#000000" d="M19541.1935,-359.8314C19541.1935,-352.131 19541.1935,-342.9743 19541.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="19544.6936,-334.4132 19541.1935,-324.4133 19537.6936,-334.4133 19544.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd -->
<g id="node205" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19600.3811,-468 19482.0059,-468 19482.0059,-464 19478.0059,-464 19478.0059,-460 19482.0059,-460 19482.0059,-440 19478.0059,-440 19478.0059,-436 19482.0059,-436 19482.0059,-432 19600.3811,-432 19600.3811,-468"/>
<polyline fill="none" stroke="#069302" points="19482.0059,-464 19486.0059,-464 19486.0059,-460 19482.0059,-460 "/>
<polyline fill="none" stroke="#069302" points="19482.0059,-440 19486.0059,-440 19486.0059,-436 19482.0059,-436 "/>
<text text-anchor="middle" x="19541.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_pwmAxi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="edge170" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<path fill="none" stroke="#000000" d="M19541.1935,-431.8314C19541.1935,-424.131 19541.1935,-414.9743 19541.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19544.6936,-406.4132 19541.1935,-396.4133 19537.6936,-406.4133 19544.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/realToAxiStream/hdl/realToAxiStream.vhd -->
<g id="node206" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/realToAxiStream/hdl/realToAxiStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19765.374,-468 19619.013,-468 19619.013,-464 19615.013,-464 19615.013,-460 19619.013,-460 19619.013,-440 19615.013,-440 19615.013,-436 19619.013,-436 19619.013,-432 19765.374,-432 19765.374,-468"/>
<polyline fill="none" stroke="#069302" points="19619.013,-464 19623.013,-464 19623.013,-460 19619.013,-460 "/>
<polyline fill="none" stroke="#069302" points="19619.013,-440 19623.013,-440 19623.013,-436 19619.013,-436 "/>
<text text-anchor="middle" x="19692.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">realToAxiStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_adc_dac_clk/hdl/redpitaya_adc_dac_clk.v -->
<g id="node207" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_adc_dac_clk/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19953.2397,-468 19783.1473,-468 19783.1473,-464 19779.1473,-464 19779.1473,-460 19783.1473,-460 19783.1473,-440 19779.1473,-440 19779.1473,-436 19783.1473,-436 19783.1473,-432 19953.2397,-432 19953.2397,-468"/>
<polyline fill="none" stroke="#069302" points="19783.1473,-464 19787.1473,-464 19787.1473,-460 19783.1473,-460 "/>
<polyline fill="none" stroke="#069302" points="19783.1473,-440 19787.1473,-440 19787.1473,-436 19783.1473,-436 "/>
<text text-anchor="middle" x="19868.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v -->
<g id="node208" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19926.7809,-396 19853.6061,-396 19853.6061,-392 19849.6061,-392 19849.6061,-388 19853.6061,-388 19853.6061,-368 19849.6061,-368 19849.6061,-364 19853.6061,-364 19853.6061,-360 19926.7809,-360 19926.7809,-396"/>
<polyline fill="none" stroke="#069302" points="19853.6061,-392 19857.6061,-392 19857.6061,-388 19853.6061,-388 "/>
<polyline fill="none" stroke="#069302" points="19853.6061,-368 19857.6061,-368 19857.6061,-364 19853.6061,-364 "/>
<text text-anchor="middle" x="19890.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9767.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd -->
<g id="node209" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20171.2579,-396 19945.1291,-396 19945.1291,-392 19941.1291,-392 19941.1291,-388 19945.1291,-388 19945.1291,-368 19941.1291,-368 19941.1291,-364 19945.1291,-364 19945.1291,-360 20171.2579,-360 20171.2579,-396"/>
<polyline fill="none" stroke="#069302" points="19945.1291,-392 19949.1291,-392 19949.1291,-388 19945.1291,-388 "/>
<polyline fill="none" stroke="#069302" points="19945.1291,-368 19949.1291,-368 19949.1291,-364 19945.1291,-364 "/>
<text text-anchor="middle" x="20058.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_cmos_capture.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_dac_clk.v -->
<g id="node210" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21119.2397,-468 20949.1473,-468 20949.1473,-464 20945.1473,-464 20945.1473,-460 20949.1473,-460 20949.1473,-440 20945.1473,-440 20945.1473,-436 20949.1473,-436 20949.1473,-432 21119.2397,-432 21119.2397,-468"/>
<polyline fill="none" stroke="#069302" points="20949.1473,-464 20953.1473,-464 20953.1473,-460 20949.1473,-460 "/>
<polyline fill="none" stroke="#069302" points="20949.1473,-440 20953.1473,-440 20953.1473,-436 20949.1473,-436 "/>
<text text-anchor="middle" x="21034.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd -->
<g id="node211" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20144.845,-468 19971.542,-468 19971.542,-464 19967.542,-464 19967.542,-460 19971.542,-460 19971.542,-440 19967.542,-440 19967.542,-436 19971.542,-436 19971.542,-432 20144.845,-432 20144.845,-468"/>
<polyline fill="none" stroke="#069302" points="19971.542,-464 19975.542,-464 19975.542,-460 19971.542,-460 "/>
<polyline fill="none" stroke="#069302" points="19971.542,-440 19975.542,-440 19975.542,-436 19971.542,-436 "/>
<text text-anchor="middle" x="20058.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v -->
<g id="edge173" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v</title>
<path fill="none" stroke="#000000" d="M20015.8,-431.8314C19991.4936,-421.4143 19960.9691,-408.3324 19936.0978,-397.6733"/>
<polygon fill="#000000" stroke="#000000" points="19937.4374,-394.4395 19926.8672,-393.7173 19934.6799,-400.8736 19937.4374,-394.4395"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd -->
<g id="edge172" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd</title>
<path fill="none" stroke="#000000" d="M20058.1935,-431.8314C20058.1935,-424.131 20058.1935,-414.9743 20058.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="20061.6936,-406.4132 20058.1935,-396.4133 20054.6936,-406.4133 20061.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="node216" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20359.2397,-396 20189.1473,-396 20189.1473,-392 20185.1473,-392 20185.1473,-388 20189.1473,-388 20189.1473,-368 20185.1473,-368 20185.1473,-364 20189.1473,-364 20189.1473,-360 20359.2397,-360 20359.2397,-396"/>
<polyline fill="none" stroke="#069302" points="20189.1473,-392 20193.1473,-392 20193.1473,-388 20189.1473,-388 "/>
<polyline fill="none" stroke="#069302" points="20189.1473,-368 20193.1473,-368 20193.1473,-364 20189.1473,-364 "/>
<text text-anchor="middle" x="20274.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="edge171" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<path fill="none" stroke="#000000" d="M20112.4206,-431.9243C20142.0775,-422.0387 20178.9972,-409.7321 20210.0756,-399.3726"/>
<polygon fill="#000000" stroke="#000000" points="20211.5641,-402.5659 20219.9441,-396.0831 20209.3504,-395.9251 20211.5641,-402.5659"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/Si571_pll.v -->
<g id="node212" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/Si571_pll.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21621.6548,-468 21536.7322,-468 21536.7322,-464 21532.7322,-464 21532.7322,-460 21536.7322,-460 21536.7322,-440 21532.7322,-440 21532.7322,-436 21536.7322,-436 21536.7322,-432 21621.6548,-432 21621.6548,-468"/>
<polyline fill="none" stroke="#069302" points="21536.7322,-464 21540.7322,-464 21540.7322,-460 21536.7322,-460 "/>
<polyline fill="none" stroke="#069302" points="21536.7322,-440 21540.7322,-440 21540.7322,-436 21536.7322,-436 "/>
<text text-anchor="middle" x="21579.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">Si571_pll.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v -->
<g id="node213" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20450.7809,-396 20377.6061,-396 20377.6061,-392 20373.6061,-392 20373.6061,-388 20377.6061,-388 20377.6061,-368 20373.6061,-368 20373.6061,-364 20377.6061,-364 20377.6061,-360 20450.7809,-360 20450.7809,-396"/>
<polyline fill="none" stroke="#069302" points="20377.6061,-392 20381.6061,-392 20381.6061,-388 20377.6061,-388 "/>
<polyline fill="none" stroke="#069302" points="20377.6061,-368 20381.6061,-368 20381.6061,-364 20377.6061,-364 "/>
<text text-anchor="middle" x="20414.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9613.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v -->
<g id="node214" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20542.7809,-396 20469.6061,-396 20469.6061,-392 20465.6061,-392 20465.6061,-388 20469.6061,-388 20469.6061,-368 20465.6061,-368 20465.6061,-364 20469.6061,-364 20469.6061,-360 20542.7809,-360 20542.7809,-396"/>
<polyline fill="none" stroke="#069302" points="20469.6061,-392 20473.6061,-392 20473.6061,-388 20469.6061,-388 "/>
<polyline fill="none" stroke="#069302" points="20469.6061,-368 20473.6061,-368 20473.6061,-364 20469.6061,-364 "/>
<text text-anchor="middle" x="20506.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9746.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v -->
<g id="node215" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20715.9573,-396 20560.4297,-396 20560.4297,-392 20556.4297,-392 20556.4297,-388 20560.4297,-388 20560.4297,-368 20556.4297,-368 20556.4297,-364 20560.4297,-364 20560.4297,-360 20715.9573,-360 20715.9573,-396"/>
<polyline fill="none" stroke="#069302" points="20560.4297,-392 20564.4297,-392 20564.4297,-388 20560.4297,-388 "/>
<polyline fill="none" stroke="#069302" points="20560.4297,-368 20564.4297,-368 20564.4297,-364 20560.4297,-364 "/>
<text text-anchor="middle" x="20638.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adc_dac_spi_control.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd -->
<g id="node217" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20761.6933,-468 20564.6937,-468 20564.6937,-464 20560.6937,-464 20560.6937,-460 20564.6937,-460 20564.6937,-440 20560.6937,-440 20560.6937,-436 20564.6937,-436 20564.6937,-432 20761.6933,-432 20761.6933,-468"/>
<polyline fill="none" stroke="#069302" points="20564.6937,-464 20568.6937,-464 20568.6937,-460 20564.6937,-460 "/>
<polyline fill="none" stroke="#069302" points="20564.6937,-440 20568.6937,-440 20568.6937,-436 20564.6937,-436 "/>
<text text-anchor="middle" x="20663.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v -->
<g id="edge179" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v</title>
<path fill="none" stroke="#000000" d="M20586.9221,-431.883C20551.0634,-422.8529 20507.6297,-411.1838 20460.7132,-396.0009"/>
<polygon fill="#000000" stroke="#000000" points="20461.5608,-392.5957 20450.9682,-392.8125 20459.3841,-399.2487 20461.5608,-392.5957"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v -->
<g id="edge178" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v</title>
<path fill="none" stroke="#000000" d="M20623.5758,-431.8314C20601.7796,-421.8356 20574.6329,-409.3862 20551.9375,-398.9781"/>
<polygon fill="#000000" stroke="#000000" points="20553.3846,-395.7913 20542.8358,-394.8041 20550.4666,-402.1541 20553.3846,-395.7913"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v -->
<g id="edge180" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v</title>
<path fill="none" stroke="#000000" d="M20656.8849,-431.8314C20654.1818,-424.0463 20650.9619,-414.7729 20647.9625,-406.1347"/>
<polygon fill="#000000" stroke="#000000" points="20651.1735,-404.7119 20644.587,-396.4133 20644.5608,-407.0081 20651.1735,-404.7119"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="edge174" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<path fill="none" stroke="#000000" d="M20564.8231,-432.2003C20510.0269,-422.2358 20440.2925,-409.4738 20369.2706,-396.195"/>
<polygon fill="#000000" stroke="#000000" points="20369.7152,-392.7175 20359.242,-394.3181 20368.4274,-399.598 20369.7152,-392.7175"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd -->
<g id="node218" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20976.5794,-396 20733.8076,-396 20733.8076,-392 20729.8076,-392 20729.8076,-388 20733.8076,-388 20733.8076,-368 20729.8076,-368 20729.8076,-364 20733.8076,-364 20733.8076,-360 20976.5794,-360 20976.5794,-396"/>
<polyline fill="none" stroke="#069302" points="20733.8076,-392 20737.8076,-392 20737.8076,-388 20733.8076,-388 "/>
<polyline fill="none" stroke="#069302" points="20733.8076,-368 20737.8076,-368 20737.8076,-364 20733.8076,-364 "/>
<text text-anchor="middle" x="20855.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd -->
<g id="edge175" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd</title>
<path fill="none" stroke="#000000" d="M20711.6432,-431.8314C20737.7786,-422.0306 20770.2044,-409.8709 20797.6218,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="20798.9578,-402.8264 20807.0922,-396.038 20796.4999,-396.2721 20798.9578,-402.8264"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd -->
<g id="node219" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21271.3164,-396 20995.0706,-396 20995.0706,-392 20991.0706,-392 20991.0706,-388 20995.0706,-388 20995.0706,-368 20991.0706,-368 20991.0706,-364 20995.0706,-364 20995.0706,-360 21271.3164,-360 21271.3164,-396"/>
<polyline fill="none" stroke="#069302" points="20995.0706,-392 20999.0706,-392 20999.0706,-388 20995.0706,-388 "/>
<polyline fill="none" stroke="#069302" points="20995.0706,-368 20999.0706,-368 20999.0706,-364 20995.0706,-364 "/>
<text text-anchor="middle" x="21133.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd -->
<g id="edge177" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M20761.7209,-434.9064C20832.5641,-424.0539 20928.7294,-409.3222 21005.4654,-397.5669"/>
<polygon fill="#000000" stroke="#000000" points="21006.325,-400.9761 21015.6797,-396.0021 21005.265,-394.0568 21006.325,-400.9761"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd -->
<g id="node220" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21544.8206,-396 21289.5664,-396 21289.5664,-392 21285.5664,-392 21285.5664,-388 21289.5664,-388 21289.5664,-368 21285.5664,-368 21285.5664,-364 21289.5664,-364 21289.5664,-360 21544.8206,-360 21544.8206,-396"/>
<polyline fill="none" stroke="#069302" points="21289.5664,-392 21293.5664,-392 21293.5664,-388 21289.5664,-388 "/>
<polyline fill="none" stroke="#069302" points="21289.5664,-368 21293.5664,-368 21293.5664,-364 21289.5664,-364 "/>
<text text-anchor="middle" x="21417.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd -->
<g id="edge176" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M20761.6342,-442.7072C20881.3782,-433.5369 21089.9208,-416.605 21279.0967,-396.0947"/>
<polygon fill="#000000" stroke="#000000" points="21279.6701,-399.553 21289.2321,-394.9903 21278.9118,-392.5942 21279.6701,-399.553"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd -->
<g id="node221" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21841.6569,-396 21562.7301,-396 21562.7301,-392 21558.7301,-392 21558.7301,-388 21562.7301,-388 21562.7301,-368 21558.7301,-368 21558.7301,-364 21562.7301,-364 21562.7301,-360 21841.6569,-360 21841.6569,-396"/>
<polyline fill="none" stroke="#069302" points="21562.7301,-392 21566.7301,-392 21566.7301,-388 21562.7301,-388 "/>
<polyline fill="none" stroke="#069302" points="21562.7301,-368 21566.7301,-368 21566.7301,-364 21562.7301,-364 "/>
<text text-anchor="middle" x="21702.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd -->
<g id="edge181" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M20761.5759,-443.455C20814.5047,-439.9723 20880.9103,-435.6641 20940.1935,-432 21209.6999,-415.3428 21280.2246,-420.3855 21552.2115,-396.1512"/>
<polygon fill="#000000" stroke="#000000" points="21552.7404,-399.6179 21562.3881,-395.2392 21552.1156,-392.6458 21552.7404,-399.6179"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/spi_master.vhd -->
<g id="node222" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/spi_master.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21950.5981,-468 21839.7889,-468 21839.7889,-464 21835.7889,-464 21835.7889,-460 21839.7889,-460 21839.7889,-440 21835.7889,-440 21835.7889,-436 21839.7889,-436 21839.7889,-432 21950.5981,-432 21950.5981,-468"/>
<polyline fill="none" stroke="#069302" points="21839.7889,-464 21843.7889,-464 21843.7889,-460 21839.7889,-460 "/>
<polyline fill="none" stroke="#069302" points="21839.7889,-440 21843.7889,-440 21843.7889,-436 21839.7889,-436 "/>
<text text-anchor="middle" x="21895.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">spi_master.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex/hdl/shifterComplex.vhd -->
<g id="node223" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex/hdl/shifterComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22203.9847,-468 22068.4023,-468 22068.4023,-464 22064.4023,-464 22064.4023,-460 22068.4023,-460 22068.4023,-440 22064.4023,-440 22064.4023,-436 22068.4023,-436 22068.4023,-432 22203.9847,-432 22203.9847,-468"/>
<polyline fill="none" stroke="#069302" points="22068.4023,-464 22072.4023,-464 22072.4023,-460 22068.4023,-460 "/>
<polyline fill="none" stroke="#069302" points="22068.4023,-440 22072.4023,-440 22072.4023,-436 22068.4023,-436 "/>
<text text-anchor="middle" x="22136.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd -->
<g id="node224" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22438.3324,-468 22272.0546,-468 22272.0546,-464 22268.0546,-464 22268.0546,-460 22272.0546,-460 22272.0546,-440 22268.0546,-440 22268.0546,-436 22272.0546,-436 22272.0546,-432 22438.3324,-432 22438.3324,-468"/>
<polyline fill="none" stroke="#069302" points="22272.0546,-464 22276.0546,-464 22276.0546,-460 22272.0546,-460 "/>
<polyline fill="none" stroke="#069302" points="22272.0546,-440 22276.0546,-440 22276.0546,-436 22272.0546,-436 "/>
<text text-anchor="middle" x="22355.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd -->
<g id="node225" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22071.2187,-396 21859.1683,-396 21859.1683,-392 21855.1683,-392 21855.1683,-388 21859.1683,-388 21859.1683,-368 21855.1683,-368 21855.1683,-364 21859.1683,-364 21859.1683,-360 22071.2187,-360 22071.2187,-396"/>
<polyline fill="none" stroke="#069302" points="21859.1683,-392 21863.1683,-392 21863.1683,-388 21859.1683,-388 "/>
<polyline fill="none" stroke="#069302" points="21859.1683,-368 21863.1683,-368 21863.1683,-364 21859.1683,-364 "/>
<text text-anchor="middle" x="21965.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd -->
<g id="edge184" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd</title>
<path fill="none" stroke="#000000" d="M22272.0071,-434.6425C22213.8237,-423.901 22135.5809,-409.4561 22072.6722,-397.8422"/>
<polygon fill="#000000" stroke="#000000" points="22073.1821,-394.3773 22062.7128,-396.0036 22071.9112,-401.261 22073.1821,-394.3773"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd -->
<g id="node226" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22332.8491,-396 22089.5379,-396 22089.5379,-392 22085.5379,-392 22085.5379,-388 22089.5379,-388 22089.5379,-368 22085.5379,-368 22085.5379,-364 22089.5379,-364 22089.5379,-360 22332.8491,-360 22332.8491,-396"/>
<polyline fill="none" stroke="#069302" points="22089.5379,-392 22093.5379,-392 22093.5379,-388 22089.5379,-388 "/>
<polyline fill="none" stroke="#069302" points="22089.5379,-368 22093.5379,-368 22093.5379,-364 22089.5379,-364 "/>
<text text-anchor="middle" x="22211.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd -->
<g id="edge183" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M22318.8562,-431.8314C22299.8539,-422.3302 22276.4177,-410.6121 22256.2683,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="22257.779,-397.3797 22247.2695,-396.038 22254.6485,-403.6407 22257.779,-397.3797"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="node227" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22870.3935,-396 22667.9935,-396 22667.9935,-392 22663.9935,-392 22663.9935,-388 22667.9935,-388 22667.9935,-368 22663.9935,-368 22663.9935,-364 22667.9935,-364 22667.9935,-360 22870.3935,-360 22870.3935,-396"/>
<polyline fill="none" stroke="#069302" points="22667.9935,-392 22671.9935,-392 22671.9935,-388 22667.9935,-388 "/>
<polyline fill="none" stroke="#069302" points="22667.9935,-368 22671.9935,-368 22671.9935,-364 22667.9935,-364 "/>
<text text-anchor="middle" x="22769.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="edge185" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M22438.4746,-435.5163C22501.4898,-424.5572 22588.6664,-409.396 22657.6958,-397.3909"/>
<polygon fill="#000000" stroke="#000000" points="22658.4914,-400.8052 22667.7438,-395.6434 22657.292,-393.9087 22658.4914,-400.8052"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd -->
<g id="node228" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22649.8547,-396 22350.5323,-396 22350.5323,-392 22346.5323,-392 22346.5323,-388 22350.5323,-388 22350.5323,-368 22346.5323,-368 22346.5323,-364 22350.5323,-364 22350.5323,-360 22649.8547,-360 22649.8547,-396"/>
<polyline fill="none" stroke="#069302" points="22350.5323,-392 22354.5323,-392 22354.5323,-388 22350.5323,-388 "/>
<polyline fill="none" stroke="#069302" points="22350.5323,-368 22354.5323,-368 22354.5323,-364 22350.5323,-364 "/>
<text text-anchor="middle" x="22500.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd -->
<g id="edge182" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M22391.7831,-431.8314C22410.9174,-422.3302 22434.5164,-410.6121 22454.8057,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="22456.467,-403.6203 22463.867,-396.038 22453.3538,-397.3506 22456.467,-403.6203"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd -->
<g id="node229" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22875.5266,-468 22662.8604,-468 22662.8604,-464 22658.8604,-464 22658.8604,-460 22662.8604,-460 22662.8604,-440 22658.8604,-440 22658.8604,-436 22662.8604,-436 22662.8604,-432 22875.5266,-432 22875.5266,-468"/>
<polyline fill="none" stroke="#069302" points="22662.8604,-464 22666.8604,-464 22666.8604,-460 22662.8604,-460 "/>
<polyline fill="none" stroke="#069302" points="22662.8604,-440 22666.8604,-440 22666.8604,-436 22662.8604,-436 "/>
<text text-anchor="middle" x="22769.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_shifterComplex_dyn_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="edge186" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M22769.1935,-431.8314C22769.1935,-424.131 22769.1935,-414.9743 22769.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="22772.6936,-406.4132 22769.1935,-396.4133 22765.6936,-406.4133 22772.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal/hdl/shifterReal.vhd -->
<g id="node230" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal/hdl/shifterReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23096.0419,-468 22986.3451,-468 22986.3451,-464 22982.3451,-464 22982.3451,-460 22986.3451,-460 22986.3451,-440 22982.3451,-440 22982.3451,-436 22986.3451,-436 22986.3451,-432 23096.0419,-432 23096.0419,-468"/>
<polyline fill="none" stroke="#069302" points="22986.3451,-464 22990.3451,-464 22990.3451,-460 22986.3451,-460 "/>
<polyline fill="none" stroke="#069302" points="22986.3451,-440 22990.3451,-440 22990.3451,-436 22986.3451,-436 "/>
<text text-anchor="middle" x="23041.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd -->
<g id="node231" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23439.8894,-468 23300.4976,-468 23300.4976,-464 23296.4976,-464 23296.4976,-460 23300.4976,-460 23300.4976,-440 23296.4976,-440 23296.4976,-436 23300.4976,-436 23300.4976,-432 23439.8894,-432 23439.8894,-468"/>
<polyline fill="none" stroke="#069302" points="23300.4976,-464 23304.4976,-464 23304.4976,-460 23300.4976,-460 "/>
<polyline fill="none" stroke="#069302" points="23300.4976,-440 23304.4976,-440 23304.4976,-436 23300.4976,-436 "/>
<text text-anchor="middle" x="23370.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd -->
<g id="node232" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23073.776,-396 22888.611,-396 22888.611,-392 22884.611,-392 22884.611,-388 22888.611,-388 22888.611,-368 22884.611,-368 22884.611,-364 22888.611,-364 22888.611,-360 23073.776,-360 23073.776,-396"/>
<polyline fill="none" stroke="#069302" points="22888.611,-392 22892.611,-392 22892.611,-388 22888.611,-388 "/>
<polyline fill="none" stroke="#069302" points="22888.611,-368 22892.611,-368 22892.611,-364 22888.611,-364 "/>
<text text-anchor="middle" x="22981.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd -->
<g id="edge190" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd</title>
<path fill="none" stroke="#000000" d="M23300.1988,-437.0447C23239.9459,-425.8925 23152.1922,-409.6501 23083.9677,-397.0225"/>
<polygon fill="#000000" stroke="#000000" points="23084.5191,-393.5652 23074.0491,-395.1866 23083.2451,-400.4483 23084.5191,-393.5652"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd -->
<g id="node233" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23308.4061,-396 23091.9809,-396 23091.9809,-392 23087.9809,-392 23087.9809,-388 23091.9809,-388 23091.9809,-368 23087.9809,-368 23087.9809,-364 23091.9809,-364 23091.9809,-360 23308.4061,-360 23308.4061,-396"/>
<polyline fill="none" stroke="#069302" points="23091.9809,-392 23095.9809,-392 23095.9809,-388 23091.9809,-388 "/>
<polyline fill="none" stroke="#069302" points="23091.9809,-368 23095.9809,-368 23095.9809,-364 23091.9809,-364 "/>
<text text-anchor="middle" x="23200.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd -->
<g id="edge187" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M23327.2953,-431.8314C23304.4578,-422.159 23276.1955,-410.1891 23252.1248,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="23253.3564,-396.7151 23242.7832,-396.038 23250.6264,-403.1608 23253.3564,-396.7151"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="node234" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23793.4503,-396 23616.9367,-396 23616.9367,-392 23612.9367,-392 23612.9367,-388 23616.9367,-388 23616.9367,-368 23612.9367,-368 23612.9367,-364 23616.9367,-364 23616.9367,-360 23793.4503,-360 23793.4503,-396"/>
<polyline fill="none" stroke="#069302" points="23616.9367,-392 23620.9367,-392 23620.9367,-388 23616.9367,-388 "/>
<polyline fill="none" stroke="#069302" points="23616.9367,-368 23620.9367,-368 23620.9367,-364 23616.9367,-364 "/>
<text text-anchor="middle" x="23705.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="edge189" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M23440.0127,-434.9941C23489.6557,-424.3245 23556.8946,-409.8732 23611.243,-398.1924"/>
<polygon fill="#000000" stroke="#000000" points="23612.1926,-401.5683 23621.2338,-396.0451 23610.7216,-394.7245 23612.1926,-401.5683"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd -->
<g id="node235" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23599.4116,-396 23326.9754,-396 23326.9754,-392 23322.9754,-392 23322.9754,-388 23326.9754,-388 23326.9754,-368 23322.9754,-368 23322.9754,-364 23326.9754,-364 23326.9754,-360 23599.4116,-360 23599.4116,-396"/>
<polyline fill="none" stroke="#069302" points="23326.9754,-392 23330.9754,-392 23330.9754,-388 23326.9754,-388 "/>
<polyline fill="none" stroke="#069302" points="23326.9754,-368 23330.9754,-368 23330.9754,-364 23326.9754,-364 "/>
<text text-anchor="middle" x="23463.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd -->
<g id="edge188" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M23393.6613,-431.8314C23405.2262,-422.8779 23419.3339,-411.9558 23431.8118,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="23433.9685,-405.0521 23439.7332,-396.1628 23429.6833,-399.5171 23433.9685,-405.0521"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd -->
<g id="node236" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23798.5837,-468 23611.8033,-468 23611.8033,-464 23607.8033,-464 23607.8033,-460 23611.8033,-460 23611.8033,-440 23607.8033,-440 23607.8033,-436 23611.8033,-436 23611.8033,-432 23798.5837,-432 23798.5837,-468"/>
<polyline fill="none" stroke="#069302" points="23611.8033,-464 23615.8033,-464 23615.8033,-460 23611.8033,-460 "/>
<polyline fill="none" stroke="#069302" points="23611.8033,-440 23615.8033,-440 23615.8033,-436 23611.8033,-436 "/>
<text text-anchor="middle" x="23705.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_shifterReal_dyn_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="edge191" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M23705.1935,-431.8314C23705.1935,-424.131 23705.1935,-414.9743 23705.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="23708.6936,-406.4132 23705.1935,-396.4133 23701.6936,-406.4133 23708.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd -->
<g id="node237" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24154.2734,-468 24032.1136,-468 24032.1136,-464 24028.1136,-464 24028.1136,-460 24032.1136,-460 24032.1136,-440 24028.1136,-440 24028.1136,-436 24032.1136,-436 24032.1136,-432 24154.2734,-432 24154.2734,-468"/>
<polyline fill="none" stroke="#069302" points="24032.1136,-464 24036.1136,-464 24036.1136,-460 24032.1136,-460 "/>
<polyline fill="none" stroke="#069302" points="24032.1136,-440 24036.1136,-440 24036.1136,-436 24032.1136,-436 "/>
<text text-anchor="middle" x="24093.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd -->
<g id="node238" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23979.6597,-396 23810.7273,-396 23810.7273,-392 23806.7273,-392 23806.7273,-388 23810.7273,-388 23810.7273,-368 23806.7273,-368 23806.7273,-364 23810.7273,-364 23810.7273,-360 23979.6597,-360 23979.6597,-396"/>
<polyline fill="none" stroke="#069302" points="23810.7273,-392 23814.7273,-392 23814.7273,-388 23810.7273,-388 "/>
<polyline fill="none" stroke="#069302" points="23810.7273,-368 23814.7273,-368 23814.7273,-364 23810.7273,-364 "/>
<text text-anchor="middle" x="23895.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd -->
<g id="edge192" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M24043.4853,-431.9243C24016.4176,-422.0815 23982.7496,-409.8386 23954.3386,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="23955.5162,-396.2114 23944.9221,-396.0831 23953.124,-402.7899 23955.5162,-396.2114"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd -->
<g id="node239" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24188.7355,-396 23997.6515,-396 23997.6515,-392 23993.6515,-392 23993.6515,-388 23997.6515,-388 23997.6515,-368 23993.6515,-368 23993.6515,-364 23997.6515,-364 23997.6515,-360 24188.7355,-360 24188.7355,-396"/>
<polyline fill="none" stroke="#069302" points="23997.6515,-392 24001.6515,-392 24001.6515,-388 23997.6515,-388 "/>
<polyline fill="none" stroke="#069302" points="23997.6515,-368 24001.6515,-368 24001.6515,-364 23997.6515,-364 "/>
<text text-anchor="middle" x="24093.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd -->
<g id="edge194" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M24093.1935,-431.8314C24093.1935,-424.131 24093.1935,-414.9743 24093.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="24096.6936,-406.4132 24093.1935,-396.4133 24089.6936,-406.4133 24096.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd -->
<g id="node240" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24391.2271,-396 24207.1599,-396 24207.1599,-392 24203.1599,-392 24203.1599,-388 24207.1599,-388 24207.1599,-368 24203.1599,-368 24203.1599,-364 24207.1599,-364 24207.1599,-360 24391.2271,-360 24391.2271,-396"/>
<polyline fill="none" stroke="#069302" points="24207.1599,-392 24211.1599,-392 24211.1599,-388 24207.1599,-388 "/>
<polyline fill="none" stroke="#069302" points="24207.1599,-368 24211.1599,-368 24211.1599,-364 24207.1599,-364 "/>
<text text-anchor="middle" x="24299.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_sync_slv.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd -->
<g id="edge193" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd</title>
<path fill="none" stroke="#000000" d="M24144.9101,-431.9243C24173.0715,-422.0815 24208.0997,-409.8386 24237.6588,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="24239.1704,-402.6866 24247.4556,-396.0831 24236.8608,-396.0786 24239.1704,-402.6866"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/simulation/top_slv_to_sl_axi_tb.vhd -->
<g id="node241" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/simulation/top_slv_to_sl_axi_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24494.9671,-468 24325.4199,-468 24325.4199,-464 24321.4199,-464 24321.4199,-460 24325.4199,-460 24325.4199,-440 24321.4199,-440 24321.4199,-436 24325.4199,-436 24325.4199,-432 24494.9671,-432 24494.9671,-468"/>
<polyline fill="none" stroke="#069302" points="24325.4199,-464 24329.4199,-464 24329.4199,-460 24325.4199,-460 "/>
<polyline fill="none" stroke="#069302" points="24325.4199,-440 24329.4199,-440 24329.4199,-436 24325.4199,-436 "/>
<text text-anchor="middle" x="24410.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_slv_to_sl_axi_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd -->
<g id="node242" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24802.258,-468 24666.129,-468 24666.129,-464 24662.129,-464 24662.129,-460 24666.129,-460 24666.129,-440 24662.129,-440 24662.129,-436 24666.129,-436 24666.129,-432 24802.258,-432 24802.258,-468"/>
<polyline fill="none" stroke="#069302" points="24666.129,-464 24670.129,-464 24670.129,-460 24666.129,-460 "/>
<polyline fill="none" stroke="#069302" points="24666.129,-440 24670.129,-440 24670.129,-436 24666.129,-436 "/>
<text text-anchor="middle" x="24734.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd -->
<g id="node243" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24625.3809,-396 24409.0061,-396 24409.0061,-392 24405.0061,-392 24405.0061,-388 24409.0061,-388 24409.0061,-368 24405.0061,-368 24405.0061,-364 24409.0061,-364 24409.0061,-360 24625.3809,-360 24625.3809,-396"/>
<polyline fill="none" stroke="#069302" points="24409.0061,-392 24413.0061,-392 24413.0061,-388 24409.0061,-388 "/>
<polyline fill="none" stroke="#069302" points="24409.0061,-368 24413.0061,-368 24413.0061,-364 24409.0061,-364 "/>
<text text-anchor="middle" x="24517.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd -->
<g id="edge195" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M24679.7153,-431.9243C24649.7922,-421.9959 24612.5092,-409.6255 24581.2031,-399.2382"/>
<polygon fill="#000000" stroke="#000000" points="24582.2875,-395.9104 24571.6941,-396.0831 24580.0831,-402.5543 24582.2875,-395.9104"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd -->
<g id="node244" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24824.6051,-396 24643.7819,-396 24643.7819,-392 24639.7819,-392 24639.7819,-388 24643.7819,-388 24643.7819,-368 24639.7819,-368 24639.7819,-364 24643.7819,-364 24643.7819,-360 24824.6051,-360 24824.6051,-396"/>
<polyline fill="none" stroke="#069302" points="24643.7819,-392 24647.7819,-392 24647.7819,-388 24643.7819,-388 "/>
<polyline fill="none" stroke="#069302" points="24643.7819,-368 24647.7819,-368 24647.7819,-364 24643.7819,-364 "/>
<text text-anchor="middle" x="24734.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd -->
<g id="edge197" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd</title>
<path fill="none" stroke="#000000" d="M24734.1935,-431.8314C24734.1935,-424.131 24734.1935,-414.9743 24734.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="24737.6936,-406.4132 24734.1935,-396.4133 24730.6936,-406.4133 24737.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd -->
<g id="node245" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25005.4293,-396 24842.9577,-396 24842.9577,-392 24838.9577,-392 24838.9577,-388 24842.9577,-388 24842.9577,-368 24838.9577,-368 24838.9577,-364 24842.9577,-364 24842.9577,-360 25005.4293,-360 25005.4293,-396"/>
<polyline fill="none" stroke="#069302" points="24842.9577,-392 24846.9577,-392 24846.9577,-388 24842.9577,-388 "/>
<polyline fill="none" stroke="#069302" points="24842.9577,-368 24846.9577,-368 24846.9577,-364 24842.9577,-364 "/>
<text text-anchor="middle" x="24924.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd -->
<g id="edge196" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd</title>
<path fill="none" stroke="#000000" d="M24782.1385,-431.8314C24808.0017,-422.0306 24840.0897,-409.8709 24867.2215,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="24868.4824,-402.8545 24876.5932,-396.038 24866.0019,-396.3087 24868.4824,-402.8545"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd -->
<g id="node246" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25363.3142,-468 25253.0728,-468 25253.0728,-464 25249.0728,-464 25249.0728,-460 25253.0728,-460 25253.0728,-440 25249.0728,-440 25249.0728,-436 25253.0728,-436 25253.0728,-432 25363.3142,-432 25363.3142,-468"/>
<polyline fill="none" stroke="#069302" points="25253.0728,-464 25257.0728,-464 25257.0728,-460 25253.0728,-460 "/>
<polyline fill="none" stroke="#069302" points="25253.0728,-440 25257.0728,-440 25257.0728,-436 25253.0728,-436 "/>
<text text-anchor="middle" x="25308.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd -->
<g id="node247" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25213.4377,-396 25022.9493,-396 25022.9493,-392 25018.9493,-392 25018.9493,-388 25022.9493,-388 25022.9493,-368 25018.9493,-368 25018.9493,-364 25022.9493,-364 25022.9493,-360 25213.4377,-360 25213.4377,-396"/>
<polyline fill="none" stroke="#069302" points="25022.9493,-392 25026.9493,-392 25026.9493,-388 25022.9493,-388 "/>
<polyline fill="none" stroke="#069302" points="25022.9493,-368 25026.9493,-368 25026.9493,-364 25022.9493,-364 "/>
<text text-anchor="middle" x="25118.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd -->
<g id="edge199" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M25260.2485,-431.8314C25234.3853,-422.0306 25202.2973,-409.8709 25175.1655,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="25176.3851,-396.3087 25165.7938,-396.038 25173.9046,-402.8545 25176.3851,-396.3087"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd -->
<g id="node248" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25385.6626,-396 25230.7244,-396 25230.7244,-392 25226.7244,-392 25226.7244,-388 25230.7244,-388 25230.7244,-368 25226.7244,-368 25226.7244,-364 25230.7244,-364 25230.7244,-360 25385.6626,-360 25385.6626,-396"/>
<polyline fill="none" stroke="#069302" points="25230.7244,-392 25234.7244,-392 25234.7244,-388 25230.7244,-388 "/>
<polyline fill="none" stroke="#069302" points="25230.7244,-368 25234.7244,-368 25234.7244,-364 25230.7244,-364 "/>
<text text-anchor="middle" x="25308.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd -->
<g id="edge200" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd</title>
<path fill="none" stroke="#000000" d="M25308.1935,-431.8314C25308.1935,-424.131 25308.1935,-414.9743 25308.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="25311.6936,-406.4132 25308.1935,-396.4133 25304.6936,-406.4133 25311.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd -->
<g id="node249" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25538.9861,-396 25403.4009,-396 25403.4009,-392 25399.4009,-392 25399.4009,-388 25403.4009,-388 25403.4009,-368 25399.4009,-368 25399.4009,-364 25403.4009,-364 25403.4009,-360 25538.9861,-360 25538.9861,-396"/>
<polyline fill="none" stroke="#069302" points="25403.4009,-392 25407.4009,-392 25407.4009,-388 25403.4009,-388 "/>
<polyline fill="none" stroke="#069302" points="25403.4009,-368 25407.4009,-368 25407.4009,-364 25403.4009,-364 "/>
<text text-anchor="middle" x="25471.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd -->
<g id="edge198" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd</title>
<path fill="none" stroke="#000000" d="M25349.3253,-431.8314C25371.1256,-422.2018 25398.0813,-410.295 25421.0939,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="25422.6243,-403.2802 25430.3575,-396.038 25419.7959,-396.877 25422.6243,-403.2802"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd -->
<g id="node250" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26169.6486,-468 26028.7384,-468 26028.7384,-464 26024.7384,-464 26024.7384,-460 26028.7384,-460 26028.7384,-440 26024.7384,-440 26024.7384,-436 26028.7384,-436 26028.7384,-432 26169.6486,-432 26169.6486,-468"/>
<polyline fill="none" stroke="#069302" points="26028.7384,-464 26032.7384,-464 26032.7384,-460 26028.7384,-460 "/>
<polyline fill="none" stroke="#069302" points="26028.7384,-440 26032.7384,-440 26032.7384,-436 26028.7384,-436 "/>
<text text-anchor="middle" x="26099.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd -->
<g id="node251" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25743.5346,-396 25556.8524,-396 25556.8524,-392 25552.8524,-392 25552.8524,-388 25556.8524,-388 25556.8524,-368 25552.8524,-368 25552.8524,-364 25556.8524,-364 25556.8524,-360 25743.5346,-360 25743.5346,-396"/>
<polyline fill="none" stroke="#069302" points="25556.8524,-392 25560.8524,-392 25560.8524,-388 25556.8524,-388 "/>
<polyline fill="none" stroke="#069302" points="25556.8524,-368 25560.8524,-368 25560.8524,-364 25556.8524,-364 "/>
<text text-anchor="middle" x="25650.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd -->
<g id="edge202" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd</title>
<path fill="none" stroke="#000000" d="M26028.6794,-439.4553C25960.7821,-429.2042 25854.9165,-412.9654 25753.6626,-396.2288"/>
<polygon fill="#000000" stroke="#000000" points="25754.002,-392.7374 25743.5643,-394.5554 25752.8575,-399.6432 25754.002,-392.7374"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd -->
<g id="node252" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25981.2717,-396 25761.1153,-396 25761.1153,-392 25757.1153,-392 25757.1153,-388 25761.1153,-388 25761.1153,-368 25757.1153,-368 25757.1153,-364 25761.1153,-364 25761.1153,-360 25981.2717,-360 25981.2717,-396"/>
<polyline fill="none" stroke="#069302" points="25761.1153,-392 25765.1153,-392 25765.1153,-388 25761.1153,-388 "/>
<polyline fill="none" stroke="#069302" points="25761.1153,-368 25765.1153,-368 25765.1153,-364 25761.1153,-364 "/>
<text text-anchor="middle" x="25871.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd -->
<g id="edge204" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M26041.9538,-431.9243C26010.3783,-421.9531 25971.0031,-409.5188 25938.0229,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="25939.0466,-395.757 25928.4568,-396.0831 25936.9386,-402.4321 25939.0466,-395.757"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="node253" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26634.7089,-396 26457.6781,-396 26457.6781,-392 26453.6781,-392 26453.6781,-388 26457.6781,-388 26457.6781,-368 26453.6781,-368 26453.6781,-364 26457.6781,-364 26457.6781,-360 26634.7089,-360 26634.7089,-396"/>
<polyline fill="none" stroke="#069302" points="26457.6781,-392 26461.6781,-392 26461.6781,-388 26457.6781,-388 "/>
<polyline fill="none" stroke="#069302" points="26457.6781,-368 26461.6781,-368 26461.6781,-364 26457.6781,-364 "/>
<text text-anchor="middle" x="26546.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="edge203" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<path fill="none" stroke="#000000" d="M26169.4762,-439.7188C26237.8187,-429.5861 26344.8279,-413.3642 26447.6077,-396.0752"/>
<polygon fill="#000000" stroke="#000000" points="26448.2615,-399.5144 26457.5395,-394.3989 26447.0965,-392.612 26448.2615,-399.5144"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd -->
<g id="node254" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26198.7759,-396 25999.6111,-396 25999.6111,-392 25995.6111,-392 25995.6111,-388 25999.6111,-388 25999.6111,-368 25995.6111,-368 25995.6111,-364 25999.6111,-364 25999.6111,-360 26198.7759,-360 26198.7759,-396"/>
<polyline fill="none" stroke="#069302" points="25999.6111,-392 26003.6111,-392 26003.6111,-388 25999.6111,-388 "/>
<polyline fill="none" stroke="#069302" points="25999.6111,-368 26003.6111,-368 26003.6111,-364 25999.6111,-364 "/>
<text text-anchor="middle" x="26099.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd -->
<g id="edge205" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M26099.1935,-431.8314C26099.1935,-424.131 26099.1935,-414.9743 26099.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="26102.6936,-406.4132 26099.1935,-396.4133 26095.6936,-406.4133 26102.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd -->
<g id="node255" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26439.6121,-396 26216.7749,-396 26216.7749,-392 26212.7749,-392 26212.7749,-388 26216.7749,-388 26216.7749,-368 26212.7749,-368 26212.7749,-364 26216.7749,-364 26216.7749,-360 26439.6121,-360 26439.6121,-396"/>
<polyline fill="none" stroke="#069302" points="26216.7749,-392 26220.7749,-392 26220.7749,-388 26216.7749,-388 "/>
<polyline fill="none" stroke="#069302" points="26216.7749,-368 26220.7749,-368 26220.7749,-364 26216.7749,-364 "/>
<text text-anchor="middle" x="26328.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd -->
<g id="edge201" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M26156.6843,-431.9243C26188.3983,-421.9531 26227.9462,-409.5188 26261.071,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="26262.1893,-402.4214 26270.6791,-396.0831 26260.0897,-395.7437 26262.1893,-402.4214"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd -->
<g id="node256" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26629.8866,-468 26462.5004,-468 26462.5004,-464 26458.5004,-464 26458.5004,-460 26462.5004,-460 26462.5004,-440 26458.5004,-440 26458.5004,-436 26462.5004,-436 26462.5004,-432 26629.8866,-432 26629.8866,-468"/>
<polyline fill="none" stroke="#069302" points="26462.5004,-464 26466.5004,-464 26466.5004,-460 26462.5004,-460 "/>
<polyline fill="none" stroke="#069302" points="26462.5004,-440 26466.5004,-440 26466.5004,-436 26462.5004,-436 "/>
<text text-anchor="middle" x="26546.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_syncTrigStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="edge206" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<path fill="none" stroke="#000000" d="M26546.1935,-431.8314C26546.1935,-424.131 26546.1935,-414.9743 26546.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="26549.6936,-406.4132 26546.1935,-396.4133 26542.6936,-406.4133 26549.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd -->
<g id="node257" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5218.7677,-396 5075.6193,-396 5075.6193,-392 5071.6193,-392 5071.6193,-388 5075.6193,-388 5075.6193,-368 5071.6193,-368 5071.6193,-364 5075.6193,-364 5075.6193,-360 5218.7677,-360 5218.7677,-396"/>
<polyline fill="none" stroke="#069302" points="5075.6193,-392 5079.6193,-392 5079.6193,-388 5075.6193,-388 "/>
<polyline fill="none" stroke="#069302" points="5075.6193,-368 5079.6193,-368 5079.6193,-364 5075.6193,-364 "/>
<text text-anchor="middle" x="5147.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_windowReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd -->
<g id="node258" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5017.0953,-468 4899.2917,-468 4899.2917,-464 4895.2917,-464 4895.2917,-460 4899.2917,-460 4899.2917,-440 4895.2917,-440 4895.2917,-436 4899.2917,-436 4899.2917,-432 5017.0953,-432 5017.0953,-468"/>
<polyline fill="none" stroke="#069302" points="4899.2917,-464 4903.2917,-464 4903.2917,-460 4899.2917,-460 "/>
<polyline fill="none" stroke="#069302" points="4899.2917,-440 4903.2917,-440 4903.2917,-436 4899.2917,-436 "/>
<text text-anchor="middle" x="4958.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd -->
<g id="edge207" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd</title>
<path fill="none" stroke="#000000" d="M5005.8862,-431.8314C5031.5008,-422.0734 5063.2537,-409.977 5090.1675,-399.7242"/>
<polygon fill="#000000" stroke="#000000" points="5091.7449,-402.8687 5099.8438,-396.038 5089.2529,-396.3273 5091.7449,-402.8687"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd -->
<g id="node259" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5057.2187,-396 4859.1683,-396 4859.1683,-392 4855.1683,-392 4855.1683,-388 4859.1683,-388 4859.1683,-368 4855.1683,-368 4855.1683,-364 4859.1683,-364 4859.1683,-360 5057.2187,-360 5057.2187,-396"/>
<polyline fill="none" stroke="#069302" points="4859.1683,-392 4863.1683,-392 4863.1683,-388 4859.1683,-388 "/>
<polyline fill="none" stroke="#069302" points="4859.1683,-368 4863.1683,-368 4863.1683,-364 4859.1683,-364 "/>
<text text-anchor="middle" x="4958.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd -->
<g id="edge208" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M4958.1935,-431.8314C4958.1935,-424.131 4958.1935,-414.9743 4958.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4961.6936,-406.4132 4958.1935,-396.4133 4954.6936,-406.4133 4961.6936,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="node260" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4383.657,-396 4228.73,-396 4228.73,-392 4224.73,-392 4224.73,-388 4228.73,-388 4228.73,-368 4224.73,-368 4224.73,-364 4228.73,-364 4228.73,-360 4383.657,-360 4383.657,-396"/>
<polyline fill="none" stroke="#069302" points="4228.73,-392 4232.73,-392 4232.73,-388 4228.73,-388 "/>
<polyline fill="none" stroke="#069302" points="4228.73,-368 4232.73,-368 4232.73,-364 4228.73,-364 "/>
<text text-anchor="middle" x="4306.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="edge209" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4899.2627,-446.5441C4797.84,-440.1225 4583.6354,-424.485 4393.3767,-396.091"/>
<polygon fill="#000000" stroke="#000000" points="4393.8851,-392.6281 4383.475,-394.5983 4392.8416,-399.5499 4393.8851,-392.6281"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd -->
<g id="node261" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4528.9818,-324 4379.4052,-324 4379.4052,-320 4375.4052,-320 4375.4052,-316 4379.4052,-316 4379.4052,-296 4375.4052,-296 4375.4052,-292 4379.4052,-292 4379.4052,-288 4528.9818,-288 4528.9818,-324"/>
<polyline fill="none" stroke="#069302" points="4379.4052,-320 4383.4052,-320 4383.4052,-316 4379.4052,-316 "/>
<polyline fill="none" stroke="#069302" points="4379.4052,-296 4383.4052,-296 4383.4052,-292 4379.4052,-292 "/>
<text text-anchor="middle" x="4454.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd -->
<g id="edge210" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4343.5401,-359.8314C4363.0704,-350.3302 4387.1576,-338.6121 4407.8666,-328.5374"/>
<polygon fill="#000000" stroke="#000000" points="4409.6542,-331.56 4417.1154,-324.038 4406.5919,-325.2654 4409.6542,-331.56"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd -->
<g id="node264" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4291.29,-468 4127.097,-468 4127.097,-464 4123.097,-464 4123.097,-460 4127.097,-460 4127.097,-440 4123.097,-440 4123.097,-436 4127.097,-436 4127.097,-432 4291.29,-432 4291.29,-468"/>
<polyline fill="none" stroke="#069302" points="4127.097,-464 4131.097,-464 4131.097,-460 4127.097,-460 "/>
<polyline fill="none" stroke="#069302" points="4127.097,-440 4131.097,-440 4131.097,-436 4127.097,-436 "/>
<text text-anchor="middle" x="4209.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_windowReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="edge213" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M4233.6707,-431.8314C4245.733,-422.8779 4260.4475,-411.9558 4273.4621,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="4275.7805,-404.9335 4281.7241,-396.1628 4271.6083,-399.3127 4275.7805,-404.9335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge212" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M4127.0215,-433.3703C4123.7075,-432.8748 4120.422,-432.4149 4117.1935,-432 3862.7863,-399.3047 3795.4957,-429.5021 3541.1935,-396 3537.7282,-395.5435 3534.1956,-395.031 3530.6333,-394.4757"/>
<polygon fill="#000000" stroke="#000000" points="3530.9836,-390.9862 3520.5466,-392.8083 3529.8418,-397.8925 3530.9836,-390.9862"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge211" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4127.0287,-433.3129C4123.7127,-432.8333 4120.4248,-432.3924 4117.1935,-432 4117.1935,-432 3325.5745,-393.5926 3077.5685,-381.56"/>
<polygon fill="#000000" stroke="#000000" points="3077.3801,-378.0468 3067.2222,-381.058 3077.0408,-385.0386 3077.3801,-378.0468"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd -->
<g id="node265" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3515.0516,-468 3377.3354,-468 3377.3354,-464 3373.3354,-464 3373.3354,-460 3377.3354,-460 3377.3354,-440 3373.3354,-440 3373.3354,-436 3377.3354,-436 3377.3354,-432 3515.0516,-432 3515.0516,-468"/>
<polyline fill="none" stroke="#069302" points="3377.3354,-464 3381.3354,-464 3381.3354,-460 3377.3354,-460 "/>
<polyline fill="none" stroke="#069302" points="3377.3354,-440 3381.3354,-440 3381.3354,-436 3377.3354,-436 "/>
<text text-anchor="middle" x="3446.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge215" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3447.7076,-431.8314C3448.3493,-424.131 3449.1123,-414.9743 3449.8254,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3453.3164,-406.6694 3450.6591,-396.4133 3446.3406,-406.088 3453.3164,-406.6694"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge214" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3377.4066,-433.6225C3374.6364,-433.0573 3371.8907,-432.5139 3369.1935,-432 3268.5273,-412.8214 3151.14,-396.525 3077.2406,-386.9981"/>
<polygon fill="#000000" stroke="#000000" points="3077.4718,-383.4992 3067.1079,-385.6991 3076.5817,-390.4423 3077.4718,-383.4992"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd -->
<g id="node266" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7527.9377,-396 7330.4493,-396 7330.4493,-392 7326.4493,-392 7326.4493,-388 7330.4493,-388 7330.4493,-368 7326.4493,-368 7326.4493,-364 7330.4493,-364 7330.4493,-360 7527.9377,-360 7527.9377,-396"/>
<polyline fill="none" stroke="#069302" points="7330.4493,-392 7334.4493,-392 7334.4493,-388 7330.4493,-388 "/>
<polyline fill="none" stroke="#069302" points="7330.4493,-368 7334.4493,-368 7334.4493,-364 7330.4493,-364 "/>
<text text-anchor="middle" x="7429.1935" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd -->
<g id="node268" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7545.1638,-324 7313.2232,-324 7313.2232,-320 7309.2232,-320 7309.2232,-316 7313.2232,-316 7313.2232,-296 7309.2232,-296 7309.2232,-292 7313.2232,-292 7313.2232,-288 7545.1638,-288 7545.1638,-324"/>
<polyline fill="none" stroke="#069302" points="7313.2232,-320 7317.2232,-320 7317.2232,-316 7313.2232,-316 "/>
<polyline fill="none" stroke="#069302" points="7313.2232,-296 7317.2232,-296 7317.2232,-292 7313.2232,-292 "/>
<text text-anchor="middle" x="7429.1935" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_mux.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd -->
<g id="edge216" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd</title>
<path fill="none" stroke="#000000" d="M7429.1935,-359.8314C7429.1935,-352.131 7429.1935,-342.9743 7429.1935,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="7432.6936,-334.4132 7429.1935,-324.4133 7425.6936,-334.4133 7432.6936,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd -->
<g id="node267" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7422.2131,-252 7182.1739,-252 7182.1739,-248 7178.1739,-248 7178.1739,-244 7182.1739,-244 7182.1739,-224 7178.1739,-224 7178.1739,-220 7182.1739,-220 7182.1739,-216 7422.2131,-216 7422.2131,-252"/>
<polyline fill="none" stroke="#069302" points="7182.1739,-248 7186.1739,-248 7186.1739,-244 7182.1739,-244 "/>
<polyline fill="none" stroke="#069302" points="7182.1739,-224 7186.1739,-224 7186.1739,-220 7182.1739,-220 "/>
<text text-anchor="middle" x="7302.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_correl.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd -->
<g id="edge218" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd</title>
<path fill="none" stroke="#000000" d="M7397.146,-287.8314C7380.7515,-278.5368 7360.6149,-267.1208 7343.1106,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="7344.6561,-254.05 7334.2307,-252.1628 7341.2038,-260.1395 7344.6561,-254.05"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd -->
<g id="node269" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7669.8239,-252 7440.5631,-252 7440.5631,-248 7436.5631,-248 7436.5631,-244 7440.5631,-244 7440.5631,-224 7436.5631,-224 7436.5631,-220 7440.5631,-220 7440.5631,-216 7669.8239,-216 7669.8239,-252"/>
<polyline fill="none" stroke="#069302" points="7440.5631,-248 7444.5631,-248 7444.5631,-244 7440.5631,-244 "/>
<polyline fill="none" stroke="#069302" points="7440.5631,-224 7444.5631,-224 7444.5631,-220 7440.5631,-220 "/>
<text text-anchor="middle" x="7555.1935" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd -->
<g id="edge217" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd</title>
<path fill="none" stroke="#000000" d="M7460.9886,-287.8314C7477.254,-278.5368 7497.2321,-267.1208 7514.5986,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="7516.4626,-260.1631 7523.4086,-252.1628 7512.9896,-254.0854 7516.4626,-260.1631"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd -->
<g id="node270" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7551.1317,-468 7307.2553,-468 7307.2553,-464 7303.2553,-464 7303.2553,-460 7307.2553,-460 7307.2553,-440 7303.2553,-440 7303.2553,-436 7307.2553,-436 7307.2553,-432 7551.1317,-432 7551.1317,-468"/>
<polyline fill="none" stroke="#069302" points="7307.2553,-464 7311.2553,-464 7311.2553,-460 7307.2553,-460 "/>
<polyline fill="none" stroke="#069302" points="7307.2553,-440 7311.2553,-440 7311.2553,-436 7307.2553,-436 "/>
<text text-anchor="middle" x="7429.1935" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_xcorr_prn_slow_complex_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="edge220" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<path fill="none" stroke="#000000" d="M7377.4769,-431.9243C7346.7196,-421.1742 7307.7711,-407.5611 7276.703,-396.7024"/>
<polygon fill="#000000" stroke="#000000" points="7277.5081,-393.2762 7266.9133,-393.2807 7275.1985,-399.8842 7277.5081,-393.2762"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd -->
<g id="edge219" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd</title>
<path fill="none" stroke="#000000" d="M7429.1935,-431.8314C7429.1935,-424.131 7429.1935,-414.9743 7429.1935,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="7432.6936,-406.4132 7429.1935,-396.4133 7425.6936,-406.4133 7432.6936,-406.4132"/>
</g>
</g>
</svg>

<h2>Designs
</h2><ul>  <li>Module: <a href="doc_internal/ad9767.html">ad9767</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex.html">add_constComplex</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_handComm.html">add_constComplex_handComm</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_logic.html">add_constComplex_logic</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_rst.html">add_constComplex_rst</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_synchronizer_vector.html">add_constComplex_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_add_constComplex.html">wb_add_constComplex</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/add_constReal.html">add_constReal</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_handComm.html">add_constReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_logic.html">add_constReal_logic</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_rst.html">add_constReal_rst</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_synchronizer_vector.html">add_constReal_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_add_constReal.html">wb_add_constReal</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/adder_substracter_complex.html">adder_substracter_complex</a>
</li>  <li>Module: <a href="doc_internal/adder_substracter_real.html">adder_substracter_real</a>
</li>  <li>Module: <a href="doc_internal/axiStreamToComplex.html">axiStreamToComplex</a>
</li>  <li>Module: <a href="doc_internal/axiStreamToReal.html">axiStreamToReal</a>
</li>  <li>Module: <a href="doc_internal/axi_ctrlif.html">axi_ctrlif</a>
</li>  <li>Module: <a href="doc_internal/axi_deltaSigma.html">axi_deltaSigma</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma.html">deltaSigma</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_clkgen.html">deltaSigma_clkgen</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_controller.html">deltaSigma_controller</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_tx.html">deltaSigma_tx</a>
</li>  <li>Module: <a href="doc_internal/dma_fifo.html">dma_fifo</a>
</li>  <li>Module: <a href="doc_internal/pl330_dma_fifo.html">pl330_dma_fifo</a>
</li>  <li>Module: <a href="doc_internal/top_dma_fifo_tb.html">top_dma_fifo_tb</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac.html">axi_to_dac</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac_handcomm.html">axi_to_dac_handcomm</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac_sync_vect.html">axi_to_dac_sync_vect</a>
</li>  <li>Module: <a href="doc_internal/wb_axi_to_dac.html">wb_axi_to_dac</a>
</li>  <li>Module: <a href="doc_internal/cacode.html">cacode</a>
</li>  <li>Module: <a href="doc_internal/cacode_g1_gen.html">cacode_g1_gen</a>
</li>  <li>Module: <a href="doc_internal/cacode_g2_gen.html">cacode_g2_gen</a>
</li>  <li>Module: <a href="doc_internal/top_cacode_tb.html">top_cacode_tb</a>
</li>  <li>Module: <a href="doc_internal/check_valid_burst.html">check_valid_burst</a>
</li>  <li>Module: <a href="doc_internal/cvb_check_mean.html">cvb_check_mean</a>
</li>  <li>Module: <a href="doc_internal/cvb_cpt_en.html">cvb_cpt_en</a>
</li>  <li>Module: <a href="doc_internal/cvb_dual_ram.html">cvb_dual_ram</a>
</li>  <li>Module: <a href="doc_internal/cvb_gen_new_flow.html">cvb_gen_new_flow</a>
</li>  <li>Module: <a href="doc_internal/cvb_handComm.html">cvb_handComm</a>
</li>  <li>Module: <a href="doc_internal/cvb_logic.html">cvb_logic</a>
</li>  <li>Module: <a href="doc_internal/cvb_ram.html">cvb_ram</a>
</li>  <li>Module: <a href="doc_internal/wb_cvb.html">wb_cvb</a>
</li>  <li>Module: <a href="doc_internal/readComplexFromFile.html">readComplexFromFile</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_cvb_tb.html">top_cvb_tb</a>
</li>  <li>Module: <a href="doc_internal/clkChangeComplex.html">clkChangeComplex</a>
</li>  <li>Module: <a href="doc_internal/complexToAxiStream.html">complexToAxiStream</a>
</li>  <li>Module: <a href="doc_internal/convertComplexToReal.html">convertComplexToReal</a>
</li>  <li>Module: <a href="doc_internal/convertRealToComplex.html">convertRealToComplex</a>
</li>  <li>Module: <a href="doc_internal/cordicAtan.html">cordicAtan</a>
</li>  <li>Module: <a href="doc_internal/cordicAtan_impl.html">cordicAtan_impl</a>
</li>  <li>Module: <a href="doc_internal/cplx_conj.html">cplx_conj</a>
</li>  <li>Module: <a href="doc_internal/top_dut.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/axi_dataComplex_dma_direct.html">axi_dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct.html">dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct_handCom.html">dataComplex_dma_direct_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct_sync.html">dataComplex_dma_direct_sync</a>
</li>  <li>Module: <a href="doc_internal/wb_dataComplex_dma_direct.html">wb_dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/top_dataDma.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_handCom.html">dataComplex_to_ram_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_logic.html">dataComplex_to_ram_subtop</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_resizer.html">dataComplex_resizer</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_storage.html">dataComplex_to_ram_storage</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_sync.html">dataComplex_sync</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_to_ram.html">dataComplex_to_ram</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_top.html">dataComplex_to_ram_top</a>
</li>  <li>Module: <a href="doc_internal/wb_dataComplex.html">wb_dataComplex_to_ram</a>
</li>  <li>Module: <a href="doc_internal/top_data_subtop_tb.html">top_data_subtop_tb</a>
</li>  <li>Module: <a href="doc_internal/axi_dataReal_dma_direct.html">axi_dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct.html">dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct_handCom.html">dataReal_dma_direct_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct_sync.html">dataReal_dma_direct_sync</a>
</li>  <li>Module: <a href="doc_internal/wb_dataReal_dma_direct.html">wb_dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/top_dataDma.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/dataReal_handCom.html">dataReal_to_ram_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataReal_logic.html">dataReal_to_ram_subtop</a>
</li>  <li>Module: <a href="doc_internal/dataReal_resizer.html">dataReal_resizer</a>
</li>  <li>Module: <a href="doc_internal/dataReal_storage.html">dataReal_to_ram_storage</a>
</li>  <li>Module: <a href="doc_internal/dataReal_sync.html">dataReal_sync</a>
</li>  <li>Module: <a href="doc_internal/dataReal_to_ram.html">dataReal_to_ram</a>
</li>  <li>Module: <a href="doc_internal/dataReal_top.html">dataReal_to_ram_top</a>
</li>  <li>Module: <a href="doc_internal/wb_dataReal.html">wb_dataReal_to_ram</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi.html">delayTempoReal_axi</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_comm.html">delayTempoReal_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_handCom.html">delayTempoReal_axi_handCom</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_logic.html">delayTempoReal_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_sync_slv.html">delayTempoReal_axi_sync_slv</a>
</li>  <li>Module: <a href="doc_internal/top_delayTempo_tb.html">top_delayTempo_tb</a>
</li>  <li>Module: <a href="doc_internal/dupplComplex.html">dupplComplex</a>
</li>  <li>Module: <a href="doc_internal/dupplComplex_1_to_2.html">dupplComplex_1_to_2</a>
</li>  <li>Module: <a href="doc_internal/dupplReal.html">dupplReal</a>
</li>  <li>Module: <a href="doc_internal/dupplReal_1_to_2.html">dupplReal_1_to_2</a>
</li>  <li>Module: <a href="doc_internal/expanderComplex.html">expanderComplex</a>
</li>  <li>Module: <a href="doc_internal/top_expanderComplex.html">top_expandercomplex</a>
</li>  <li>Module: <a href="doc_internal/expanderReal.html">expanderReal</a>
</li>  <li>Module: <a href="doc_internal/top_expanderReal.html">top_expanderreal</a>
</li>  <li>Module: <a href="doc_internal/edfb_handComm.html">edfb_handComm</a>
</li>  <li>Module: <a href="doc_internal/extract_data_from_burst.html">extract_data_from_burst</a>
</li>  <li>Module: <a href="doc_internal/wb_edfb.html">wb_edfb</a>
</li>  <li>Module: <a href="doc_internal/fft.html">fft</a>
</li>  <li>Module: <a href="doc_internal/fft_axi.html">fft_axi</a>
</li>  <li>Module: <a href="doc_internal/fft_coeff_handler.html">fft_coeff_handler</a>
</li>  <li>Module: <a href="doc_internal/fft_comp_butterfly.html">fft_comp_butterfly</a>
</li>  <li>Module: <a href="doc_internal/fft_comp_complex.html">fft_comp_complex</a>
</li>  <li>Module: <a href="doc_internal/fft_data_handler.html">fft_data_handler</a>
</li>  <li>Module: <a href="doc_internal/fft_handCom.html">fft_handCom</a>
</li>  <li>Module: <a href="doc_internal/fft_loop_radix.html">fft_loop_radix</a>
</li>  <li>Module: <a href="doc_internal/fft_loop_stage.html">fft_loop_stage</a>
</li>  <li>Module: <a href="doc_internal/fft_ram.html">fft_ram</a>
</li>  <li>Module: <a href="doc_internal/fft_ram_coeff.html">fft_ram_coeff</a>
</li>  <li>Module: <a href="doc_internal/fft_top_logic.html">fft_top_logic</a>
</li>  <li>Module: <a href="doc_internal/fft_transfert.html">fft_transfert</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readComplexFromFile.html">readComplexFromFile</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_fft_tb.html">top_fft_tb</a>
</li>  <li>Module: <a href="doc_internal/firComplex.html">firComplex</a>
</li>  <li>Module: <a href="doc_internal/firComplex_axi.html">firComplex_axi</a>
</li>  <li>Module: <a href="doc_internal/firComplex_handCom.html">firComplex_handCom</a>
</li>  <li>Module: <a href="doc_internal/firComplex_proc.html">firComplex_proc</a>
</li>  <li>Module: <a href="doc_internal/firComplex_ram.html">firComplex_ram</a>
</li>  <li>Module: <a href="doc_internal/firComplex_top.html">firComplex_top</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/firReal.html">firReal</a>
</li>  <li>Module: <a href="doc_internal/firReal_axi.html">firReal_axi</a>
</li>  <li>Module: <a href="doc_internal/firReal_handCom.html">firReal_handCom</a>
</li>  <li>Module: <a href="doc_internal/firReal_proc.html">firReal_proc</a>
</li>  <li>Module: <a href="doc_internal/firReal_ram.html">firReal_ram</a>
</li>  <li>Module: <a href="doc_internal/firReal_top.html">firReal_top</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog.html">gen_radar_prog</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog_handComm.html">gen_radar_prog_handComm</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog_logic.html">gen_radar_prog_logic</a>
</li>  <li>Module: <a href="doc_internal/wb_gen_radar_prog.html">wb_gen_radar_prog</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/ltc2145.html">ltc2145</a>
</li>  <li>Module: <a href="doc_internal/ltc2145_cmos_capture.html">ltc2145_cmos_capture</a>
</li>  <li>Module: <a href="doc_internal/magnitude.html">magnitude</a>
</li>  <li>Module: <a href="doc_internal/top_dut.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/meanComplex.html">meanComplex</a>
</li>  <li>Module: <a href="doc_internal/top_meanComplex_tb.html">top_meanComplex_tb</a>
</li>  <li>Module: <a href="doc_internal/meanReal.html">meanReal</a>
</li>  <li>Module: <a href="doc_internal/top_meanReal_tb.html">top_meanReal_tb</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi.html">mean_vector_axi</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_handcomm.html">mean_vector_axi_handcomm</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_logic.html">mean_vector_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_ram.html">mean_vector_axi_ram</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_shift.html">mean_vector_axi_shift</a>
</li>  <li>Module: <a href="doc_internal/mva_synchronizer_vector.html">mva_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_mean_vector_axi.html">wb_mean_vector_axi</a>
</li>  <li>Module: <a href="doc_internal/top_mean_vector_tb.html">top_mean_vector_tb</a>
</li>  <li>Module: <a href="doc_internal/mixerComplex_redim.html">mixerComplex_redim</a>
</li>  <li>Module: <a href="doc_internal/mixerComplex_sin.html">mixerComplex_sin</a>
</li>  <li>Module: <a href="doc_internal/top_mixerComplex_sin.html">top_shiftercomplex</a>
</li>  <li>Module: <a href="doc_internal/mixer_redim.html">mixer_redim</a>
</li>  <li>Module: <a href="doc_internal/mixer_sin.html">mixer_sin</a>
</li>  <li>Module: <a href="doc_internal/top_mixer_sin.html">top_shiftercomplex</a>
</li>  <li>Module: <a href="doc_internal/multiplierReal.html">multiplierReal</a>
</li>  <li>Module: <a href="doc_internal/multiplierReal_redim.html">multiplierReal_redim</a>
</li>  <li>Module: <a href="doc_internal/top_multiplierReal.html">top_multiplierreal</a>
</li>  <li>Module: <a href="doc_internal/nco_counter.html">nco_counter</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_cos_rom.html">nco_counter_cos_rom</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_cos_rom_a12_d16.html">nco_counter_cos_rom_a12_d16</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_handcomm.html">nco_counter_handcomm</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_logic.html">nco_counter_logic</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_synchronizer_bit.html">nco_counter_synchronizer_bit</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_synchronizer_vector.html">nco_counter_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_nco_counter.html">wb_nco_counter</a>
</li>  <li>Module: <a href="doc_internal/top_nco_counter_tb.html">top_nco_counter_tb</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi.html">pidv3_axi</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_comm.html">pidv3_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_handComm.html">pidv3_axi_handComm</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_logic.html">pidv3_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_sync_bit.html">pidv3_axi_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_sync_vector.html">pidv3_axi_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/prn20b.html">prn20b</a>
</li>  <li>Module: <a href="doc_internal/prn20b_bitSync.html">prn20b_bitSync</a>
</li>  <li>Module: <a href="doc_internal/prn20b_handCom.html">prn20b_handCom</a>
</li>  <li>Module: <a href="doc_internal/prn20b_logic.html">prn20b_logic</a>
</li>  <li>Module: <a href="doc_internal/prn20b_presc.html">prn20b_presc</a>
</li>  <li>Module: <a href="doc_internal/prn20b_vectSync.html">prn20b_vectSync</a>
</li>  <li>Module: <a href="doc_internal/wb_prn20b.html">wb_prn20b</a>
</li>  <li>Module: <a href="doc_internal/top_prn20b_tb.html">top_prn20b_tb</a>
</li>  <li>Module: <a href="doc_internal/prnGenerator.html">prnGenerator</a>
</li>  <li>Module: <a href="doc_internal/top_prnGenerator_tb.html">top_prnGenerator_tb</a>
</li>  <li>Module: <a href="doc_internal/pwm_axi.html">pwm_axi</a>
</li>  <li>Module: <a href="doc_internal/pwm_comm.html">pwm_comm</a>
</li>  <li>Module: <a href="doc_internal/pwm_cpt.html">pwm_cpt</a>
</li>  <li>Module: <a href="doc_internal/pwm_handCom.html">pwm_handCom</a>
</li>  <li>Module: <a href="doc_internal/pwm_logic.html">pwm_logic</a>
</li>  <li>Module: <a href="doc_internal/pwm_sync_bit.html">pwm_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/pwm_sync_vector.html">pwm_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/top_pwmAxi.html">top_pwmaxi</a>
</li>  <li>Module: <a href="doc_internal/realToAxiStream.html">realToAxiStream</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/ad9767.html">ad9767</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_cmos_capture.html">redpitaya_adc_cmos_capture</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters.html">redpitaya_converters</a>
</li>  <li>Module: <a href="doc_internal/Si571_pll.html">Si571_pll</a>
</li>  <li>Module: <a href="doc_internal/ad9613.html">ad9613</a>
</li>  <li>Module: <a href="doc_internal/ad9746.html">ad9746</a>
</li>  <li>Module: <a href="doc_internal/adc_dac_spi_control.html">adc_dac_spi_control</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12.html">redpitaya_converters_12</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_comm.html">redpitaya_converters_12_comm</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_handComm.html">redpitaya_converters_12_handComm</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_sync_bit.html">redpitaya_converters_12_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_sync_vector.html">redpitaya_converters_12_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/spi_master.html">spi_master</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex.html">shifterComplex</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn.html">shifterComplex_dyn</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_comm.html">shifterComplex_dyn_comm</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_handcomm.html">shifterComplex_dyn_handcomm</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_logic.html">shifterComplex_dyn_logic</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_synchronizer_vector.html">shifterComplex_dyn_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/top_shifterComplex_dyn_tb.html">top_shifterComplex_dyn_tb</a>
</li>  <li>Module: <a href="doc_internal/shifterReal.html">shifterReal</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn.html">shifterReal_dyn</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_comm.html">shifterReal_dyn_comm</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_handcomm.html">shifterReal_dyn_handcomm</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_logic.html">shifterReal_dyn_logic</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_synchronizer_vector.html">shifterReal_dyn_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/top_shifterReal_dyn_tb.html">top_shifterReal_dyn_tb</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi.html">slv_to_sl_axi</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_comm.html">slv_to_sl_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_handCom.html">slv_to_sl_axi_handCom</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_sync_slv.html">slv_to_sl_axi_sync_slv</a>
</li>  <li>Module: <a href="doc_internal/top_slv_to_sl_axi_tb.html">top_slv_to_sl_axi_tb</a>
</li>  <li>Module: <a href="doc_internal/switchComplex.html">switchComplex</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_handComm.html">switchComplex_handComm</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_synch.html">switchComplex_synch</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_wb.html">switchComplex_wb</a>
</li>  <li>Module: <a href="doc_internal/switchReal.html">switchReal</a>
</li>  <li>Module: <a href="doc_internal/switchReal_handComm.html">switchReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/switchReal_synch.html">switchReal_synch</a>
</li>  <li>Module: <a href="doc_internal/switchReal_wb.html">switchReal_wb</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream.html">syncTrigStream</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_comm.html">syncTrigStream_comm</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_handComm.html">syncTrigStream_handComm</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_logic.html">syncTrigStream_logic</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_sync_bit.html">syncTrigStream_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_sync_vector.html">syncTrigStream_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/top_syncTrigStream.html">top_genpulsetwowaycplx</a>
</li>  <li>Module: <a href="doc_internal/wb_windowReal.html">wb_windowReal</a>
</li>  <li>Module: <a href="doc_internal/windowReal.html">windowReal</a>
</li>  <li>Module: <a href="doc_internal/windowReal_handComm.html">windowReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/windowReal_logic.html">windowReal_logic</a>
</li>  <li>Module: <a href="doc_internal/windowReal_ram.html">windowReal_ram</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_windowReal_tb.html">top_windowReal_tb</a>
</li>  <li>Module: <a href="doc_internal/windowReal_tb.html">windowReal_tb</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex.html">xcorr_prn_slow_complex</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_correl.html">xcorr_prn_slow_complex_correl</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_mux.html">xcorr_prn_slow_complex_mux</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_ram.html">xcorr_prn_slow_complex_ram</a>
</li>  <li>Module: <a href="doc_internal/top_xcorr_prn_slow_complex_tb.html">top_xcorr_prn_slow_complex_tb</a>
</li></ul>