// Seed: 3585667508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  assign module_1.id_0 = 0;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  bit id_3, id_4, id_5;
  localparam id_6 = 1 == 1;
  assign id_1 = 1;
  always @(negedge 1) id_4 = #1  (id_6);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    if ((-1'b0) - 1 && 1 == 1) begin : LABEL_1
      id_3 <= id_5;
      disable id_7;
    end else assume (1 || 1);
    disable id_8;
    assert (-1)
    else;
    id_5 <= -1'b0;
    id_1 <= -1'd0;
    id_3 = id_0 + -1;
  end
endmodule
