{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608996217242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608996217242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 12:23:37 2020 " "Processing started: Sat Dec 26 12:23:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608996217242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608996217242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608996217242 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1608996217276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608996217554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608996217554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996217611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996217611 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1608996218436 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608996218727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996218727 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608996218817 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bios_controll bios_controll " "create_clock -period 1.000 -name bios_controll bios_controll" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608996218817 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996218817 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[0\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[15\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[15\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[21\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996218876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608996218876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608996218923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996218924 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608996218928 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608996218936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608996223147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608996223147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -128.437 " "Worst-case setup slack is -128.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -128.437         -200519.307 clk  " " -128.437         -200519.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.571            -215.616 bios_controll  " "   -8.571            -215.616 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996223148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.075 " "Worst-case hold slack is -1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -5.206 bios_controll  " "   -1.075              -5.206 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996223448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608996223450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608996223451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -11643.227 clk  " "   -3.000          -11643.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -176.550 bios_controll  " "   -3.000            -176.550 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996223459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996223459 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608996229959 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996229959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608996229966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608996230008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608996231701 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[0\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[15\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[15\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[21\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996232226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608996232226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996232227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608996232896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608996232896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -115.955 " "Worst-case setup slack is -115.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996232898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996232898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -115.955         -184305.107 clk  " " -115.955         -184305.107 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996232898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.065            -199.435 bios_controll  " "   -8.065            -199.435 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996232898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996232898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.926 " "Worst-case hold slack is -0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926              -5.282 bios_controll  " "   -0.926              -5.282 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996233197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608996233199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608996233201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -11640.411 clk  " "   -3.000          -11640.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -160.732 bios_controll  " "   -3.000            -160.732 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996233210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996233210 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608996245220 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996245220 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608996245227 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[0\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[15\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[15\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[21\]  from: datad  to: combout " "Cell: processador\|unit_process\|instruction\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout " "Cell: processador\|unit_process\|instruction\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608996245585 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608996245585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996245586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608996245863 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608996245863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.659 " "Worst-case setup slack is -63.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996245866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996245866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.659         -100949.234 clk  " "  -63.659         -100949.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996245866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667            -125.803 bios_controll  " "   -4.667            -125.803 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996245866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996245866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.563 " "Worst-case hold slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -2.612 bios_controll  " "   -0.563              -2.612 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996246151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608996246154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608996246157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -9604.082 clk  " "   -3.000           -9604.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -152.953 bios_controll  " "   -3.000            -152.953 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608996246166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608996246166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608996252182 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608996252182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608996253570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608996254682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1331 " "Peak virtual memory: 1331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608996254889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 12:24:14 2020 " "Processing ended: Sat Dec 26 12:24:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608996254889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608996254889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608996254889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608996254889 ""}
