--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 340 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.362ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X38Y55.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.291ns (Levels of Logic = 1)
  Clock Path Skew:      -3.036ns (1.689 - 4.725)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][35665_3654
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X52Y25.C6      net (fanout=2)        2.106   Inst_SysCon/RstDbncQ_1
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.291ns (1.527ns logic, 4.764ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.730ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.450 - 0.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y54.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X52Y25.C2      net (fanout=3)        3.146   Inst_SysCon/RstQ<99>
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (0.926ns logic, 5.804ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X52Y25.D1      net (fanout=2)        0.837   Inst_SysCon/RstDbncQ_6
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (1.146ns logic, 4.135ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.252ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X52Y25.D2      net (fanout=1)        0.808   Inst_SysCon/RstDbncQ_9
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (1.146ns logic, 4.106ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.932ns (Levels of Logic = 2)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X52Y25.D3      net (fanout=2)        0.488   Inst_SysCon/RstDbncQ_5
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (1.146ns logic, 3.786ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.855ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X52Y25.D5      net (fanout=2)        0.411   Inst_SysCon/RstDbncQ_7
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.146ns logic, 3.709ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X52Y25.D6      net (fanout=2)        0.335   Inst_SysCon/RstDbncQ_8
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.146ns logic, 3.633ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X52Y25.C1      net (fanout=2)        0.809   Inst_SysCon/RstDbncQ_4
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.943ns logic, 3.467ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X52Y25.C4      net (fanout=2)        0.462   Inst_SysCon/RstDbncQ_2
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (0.943ns logic, 3.120ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X52Y25.C5      net (fanout=2)        0.377   Inst_SysCon/RstDbncQ_3
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (0.943ns logic, 3.035ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X38Y55.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.251ns (Levels of Logic = 1)
  Clock Path Skew:      -3.036ns (1.689 - 4.725)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][35665_3654
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X52Y25.C6      net (fanout=2)        2.106   Inst_SysCon/RstDbncQ_1
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      6.251ns (1.487ns logic, 4.764ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.450 - 0.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y54.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X52Y25.C2      net (fanout=3)        3.146   Inst_SysCon/RstQ<99>
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (0.886ns logic, 5.804ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.241ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X52Y25.D1      net (fanout=2)        0.837   Inst_SysCon/RstDbncQ_6
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.106ns logic, 4.135ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X52Y25.D2      net (fanout=1)        0.808   Inst_SysCon/RstDbncQ_9
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.212ns (1.106ns logic, 4.106ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.892ns (Levels of Logic = 2)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X52Y25.D3      net (fanout=2)        0.488   Inst_SysCon/RstDbncQ_5
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.106ns logic, 3.786ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X52Y25.D5      net (fanout=2)        0.411   Inst_SysCon/RstDbncQ_7
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (1.106ns logic, 3.709ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X52Y25.D6      net (fanout=2)        0.335   Inst_SysCon/RstDbncQ_8
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (1.106ns logic, 3.633ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X52Y25.C1      net (fanout=2)        0.809   Inst_SysCon/RstDbncQ_4
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (0.903ns logic, 3.467ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.023ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X52Y25.C4      net (fanout=2)        0.462   Inst_SysCon/RstDbncQ_2
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (0.903ns logic, 3.120ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X52Y25.C5      net (fanout=2)        0.377   Inst_SysCon/RstDbncQ_3
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (0.903ns logic, 3.035ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_97 (SLICE_X38Y55.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.236ns (Levels of Logic = 1)
  Clock Path Skew:      -3.036ns (1.689 - 4.725)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][35665_3654
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X52Y25.C6      net (fanout=2)        2.106   Inst_SysCon/RstDbncQ_1
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (1.472ns logic, 4.764ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.450 - 0.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y54.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X52Y25.C2      net (fanout=3)        3.146   Inst_SysCon/RstQ<99>
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (0.871ns logic, 5.804ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X52Y25.D1      net (fanout=2)        0.837   Inst_SysCon/RstDbncQ_6
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (1.091ns logic, 4.135ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.197ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X52Y25.D2      net (fanout=1)        0.808   Inst_SysCon/RstDbncQ_9
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (1.091ns logic, 4.106ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.DQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X52Y25.D3      net (fanout=2)        0.488   Inst_SysCon/RstDbncQ_5
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.091ns logic, 3.786ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X52Y25.D5      net (fanout=2)        0.411   Inst_SysCon/RstDbncQ_7
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.091ns logic, 3.709ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.751ns (1.689 - 2.440)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X52Y25.D6      net (fanout=2)        0.335   Inst_SysCon/RstDbncQ_8
    SLICE_X52Y25.D       Tilo                  0.203   lut5587_7
                                                       lut5587_7
    SLICE_X52Y25.C3      net (fanout=1)        0.640   lut5587_7
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (1.091ns logic, 3.633ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.CQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X52Y25.C1      net (fanout=2)        0.809   Inst_SysCon/RstDbncQ_4
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.888ns logic, 3.467ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.008ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.AQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X52Y25.C4      net (fanout=2)        0.462   Inst_SysCon/RstDbncQ_2
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (0.888ns logic, 3.120ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.923ns (Levels of Logic = 1)
  Clock Path Skew:      -0.911ns (1.689 - 2.600)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.BQ      Tcko                  0.408   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X52Y25.C5      net (fanout=2)        0.377   Inst_SysCon/RstDbncQ_3
    SLICE_X52Y25.C       Tilo                  0.204   lut5587_7
                                                       lut5588_8
    SLICE_X38Y55.CE      net (fanout=2)        2.658   ][51254_9
    SLICE_X38Y55.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (0.888ns logic, 3.035ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (DCM_X0Y6.PSEN), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd6 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 1)
  Clock Path Skew:      1.197ns (1.538 - 0.341)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd6 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y91.AQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    SLICE_X30Y92.D3      net (fanout=3)        0.268   Inst_SysCon/state_FSM_FFd6
    SLICE_X30Y92.D       Tilo                  0.156   Inst_SysCon/DcmProgReg<0>
                                                       lut5517_2
    DCM_X0Y6.PSEN        net (fanout=1)        0.845   lut5517_2
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.354ns logic, 1.113ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd2 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 1)
  Clock Path Skew:      1.159ns (1.538 - 0.379)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd2 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y90.BQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd2
    SLICE_X30Y92.D5      net (fanout=3)        0.309   Inst_SysCon/state_FSM_FFd2
    SLICE_X30Y92.D       Tilo                  0.156   Inst_SysCon/DcmProgReg<0>
                                                       lut5517_2
    DCM_X0Y6.PSEN        net (fanout=1)        0.845   lut5517_2
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.356ns logic, 1.154ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd4 (FF)
  Destination:          Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Clock Path Skew:      1.159ns (1.538 - 0.379)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd4 to Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y90.DQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    SLICE_X30Y92.D2      net (fanout=2)        0.572   Inst_SysCon/state_FSM_FFd4
    SLICE_X30Y92.D       Tilo                  0.156   Inst_SysCon/DcmProgReg<0>
                                                       lut5517_2
    DCM_X0Y6.PSEN        net (fanout=1)        0.845   lut5517_2
    DCM_X0Y6.PSCLK       Tdmckc_PSEN (-Th)     0.000   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.356ns logic, 1.417ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd4 (SLICE_X32Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd5 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.399 - 0.244)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd5 to Inst_SysCon/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.AQ      Tcko                  0.200   Inst_SysCon/state_FSM_FFd4-In
                                                       Inst_SysCon/state_FSM_FFd5
    SLICE_X32Y90.DX      net (fanout=1)        0.185   Inst_SysCon/state_FSM_FFd4-In
    SLICE_X32Y90.CLK     Tckdi       (-Th)    -0.048   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_5 (SLICE_X54Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstDbncQ_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstDbncQ_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.CQ      Tcko                  0.200   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X54Y25.DX      net (fanout=2)        0.137   Inst_SysCon/RstDbncQ_4
    SLICE_X54Y25.CLK     Tckdi       (-Th)    -0.048   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.942ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ][35665_3654/CLK0
  Logical resource: Inst_SysCon/RstDbncQ_1/CLK0
  Location pin: ILOGIC_X26Y0.CLK0
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X34Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X38Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X38Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X38Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X24Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.571ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/state_FSM_FFd4/SR
  Logical resource: Inst_SysCon/prevRes_0/SR
  Location pin: SLICE_X32Y90.SR
  Clock network: ][51216_5
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X24Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X32Y89.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X32Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X54Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X54Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X54Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X54Y25.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X54Y26.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X54Y26.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X54Y26.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X54Y26.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X30Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X30Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X34Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X38Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_5/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X25Y36.SR
  Clock network: ][IN_virtPIBox_7517_14320
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X33Y90.SR
  Clock network: ][34922_2977
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_5/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X25Y36.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X31Y91.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X31Y91.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X31Y92.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X33Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X33Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X33Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X33Y90.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X33Y91.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X33Y91.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X33Y91.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X39Y54.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.716ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.671ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.CMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_6
    SLICE_X1Y76.C2       net (fanout=5)        8.761   Inst_camctlA/D_O<6>
    SLICE_X1Y76.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut5773_106
    MCB_X0Y1.P1WRDATA22  net (fanout=1)        1.679   lut5773_106
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.671ns (1.231ns logic, 10.440ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.166ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.504 - 0.514)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y0.BMUX     Tshcko                0.461   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_5
    SLICE_X1Y76.B2       net (fanout=3)        8.101   Inst_camctlA/D_O<5>
    SLICE_X1Y76.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut5775_107
    MCB_X0Y1.P1WRDATA21  net (fanout=1)        1.834   lut5775_107
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.166ns (1.231ns logic, 9.935ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.143ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y2.DQ       Tcko                  0.391   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_11
    SLICE_X1Y72.D2       net (fanout=3)        8.356   Inst_camctlA/D_O<11>
    SLICE_X1Y72.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut5763_101
    MCB_X0Y1.P1WRDATA27  net (fanout=1)        1.626   lut5763_101
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.143ns (1.161ns logic, 9.982ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_data_sel (SLICE_X16Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Destination:          Inst_FBCtl/pa_wr_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_4 to Inst_FBCtl/pa_wr_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y66.DQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    SLICE_X16Y66.SR      net (fanout=3)        0.172   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    SLICE_X16Y66.CLK     Tcksr       (-Th)    -0.001   Inst_FBCtl/pa_wr_data_sel
                                                       Inst_FBCtl/pa_wr_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.199ns logic, 0.172ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X17Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y66.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X17Y66.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X17Y66.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X39Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X39Y64.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X39Y64.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_1/CK
  Location pin: SLICE_X12Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_1/SR
  Location pin: SLICE_X12Y68.SR
  Clock network: ][IN_virtPIBox_7522_14326
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/CK
  Location pin: SLICE_X12Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Location pin: SLICE_X12Y68.SR
  Clock network: ][IN_virtPIBox_7522_14326
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_3/CK
  Location pin: SLICE_X12Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_3/SR
  Location pin: SLICE_X12Y68.SR
  Clock network: ][IN_virtPIBox_7522_14326
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CK
  Location pin: SLICE_X12Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Location pin: SLICE_X12Y68.SR
  Clock network: ][IN_virtPIBox_7522_14326
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/DV_O/CLK
  Logical resource: Inst_camctlA/DV_O/CK
  Location pin: SLICE_X16Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/DV_O/SR
  Logical resource: Inst_camctlA/DV_O/SR
  Location pin: SLICE_X16Y64.SR
  Clock network: Inst_camctlB/intRst
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: lut5662_62/CLK
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/CK
  Location pin: SLICE_X16Y65.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: lut5662_62/SR
  Logical resource: Inst_FBCtl/stateWrA_FSM_FFd1/SR
  Location pin: SLICE_X16Y65.SR
  Clock network: ][37609_4768
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_data_sel/CLK
  Logical resource: Inst_FBCtl/pa_wr_data_sel/CK
  Location pin: SLICE_X16Y66.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][35680_3679/CLK
  Logical resource: Inst_camctlA/cam_data_sel/CK
  Location pin: SLICE_X28Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X2Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X2Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X10Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X10Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X10Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X10Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X10Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X10Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X10Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X10Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X10Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X10Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X10Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X18Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X18Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X18Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X18Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X18Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X18Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X18Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X18Y77.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X18Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X18Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X18Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X18Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X18Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X18Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X18Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X18Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X18Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X18Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X18Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X18Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X18Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X18Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X18Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X18Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X18Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X18Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X18Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X18Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X18Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X18Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X18Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_3/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_8/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_9/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_10/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_11/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_12/CK
  Location pin: SLICE_X1Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_13/CK
  Location pin: SLICE_X1Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_14/CK
  Location pin: SLICE_X1Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_15/CK
  Location pin: SLICE_X1Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_4/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4971111 paths analyzed, 14092 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.047ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA23), 999 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.993ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (5.279ns logic, 7.714ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.911ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.911ns (5.279ns logic, 7.632ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.911ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.911ns (5.279ns logic, 7.632ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.826ns (5.279ns logic, 7.547ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.826ns (5.279ns logic, 7.547ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.826ns (5.279ns logic, 7.547ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.826ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.826ns (5.279ns logic, 7.547ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.805ns (5.279ns logic, 7.526ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.805ns (5.279ns logic, 7.526ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.805ns (5.279ns logic, 7.526ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.805ns (5.279ns logic, 7.526ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.781ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.781ns (5.279ns logic, 7.502ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.699ns (5.279ns logic, 7.420ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.699ns (5.279ns logic, 7.420ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (5.279ns logic, 7.335ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (5.279ns logic, 7.335ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (5.279ns logic, 7.335ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.614ns (5.279ns logic, 7.335ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.593ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.593ns (5.279ns logic, 7.314ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.593ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.593ns (5.279ns logic, 7.314ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.593ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.593ns (5.279ns logic, 7.314ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.593ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.593ns (5.279ns logic, 7.314ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.472ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.472ns (5.206ns logic, 7.266ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.468ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.468ns (5.026ns logic, 7.442ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.446ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.446ns (5.104ns logic, 7.342ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.441ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.441ns (5.207ns logic, 7.234ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.441ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.441ns (5.207ns logic, 7.234ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.400ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.400ns (5.104ns logic, 7.296ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.398ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (4.920ns logic, 7.478ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.394ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.394ns (5.206ns logic, 7.188ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.376ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.376ns (5.088ns logic, 7.288ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.355ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (5.306ns logic, 7.049ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.351ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (5.126ns logic, 7.225ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.343ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.343ns (5.296ns logic, 7.047ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.339ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.339ns (5.116ns logic, 7.223ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.332ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.332ns (4.952ns logic, 7.380ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.329ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.329ns (5.204ns logic, 7.125ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.324ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.324ns (5.307ns logic, 7.017ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.324ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.324ns (5.307ns logic, 7.017ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.317ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.317ns (5.194ns logic, 7.123ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.312ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.312ns (5.297ns logic, 7.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.312ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.312ns (5.297ns logic, 7.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.DX      net (fanout=5)        0.605   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Tdxcy                 0.087   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.284ns (4.914ns logic, 7.370ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.283ns (5.204ns logic, 7.079ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.281ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.281ns (5.020ns logic, 7.261ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (5.306ns logic, 6.971ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.AMUX    Topaa                 0.370   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (4.995ns logic, 7.282ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.273ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D5      net (fanout=5)        0.420   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.273ns (5.088ns logic, 7.185ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.273ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.273ns (5.306ns logic, 6.967ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.273ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.273ns (5.306ns logic, 6.967ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.269ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.269ns (5.126ns logic, 7.143ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.269ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.269ns (5.126ns logic, 7.143ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.271ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.271ns (5.194ns logic, 7.077ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.269ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.269ns (5.010ns logic, 7.259ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.265ns (5.296ns logic, 6.969ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.259ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.259ns (5.188ns logic, 7.071ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.256ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.256ns (5.191ns logic, 7.065ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.247ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.247ns (5.204ns logic, 7.043ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.247ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.247ns (5.178ns logic, 7.069ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.247ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.247ns (5.204ns logic, 7.043ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.242ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.242ns (5.307ns logic, 6.935ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.242ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.242ns (5.307ns logic, 6.935ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.242ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.242ns (5.307ns logic, 6.935ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.242ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.242ns (5.307ns logic, 6.935ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.241ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X10Y71.B6      net (fanout=3)        0.500   hijacker1/OM1/ScaleSPArr<13>
    SLICE_X10Y71.DMUX    Topbd                 0.571   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<5>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.241ns (5.196ns logic, 7.045ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.CQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.AX      net (fanout=5)        0.677   hijacker1/Gaussian1<4>
    SLICE_X10Y71.DMUX    Taxd                  0.377   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.224ns (5.002ns logic, 7.222ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.215ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.215ns (5.052ns logic, 7.163ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (5.265ns logic, 6.948ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.209ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (5.085ns logic, 7.124ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.210ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.DQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X10Y71.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<5>
    SLICE_X10Y71.DMUX    Topbd                 0.571   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<5>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.210ns (5.196ns logic, 7.014ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.203ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.203ns (5.042ns logic, 7.161ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.201ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.201ns (5.204ns logic, 6.997ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.201ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.201ns (5.204ns logic, 6.997ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.199ns (5.020ns logic, 7.179ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.199ns (5.020ns logic, 7.179ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.198ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.AQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X10Y71.CX      net (fanout=5)        0.740   hijacker1/Gaussian1<6>
    SLICE_X10Y71.DMUX    Tcxd                  0.288   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.198ns (4.913ns logic, 7.285ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.195ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.195ns (5.306ns logic, 6.889ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.195ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.195ns (5.306ns logic, 6.889ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.188ns (5.306ns logic, 6.882ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.188ns (5.306ns logic, 6.882ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.188ns (5.306ns logic, 6.882ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.188ns (5.306ns logic, 6.882ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.187ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.187ns (5.163ns logic, 7.024ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.184ns (5.126ns logic, 7.058ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.184ns (5.126ns logic, 7.058ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.184ns (5.126ns logic, 7.058ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.184ns (5.126ns logic, 7.058ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.182ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.182ns (5.266ns logic, 6.916ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.182ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.182ns (5.266ns logic, 6.916ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.CQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A5      net (fanout=5)        0.423   hijacker1/Gaussian1<4>
    SLICE_X10Y71.AMUX    Topaa                 0.370   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (4.995ns logic, 7.185ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.177ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.177ns (5.188ns logic, 6.989ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.177ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.177ns (5.188ns logic, 6.989ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (5.191ns logic, 6.983ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (5.191ns logic, 6.983ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.BMUX    Topab                 0.439   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    DSP48_X0Y17.A1       net (fanout=3)        0.816   hijacker1/DoGArr<1>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (5.064ns logic, 7.104ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.167ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.167ns (5.306ns logic, 6.861ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.167ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.167ns (5.306ns logic, 6.861ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.167ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.167ns (5.306ns logic, 6.861ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.167ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.167ns (5.306ns logic, 6.861ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.167ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.DX      net (fanout=5)        0.605   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Tdxcy                 0.087   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M10      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y61.C6       net (fanout=4)        1.133   hijacker1/HarXDoGArr<3>
    SLICE_X6Y61.C        Tilo                  0.204   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6204_149
    SLICE_X6Y61.B4       net (fanout=1)        0.269   lut6204_149
    SLICE_X6Y61.B        Tilo                  0.203   hijacker1/OM1/OM1/FilterL6b[1].MACpH/RoW/in_reg<71>
                                                       lut6205_150
    SLICE_X1Y48.A6       net (fanout=1)        1.454   lut6205_150
    SLICE_X1Y48.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6206_151
    SLICE_X0Y64.C3       net (fanout=3)        1.407   lut6206_151
    SLICE_X0Y64.C        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6215_156
    MCB_X0Y1.P2WRDATA23  net (fanout=1)        1.524   lut6215_156
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.167ns (5.014ns logic, 7.153ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA24), 1024 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.602ns (5.279ns logic, 7.323ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (5.279ns logic, 7.241ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (5.279ns logic, 7.241ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.435ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (5.279ns logic, 7.156ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.435ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (5.279ns logic, 7.156ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.435ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (5.279ns logic, 7.156ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.435ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (5.279ns logic, 7.156ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (5.279ns logic, 7.135ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (5.279ns logic, 7.135ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (5.279ns logic, 7.135ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (5.279ns logic, 7.135ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.390ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.390ns (5.279ns logic, 7.111ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.308ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (5.279ns logic, 7.029ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.308ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (5.279ns logic, 7.029ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.279ns logic, 6.944ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.279ns logic, 6.944ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.279ns logic, 6.944ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.223ns (5.279ns logic, 6.944ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.202ns (5.279ns logic, 6.923ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.202ns (5.279ns logic, 6.923ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.202ns (5.279ns logic, 6.923ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.202ns (5.279ns logic, 6.923ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.081ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.081ns (5.206ns logic, 6.875ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.077ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.077ns (5.026ns logic, 7.051ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.055ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.055ns (5.104ns logic, 6.951ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.050ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.050ns (5.207ns logic, 6.843ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.050ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.050ns (5.207ns logic, 6.843ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.009ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.009ns (5.104ns logic, 6.905ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.007ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.007ns (4.920ns logic, 7.087ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.003ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.003ns (5.206ns logic, 6.797ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.985ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.985ns (5.088ns logic, 6.897ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.964ns (5.306ns logic, 6.658ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.960ns (5.126ns logic, 6.834ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.952ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.952ns (5.296ns logic, 6.656ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.948ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.948ns (5.116ns logic, 6.832ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.941ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.941ns (4.952ns logic, 6.989ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.938ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.938ns (5.204ns logic, 6.734ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.933ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.933ns (5.307ns logic, 6.626ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.933ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.933ns (5.307ns logic, 6.626ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.926ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.926ns (5.194ns logic, 6.732ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.921ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.921ns (5.297ns logic, 6.624ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.921ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.921ns (5.297ns logic, 6.624ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.893ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.DX      net (fanout=5)        0.605   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Tdxcy                 0.087   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.893ns (4.914ns logic, 6.979ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.892ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.892ns (5.204ns logic, 6.688ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.890ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.890ns (5.020ns logic, 6.870ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.886ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.886ns (5.306ns logic, 6.580ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.886ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.AMUX    Topaa                 0.370   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.886ns (4.995ns logic, 6.891ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.882ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D5      net (fanout=5)        0.420   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.882ns (5.088ns logic, 6.794ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.882ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.882ns (5.306ns logic, 6.576ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.882ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.882ns (5.306ns logic, 6.576ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (5.126ns logic, 6.752ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (5.126ns logic, 6.752ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.880ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.880ns (5.194ns logic, 6.686ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (5.010ns logic, 6.868ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.874ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.874ns (5.296ns logic, 6.578ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.868ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.868ns (5.188ns logic, 6.680ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (5.191ns logic, 6.674ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.856ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.856ns (5.204ns logic, 6.652ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.856ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.856ns (5.178ns logic, 6.678ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.856ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.856ns (5.204ns logic, 6.652ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.851ns (5.307ns logic, 6.544ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.851ns (5.307ns logic, 6.544ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.851ns (5.307ns logic, 6.544ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.851ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.851ns (5.307ns logic, 6.544ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.850ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X10Y71.B6      net (fanout=3)        0.500   hijacker1/OM1/ScaleSPArr<13>
    SLICE_X10Y71.DMUX    Topbd                 0.571   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<5>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.850ns (5.196ns logic, 6.654ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.CQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.AX      net (fanout=5)        0.677   hijacker1/Gaussian1<4>
    SLICE_X10Y71.DMUX    Taxd                  0.377   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.833ns (5.002ns logic, 6.831ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.824ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.824ns (5.052ns logic, 6.772ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.822ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.822ns (5.265ns logic, 6.557ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.818ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.818ns (5.085ns logic, 6.733ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.819ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.DQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X10Y71.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<5>
    SLICE_X10Y71.DMUX    Topbd                 0.571   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<5>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.819ns (5.196ns logic, 6.623ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.812ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.812ns (5.042ns logic, 6.770ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.810ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.810ns (5.204ns logic, 6.606ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.810ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.810ns (5.204ns logic, 6.606ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.808ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.808ns (5.020ns logic, 6.788ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.808ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.808ns (5.020ns logic, 6.788ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.AQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X10Y71.CX      net (fanout=5)        0.740   hijacker1/Gaussian1<6>
    SLICE_X10Y71.DMUX    Tcxd                  0.288   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.807ns (4.913ns logic, 6.894ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.804ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.804ns (5.306ns logic, 6.498ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.804ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.804ns (5.306ns logic, 6.498ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (5.306ns logic, 6.491ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (5.306ns logic, 6.491ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (5.306ns logic, 6.491ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (5.306ns logic, 6.491ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.796ns (5.163ns logic, 6.633ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (5.126ns logic, 6.667ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (5.126ns logic, 6.667ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (5.126ns logic, 6.667ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (5.126ns logic, 6.667ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.791ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.791ns (5.266ns logic, 6.525ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.791ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.791ns (5.266ns logic, 6.525ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.CQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A5      net (fanout=5)        0.423   hijacker1/Gaussian1<4>
    SLICE_X10Y71.AMUX    Topaa                 0.370   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.789ns (4.995ns logic, 6.794ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.786ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.786ns (5.188ns logic, 6.598ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.786ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.786ns (5.188ns logic, 6.598ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.783ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (5.191ns logic, 6.592ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.783ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (5.191ns logic, 6.592ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.BMUX    Topab                 0.439   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    DSP48_X0Y17.A1       net (fanout=3)        0.816   hijacker1/DoGArr<1>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.777ns (5.064ns logic, 6.713ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.776ns (5.306ns logic, 6.470ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.776ns (5.306ns logic, 6.470ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.776ns (5.306ns logic, 6.470ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.776ns (5.306ns logic, 6.470ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.DX      net (fanout=5)        0.605   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Tdxcy                 0.087   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M11      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X6Y62.C6       net (fanout=4)        1.136   hijacker1/HarXDoGArr<4>
    SLICE_X6Y62.C        Tilo                  0.204   lut6193_144
                                                       lut6193_144
    SLICE_X6Y62.B4       net (fanout=1)        0.269   lut6193_144
    SLICE_X6Y62.B        Tilo                  0.203   lut6193_144
                                                       lut6194_145
    SLICE_X1Y48.C5       net (fanout=1)        1.339   lut6194_145
    SLICE_X1Y48.C        Tilo                  0.259   Inst_FBCtl/p2_wr_data_12
                                                       lut6195_146
    SLICE_X0Y64.D5       net (fanout=3)        1.276   lut6195_146
    SLICE_X0Y64.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_8
                                                       lut6213_155
    MCB_X0Y1.P2WRDATA24  net (fanout=1)        1.376   lut6213_155
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.776ns (5.014ns logic, 6.762ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA25), 1052 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.503ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.503ns (5.390ns logic, 7.113ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.421ns (5.390ns logic, 7.031ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.421ns (5.390ns logic, 7.031ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.336ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (5.390ns logic, 6.946ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.336ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (5.390ns logic, 6.946ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.336ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (5.390ns logic, 6.946ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.336ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (5.390ns logic, 6.946ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (5.390ns logic, 6.925ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (5.390ns logic, 6.925ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (5.390ns logic, 6.925ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<15>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D3      net (fanout=1)        0.719   hijacker1/OM1/ScaleSPArr<15>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (5.390ns logic, 6.925ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.291ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.291ns (5.390ns logic, 6.901ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.209ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (5.390ns logic, 6.819ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.209ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (5.390ns logic, 6.819ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.126ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.507 - 0.526)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.BQ        Tcko                  0.391   hijacker1/SaData_0<6>
                                                       hijacker1/SaData_0_2
    SLICE_X7Y64.B2       net (fanout=21)       6.108   hijacker1/SaData_0<2>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.126ns (1.884ns logic, 10.242ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.124ns (5.390ns logic, 6.734ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.124ns (5.390ns logic, 6.734ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.124ns (5.390ns logic, 6.734ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.124ns (5.390ns logic, 6.734ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (5.390ns logic, 6.713ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A16      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (5.390ns logic, 6.713ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (5.390ns logic, 6.713ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      12.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.BQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_9
    SLICE_X14Y71.D4      net (fanout=4)        0.507   hijacker1/Gaussian1<7>
    SLICE_X14Y71.DMUX    Tilo                  0.261   hijacker1/OM1/DoGArr<15>
                                                       lut6035_1959
    SLICE_X10Y71.D5      net (fanout=1)        0.450   ][30656_1960
    SLICE_X10Y71.DMUX    Topdd                 0.393   hijacker1/DoGArr<7>
                                                       ][30656_1960_rt
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (5.390ns logic, 6.713ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.982ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.982ns (5.317ns logic, 6.665ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.978ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.978ns (5.137ns logic, 6.841ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.956ns (5.215ns logic, 6.741ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.951ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.951ns (5.318ns logic, 6.633ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.951ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.951ns (5.318ns logic, 6.633ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.910ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.910ns (5.215ns logic, 6.695ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.908ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.908ns (5.031ns logic, 6.877ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.904ns (5.317ns logic, 6.587ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.886ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.886ns (5.199ns logic, 6.687ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.865ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (5.417ns logic, 6.448ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.861ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.861ns (5.237ns logic, 6.624ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.853ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.853ns (5.407ns logic, 6.446ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.849ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.849ns (5.227ns logic, 6.622ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.842ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.842ns (5.063ns logic, 6.779ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.839ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.839ns (5.315ns logic, 6.524ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.834ns (5.418ns logic, 6.416ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.834ns (5.418ns logic, 6.416ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.827ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.827ns (5.305ns logic, 6.522ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.822ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.822ns (5.408ns logic, 6.414ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.822ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.822ns (5.408ns logic, 6.414ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.794ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.DX      net (fanout=5)        0.605   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Tdxcy                 0.087   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.794ns (5.025ns logic, 6.769ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (5.315ns logic, 6.478ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.791ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.791ns (5.131ns logic, 6.660ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.787ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.787ns (5.417ns logic, 6.370ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.787ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.AMUX    Topaa                 0.370   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.787ns (5.106ns logic, 6.681ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.507 - 0.526)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.AMUX      Tshcko                0.461   hijacker1/SaData_0<6>
                                                       hijacker1/SaData_0_1
    SLICE_X7Y64.B1       net (fanout=22)       5.696   hijacker1/SaData_0<1>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.784ns (1.954ns logic, 9.830ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (5.417ns logic, 6.366ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.BQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D5      net (fanout=5)        0.420   hijacker1/Gaussian1<3>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.AMUX    Tcina                 0.202   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (5.199ns logic, 6.584ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (5.417ns logic, 6.366ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.779ns (5.237ns logic, 6.542ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.779ns (5.237ns logic, 6.542ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.781ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.781ns (5.305ns logic, 6.476ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.779ns (5.121ns logic, 6.658ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.775ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.775ns (5.407ns logic, 6.368ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.769ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.769ns (5.299ns logic, 6.470ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.766ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.766ns (5.302ns logic, 6.464ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.757ns (5.315ns logic, 6.442ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.757ns (5.289ns logic, 6.468ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.757ns (5.315ns logic, 6.442ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (5.418ns logic, 6.334ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (5.418ns logic, 6.334ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (5.418ns logic, 6.334ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (5.418ns logic, 6.334ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.751ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X10Y71.B6      net (fanout=3)        0.500   hijacker1/OM1/ScaleSPArr<13>
    SLICE_X10Y71.DMUX    Topbd                 0.571   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<5>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.751ns (5.307ns logic, 6.444ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.734ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.CQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.AX      net (fanout=5)        0.677   hijacker1/Gaussian1<4>
    SLICE_X10Y71.DMUX    Taxd                  0.377   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.734ns (5.113ns logic, 6.621ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.725ns (5.163ns logic, 6.562ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.723ns (5.376ns logic, 6.347ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.719ns (5.196ns logic, 6.523ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.720ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.DQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_7
    SLICE_X10Y71.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<5>
    SLICE_X10Y71.DMUX    Topbd                 0.571   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<5>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.720ns (5.307ns logic, 6.413ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.713ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.BX      net (fanout=5)        0.615   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Tbxcy                 0.125   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.BMUX    Tcinb                 0.292   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A5       net (fanout=3)        0.756   hijacker1/DoGArr<5>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.713ns (5.153ns logic, 6.560ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.711ns (5.315ns logic, 6.396ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C3      net (fanout=5)        0.531   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.711ns (5.315ns logic, 6.396ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.709ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.709ns (5.131ns logic, 6.578ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.709ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.AQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.CX      net (fanout=5)        0.713   hijacker1/Gaussian1<2>
    SLICE_X10Y70.COUT    Tcxcy                 0.093   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.709ns (5.131ns logic, 6.578ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.AQ      Tcko                  0.408   hijacker1/Gaussian1<7>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_8
    SLICE_X10Y71.CX      net (fanout=5)        0.740   hijacker1/Gaussian1<6>
    SLICE_X10Y71.DMUX    Tcxd                  0.288   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A13      net (fanout=13)       0.758   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.708ns (5.024ns logic, 6.684ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (5.417ns logic, 6.288ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A5      net (fanout=3)        0.423   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (5.417ns logic, 6.288ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (5.417ns logic, 6.281ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (5.417ns logic, 6.281ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (5.417ns logic, 6.281ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (5.417ns logic, 6.281ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.697ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.AQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_4
    SLICE_X10Y70.C6      net (fanout=3)        0.577   hijacker1/OM1/ScaleSPArr<10>
    SLICE_X10Y70.COUT    Topcyc                0.277   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<2>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.697ns (5.274ns logic, 6.423ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A7       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.237ns logic, 6.457ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A9       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.237ns logic, 6.457ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A8       net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.237ns logic, 6.457ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.AX      net (fanout=3)        0.677   hijacker1/Gaussian1<0>
    SLICE_X10Y70.COUT    Taxcy                 0.199   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A11      net (fanout=13)       0.591   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.694ns (5.237ns logic, 6.457ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.599 - 0.618)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.DQ      Tcko                  0.408   hijacker1/Gaussian1<1>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B4      net (fanout=5)        0.469   hijacker1/Gaussian1<1>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.692ns (5.377ns logic, 6.315ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.692ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.DQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_3
    SLICE_X10Y70.B6      net (fanout=3)        0.469   hijacker1/OM1/ScaleSPArr<9>
    SLICE_X10Y70.COUT    Topcyb                0.380   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<1>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CMUX    Tcinc                 0.261   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A6       net (fanout=3)        0.657   hijacker1/DoGArr<6>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.692ns (5.377ns logic, 6.315ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y71.CQ      Tcko                  0.408   hijacker1/Gaussian1<5>
                                                       hijacker1/OM1/OM1/FilterL6b[0].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A5      net (fanout=5)        0.423   hijacker1/Gaussian1<4>
    SLICE_X10Y71.AMUX    Topaa                 0.370   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A4       net (fanout=3)        0.975   hijacker1/DoGArr<4>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.690ns (5.106ns logic, 6.584ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.687ns (5.299ns logic, 6.388ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.BQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_5
    SLICE_X10Y70.D6      net (fanout=3)        0.523   hijacker1/OM1/ScaleSPArr<11>
    SLICE_X10Y70.COUT    Topcyd                0.261   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.687ns (5.299ns logic, 6.388ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A17      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.684ns (5.302ns logic, 6.382ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<13>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_6
    SLICE_X10Y71.A6      net (fanout=3)        0.520   hijacker1/OM1/ScaleSPArr<12>
    SLICE_X10Y71.DMUX    Topad                 0.566   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<4>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A14      net (fanout=13)       0.676   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.684ns (5.302ns logic, 6.382ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.678ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.BMUX    Topab                 0.439   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    DSP48_X0Y17.A1       net (fanout=3)        0.816   hijacker1/DoGArr<1>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.678ns (5.175ns logic, 6.503ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A10      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.677ns (5.417ns logic, 6.260ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A15      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.677ns (5.417ns logic, 6.260ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      11.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.599 - 0.616)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y71.CQ       Tcko                  0.408   hijacker1/OM1/ScaleSPArr<9>
                                                       hijacker1/OM1/OM1/FilterL6b[1].MACpH/MACpH/ATFP/RoW/in_reg_2
    SLICE_X10Y70.A6      net (fanout=3)        0.501   hijacker1/OM1/ScaleSPArr<8>
    SLICE_X10Y70.COUT    Topcya                0.379   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_lut<0>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.CIN     net (fanout=1)        0.003   hijacker1/OM1/Msub_DHL[0].DoG_cy<3>
    SLICE_X10Y71.DMUX    Tcind                 0.302   hijacker1/DoGArr<7>
                                                       hijacker1/OM1/Msub_DHL[0].DoG_xor<7>
    DSP48_X0Y17.A12      net (fanout=13)       0.570   hijacker1/DoGArr<7>
    DSP48_X0Y17.M12      Tdspdo_A_M            2.835   hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
                                                       hijacker1/OM1/DHL[0].m_ac/Mmult_n0010
    SLICE_X7Y64.B5       net (fanout=4)        1.052   hijacker1/HarXDoGArr<5>
    SLICE_X7Y64.B        Tilo                  0.259   lut6171_134
                                                       lut6182_139
    SLICE_X7Y64.A5       net (fanout=1)        0.187   lut6182_139
    SLICE_X7Y64.A        Tilo                  0.259   lut6171_134
                                                       lut6183_140
    SLICE_X0Y48.A6       net (fanout=1)        1.487   lut6183_140
    SLICE_X0Y48.A        Tilo                  0.205   Inst_FBCtl/p2_wr_data_14
                                                       lut6184_141
    SLICE_X1Y60.A6       net (fanout=3)        1.171   lut6184_141
    SLICE_X1Y60.A        Tilo                  0.259   Inst_FBCtl/p2_wr_data_15
                                                       lut6211_154
    MCB_X0Y1.P2WRDATA25  net (fanout=1)        1.289   lut6211_154
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     11.677ns (5.417ns logic, 6.260ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_80 (SLICE_X10Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff_64 (FF)
  Destination:          hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_80 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff_64 to hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.AQ       Tcko                  0.198   hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<67>
                                                       hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff_64
    SLICE_X10Y49.DX      net (fanout=4)        0.231   hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<64>
    SLICE_X10Y49.CLK     Tdh         (-Th)     0.100   hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>
                                                       hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_80
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.098ns logic, 0.231ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_82 (SLICE_X10Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff_66 (FF)
  Destination:          hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_82 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff_66 to hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.CQ       Tcko                  0.198   hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<67>
                                                       hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff_66
    SLICE_X10Y49.AX      net (fanout=4)        0.235   hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<66>
    SLICE_X10Y49.CLK     Tdh         (-Th)     0.070   hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>
                                                       hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_82
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.128ns logic, 0.235ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56 (SLICE_X56Y64.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/hCornor/AdderTree_aij/RoW/in_reg_4 (FF)
  Destination:          hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/hCornor/AdderTree_aij/RoW/in_reg_4 to hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y64.AQ      Tcko                  0.200   hijacker1/OM1/hCornor/AdderTree_aij/RoW/in_reg<7>
                                                       hijacker1/OM1/hCornor/AdderTree_aij/RoW/in_reg_4
    SLICE_X56Y64.BI      net (fanout=3)        0.138   hijacker1/OM1/hCornor/AdderTree_aij/RoW/in_reg<4>
    SLICE_X56Y64.CLK     Tdh         (-Th)    -0.029   hijacker1/OM1/hCornor/IxIx_col_sum_SR<57>
                                                       hijacker1/OM1/hCornor/Mshreg_IxIx_col_sum_SR_56
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.229ns logic, 0.138ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y28.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y31.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y28.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y27.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y7.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y7.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y13.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y19.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y10.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y10.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y24.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y23.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y27.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[1].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/EXTL[0].loEx/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y6.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y8.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y11.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y9.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIyIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIy/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/hCornor/winIxIx/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_85/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_87/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_82/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_86/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_81/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_84/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_80/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[4].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[4].HerizontalBuff_83/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_82/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_86/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_81/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_87/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_83/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_85/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_80/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[2].HerizontalBuff<84>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_84/CLK
  Location pin: SLICE_X2Y70.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_80/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_87/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_83/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_85/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_82/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_84/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_81/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL5b[3].HerizontalBuff<86>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL5b[3].HerizontalBuff_86/CLK
  Location pin: SLICE_X6Y3.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_82/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_87/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_84/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_85/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_81/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_86/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_80/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<83>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_83/CLK
  Location pin: SLICE_X10Y49.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_3/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_6/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_1/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_5/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_0/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_7/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_2/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[1].HerizontalBuff<4>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[1].HerizontalBuff_4/CLK
  Location pin: SLICE_X22Y68.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_5/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_7/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_2/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_6/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_1/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_4/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<3>/CLK
  Logical resource: hijacker1/OM1/OM1/Mshreg_FilterL6b[0].HerizontalBuff_0/CLK
  Location pin: SLICE_X26Y65.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6116 paths analyzed, 1487 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.048ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (SLICE_X34Y24.C2), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.543 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X36Y25.C4      net (fanout=34)       5.258   Inst_camctlB/state_FSM_FFd2
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (1.503ns logic, 7.920ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.327ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.543 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X28Y25.C5      net (fanout=34)       4.908   Inst_camctlB/state_FSM_FFd2
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.327ns (1.457ns logic, 7.870ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.543 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X39Y16.C1      net (fanout=28)       5.763   Inst_camctlB/state_FSM_FFd1
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (0.993ns logic, 6.997ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.540ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X44Y30.D1      net (fanout=22)       1.042   Inst_camctlB/initA<0>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y25.C6      net (fanout=6)        1.859   Inst_camctlB/_n0130<32>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (1.677ns logic, 5.863ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X44Y30.D2      net (fanout=22)       0.951   Inst_camctlB/initA<1>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y25.C6      net (fanout=6)        1.859   Inst_camctlB/_n0130<32>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (1.724ns logic, 5.772ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.433ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X44Y30.D3      net (fanout=21)       0.888   Inst_camctlB/initA<2>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y25.C6      net (fanout=6)        1.859   Inst_camctlB/_n0130<32>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (1.724ns logic, 5.709ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X44Y30.D4      net (fanout=21)       0.688   Inst_camctlB/initA<3>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y25.C6      net (fanout=6)        1.859   Inst_camctlB/_n0130<32>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (1.677ns logic, 5.509ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.CQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X44Y30.D5      net (fanout=20)       0.611   Inst_camctlB/initA<4>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y25.C6      net (fanout=6)        1.859   Inst_camctlB/_n0130<32>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (1.677ns logic, 5.432ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X44Y30.D1      net (fanout=22)       1.042   Inst_camctlB/initA<0>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.723ns logic, 5.116ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.795ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X44Y30.D2      net (fanout=22)       0.951   Inst_camctlB/initA<1>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (1.770ns logic, 5.025ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.754ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X28Y25.C6      net (fanout=6)        1.859   Inst_camctlB/_n0130<32>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (1.933ns logic, 4.821ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X44Y30.D3      net (fanout=21)       0.888   Inst_camctlB/initA<2>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (1.770ns logic, 4.962ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X28Y25.C3      net (fanout=6)        2.151   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (1.457ns logic, 5.113ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.485ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X44Y30.D4      net (fanout=21)       0.688   Inst_camctlB/initA<3>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (1.723ns logic, 4.762ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.CQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X44Y30.D5      net (fanout=20)       0.611   Inst_camctlB/initA<4>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (1.723ns logic, 4.685ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.451 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y32.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X28Y25.C1      net (fanout=34)       1.931   Inst_camctlB/state_FSM_FFd3
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (1.457ns logic, 4.893ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (1.979ns logic, 4.074ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.DQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X42Y22.D2      net (fanout=8)        1.647   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (1.513ns logic, 4.503ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.894ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X36Y25.D1      net (fanout=10)       1.105   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X36Y25.C5      net (fanout=2)        0.363   lut10599_2889
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (1.764ns logic, 4.130ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.757ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X39Y16.A5      net (fanout=35)       2.788   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.308ns logic, 4.449ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.515ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X42Y22.D3      net (fanout=9)        1.146   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.515ns (1.513ns logic, 4.002ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X36Y25.C3      net (fanout=6)        1.236   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.503ns logic, 3.898ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.380ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.DMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X42Y22.C2      net (fanout=2)        0.576   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (1.732ns logic, 3.648ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X42Y22.C1      net (fanout=3)        0.612   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.662ns logic, 3.684ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X28Y25.C4      net (fanout=7)        0.920   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X28Y25.C       Tilo                  0.205   Inst_camctlB/Inst_LocalRst/RstQ_4
                                                       lut10588_2880
    SLICE_X39Y16.A4      net (fanout=2)        1.301   lut10588_2880
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (1.457ns logic, 3.882ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.318ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X42Y22.C4      net (fanout=3)        0.584   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (1.662ns logic, 3.656ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.317ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X42Y22.C6      net (fanout=4)        0.513   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.732ns logic, 3.585ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.293ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X42Y22.C3      net (fanout=4)        0.559   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (1.662ns logic, 3.631ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.290ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y25.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_0
    SLICE_X36Y25.D3      net (fanout=8)        0.501   Inst_camctlB/Inst_TWICtl/bitCount<0>
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X36Y25.C5      net (fanout=2)        0.363   lut10599_2889
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (1.764ns logic, 3.526ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.256ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.451 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y32.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X36Y25.C1      net (fanout=34)       1.091   Inst_camctlB/state_FSM_FFd3
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.503ns logic, 3.753ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.226ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y25.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_1
    SLICE_X36Y25.D4      net (fanout=7)        0.437   Inst_camctlB/Inst_TWICtl/bitCount<1>
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X36Y25.C5      net (fanout=2)        0.363   lut10599_2889
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (1.764ns logic, 3.462ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.196ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y25.DQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_2
    SLICE_X36Y25.D5      net (fanout=6)        0.407   Inst_camctlB/Inst_TWICtl/bitCount<2>
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X36Y25.C5      net (fanout=2)        0.363   lut10599_2889
    SLICE_X36Y25.CMUX    Tilo                  0.251   lut10599_2889
                                                       lut10609_2897
    SLICE_X39Y16.A6      net (fanout=1)        1.001   lut10609_2897
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (1.764ns logic, 3.432ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X42Y22.C5      net (fanout=3)        0.427   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y16.A3      net (fanout=18)       1.195   lut10483_2807
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (1.662ns logic, 3.499ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y29.AQ      Tcko                  0.447   Inst_camctlB/initFb<1>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    SLICE_X39Y16.A1      net (fanout=8)        1.992   Inst_camctlB/initFb<0>
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.308ns logic, 3.653ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.256ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X39Y16.A2      net (fanout=36)       1.287   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X39Y16.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10610_2898
    SLICE_X39Y16.C2      net (fanout=1)        0.427   lut10610_2898
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.308ns logic, 2.948ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.232 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/int_Rst to Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.DMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X39Y16.C4      net (fanout=13)       0.317   Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X39Y16.CMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       lut10611_2899
    SLICE_X34Y24.C2      net (fanout=1)        1.234   lut10611_2899
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10614_2902
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (1.063ns logic, 1.551ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM30 (SLICE_X38Y43.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      8.798ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.547 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X44Y32.B1      net (fanout=34)       6.211   Inst_camctlB/state_FSM_FFd2
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (0.898ns logic, 7.900ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      7.756ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.547 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X44Y32.B5      net (fanout=28)       5.169   Inst_camctlB/state_FSM_FFd1
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (0.898ns logic, 6.858ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      4.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.239 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X44Y30.D1      net (fanout=22)       1.042   Inst_camctlB/initA<0>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X44Y32.B3      net (fanout=6)        0.571   Inst_camctlB/_n0130<32>
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (1.118ns logic, 3.302ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.239 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X44Y30.D2      net (fanout=22)       0.951   Inst_camctlB/initA<1>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X44Y32.B3      net (fanout=6)        0.571   Inst_camctlB/_n0130<32>
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.165ns logic, 3.211ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      4.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.239 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X44Y30.D3      net (fanout=21)       0.888   Inst_camctlB/initA<2>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X44Y32.B3      net (fanout=6)        0.571   Inst_camctlB/_n0130<32>
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (1.165ns logic, 3.148ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      4.274ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.455 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/DONE_O to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X44Y32.B4      net (fanout=5)        1.631   Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (0.954ns logic, 3.320ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.239 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X44Y30.D4      net (fanout=21)       0.688   Inst_camctlB/initA<3>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X44Y32.B3      net (fanout=6)        0.571   Inst_camctlB/_n0130<32>
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.118ns logic, 2.948ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      3.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.239 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.CQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X44Y30.D5      net (fanout=20)       0.611   Inst_camctlB/initA<4>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X44Y32.B3      net (fanout=6)        0.571   Inst_camctlB/_n0130<32>
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.118ns logic, 2.871ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      3.670ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.455 - 0.477)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/ERR_O to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    SLICE_X44Y32.B2      net (fanout=5)        1.083   Inst_camctlB/Inst_TWICtl/ERR_O
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.898ns logic, 2.772ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.455 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X44Y32.B3      net (fanout=6)        0.571   Inst_camctlB/_n0130<32>
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.374ns logic, 2.260ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM30 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      3.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Mram_CamInitRAM30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y32.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X44Y32.B6      net (fanout=34)       0.920   Inst_camctlB/state_FSM_FFd3
    SLICE_X44Y32.B       Tilo                  0.203   lut5123_0
                                                       lut5123_0
    SLICE_X38Y43.CE      net (fanout=5)        1.689   lut5123_0
    SLICE_X38Y43.CLK     Tceck                 0.304   Inst_camctlB/_n0130<29>
                                                       Inst_camctlB/Mram_CamInitRAM30
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.898ns logic, 2.609ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (SLICE_X34Y24.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.543 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X36Y25.C4      net (fanout=34)       5.258   Inst_camctlB/state_FSM_FFd2
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (1.403ns logic, 7.067ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.543 - 0.616)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y72.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X39Y25.A2      net (fanout=28)       5.167   Inst_camctlB/state_FSM_FFd1
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (1.198ns logic, 6.499ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.886ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X44Y30.D1      net (fanout=22)       1.042   Inst_camctlB/initA<0>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (1.623ns logic, 4.263ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X44Y30.D2      net (fanout=22)       0.951   Inst_camctlB/initA<1>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.670ns logic, 4.172ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.779ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BMUX    Tshcko                0.455   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X44Y30.D3      net (fanout=21)       0.888   Inst_camctlB/initA<2>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.670ns logic, 4.109ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.532ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.BQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X44Y30.D4      net (fanout=21)       0.688   Inst_camctlB/initA<3>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.623ns logic, 3.909ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.455ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.CQ      Tcko                  0.408   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X44Y30.D5      net (fanout=20)       0.611   Inst_camctlB/initA<4>
    SLICE_X44Y30.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.623ns logic, 3.832ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.232 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y30.D       Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X36Y25.C2      net (fanout=6)        1.412   Inst_camctlB/_n0130<32>
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (1.879ns logic, 3.221ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.451 - 0.485)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y32.AQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X36Y25.C1      net (fanout=34)       1.091   Inst_camctlB/state_FSM_FFd3
    SLICE_X36Y25.C       Tilo                  0.205   lut10599_2889
                                                       lut10600_2890
    SLICE_X39Y25.A3      net (fanout=1)        0.477   lut10600_2890
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.403ns logic, 2.900ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.260ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.DQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X42Y22.D2      net (fanout=8)        1.647   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (1.200ns logic, 3.060ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y29.AQ      Tcko                  0.447   Inst_camctlB/initFb<1>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    SLICE_X39Y25.A1      net (fanout=8)        1.313   Inst_camctlB/initFb<0>
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.254ns logic, 2.645ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.232 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/int_Rst to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.DMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X39Y25.A6      net (fanout=13)       1.249   Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.268ns logic, 2.581ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.817ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/addrNData to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y26.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X39Y25.A4      net (fanout=7)        1.287   Inst_camctlB/Inst_TWICtl/addrNData
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (1.198ns logic, 2.619ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y22.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X42Y22.D3      net (fanout=9)        1.146   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (1.200ns logic, 2.559ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.DMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X42Y22.C2      net (fanout=2)        0.576   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.419ns logic, 2.205ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.232 - 0.247)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X42Y22.C1      net (fanout=3)        0.612   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.349ns logic, 2.241ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.562ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X42Y22.C4      net (fanout=3)        0.584   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.349ns logic, 2.213ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X42Y22.C6      net (fanout=4)        0.513   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.419ns logic, 2.142ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X36Y25.D1      net (fanout=10)       1.105   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X39Y24.A3      net (fanout=2)        0.507   lut10599_2889
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.200ns logic, 2.348ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.537ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X42Y22.C3      net (fanout=4)        0.559   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.349ns logic, 2.188ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/currAddr_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlB/Inst_TWICtl/currAddr_0
    SLICE_X39Y25.A5      net (fanout=6)        0.914   Inst_camctlB/Inst_TWICtl/currAddr<0>
    SLICE_X39Y25.A       Tilo                  0.259   lut10631_2913
                                                       lut10601_2891
    SLICE_X39Y24.A1      net (fanout=1)        0.596   lut10601_2891
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.198ns logic, 2.246ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X42Y22.C5      net (fanout=3)        0.427   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X42Y22.C       Tilo                  0.205   lut10483_2807
                                                       lut10472_2802
    SLICE_X42Y22.D5      net (fanout=9)        0.216   lut10472_2802
    SLICE_X42Y22.D       Tilo                  0.205   lut10483_2807
                                                       lut10483_2807
    SLICE_X39Y24.A6      net (fanout=18)       0.677   lut10483_2807
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.349ns logic, 2.056ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y25.BQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_0
    SLICE_X36Y25.D3      net (fanout=8)        0.501   Inst_camctlB/Inst_TWICtl/bitCount<0>
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X39Y24.A3      net (fanout=2)        0.507   lut10599_2889
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (1.200ns logic, 1.744ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y25.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_1
    SLICE_X36Y25.D4      net (fanout=7)        0.437   Inst_camctlB/Inst_TWICtl/bitCount<1>
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X39Y24.A3      net (fanout=2)        0.507   lut10599_2889
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (1.200ns logic, 1.680ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y25.DQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_2
    SLICE_X36Y25.D5      net (fanout=6)        0.407   Inst_camctlB/Inst_TWICtl/bitCount<2>
    SLICE_X36Y25.D       Tilo                  0.205   lut10599_2889
                                                       lut10599_2889
    SLICE_X39Y24.A3      net (fanout=2)        0.507   lut10599_2889
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.200ns logic, 1.650ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.726ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X39Y24.A2      net (fanout=26)       0.995   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.995ns logic, 1.731ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X39Y24.A4      net (fanout=36)       0.705   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.995ns logic, 1.441ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.AQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X39Y24.A5      net (fanout=35)       0.613   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X39Y24.A       Tilo                  0.259   lut10602_2892
                                                       lut10602_2892
    SLICE_X34Y24.A3      net (fanout=1)        0.736   lut10602_2892
    SLICE_X34Y24.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       lut10603_2893
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.995ns logic, 1.349ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM6 (SLICE_X34Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_5 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_5 to Inst_camctlA/Mram_CamInitRAM6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.CQ      Tcko                  0.198   Inst_camctlA/initFb<5>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_5
    SLICE_X34Y13.DX      net (fanout=3)        0.218   Inst_camctlA/initFb<5>
    SLICE_X34Y13.CLK     Tdh         (-Th)     0.081   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM6
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.117ns logic, 0.218ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM17 (SLICE_X26Y13.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM17 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Mram_CamInitRAM17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y12.BQ      Tcko                  0.200   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X26Y13.D4      net (fanout=21)       0.273   Inst_camctlA/initA<3>
    SLICE_X26Y13.CLK     Tah         (-Th)     0.128   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM17
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.072ns logic, 0.273ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM18 (SLICE_X26Y13.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Mram_CamInitRAM18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y12.BQ      Tcko                  0.200   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X26Y13.D4      net (fanout=21)       0.273   Inst_camctlA/initA<3>
    SLICE_X26Y13.CLK     Tah         (-Th)     0.128   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM18
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.072ns logic, 0.273ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X6Y10.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X26Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X30Y20.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X34Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X38Y43.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X44Y30.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X44Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y38.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_0/CK
  Location pin: SLICE_X46Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_1/CK
  Location pin: SLICE_X46Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_2/CK
  Location pin: SLICE_X46Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<3>/CLK
  Logical resource: Inst_camctlB/waitCnt_3/CK
  Location pin: SLICE_X46Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_4/CK
  Location pin: SLICE_X46Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_5/CK
  Location pin: SLICE_X46Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_6/CK
  Location pin: SLICE_X46Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<7>/CLK
  Logical resource: Inst_camctlB/waitCnt_7/CK
  Location pin: SLICE_X46Y34.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_8/CK
  Location pin: SLICE_X46Y35.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_9/CK
  Location pin: SLICE_X46Y35.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_10/CK
  Location pin: SLICE_X46Y35.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<11>/CLK
  Logical resource: Inst_camctlB/waitCnt_11/CK
  Location pin: SLICE_X46Y35.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_12/CK
  Location pin: SLICE_X46Y36.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_13/CK
  Location pin: SLICE_X46Y36.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/waitCnt<14>/CLK
  Logical resource: Inst_camctlB/waitCnt_14/CK
  Location pin: SLICE_X46Y36.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_0/CK
  Location pin: SLICE_X24Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_1/CK
  Location pin: SLICE_X24Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_2/CK
  Location pin: SLICE_X24Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_3/CK
  Location pin: SLICE_X24Y13.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_4/CK
  Location pin: SLICE_X24Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_5/CK
  Location pin: SLICE_X24Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_6/CK
  Location pin: SLICE_X24Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_7/CK
  Location pin: SLICE_X24Y14.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_8/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_9/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_10/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_11/CK
  Location pin: SLICE_X24Y15.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12157 paths analyzed, 1259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.930ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (SLICE_X46Y62.CE), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B4      net (fanout=48)       1.486   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.795ns (1.503ns logic, 6.292ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B4      net (fanout=48)       1.486   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (1.611ns logic, 6.025ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B5      net (fanout=48)       1.579   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (1.503ns logic, 6.104ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.D2      net (fanout=48)       1.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.503ns logic, 6.069ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.D2      net (fanout=48)       1.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (1.665ns logic, 5.832ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B5      net (fanout=48)       1.579   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.314ns (1.611ns logic, 5.703ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C6      net (fanout=42)       1.150   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (1.449ns logic, 5.754ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B6      net (fanout=42)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.503ns logic, 5.680ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C1      net (fanout=48)       1.055   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (1.449ns logic, 5.659ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B6      net (fanout=42)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (1.611ns logic, 5.517ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B6      net (fanout=42)       0.799   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (1.503ns logic, 5.605ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B1      net (fanout=48)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (1.611ns logic, 5.467ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B4      net (fanout=49)       1.018   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (1.503ns logic, 5.543ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B3      net (fanout=42)       1.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (1.449ns logic, 5.607ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B4      net (fanout=49)       1.179   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (1.611ns logic, 5.416ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C4      net (fanout=49)       0.962   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (1.449ns logic, 5.566ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B1      net (fanout=43)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.998ns (1.503ns logic, 5.495ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C3      net (fanout=42)       0.934   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.449ns logic, 5.538ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B3      net (fanout=49)       0.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.503ns logic, 5.474ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B2      net (fanout=42)       0.647   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.956ns (1.503ns logic, 5.453ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B6      net (fanout=42)       0.799   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (1.611ns logic, 5.338ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B3      net (fanout=43)       1.023   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.611ns logic, 5.260ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B6      net (fanout=42)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.890ns (1.611ns logic, 5.279ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C5      net (fanout=43)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (1.449ns logic, 5.412ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B6      net (fanout=42)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (1.503ns logic, 5.382ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B2      net (fanout=42)       0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.611ns logic, 5.231ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B1      net (fanout=43)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.611ns logic, 5.228ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B1      net (fanout=48)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (1.503ns logic, 5.332ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B2      net (fanout=51)       0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.520ns logic, 5.311ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.D4      net (fanout=42)       0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (1.503ns logic, 5.352ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C6      net (fanout=42)       1.150   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (1.557ns logic, 5.290ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B3      net (fanout=49)       0.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.818ns (1.611ns logic, 5.207ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B5      net (fanout=51)       0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.802ns (1.628ns logic, 5.174ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B2      net (fanout=42)       0.647   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (1.611ns logic, 5.186ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B4      net (fanout=49)       1.179   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (1.503ns logic, 5.281ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B1      net (fanout=49)       1.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (1.449ns logic, 5.318ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B1      net (fanout=42)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (1.503ns logic, 5.261ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B4      net (fanout=49)       1.018   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (1.611ns logic, 5.142ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C1      net (fanout=48)       1.055   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.752ns (1.557ns logic, 5.195ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B5      net (fanout=51)       0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.520ns logic, 5.237ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.D4      net (fanout=42)       0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.780ns (1.665ns logic, 5.115ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.D1      net (fanout=43)       0.713   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (1.503ns logic, 5.197ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C4      net (fanout=49)       0.962   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (1.557ns logic, 5.102ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C3      net (fanout=42)       0.934   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (1.557ns logic, 5.074ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B3      net (fanout=43)       1.023   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.628ns (1.503ns logic, 5.125ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.D1      net (fanout=43)       0.713   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.625ns (1.665ns logic, 4.960ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B2      net (fanout=42)       0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (1.503ns logic, 5.096ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.598ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B5      net (fanout=51)       0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.598ns (1.628ns logic, 4.970ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B2      net (fanout=48)       1.288   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (1.449ns logic, 5.141ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B5      net (fanout=51)       0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.520ns logic, 5.039ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.D3      net (fanout=42)       0.567   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.503ns logic, 5.051ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B3      net (fanout=43)       0.512   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.540ns (1.503ns logic, 5.037ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B2      net (fanout=51)       0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (1.628ns logic, 4.910ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C5      net (fanout=43)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.557ns logic, 4.948ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.D3      net (fanout=42)       0.567   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (1.665ns logic, 4.814ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B1      net (fanout=42)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (1.611ns logic, 4.860ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B3      net (fanout=42)       1.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.464ns (1.244ns logic, 5.220ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.D5      net (fanout=49)       0.404   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (1.503ns logic, 4.888ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.D5      net (fanout=49)       0.404   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (1.665ns logic, 4.651ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B4      net (fanout=43)       0.995   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.449ns logic, 4.848ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B3      net (fanout=43)       0.512   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.611ns logic, 4.636ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B1      net (fanout=49)       1.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.244ns logic, 4.931ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B5      net (fanout=42)       0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      6.078ns (1.449ns logic, 4.629ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B2      net (fanout=48)       1.288   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (1.244ns logic, 4.754ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B6      net (fanout=51)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.466ns logic, 4.507ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B4      net (fanout=43)       0.995   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.705ns (1.244ns logic, 4.461ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B5      net (fanout=42)       0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.244ns logic, 4.242ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B6      net (fanout=51)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.261ns logic, 4.120ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (SLICE_X46Y62.CE), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B4      net (fanout=48)       1.486   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (1.482ns logic, 6.292ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B4      net (fanout=48)       1.486   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.590ns logic, 6.025ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B5      net (fanout=48)       1.579   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (1.482ns logic, 6.104ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.D2      net (fanout=48)       1.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (1.482ns logic, 6.069ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.D2      net (fanout=48)       1.585   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (1.644ns logic, 5.832ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B5      net (fanout=48)       1.579   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (1.590ns logic, 5.703ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.182ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C6      net (fanout=42)       1.150   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (1.428ns logic, 5.754ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.162ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B6      net (fanout=42)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (1.482ns logic, 5.680ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C1      net (fanout=48)       1.055   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (1.428ns logic, 5.659ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B6      net (fanout=42)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.107ns (1.590ns logic, 5.517ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B6      net (fanout=42)       0.799   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (1.482ns logic, 5.605ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B1      net (fanout=48)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (1.590ns logic, 5.467ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B4      net (fanout=49)       1.018   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (1.482ns logic, 5.543ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B3      net (fanout=42)       1.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.035ns (1.428ns logic, 5.607ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B4      net (fanout=49)       1.179   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (1.590ns logic, 5.416ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C4      net (fanout=49)       0.962   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (1.428ns logic, 5.566ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B1      net (fanout=43)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.482ns logic, 5.495ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C3      net (fanout=42)       0.934   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (1.428ns logic, 5.538ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B3      net (fanout=49)       0.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.956ns (1.482ns logic, 5.474ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B2      net (fanout=42)       0.647   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (1.482ns logic, 5.453ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B6      net (fanout=42)       0.799   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.928ns (1.590ns logic, 5.338ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B3      net (fanout=43)       1.023   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (1.590ns logic, 5.260ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B6      net (fanout=42)       1.155   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.590ns logic, 5.279ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C5      net (fanout=43)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X42Y75.A1      net (fanout=38)       0.945   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (1.428ns logic, 5.412ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B6      net (fanout=42)       1.280   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.482ns logic, 5.382ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B2      net (fanout=42)       0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (1.590ns logic, 5.231ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B1      net (fanout=43)       0.689   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.818ns (1.590ns logic, 5.228ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B1      net (fanout=48)       1.230   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (1.482ns logic, 5.332ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B2      net (fanout=51)       0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.810ns (1.499ns logic, 5.311ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.D4      net (fanout=42)       0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (1.482ns logic, 5.352ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C6      net (fanout=42)       1.150   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (1.536ns logic, 5.290ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B3      net (fanout=49)       0.668   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (1.590ns logic, 5.207ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B5      net (fanout=51)       0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X43Y73.D2      net (fanout=72)       0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.781ns (1.607ns logic, 5.174ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B2      net (fanout=42)       0.647   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.590ns logic, 5.186ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B4      net (fanout=49)       1.179   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.482ns logic, 5.281ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B1      net (fanout=49)       1.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (1.428ns logic, 5.318ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B1      net (fanout=42)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (1.482ns logic, 5.261ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B4      net (fanout=49)       1.018   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (1.590ns logic, 5.142ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C1      net (fanout=48)       1.055   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (1.536ns logic, 5.195ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B5      net (fanout=51)       0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X42Y75.A2      net (fanout=41)       1.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.499ns logic, 5.237ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.D4      net (fanout=42)       0.868   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.759ns (1.644ns logic, 5.115ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.D1      net (fanout=43)       0.713   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.679ns (1.482ns logic, 5.197ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C4      net (fanout=49)       0.962   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (1.536ns logic, 5.102ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C3      net (fanout=42)       0.934   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (1.536ns logic, 5.074ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B3      net (fanout=43)       1.023   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.482ns logic, 5.125ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.D1      net (fanout=43)       0.713   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (1.644ns logic, 4.960ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B2      net (fanout=42)       0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (1.482ns logic, 5.096ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B5      net (fanout=51)       0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X43Y73.D3      net (fanout=41)       1.286   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (1.607ns logic, 4.970ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B2      net (fanout=48)       1.288   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (1.428ns logic, 5.141ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B5      net (fanout=51)       0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X43Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X42Y75.A4      net (fanout=72)       0.443   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (1.499ns logic, 5.039ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.D3      net (fanout=42)       0.567   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (1.482ns logic, 5.051ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B3      net (fanout=43)       0.512   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X42Y75.A6      net (fanout=35)       0.866   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (1.482ns logic, 5.037ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B2      net (fanout=51)       0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (1.607ns logic, 4.910ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.484ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C5      net (fanout=43)       0.808   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y78.C       Tilo                  0.205   lut14150_4142
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<4>1
    SLICE_X43Y73.D1      net (fanout=38)       0.887   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<4>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (1.536ns logic, 4.948ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.D3      net (fanout=42)       0.567   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (1.644ns logic, 4.814ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B1      net (fanout=42)       0.736   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (1.590ns logic, 4.860ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.576 - 0.580)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B3      net (fanout=42)       1.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (1.223ns logic, 5.220ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.D5      net (fanout=49)       0.404   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.D       Tilo                  0.259   lut12574_2173
                                                       lut12574_2173
    SLICE_X42Y75.A3      net (fanout=23)       0.825   lut12574_2173
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (1.482ns logic, 4.888ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.D5      net (fanout=49)       0.404   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X41Y78.DMUX    Tilo                  0.313   lut12574_2173
                                                       lut14029_4094
    SLICE_X43Y73.D5      net (fanout=7)        0.994   lut14029_4094
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.295ns (1.644ns logic, 4.651ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B4      net (fanout=43)       0.995   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (1.428ns logic, 4.848ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.226ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B3      net (fanout=43)       0.512   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X41Y75.B       Tilo                  0.259   lut12575_3753
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1
    SLICE_X43Y73.D4      net (fanout=35)       0.871   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X43Y73.DMUX    Tilo                  0.313   lut14404_4197
                                                       lut14404_4197
    SLICE_X47Y49.B5      net (fanout=1)        1.998   lut14404_4197
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (1.590ns logic, 4.636ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B1      net (fanout=49)       1.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.223ns logic, 4.931ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B5      net (fanout=42)       0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.428ns logic, 4.629ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B2      net (fanout=48)       1.288   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.223ns logic, 4.754ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.952ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B6      net (fanout=51)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X42Y75.A5      net (fanout=27)       0.194   lut12547_2132
    SLICE_X42Y75.A       Tilo                  0.205   lut12547_2132
                                                       lut14403_4196
    SLICE_X47Y49.B1      net (fanout=1)        2.404   lut14403_4196
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (1.445ns logic, 4.507ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B4      net (fanout=43)       0.995   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (1.223ns logic, 4.461ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.576 - 0.606)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B5      net (fanout=42)       0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (1.223ns logic, 4.242ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.576 - 0.604)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B6      net (fanout=51)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    SLICE_X42Y75.B       Tilo                  0.205   lut12547_2132
                                                       lut12547_2132
    SLICE_X47Y49.B3      net (fanout=27)       2.211   lut12547_2132
    SLICE_X47Y49.BMUX    Tilo                  0.313   lut6470_218
                                                       lut14405_4198
    SLICE_X46Y62.CE      net (fanout=3)        1.255   ][36578_4199
    SLICE_X46Y62.CLK     Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    -------------------------------------------------  ---------------------------
    Total                                      5.360ns (1.240ns logic, 4.120ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (SLICE_X41Y85.CE), 238 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.B6      net (fanout=10)       1.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (2.965ns logic, 4.715ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X42Y86.D5      net (fanout=11)       1.113   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X42Y86.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (2.780ns logic, 4.820ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y87.DX      net (fanout=6)        1.472   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y87.COUT    Tdxcy                 0.087   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (2.552ns logic, 5.025ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.573ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y87.DX      net (fanout=6)        1.472   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y87.COUT    Tdxcy                 0.087   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.573ns (2.462ns logic, 5.111ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.DMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X42Y87.C6      net (fanout=10)       1.078   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X42Y87.DQ      Tad_logic             0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (2.729ns logic, 4.782ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y87.A3      net (fanout=9)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y87.COUT    Topcya                0.379   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (2.844ns logic, 4.662ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X44Y88.A4      net (fanout=12)       1.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X44Y88.AMUX    Topaa                 0.370   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (2.543ns logic, 4.960ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y87.A3      net (fanout=9)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y87.COUT    Topcya                0.379   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (2.754ns logic, 4.748ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y87.B4      net (fanout=10)       1.099   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y87.COUT    Topcyb                0.380   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (2.845ns logic, 4.652ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y87.B4      net (fanout=10)       1.099   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y87.COUT    Topcyb                0.380   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (2.755ns logic, 4.738ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.B6      net (fanout=10)       1.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (2.710ns logic, 4.783ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.486ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X44Y88.A4      net (fanout=12)       1.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X44Y88.BMUX    Topab                 0.439   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (2.612ns logic, 4.874ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.A5      net (fanout=9)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (2.985ns logic, 4.497ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X42Y87.A6      net (fanout=12)       0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X42Y87.DQ      Tad_logic             0.954   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.868ns logic, 4.563ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y87.A3      net (fanout=9)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y87.BMUX    Topab                 0.439   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A2      net (fanout=1)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (2.612ns logic, 4.809ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y87.C2      net (fanout=11)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y87.COUT    Topcyc                0.277   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (2.672ns logic, 4.743ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.411ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y87.C2      net (fanout=11)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y87.COUT    Topcyc                0.277   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (2.582ns logic, 4.829ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.379ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y87.A3      net (fanout=9)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y87.DMUX    Topad                 0.566   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (2.739ns logic, 4.640ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y87.B4      net (fanout=10)       1.099   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y87.DMUX    Topbd                 0.571   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (2.744ns logic, 4.630ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.AX      net (fanout=9)        0.846   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (2.815ns logic, 4.553ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X42Y86.D5      net (fanout=11)       1.113   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X42Y86.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.477ns logic, 4.888ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X42Y87.AX      net (fanout=12)       0.966   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X42Y87.DQ      Tito_logic            0.773   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (2.687ns logic, 4.670ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y87.B4      net (fanout=10)       1.099   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y87.BMUX    Topbb                 0.376   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A2      net (fanout=1)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (2.549ns logic, 4.799ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X42Y87.D2      net (fanout=8)        1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X42Y87.DQ      Tad_logic             0.778   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut13626_2151
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (2.622ns logic, 4.724ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.328ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X42Y87.B6      net (fanout=11)       0.839   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X42Y87.DQ      Tad_logic             0.941   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (2.785ns logic, 4.543ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X44Y87.D4      net (fanout=11)       1.091   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X44Y87.COUT    Topcyd                0.261   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (2.656ns logic, 4.644ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.296ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X44Y87.D4      net (fanout=11)       1.091   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X44Y87.COUT    Topcyd                0.261   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.296ns (2.566ns logic, 4.730ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.A5      net (fanout=9)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (2.723ns logic, 4.565ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X42Y86.DX      net (fanout=11)       0.949   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X42Y86.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (2.617ns logic, 4.656ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y87.A3      net (fanout=9)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y87.AMUX    Topaa                 0.370   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A3      net (fanout=1)        0.541   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<0>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.543ns logic, 4.718ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y87.C2      net (fanout=11)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y87.DMUX    Topcd                 0.435   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (2.538ns logic, 4.721ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.DMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X42Y87.CX      net (fanout=10)       0.951   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X42Y87.DQ      Tito_logic            0.663   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (2.577ns logic, 4.655ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.227ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.BX      net (fanout=10)       0.773   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.227ns (2.747ns logic, 4.480ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.204ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X42Y86.C6      net (fanout=11)       0.682   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X42Y86.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.204ns (2.815ns logic, 4.389ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X42Y87.BX      net (fanout=11)       0.930   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X42Y87.DQ      Tito_logic            0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (2.558ns logic, 4.634ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.AX      net (fanout=9)        0.846   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.DMUX    Taxd                  0.369   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (2.542ns logic, 4.621ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X42Y87.B5      net (fanout=6)        0.577   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X42Y87.DQ      Tad_logic             0.941   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (2.855ns logic, 4.281ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.118ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X44Y87.D4      net (fanout=11)       1.091   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X44Y87.DMUX    Topdd                 0.393   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.118ns (2.496ns logic, 4.622ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X42Y86.CX      net (fanout=11)       0.778   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X42Y86.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (2.627ns logic, 4.485ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.062ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X42Y86.B5      net (fanout=6)        0.390   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X42Y86.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.062ns (2.965ns logic, 4.097ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.052ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.B6      net (fanout=10)       1.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C3      net (fanout=1)        0.707   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.052ns (2.687ns logic, 4.365ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.B2      net (fanout=6)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.COUT    Topcyb                0.380   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (2.845ns logic, 4.179ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.033ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y87.A3      net (fanout=9)        1.109   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y87.CMUX    Topac                 0.537   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A6      net (fanout=1)        0.146   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (2.710ns logic, 4.323ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.BX      net (fanout=10)       0.773   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.DMUX    Tbxd                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (2.483ns logic, 4.548ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.B2      net (fanout=6)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.COUT    Topcyb                0.380   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (2.755ns logic, 4.265ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.012ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y87.B4      net (fanout=10)       1.099   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y87.CMUX    Topbc                 0.526   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A6      net (fanout=1)        0.146   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (2.699ns logic, 4.313ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X44Y88.B4      net (fanout=11)       1.036   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X44Y88.BMUX    Topbb                 0.376   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (2.479ns logic, 4.507ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.971ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X42Y86.C6      net (fanout=11)       0.682   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X42Y86.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (2.514ns logic, 4.457ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.949ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X42Y86.A6      net (fanout=6)        0.327   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X42Y86.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (2.915ns logic, 4.034ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y87.C2      net (fanout=11)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y87.CMUX    Topcc                 0.413   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A6      net (fanout=1)        0.146   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.516ns logic, 4.404ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.910ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X42Y86.C5      net (fanout=6)        0.388   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X42Y86.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.910ns (2.815ns logic, 4.095ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.916ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.B6      net (fanout=10)       1.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.C1      net (fanout=1)        0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (2.808ns logic, 4.108ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.915ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X42Y86.CX      net (fanout=11)       0.778   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X42Y86.DMUX    Tcxd                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (2.362ns logic, 4.553ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.B2      net (fanout=6)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.DMUX    Topbd                 0.571   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (2.744ns logic, 4.157ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X42Y87.A5      net (fanout=6)        0.399   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X42Y87.DQ      Tad_logic             0.954   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (2.798ns logic, 4.103ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X42Y86.D6      net (fanout=6)        0.330   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X42Y86.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.DQ      Tito_logic            0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (2.850ns logic, 4.037ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.B2      net (fanout=6)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.BMUX    Topbb                 0.376   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A2      net (fanout=1)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (2.549ns logic, 4.326ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X42Y86.B5      net (fanout=6)        0.390   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X42Y86.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (2.710ns logic, 4.165ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y88.A3      net (fanout=6)        0.842   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y88.AMUX    Topaa                 0.370   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (2.473ns logic, 4.399ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y88.A3      net (fanout=6)        0.842   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y88.BMUX    Topab                 0.439   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (2.542ns logic, 4.313ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.853ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.A5      net (fanout=9)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C3      net (fanout=1)        0.707   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.853ns (2.706ns logic, 4.147ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.DMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    SLICE_X42Y87.D4      net (fanout=3)        0.446   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
    SLICE_X42Y87.DQ      Tad_logic             0.778   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       lut13626_2151
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (2.692ns logic, 4.150ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.836ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X42Y86.D5      net (fanout=11)       1.113   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X42Y86.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.C1      net (fanout=1)        0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (2.623ns logic, 4.213ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.785ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    SLICE_X42Y87.C5      net (fanout=6)        0.422   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
    SLICE_X42Y87.DQ      Tad_logic             0.815   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>_rt
    SLICE_X43Y87.D2      net (fanout=1)        1.263   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (2.659ns logic, 4.126ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.A4      net (fanout=6)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.COUT    Topcya                0.379   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (2.774ns logic, 4.009ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.A4      net (fanout=6)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.COUT    Topcya                0.379   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.779ns (2.684ns logic, 4.095ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X42Y85.C2      net (fanout=6)        0.778   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X42Y85.C       Tilo                  0.205   lut13723_4027
                                                       lut13723_4027
    SLICE_X42Y85.B6      net (fanout=1)        0.219   lut13723_4027
    SLICE_X42Y85.B       Tilo                  0.205   lut13723_4027
                                                       lut13724_4028
    SLICE_X43Y86.B2      net (fanout=1)        0.700   lut13724_4028
    SLICE_X43Y86.B       Tilo                  0.259   lut13725_4029
                                                       lut13725_4029
    SLICE_X43Y86.A4      net (fanout=2)        1.096   lut13725_4029
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (2.324ns logic, 4.441ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.755ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X42Y86.A6      net (fanout=6)        0.327   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X42Y86.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.755ns (2.653ns logic, 4.102ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X42Y85.C1      net (fanout=11)       0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X42Y85.C       Tilo                  0.205   lut13723_4027
                                                       lut13723_4027
    SLICE_X42Y85.B6      net (fanout=1)        0.219   lut13723_4027
    SLICE_X42Y85.B       Tilo                  0.205   lut13723_4027
                                                       lut13724_4028
    SLICE_X43Y86.B2      net (fanout=1)        0.700   lut13724_4028
    SLICE_X43Y86.B       Tilo                  0.259   lut13725_4029
                                                       lut13725_4029
    SLICE_X43Y86.A4      net (fanout=2)        1.096   lut13725_4029
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (2.254ns logic, 4.506ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.749ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.AX      net (fanout=6)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.COUT    Taxcy                 0.199   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.749ns (2.594ns logic, 4.155ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.AX      net (fanout=6)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.COUT    Taxcy                 0.199   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (2.504ns logic, 4.241ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X44Y88.B2      net (fanout=6)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X44Y88.BMUX    Topbb                 0.376   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (2.549ns logic, 4.185ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.AX      net (fanout=9)        0.846   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.CMUX    Taxc                  0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C3      net (fanout=1)        0.707   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (2.517ns logic, 4.203ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.A5      net (fanout=9)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.C1      net (fanout=1)        0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (2.828ns logic, 3.890ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.A4      net (fanout=6)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.BMUX    Topab                 0.439   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A2      net (fanout=1)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (2.542ns logic, 4.156ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X42Y86.C5      net (fanout=6)        0.388   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X42Y86.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.514ns logic, 4.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y87.C4      net (fanout=6)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y87.COUT    Topcyc                0.277   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.672ns logic, 4.004ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y87.C4      net (fanout=6)        0.451   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y87.COUT    Topcyc                0.277   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (2.582ns logic, 4.090ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.AX      net (fanout=6)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.BMUX    Taxb                  0.255   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A2      net (fanout=1)        0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (2.358ns logic, 4.302ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.670ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.B6      net (fanout=10)       1.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CMUX    Tcinc                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.D1      net (fanout=1)        0.657   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (2.561ns logic, 4.109ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.A4      net (fanout=6)        0.456   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.DMUX    Topad                 0.566   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (2.669ns logic, 3.987ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.655ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y87.D5      net (fanout=6)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y87.COUT    Topcyd                0.261   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (2.726ns logic, 3.929ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.652ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X42Y86.D6      net (fanout=6)        0.330   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X42Y86.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C4      net (fanout=1)        1.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.652ns (2.547ns logic, 4.105ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y87.D5      net (fanout=6)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y87.COUT    Topcyd                0.261   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (2.636ns logic, 4.015ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y87.AX      net (fanout=6)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y87.DMUX    Taxd                  0.377   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A1      net (fanout=1)        0.463   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<3>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (2.480ns logic, 4.133ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.BX      net (fanout=10)       0.773   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.CMUX    Taxc                  0.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C3      net (fanout=1)        0.707   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (2.490ns logic, 4.130ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.610ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X44Y88.A4      net (fanout=12)       1.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X44Y88.DMUX    Topad                 0.566   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.B3      net (fanout=1)        0.682   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (2.480ns logic, 4.130ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.606ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.A5      net (fanout=9)        0.790   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X43Y87.C2      net (fanout=1)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.606ns (2.550ns logic, 4.056ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X42Y86.AX      net (fanout=9)        0.846   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X42Y86.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.C1      net (fanout=1)        0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (2.658ns logic, 3.946ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.584ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y87.DX      net (fanout=6)        1.472   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y87.COUT    Tdxcy                 0.087   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.DMUX    Tcind                 0.302   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.B3      net (fanout=1)        0.682   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.584ns (2.303ns logic, 4.281ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X42Y86.D5      net (fanout=11)       1.113   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X42Y86.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CMUX    Tcinc                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.D1      net (fanout=1)        0.657   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.376ns logic, 4.214ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y85.C5      net (fanout=10)       0.603   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y85.C       Tilo                  0.205   lut13723_4027
                                                       lut13723_4027
    SLICE_X42Y85.B6      net (fanout=1)        0.219   lut13723_4027
    SLICE_X42Y85.B       Tilo                  0.205   lut13723_4027
                                                       lut13724_4028
    SLICE_X43Y86.B2      net (fanout=1)        0.700   lut13724_4028
    SLICE_X43Y86.B       Tilo                  0.259   lut13725_4029
                                                       lut13725_4029
    SLICE_X43Y86.A4      net (fanout=2)        1.096   lut13725_4029
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.324ns logic, 4.266ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.572ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y87.CX      net (fanout=6)        0.531   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y87.COUT    Tcxcy                 0.093   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (2.488ns logic, 4.084ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X42Y86.B6      net (fanout=10)       1.008   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X42Y86.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X42Y87.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.C5      net (fanout=1)        0.192   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (2.725ns logic, 3.853ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y87.CX      net (fanout=6)        0.531   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y87.COUT    Tcxcy                 0.093   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (2.398ns logic, 4.170ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.BX      net (fanout=6)        0.422   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.COUT    Tbxcy                 0.125   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.BMUX    Tcinb                 0.292   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A5      net (fanout=1)        0.403   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (2.590ns logic, 3.975ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.BX      net (fanout=6)        0.422   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.COUT    Tbxcy                 0.125   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.CIN     net (fanout=1)        0.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y88.AMUX    Tcina                 0.202   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<39>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y87.A4      net (fanout=1)        0.489   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (2.500ns logic, 4.061ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X42Y87.A6      net (fanout=12)       0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X42Y87.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X43Y87.C1      net (fanout=1)        0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X43Y87.C       Tilo                  0.259   lut13717_4021
                                                       lut13716_4020
    SLICE_X43Y87.D5      net (fanout=1)        0.209   lut13716_4020
    SLICE_X43Y87.D       Tilo                  0.259   lut13717_4021
                                                       lut13717_4021
    SLICE_X43Y86.A6      net (fanout=2)        0.793   lut13717_4021
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (2.605ns logic, 3.956ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X42Y85.B2      net (fanout=12)       0.991   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X42Y85.B       Tilo                  0.205   lut13723_4027
                                                       lut13724_4028
    SLICE_X43Y86.B2      net (fanout=1)        0.700   lut13724_4028
    SLICE_X43Y86.B       Tilo                  0.259   lut13725_4029
                                                       lut13725_4029
    SLICE_X43Y86.A4      net (fanout=2)        1.096   lut13725_4029
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (2.119ns logic, 4.435ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.237 - 0.247)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y87.B2      net (fanout=6)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y87.CMUX    Topbc                 0.526   hijacker1/OM1/OM1/FilterL6b[0].HerizontalBuff<35>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X45Y87.A6      net (fanout=1)        0.146   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X45Y87.A       Tilo                  0.259   lut13762_4053
                                                       lut13721_4025
    SLICE_X45Y87.B5      net (fanout=1)        1.023   lut13721_4025
    SLICE_X45Y87.B       Tilo                  0.259   lut13762_4053
                                                       lut13722_4026
    SLICE_X43Y86.A5      net (fanout=1)        0.397   lut13722_4026
    SLICE_X43Y86.A       Tilo                  0.259   lut13725_4029
                                                       lut13726_4030
    SLICE_X41Y83.C5      net (fanout=2)        0.656   lut13726_4030
    SLICE_X41Y83.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       lut13727_4031
    SLICE_X41Y86.A6      net (fanout=2)        0.478   lut13727_4031
    SLICE_X41Y86.A       Tilo                  0.259   lut12526_3744
                                                       lut14604_4288
    SLICE_X41Y85.CE      net (fanout=1)        0.514   lut14604_4288
    SLICE_X41Y85.CLK     Tceck                 0.363   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.539ns (2.699ns logic, 3.840ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X32Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.AQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    SLICE_X32Y78.A6      net (fanout=2)        0.025   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
    SLICE_X32Y78.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut12578_3756
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9 (SLICE_X20Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.AQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<9>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9
    SLICE_X20Y68.A6      net (fanout=3)        0.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<9>
    SLICE_X20Y68.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<9>
                                                       lut14547_4252
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X24Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y98.AQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X24Y98.A6      net (fanout=3)        0.027   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X24Y98.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       lut12639_3778
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X50Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X50Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X50Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CK
  Location pin: SLICE_X50Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CK
  Location pin: SLICE_X50Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CK
  Location pin: SLICE_X50Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CK
  Location pin: SLICE_X50Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CK
  Location pin: SLICE_X50Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X40Y66.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X40Y66.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X40Y66.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X40Y66.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X40Y66.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X40Y66.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X40Y66.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X40Y66.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X40Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X40Y67.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X40Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X40Y67.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X40Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X40Y67.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X40Y67.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X40Y67.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X40Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X40Y68.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X40Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X40Y68.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X40Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X40Y68.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X40Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X40Y68.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X40Y69.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X40Y69.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_add/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0/CK
  Location pin: SLICE_X12Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CK
  Location pin: SLICE_X16Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: lut12473_3726/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2/CK
  Location pin: SLICE_X16Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: lut12473_3726/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2/SR
  Location pin: SLICE_X16Y95.SR
  Clock network: ][35908_3847
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock/CK
  Location pin: SLICE_X20Y59.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<9>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9/CK
  Location pin: SLICE_X20Y68.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<9>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9/SR
  Location pin: SLICE_X20Y68.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_addr<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0/CK
  Location pin: SLICE_X20Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_addr<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1/CK
  Location pin: SLICE_X20Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/ASYNC_RST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/CK
  Location pin: SLICE_X24Y54.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_SysCon/ASYNC_RST/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg/SR
  Location pin: SLICE_X24Y54.SR
  Clock network: lut62997_14324
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd9/CK
  Location pin: SLICE_X24Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10/CK
  Location pin: SLICE_X24Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase/CK
  Location pin: SLICE_X24Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/CK
  Location pin: SLICE_X28Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/cke_train/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train/SR
  Location pin: SLICE_X28Y78.SR
  Clock network: ][51269_18
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID/CK
  Location pin: SLICE_X28Y86.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN/CK
  Location pin: SLICE_X32Y78.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ][51324_71/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X32Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ][51324_71/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/SR
  Location pin: SLICE_X32Y79.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X32Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X32Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3/CK
  Location pin: SLICE_X32Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4/CK
  Location pin: SLICE_X32Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6/CK
  Location pin: SLICE_X36Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CK
  Location pin: SLICE_X36Y86.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CK
  Location pin: SLICE_X36Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CK
  Location pin: SLICE_X36Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3/CK
  Location pin: SLICE_X36Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0/CK
  Location pin: SLICE_X36Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1/CK
  Location pin: SLICE_X36Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2/CK
  Location pin: SLICE_X36Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3/CK
  Location pin: SLICE_X36Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3/CK
  Location pin: SLICE_X36Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4/CK
  Location pin: SLICE_X36Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_5/CK
  Location pin: SLICE_X36Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_6/CK
  Location pin: SLICE_X36Y105.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6/CK
  Location pin: SLICE_X40Y75.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CK
  Location pin: SLICE_X40Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CK
  Location pin: SLICE_X40Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CK
  Location pin: SLICE_X40Y91.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6/CK
  Location pin: SLICE_X40Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5/CK
  Location pin: SLICE_X40Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4/CK
  Location pin: SLICE_X40Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4/CK
  Location pin: SLICE_X42Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5/CK
  Location pin: SLICE_X42Y70.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.782ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (SLICE_X23Y103.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (1.752 - 1.873)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y103.D5     net (fanout=17)       2.736   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y103.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       lut12144_3549
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.713ns logic, 2.736ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X23Y103.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (1.752 - 1.873)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y103.B5     net (fanout=17)       2.718   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y103.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       lut12156_3555
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.713ns logic, 2.718ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (SLICE_X23Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.404ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (1.752 - 1.873)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.CQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y103.C5     net (fanout=17)       2.691   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y103.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       lut12150_3552
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (0.713ns logic, 2.691ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.520 - 0.466)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D2     net (fanout=5)        1.111   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.322   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (-0.954ns logic, 1.111ns route)
                                                       (-607.6% logic, 707.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.520 - 0.466)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D4     net (fanout=5)        1.232   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.316   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (-0.948ns logic, 1.232ns route)
                                                       (-333.8% logic, 433.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.520 - 0.466)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D1     net (fanout=5)        1.241   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.313   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (-0.945ns logic, 1.241ns route)
                                                       (-319.3% logic, 419.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X12Y106.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X22Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X22Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X22Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X22Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X22Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X5Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X5Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X5Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X5Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X5Y101.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X7Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X23Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X23Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X23Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X23Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X23Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2800 paths analyzed, 724 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.984ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (SLICE_X22Y103.D4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X21Y79.B4      net (fanout=5)        1.307   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (1.215ns logic, 5.606ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.455 - 0.523)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X21Y79.B3      net (fanout=2)        1.240   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (1.215ns logic, 5.539ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X21Y79.B1      net (fanout=2)        1.162   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (1.215ns logic, 5.461ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.455 - 0.523)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X12Y76.D5      net (fanout=2)        0.572   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X12Y76.D       Tilo                  0.205   lut11453_2193
                                                       lut11453_2193
    SLICE_X11Y77.B4      net (fanout=6)        0.560   lut11453_2193
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.161ns logic, 4.106ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X12Y76.D4      net (fanout=2)        0.400   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X12Y76.D       Tilo                  0.205   lut11453_2193
                                                       lut11453_2193
    SLICE_X11Y77.B4      net (fanout=6)        0.560   lut11453_2193
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.161ns logic, 3.934ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.543ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X11Y77.B1      net (fanout=7)        0.630   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.939ns logic, 3.604ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X11Y77.B3      net (fanout=8)        0.525   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (0.939ns logic, 3.499ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X11Y77.B5      net (fanout=8)        0.412   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (0.939ns logic, 3.386ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y77.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X11Y77.B6      net (fanout=5)        0.301   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11543_3186
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (0.995ns logic, 3.275ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (SLICE_X22Y103.C3), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.725ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X21Y79.B4      net (fanout=5)        1.307   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (1.080ns logic, 5.645ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.455 - 0.523)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X21Y79.B3      net (fanout=2)        1.240   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (1.080ns logic, 5.578ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X21Y79.B1      net (fanout=2)        1.162   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.580ns (1.080ns logic, 5.500ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.455 - 0.523)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X12Y76.D5      net (fanout=2)        0.572   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X12Y76.D       Tilo                  0.205   lut11453_2193
                                                       lut11453_2193
    SLICE_X11Y77.B4      net (fanout=6)        0.560   lut11453_2193
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (1.026ns logic, 4.145ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.999ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X12Y76.D4      net (fanout=2)        0.400   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X12Y76.D       Tilo                  0.205   lut11453_2193
                                                       lut11453_2193
    SLICE_X11Y77.B4      net (fanout=6)        0.560   lut11453_2193
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (1.026ns logic, 3.973ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.447ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X11Y77.B1      net (fanout=7)        0.630   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.804ns logic, 3.643ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X11Y77.B3      net (fanout=8)        0.525   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (0.804ns logic, 3.538ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X11Y77.B5      net (fanout=8)        0.412   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.804ns logic, 3.425ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y77.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X11Y77.B6      net (fanout=5)        0.301   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.C3     net (fanout=10)       3.013   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11561_3197
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.860ns logic, 3.314ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (SLICE_X22Y103.D4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X21Y79.B4      net (fanout=5)        1.307   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (1.080ns logic, 5.606ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.619ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.455 - 0.523)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X21Y79.B3      net (fanout=2)        1.240   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (1.080ns logic, 5.539ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X21Y79.B1      net (fanout=2)        1.162   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X21Y79.B       Tilo                  0.259   lut11458_2229
                                                       lut11458_2229
    SLICE_X11Y77.B2      net (fanout=1)        1.325   lut11458_2229
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.541ns (1.080ns logic, 5.461ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.455 - 0.523)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X12Y76.D5      net (fanout=2)        0.572   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X12Y76.D       Tilo                  0.205   lut11453_2193
                                                       lut11453_2193
    SLICE_X11Y77.B4      net (fanout=6)        0.560   lut11453_2193
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.026ns logic, 4.106ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.455 - 0.526)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y75.BQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X12Y76.D4      net (fanout=2)        0.400   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X12Y76.D       Tilo                  0.205   lut11453_2193
                                                       lut11453_2193
    SLICE_X11Y77.B4      net (fanout=6)        0.560   lut11453_2193
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (1.026ns logic, 3.934ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X11Y77.B1      net (fanout=7)        0.630   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (0.804ns logic, 3.604ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X11Y77.B3      net (fanout=8)        0.525   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (0.804ns logic, 3.499ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X11Y77.B5      net (fanout=8)        0.412   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.804ns logic, 3.386ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.455 - 0.529)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y77.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X11Y77.B6      net (fanout=5)        0.301   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X11Y77.B       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y103.D4     net (fanout=10)       2.974   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y103.CLK    Tas                   0.154   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut11573_3204
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.860ns logic, 3.275ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X21Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.CQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X21Y69.DX      net (fanout=1)        0.136   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X21Y69.CLK     Tckdi       (-Th)    -0.059   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (SLICE_X0Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.AQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    SLICE_X0Y82.A6       net (fanout=5)        0.032   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<1>
    SLICE_X0Y82.CLK      Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>
                                                       lut11736_3306
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3CMDBA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pc_rd_addr2_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pc_rd_addr2_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y75.DQ       Tcko                  0.234   Inst_FBCtl/pc_rd_addr2<7>
                                                       Inst_FBCtl/pc_rd_addr2_7
    MCB_X0Y1.P3CMDBA2    net (fanout=3)        0.169   Inst_FBCtl/pc_rd_addr2<7>
    MCB_X0Y1.P3CMDCLK    Tmcbckd_CMDBA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.263ns logic, 0.169ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X22Y89.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X22Y89.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X22Y89.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X24Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X24Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X24Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X24Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X24Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X24Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X24Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X24Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X24Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X24Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X24Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X24Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X24Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X24Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X24Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X24Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X24Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X0Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1/CK
  Location pin: SLICE_X12Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2/CK
  Location pin: SLICE_X12Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1/CK
  Location pin: SLICE_X12Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2/CK
  Location pin: SLICE_X12Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3/CK
  Location pin: SLICE_X12Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7/CK
  Location pin: SLICE_X20Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X2Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X2Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X2Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X2Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X2Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X2Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3/CK
  Location pin: SLICE_X2Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7/CK
  Location pin: SLICE_X2Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X2Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1/CK
  Location pin: SLICE_X10Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2/CK
  Location pin: SLICE_X10Y69.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X10Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3/CK
  Location pin: SLICE_X14Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4/CK
  Location pin: SLICE_X14Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X22Y89.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X22Y89.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X22Y89.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9/CK
  Location pin: SLICE_X22Y94.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5/CK
  Location pin: SLICE_X22Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6/CK
  Location pin: SLICE_X22Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7/CK
  Location pin: SLICE_X22Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8/CK
  Location pin: SLICE_X22Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2/CK
  Location pin: SLICE_X22Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0/CK
  Location pin: SLICE_X22Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1/CK
  Location pin: SLICE_X22Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3/CK
  Location pin: SLICE_X22Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4/CK
  Location pin: SLICE_X22Y97.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X1Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X1Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X1Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X1Y56.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3/CK
  Location pin: SLICE_X1Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X1Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5/CK
  Location pin: SLICE_X1Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5/CK
  Location pin: SLICE_X1Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X1Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X1Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors)
 Minimum allowable offset is   3.554ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.304ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.770ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp758.IMUX.9
    SLICE_X1Y76.A5       net (fanout=28)       2.362   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut5777_108
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        2.328   lut5777_108
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (2.080ns logic, 4.690ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp759.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.082ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.548ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp758.IMUX.9
    SLICE_X1Y68.A5       net (fanout=28)       2.830   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y68.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_3
                                                       lut5785_112
    MCB_X0Y1.P1WRDATA16  net (fanout=1)        1.638   lut5785_112
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (2.080ns logic, 4.468ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp759.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.070ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.536ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp758.IMUX.9
    SLICE_X1Y72.C6       net (fanout=28)       2.593   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y72.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut5765_102
    MCB_X0Y1.P1WRDATA26  net (fanout=1)        1.863   lut5765_102
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (2.080ns logic, 4.456ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp759.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp758.IMUX.24
    SLICE_X39Y2.AX       net (fanout=1)        1.387   Inst_InputSync_FVA/n0003<0>
    SLICE_X39Y2.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.174ns logic, 1.387ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp759.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y2.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X47Y0.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.546ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp758.IMUX.6
    SLICE_X47Y0.C3       net (fanout=1)        1.537   CAMA_D_I_6_IBUF
    SLICE_X47Y0.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       lut10142_2604
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.328ns logic, 1.537ns route)
                                                       (46.4% logic, 53.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp759.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X47Y0.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X47Y0.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.594ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp758.IMUX.5
    SLICE_X47Y0.B1       net (fanout=1)        1.585   CAMA_D_I_5_IBUF
    SLICE_X47Y0.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       lut10148_2609
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.328ns logic, 1.585ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp759.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X47Y0.CLK      net (fanout=40)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 185 endpoints analyzed, 132 failing endpoints
 132 timing errors detected. (132 setup errors, 0 hold errors)
 Minimum allowable offset is   4.447ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SaData_0_58 (SLICE_X3Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.197ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SaData_0_58 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.633ns (Levels of Logic = 4)
  Clock Path Delay:     3.211ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SaData_0_58
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp758.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp767.D2OBYP_SRC
    SLICE_X7Y17.C3         net (fanout=10)       2.397   css_IBUF
    SLICE_X7Y17.C          Tilo                  0.259   LED_O_0_OBUF
                                                         lut57430_11995
    SLICE_X4Y6.A4          net (fanout=5)        1.361   lut57430_11995
    SLICE_X4Y6.A           Tilo                  0.205   lut59822_13287
                                                         lut59822_13287
    SLICE_X3Y6.CE          net (fanout=13)       0.686   lut59822_13287
    SLICE_X3Y6.CLK         Tceck                 0.363   hijacker1/SaData_0<57>
                                                         hijacker1/SaData_0_58
    ---------------------------------------------------  ---------------------------
    Total                                        7.633ns (3.079ns logic, 4.554ns route)
                                                         (40.3% logic, 59.7% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SaData_0_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp759.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X3Y6.CLK       net (fanout=803)      1.211   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.323ns logic, 1.888ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SaData_0_56 (SLICE_X3Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SaData_0_56 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.632ns (Levels of Logic = 4)
  Clock Path Delay:     3.211ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SaData_0_56
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp758.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp767.D2OBYP_SRC
    SLICE_X7Y17.C3         net (fanout=10)       2.397   css_IBUF
    SLICE_X7Y17.C          Tilo                  0.259   LED_O_0_OBUF
                                                         lut57430_11995
    SLICE_X4Y6.A4          net (fanout=5)        1.361   lut57430_11995
    SLICE_X4Y6.A           Tilo                  0.205   lut59822_13287
                                                         lut59822_13287
    SLICE_X3Y6.CE          net (fanout=13)       0.686   lut59822_13287
    SLICE_X3Y6.CLK         Tceck                 0.362   hijacker1/SaData_0<57>
                                                         hijacker1/SaData_0_56
    ---------------------------------------------------  ---------------------------
    Total                                        7.632ns (3.078ns logic, 4.554ns route)
                                                         (40.3% logic, 59.7% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SaData_0_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp759.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X3Y6.CLK       net (fanout=803)      1.211   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.323ns logic, 1.888ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SaData_0_63 (SLICE_X3Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.158ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SaData_0_63 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.594ns (Levels of Logic = 4)
  Clock Path Delay:     3.211ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SaData_0_63
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp758.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp767.D2OBYP_SRC
    SLICE_X7Y17.C3         net (fanout=10)       2.397   css_IBUF
    SLICE_X7Y17.C          Tilo                  0.259   LED_O_0_OBUF
                                                         lut57430_11995
    SLICE_X4Y6.A4          net (fanout=5)        1.361   lut57430_11995
    SLICE_X4Y6.A           Tilo                  0.205   lut59822_13287
                                                         lut59822_13287
    SLICE_X3Y6.CE          net (fanout=13)       0.686   lut59822_13287
    SLICE_X3Y6.CLK         Tceck                 0.324   hijacker1/SaData_0<57>
                                                         hijacker1/SaData_0_63
    ---------------------------------------------------  ---------------------------
    Total                                        7.594ns (3.040ns logic, 4.554ns route)
                                                         (40.0% logic, 60.0% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SaData_0_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp759.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X3Y6.CLK       net (fanout=803)      1.211   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.323ns logic, 1.888ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.465ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp758.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp767.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp759.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=803)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.526ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp758.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp768.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp759.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=803)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.571ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.018ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp758.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp767.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp759.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=803)      1.756   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.519ns logic, 2.499ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      9.362ns|     12.490ns|            0|            2|          340|        21156|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      7.564ns|            0|            0|            0|         2883|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.782ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      6.984ns|          N/A|            0|            0|         2800|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|     10.048ns|          N/A|            0|            0|         6116|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      7.930ns|          N/A|            0|            0|        12157|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.907(R)|      FAST  |    0.048(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.916(R)|      FAST  |    0.105(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    0.647(R)|      FAST  |    0.437(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.943(R)|      FAST  |   -0.017(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.760(R)|      FAST  |    0.198(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.523(R)|      FAST  |    0.656(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.472(R)|      FAST  |    0.704(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.555(R)|      FAST  |    0.548(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.731(R)|      FAST  |    0.252(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    3.554(R)|      SLOW  |   -0.048(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.793(R)|      FAST  |    0.269(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.928(R)|      FAST  |    0.017(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.419(R)|      FAST  |    0.696(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.396(R)|      FAST  |    0.790(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.486(R)|      FAST  |    0.627(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.552(R)|      FAST  |    0.514(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.465(R)|      FAST  |    0.682(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.431(R)|      FAST  |    0.751(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    1.061(R)|      FAST  |   -0.299(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    3.975(R)|      SLOW  |   -0.738(R)|      SLOW  |CamBPClk          |   0.000|
css         |    4.447(R)|      SLOW  |    1.785(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    2.402(R)|      SLOW  |    1.679(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   11.716|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   13.047|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   10.048|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.562; Ideal Clock Offset To Actual Clock 3.773; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.907(R)|      FAST  |    0.048(R)|      SLOW  |    0.343|    6.202|       -2.930|
CAMA_D_I<1>       |    0.916(R)|      FAST  |    0.105(R)|      SLOW  |    0.334|    6.145|       -2.906|
CAMA_D_I<2>       |    0.647(R)|      FAST  |    0.437(R)|      SLOW  |    0.603|    5.813|       -2.605|
CAMA_D_I<3>       |    0.943(R)|      FAST  |   -0.017(R)|      SLOW  |    0.307|    6.267|       -2.980|
CAMA_D_I<4>       |    0.760(R)|      FAST  |    0.198(R)|      SLOW  |    0.490|    6.052|       -2.781|
CAMA_D_I<5>       |    0.523(R)|      FAST  |    0.656(R)|      SLOW  |    0.727|    5.594|       -2.434|
CAMA_D_I<6>       |    0.472(R)|      FAST  |    0.704(R)|      SLOW  |    0.778|    5.546|       -2.384|
CAMA_D_I<7>       |    0.555(R)|      FAST  |    0.548(R)|      SLOW  |    0.695|    5.702|       -2.504|
CAMA_FV_I         |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |    1.075|    5.242|       -2.084|
CAMA_LV_I         |    0.731(R)|      FAST  |    0.252(R)|      SLOW  |    0.519|    5.998|       -2.740|
SW_I<7>           |    3.554(R)|      SLOW  |   -0.048(R)|      SLOW  |   -2.304|    6.298|       -4.301|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.554|         -  |       1.008|         -  |   -2.304|    5.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 6.232; Ideal Clock Offset To Actual Clock 3.831; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.793(R)|      FAST  |    0.269(R)|      SLOW  |    0.457|    5.981|       -2.762|
CAMB_D_I<1>       |    0.928(R)|      FAST  |    0.017(R)|      SLOW  |    0.322|    6.233|       -2.955|
CAMB_D_I<2>       |    0.419(R)|      FAST  |    0.696(R)|      SLOW  |    0.831|    5.554|       -2.362|
CAMB_D_I<3>       |    0.396(R)|      FAST  |    0.790(R)|      SLOW  |    0.854|    5.460|       -2.303|
CAMB_D_I<4>       |    0.486(R)|      FAST  |    0.627(R)|      SLOW  |    0.764|    5.623|       -2.430|
CAMB_D_I<5>       |    0.552(R)|      FAST  |    0.514(R)|      SLOW  |    0.698|    5.736|       -2.519|
CAMB_D_I<6>       |    0.465(R)|      FAST  |    0.682(R)|      SLOW  |    0.785|    5.568|       -2.391|
CAMB_D_I<7>       |    0.431(R)|      FAST  |    0.751(R)|      SLOW  |    0.819|    5.499|       -2.340|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    1.061(R)|      FAST  |   -0.299(R)|      SLOW  |    0.189|    6.549|       -3.180|
SW_I<7>           |    3.975(R)|      SLOW  |   -0.738(R)|      SLOW  |   -2.725|    6.988|       -4.857|
css               |    4.447(R)|      SLOW  |    1.785(R)|      SLOW  |   -3.197|    4.465|       -3.831|
mosi              |    2.402(R)|      SLOW  |    1.679(R)|      SLOW  |   -1.152|    4.571|       -2.862|
sck               |   -0.125(R)|      FAST  |    1.724(R)|      SLOW  |    1.375|    4.526|       -1.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.447|         -  |       1.785|         -  |   -3.197|    4.465|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 154  Score: 310295  (Setup/Max: 309797, Hold: 0, Component Switching Limit: 498)

Constraints cover 4996258 paths, 0 nets, and 26049 connections

Design statistics:
   Minimum period:  13.047ns{1}   (Maximum frequency:  76.646MHz)
   Minimum input required time before clock:   4.447ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 21 20:49:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 420 MB



