
---------- Begin Simulation Statistics ----------
final_tick                               866572848000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    90302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11315.26                       # Real time elapsed on the host
host_tick_rate                               76584462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018513855                       # Number of instructions simulated
sim_ops                                    1021795509                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.866573                       # Number of seconds simulated
sim_ticks                                866572848000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.297199                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118608661                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135867659                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15156910                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        183721645                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16307338                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16364653                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           57315                       # Number of indirect misses.
system.cpu0.branchPred.lookups              234192366                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662863                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819898                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9065100                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017390                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28753324                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40422273                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416486                       # Number of instructions committed
system.cpu0.commit.committedOps             893238601                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1559130553                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572908                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385520                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1144558808     73.41%     73.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    242446465     15.55%     88.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60664331      3.89%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54425871      3.49%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15938178      1.02%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5869542      0.38%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2259391      0.14%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4214643      0.27%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28753324      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1559130553                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341593                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526518                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414949                       # Number of loads committed
system.cpu0.commit.membars                    1641866                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641875      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125278     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234835     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762791     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238601                       # Class of committed instruction
system.cpu0.commit.refs                     390997661                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416486                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238601                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.908673                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.908673                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            208823587                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6095405                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117946524                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             953952812                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               660612514                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                689404117                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9074418                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11153581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3407590                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  234192366                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176304634                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    907569324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3974573                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     971303378                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30332512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137491                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         648586280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         134915999                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570237                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1571322226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.859128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               860595888     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               540388415     34.39%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               105078654      6.69%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50401021      3.21%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7517827      0.48%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5435503      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  233298      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643307      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28313      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1571322226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      132009095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9106560                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226972926                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545472                       # Inst execution rate
system.cpu0.iew.exec_refs                   413684108                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113455946                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              174011066                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            299196423                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            825202                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4758951                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           114954566                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          933653264                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300228162                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3395952                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929119994                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                869938                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2941298                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9074418                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4748208                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18068262                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9939                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3648930                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18781474                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4371854                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9939                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       643472                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8463088                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                383715732                       # num instructions consuming a value
system.cpu0.iew.wb_count                    922639135                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857889                       # average fanout of values written-back
system.cpu0.iew.wb_producers                329185444                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541667                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     922670709                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131528969                       # number of integer regfile reads
system.cpu0.int_regfile_writes              589822165                       # number of integer regfile writes
system.cpu0.ipc                              0.523924                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523924                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643404      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505649196     54.22%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839633      0.84%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302129720     32.40%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113614771     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932515947                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     998819                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001071                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 172601     17.28%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                713731     71.46%     88.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112484     11.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             931871292                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3437412919                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    922639068                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        974076671                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 931186009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932515947                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2467255                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40414659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60118                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           996                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12819122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1571322226                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          880276765     56.02%     56.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          496332197     31.59%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160011514     10.18%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26939454      1.71%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4253898      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2950133      0.19%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             384978      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120061      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53226      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1571322226                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547466                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9060149                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1449104                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           299196423                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          114954566                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1703331321                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    29814382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184266952                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167993                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5401262                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               672604074                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7410050                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6443                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1154167783                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             947173339                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          608389064                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                680369311                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11689333                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9074418                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24727426                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39221066                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1154167727                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        280045                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4655                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12032372                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4653                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2464018837                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1879519250                       # The number of ROB writes
system.cpu0.timesIdled                       20373108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1499                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.025044                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9269227                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11300484                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2104449                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14301978                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            246392                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         361443                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115051                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16581916                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24470                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1605632                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298960                       # Number of branches committed
system.cpu1.commit.bw_lim_events               753178                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15901997                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41841198                       # Number of instructions committed
system.cpu1.commit.committedOps              42661046                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234904374                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181610                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    215358504     91.68%     91.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9765499      4.16%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3708569      1.58%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3379152      1.44%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104718      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190906      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       564809      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79039      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       753178      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234904374                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317281                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40175689                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551303                       # Number of loads committed
system.cpu1.commit.membars                    1639376                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639376      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24985898     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370950     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664681      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42661046                       # Class of committed instruction
system.cpu1.commit.refs                      16035643                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41841198                       # Number of Instructions Simulated
system.cpu1.committedOps                     42661046                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.703894                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.703894                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189860804                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               504271                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8596558                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              65194314                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12476572                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31941119                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1606732                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               542461                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1896538                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16581916                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9459991                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224318747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               362304                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      69311308                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4211098                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069480                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11357454                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9515619                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.290421                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237781765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297534                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               193837773     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27498143     11.56%     93.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10512499      4.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3636224      1.53%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  966670      0.41%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  590896      0.25%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  708936      0.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3441      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27183      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237781765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         875976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1648170                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11899519                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208991                       # Inst execution rate
system.cpu1.iew.exec_refs                    18195560                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5272277                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              168275662                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15385633                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1205100                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1668707                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6562602                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58545859                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12923283                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1629664                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49877430                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                804131                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               720584                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1606732                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2303741                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          223997                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10881                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2363                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2067                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3834330                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2078262                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2363                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       638614                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1009556                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25205921                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49009698                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802095                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20217534                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205356                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49037330                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63863806                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31238848                       # number of integer regfile writes
system.cpu1.ipc                              0.175319                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175319                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639587      3.18%      3.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31172523     60.52%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14097092     27.37%     91.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4597741      8.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51507094                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     923286                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017925                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 148759     16.11%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677459     73.37%     89.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97065     10.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50790778                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         341780418                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49009686                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74431791                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  54950302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51507094                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3595557                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15884812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61206                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1135920                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9896733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237781765                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645761                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          204527610     86.01%     86.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21983103      9.25%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6979506      2.94%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2537822      1.07%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1212594      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265635      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             181608      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67782      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26105      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237781765                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215820                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8427388                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1541385                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15385633                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6562602                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       238657741                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1494481090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174953707                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27212658                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4202943                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14422483                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                727202                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9240                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80352566                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62648257                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39754554                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31464370                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10216122                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1606732                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15313437                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12541896                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        80352554                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21036                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9047302                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           798                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   292713173                       # The number of ROB reads
system.cpu1.rob.rob_writes                  120008774                       # The number of ROB writes
system.cpu1.timesIdled                          36108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.325246                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11285859                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13383725                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3368976                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17735025                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            256166                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         353663                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           97497                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20198258                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24113                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819667                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2219657                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231789                       # Number of branches committed
system.cpu2.commit.bw_lim_events               735705                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30212770                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41657400                       # Number of instructions committed
system.cpu2.commit.committedOps              42477258                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232966594                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182332                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777235                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213433133     91.62%     91.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9778681      4.20%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3721237      1.60%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3376556      1.45%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1084006      0.47%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       200210      0.09%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       555741      0.24%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        81325      0.03%     99.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       735705      0.32%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232966594                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318138                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39999173                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490252                       # Number of loads committed
system.cpu2.commit.membars                    1639380                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639380      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24875453     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309919     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652365      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42477258                       # Class of committed instruction
system.cpu2.commit.refs                      15962296                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41657400                       # Number of Instructions Simulated
system.cpu2.committedOps                     42477258                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.738709                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.738709                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            176522502                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1154798                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10073411                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              82171584                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16998145                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40331692                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2220714                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2127055                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2066574                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20198258                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12349761                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219730201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               773589                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      94538366                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6740066                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.084490                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15039360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11542025                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.395459                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         238139627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.411607                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.928757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181255871     76.11%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33362921     14.01%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14579552      6.12%     96.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4976224      2.09%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  909904      0.38%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1458002      0.61%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1567156      0.66%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3383      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26614      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           238139627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         920089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2261955                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13319045                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219295                       # Inst execution rate
system.cpu2.iew.exec_refs                    18146795                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5245511                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              155793275                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19894559                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2049140                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1686813                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8202768                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72676252                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12901284                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1652167                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52424551                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1181096                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               827785                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2220714                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2753019                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          222807                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10795                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2216                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1972                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8404307                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3730724                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2216                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       620453                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1641502                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 26584475                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51546111                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788025                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20949232                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215620                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51572334                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67611399                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32382306                       # number of integer regfile writes
system.cpu2.ipc                              0.174255                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174255                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639606      3.03%      3.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33793540     62.49%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14071825     26.02%     91.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4571597      8.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54076718                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     916543                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016949                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142856     15.59%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676513     73.81%     89.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97171     10.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53353640                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         347267404                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51546099                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        102876313                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66545093                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54076718                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6131159                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30198993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57825                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3671480                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21259255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    238139627                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.227080                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.652763                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202619412     85.08%     85.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           24095493     10.12%     95.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6977776      2.93%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2686894      1.13%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1226086      0.51%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             264365      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             175528      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66930      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27143      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      238139627                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.226206                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12940287                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2360981                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19894559                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8202768                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       239059716                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1494079118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162001696                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108900                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3518880                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19928482                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                572722                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6951                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             97876945                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77236985                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49390204                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38794985                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10684226                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2220714                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15170384                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22281304                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        97876933                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23366                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8315035                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           815                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   304919799                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150558739                       # The number of ROB writes
system.cpu2.timesIdled                          34897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.812540                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11361983                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11983629                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2992460                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17599088                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            227265                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         518180                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          290915                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20678534                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21945                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819626                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2146063                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574364                       # Number of branches committed
system.cpu3.commit.bw_lim_events               655452                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459629                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29116876                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598771                       # Number of instructions committed
system.cpu3.commit.committedOps              43418604                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234372606                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185255                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776018                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214284324     91.43%     91.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10068176      4.30%     95.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3793321      1.62%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3487492      1.49%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1159106      0.49%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       211279      0.09%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       629317      0.27%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        84139      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       655452      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234372606                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292186                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880656                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835926                       # Number of loads committed
system.cpu3.commit.membars                    1639346                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639346      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387376     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655552     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736189      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43418604                       # Class of committed instruction
system.cpu3.commit.refs                      16391753                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598771                       # Number of Instructions Simulated
system.cpu3.committedOps                     43418604                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.636156                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.636156                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            178856831                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               850060                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10315830                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82637205                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15533699                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40763382                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2147121                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2126515                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2087254                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20678534                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12355834                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221910976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               805332                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      94441642                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5987036                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086127                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14483780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11589248                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.393354                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239388287                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.408300                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.904160                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181257482     75.72%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34414227     14.38%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15439708      6.45%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4815054      2.01%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  874599      0.37%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1075177      0.45%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1481994      0.62%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3136      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26910      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239388287                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         705052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2190049                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13401756                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221727                       # Inst execution rate
system.cpu3.iew.exec_refs                    18821575                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5391878                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158858211                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19808793                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1942928                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1821862                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8195829                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72518756                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13429697                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1769952                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53235153                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                964597                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               926106                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2147121                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2717464                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        45603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          235461                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13446                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2258                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1822                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7972867                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3640002                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2258                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       748412                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1441637                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26749592                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52243661                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.784023                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20972301                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217597                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52274781                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68482547                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32838418                       # number of integer regfile writes
system.cpu3.ipc                              0.177426                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177426                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639567      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34001942     61.82%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14636847     26.61%     91.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4726603      8.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55005105                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     928536                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016881                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 143861     15.49%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684827     73.75%     89.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99845     10.75%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54294059                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350390260                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52243649                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        101619961                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66705750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55005105                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5813006                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29100151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63254                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3353377                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20495680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239388287                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229774                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658724                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203584262     85.04%     85.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23916976      9.99%     95.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7323548      3.06%     98.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2758872      1.15%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1251892      0.52%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             281407      0.12%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177141      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66544      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27645      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239388287                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229099                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12383889                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2355046                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19808793                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8195829                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu3.numCycles                       240093339                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1493045900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165378532                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611472                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3421558                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18198882                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                745811                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7691                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98483307                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78028304                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49769284                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39394386                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9644264                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2147121                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14245103                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22157812                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98483295                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24263                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               858                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7992060                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           857                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306251295                       # The number of ROB reads
system.cpu3.rob.rob_writes                  150091473                       # The number of ROB writes
system.cpu3.timesIdled                          26556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4326536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8581830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       697857                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88343                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58143919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4781647                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116707319                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4869990                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1386911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3049819                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1205360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              862                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            536                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2938256                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2938214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1386911                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12906955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12906955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471996416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471996416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1301                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4326651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4326651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4326651                       # Request fanout histogram
system.membus.respLayer1.occupancy        23313397250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22031400004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5333158085.714286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31661849296.922653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265182188500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119930716000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 746642132000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12285004                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12285004                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12285004                       # number of overall hits
system.cpu2.icache.overall_hits::total       12285004                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        64757                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64757                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        64757                       # number of overall misses
system.cpu2.icache.overall_misses::total        64757                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1601167000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1601167000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1601167000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1601167000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12349761                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12349761                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12349761                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12349761                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005244                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005244                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005244                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005244                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24725.774820                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24725.774820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24725.774820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24725.774820                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          166                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        51794                       # number of writebacks
system.cpu2.icache.writebacks::total            51794                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        12931                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12931                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        12931                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12931                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        51826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        51826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        51826                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        51826                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1171178500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1171178500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1171178500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1171178500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004197                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004197                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004197                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004197                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.replacements                 51794                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12285004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12285004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        64757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1601167000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1601167000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12349761                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12349761                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005244                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005244                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24725.774820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24725.774820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        12931                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12931                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        51826                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        51826                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1171178500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1171178500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004197                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004197                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22598.280786                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22598.280786                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.126428                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12178426                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            51794                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           235.131984                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400943000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.126428                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972701                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972701                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         24751348                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        24751348                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13550883                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13550883                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13550883                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13550883                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2587630                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2587630                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2587630                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2587630                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 335761249399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 335761249399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 335761249399                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 335761249399                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16138513                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16138513                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16138513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16138513                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160339                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160339                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160339                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160339                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129756.282544                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129756.282544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129756.282544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129756.282544                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2409945                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       378607                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            37635                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4525                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.034675                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.670055                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012631                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012631                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1982100                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1982100                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1982100                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1982100                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605530                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605530                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605530                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605530                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70348132389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70348132389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70348132389                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70348132389                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037521                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037521                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037521                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037521                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012631                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10976027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10976027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1510515                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1510515                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156645577500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156645577500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12486542                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12486542                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120971                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120971                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103703.423998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103703.423998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1214527                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1214527                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31239114000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31239114000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105541.826020                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105541.826020                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2574856                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2574856                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1077115                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1077115                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 179115671899                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 179115671899                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294941                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294941                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166292.059714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166292.059714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       767573                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       767573                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39109018389                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39109018389                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084760                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084760                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126344.788071                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126344.788071                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2991500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2991500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.365714                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.365714                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 15580.729167                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15580.729167                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.196190                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.196190                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18072.815534                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18072.815534                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1199500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1199500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468835                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468835                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6933.526012                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6933.526012                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1055500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1055500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.457995                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.457995                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6245.562130                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6245.562130                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       241000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       241000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       216000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       216000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400883                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400883                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418784                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418784                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44855097500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44855097500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819667                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819667                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510920                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510920                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107107.954220                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107107.954220                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418784                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418784                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44436313500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44436313500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510920                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510920                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106107.954220                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106107.954220                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.212338                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14976606                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024159                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.623321                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400954500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.212338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912886                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912886                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34942334                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34942334                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6323034012.711864                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34424880556.781410                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265182295500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120454834500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 746118013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12307176                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12307176                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12307176                       # number of overall hits
system.cpu3.icache.overall_hits::total       12307176                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        48658                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         48658                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        48658                       # number of overall misses
system.cpu3.icache.overall_misses::total        48658                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1173540000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1173540000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1173540000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1173540000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12355834                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12355834                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12355834                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12355834                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003938                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003938                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003938                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003938                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24118.130626                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24118.130626                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24118.130626                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24118.130626                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        39326                       # number of writebacks
system.cpu3.icache.writebacks::total            39326                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9300                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9300                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9300                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9300                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        39358                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        39358                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        39358                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        39358                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    885723500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    885723500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    885723500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    885723500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003185                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003185                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.replacements                 39326                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12307176                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12307176                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        48658                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        48658                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1173540000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1173540000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12355834                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12355834                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003938                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003938                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24118.130626                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24118.130626                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9300                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9300                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        39358                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        39358                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    885723500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    885723500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22504.281213                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22504.281213                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.135078                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12238744                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            39326                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           311.212531                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408239000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.135078                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972971                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972971                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24751026                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24751026                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14048058                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14048058                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14048058                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14048058                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2652446                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2652446                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2652446                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2652446                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 320271663472                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 320271663472                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 320271663472                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 320271663472                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16700504                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16700504                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16700504                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16700504                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158824                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158824                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158824                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158824                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 120745.780865                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120745.780865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 120745.780865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120745.780865                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2604415                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       530512                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            42387                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6295                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.443721                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.275139                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024480                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024480                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2039280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2039280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2039280                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2039280                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613166                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613166                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613166                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613166                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69185004008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69185004008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69185004008                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69185004008                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036715                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036715                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036715                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036715                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024480                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11401347                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11401347                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1563392                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1563392                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 154261460500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 154261460500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12964739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12964739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98671.005416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98671.005416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1263964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1263964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299428                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299428                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30643180500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30643180500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023096                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023096                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102339.061477                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102339.061477                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2646711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2646711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1089054                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1089054                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 166010202972                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 166010202972                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735765                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735765                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 152435.235509                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 152435.235509                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313738                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313738                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38541823508                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38541823508                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122847.163901                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122847.163901                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          374                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          374                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4481500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4481500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23965.240642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23965.240642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           75                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           75                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          112                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.199643                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.199643                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25566.964286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25566.964286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1266500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1266500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          403                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          403                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.436725                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.436725                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7196.022727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7196.022727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1123500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1123500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.406948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.406948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6850.609756                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6850.609756                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       212000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       212000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396513                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396513                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423113                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423113                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45063951000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45063951000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819626                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819626                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516227                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516227                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106505.711240                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106505.711240                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423113                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423113                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44640838000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44640838000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516227                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516227                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105505.711240                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105505.711240                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.852088                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15481550                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036118                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.941879                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408250500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.852088                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.839128                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.839128                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36078336                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36078336                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    828177777.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2654933421.970708                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11302248000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   851665648000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14907200000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    149236986                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149236986                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    149236986                       # number of overall hits
system.cpu0.icache.overall_hits::total      149236986                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27067647                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27067647                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27067647                       # number of overall misses
system.cpu0.icache.overall_misses::total     27067647                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354062378497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354062378497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354062378497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354062378497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176304633                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176304633                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176304633                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176304633                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153528                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153528                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153528                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153528                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13080.648587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13080.648587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13080.648587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13080.648587                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3885                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.711538                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23853910                       # number of writebacks
system.cpu0.icache.writebacks::total         23853910                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3213702                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3213702                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3213702                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3213702                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23853945                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23853945                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23853945                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23853945                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303439566499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303439566499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303439566499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303439566499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135300                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135300                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135300                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135300                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.replacements              23853910                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    149236986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149236986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27067647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27067647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354062378497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354062378497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176304633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176304633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13080.648587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13080.648587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3213702                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3213702                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23853945                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23853945                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303439566499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303439566499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135300                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135300                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12720.728856                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12720.728856                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173090664                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23853911                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.256280                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        376463209                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       376463209                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    347949856                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       347949856                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    347949856                       # number of overall hits
system.cpu0.dcache.overall_hits::total      347949856                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     40043976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      40043976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     40043976                       # number of overall misses
system.cpu0.dcache.overall_misses::total     40043976                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 962084817481                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 962084817481                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 962084817481                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 962084817481                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387993832                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387993832                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387993832                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387993832                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103208                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103208                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24025.706575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24025.706575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24025.706575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24025.706575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4136142                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       178491                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            79258                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2191                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.185798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.465541                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31279672                       # number of writebacks
system.cpu0.dcache.writebacks::total         31279672                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9171479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9171479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9171479                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9171479                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30872497                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30872497                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30872497                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30872497                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 502060411715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 502060411715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 502060411715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 502060411715                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31279672                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247179757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247179757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31054248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31054248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 597934275500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 597934275500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278234005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278234005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19254.508288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19254.508288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5057250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5057250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25996998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25996998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 369417862500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 369417862500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14210.020038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14210.020038                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100770099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100770099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8989728                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8989728                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 364150541981                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 364150541981                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40507.403781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40507.403781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4114229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4114229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875499                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875499                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132642549215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132642549215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044420                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044420                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27205.943272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27205.943272                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1262                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1262                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88503500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88503500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410407                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410407                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70129.556260                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70129.556260                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41224.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41224.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1108000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1108000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.059946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6189.944134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6189.944134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.059612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5241.573034                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5241.573034                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416791                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416791                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45189245500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45189245500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508345                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508345                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108421.836124                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108421.836124                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44772454500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44772454500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508345                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508345                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107421.836124                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107421.836124                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970107                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          379646620                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31289063                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.133525                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970107                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        808928675                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       808928675                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23800059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29811252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               88579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               45856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               86284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               34909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               86903                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54001223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23800059                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29811252                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47381                       # number of overall hits
system.l2.overall_hits::.cpu1.data              88579                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              45856                       # number of overall hits
system.l2.overall_hits::.cpu2.data              86284                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              34909                       # number of overall hits
system.l2.overall_hits::.cpu3.data              86903                       # number of overall hits
system.l2.overall_hits::total                54001223                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1467986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            928300                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            926591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937590                       # number of demand (read+write) misses
system.l2.demand_misses::total                4330014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53883                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1467986                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5245                       # number of overall misses
system.l2.overall_misses::.cpu1.data           928300                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5970                       # number of overall misses
system.l2.overall_misses::.cpu2.data           926591                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4449                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937590                       # number of overall misses
system.l2.overall_misses::total               4330014                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4523190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 154324442999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    500161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111325931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    564812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111805824499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    428381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110837874500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     494310617498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4523190000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 154324442999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    500161000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111325931000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    564812500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111805824499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    428381000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110837874500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    494310617498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23853942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31279238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1016879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           51826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           39358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58331237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23853942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31279238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1016879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          51826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          39358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58331237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.046932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.099666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.115193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.914813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.113039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915175                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.046932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.099666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.115193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.914813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.113039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915175                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83944.657870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105126.644940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95359.580553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119924.519013                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94608.458961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120663.620194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96287.030793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118215.717424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114159.126852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83944.657870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105126.644940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95359.580553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119924.519013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94608.458961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120663.620194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96287.030793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118215.717424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114159.126852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3049819                       # number of writebacks
system.l2.writebacks::total                   3049819                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            759                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4888                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           759                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           583                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4888                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1467666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4325126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1467666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4325126                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3965692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 139623452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    405224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101993180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    458880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102492783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    347145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101420098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 450706456500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3965692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 139623452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    405224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101993180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    458880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102492783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    347145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101420098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 450706456500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.086763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.912145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.100915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.098227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.086763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.912145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.100915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.098227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74069.714232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95132.988364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88748.247919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109960.831920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87740.057361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110707.740150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89794.490429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108248.292012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104206.549474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74069.714232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95132.988364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88748.247919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109960.831920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87740.057361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110707.740150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89794.490429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108248.292012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104206.549474                       # average overall mshr miss latency
system.l2.replacements                        9121250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8418799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8418799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8418799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8418799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49608344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49608344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49608344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49608344                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  147                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 82                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.275862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.236364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.263889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.358079                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8852.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4042.682927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       689500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       319500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       267999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       386500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1663499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.275862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.236364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.263889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.358079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20279.411765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19968.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20615.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20342.105263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20286.573171                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.410256                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.527778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       364000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       325000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1151500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.410256                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.527778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20201.754386                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4407723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4512870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         882804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2938214                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96669057999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81571943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81770425499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81387628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341399055498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7451084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109502.288162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119455.971338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119773.469368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117980.613592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116192.712817                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       882804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2938214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87841017999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74743323500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74943335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74489238500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312016914999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99502.288162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109455.971338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109773.468637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107980.613592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106192.712648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23800059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         45856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         34909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23928205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4523190000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    500161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    564812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    428381000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6016544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23853942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        51826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        39358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23997752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.099666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.115193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.113039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83944.657870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95359.580553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94608.458961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96287.030793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86510.482120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          679                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          740                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          583                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3965692500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    405224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    458880500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    347145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5176943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.086763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.100915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.098227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74069.714232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88748.247919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87740.057361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89794.490429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77035.549537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25403529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        53744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25560148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       585182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1322253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57655385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29753987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30035399000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29450246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 146895017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25988711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26882401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.820364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.825177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98525.561278                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121228.120747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123155.456327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118870.341593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111094.486078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          320                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          759                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          795                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       584862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       243087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1319710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51782434501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27249856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27549448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26930859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133512598501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.822487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88537.867909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111369.821276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113331.638467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108995.635052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101168.134288                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              86                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            89                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.966292                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       442500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       510500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       235000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       491000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1679000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.966292                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19239.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19634.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19640                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19523.255814                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   116353545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9121253                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.756312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.641229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.676198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.722425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.212547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.042392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.210097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.033347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.423242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.417538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 939991765                       # Number of tag accesses
system.l2.tags.data_accesses                939991765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3426496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93930624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        292224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59362624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        334720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59250944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        247424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59962944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276808000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3426496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       292224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       334720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       247424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4300864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195188416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195188416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1467666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         927541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4325125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3049819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3049819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3954077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108393223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           337218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68502751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           386257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68373875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           285520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69195503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319428425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3954077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       337218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       386257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       285520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4963073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225241786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225241786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225241786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3954077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108393223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          337218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68502751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          386257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68373875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          285520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69195503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544670211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2986029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1395690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    923272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    921303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003475178750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8919570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2812238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4325125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3049819                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4325125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3049819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            260915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            374242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            287932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            289521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167877                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 191071572250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21191695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270540428500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45081.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63831.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1494438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598824                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4325125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3049819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1319277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1109984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  852573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   75111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4131066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.921756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.578408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.168837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3106959     75.21%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       737028     17.84%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       111086      2.69%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50456      1.22%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24831      0.60%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15349      0.37%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11540      0.28%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9063      0.22%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64754      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4131066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.919182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.279786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184920    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.577695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172546     93.31%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              761      0.41%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9153      4.95%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1837      0.99%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              490      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               92      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              271253696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5554304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191103936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276808000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195188416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    319.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  866572831500                       # Total gap between requests
system.mem_ctrls.avgGap                     117502.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3426496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89324160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       292224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59089408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       334720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58963392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       247424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59575872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191103936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3954077.268758367747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103077496.838442370296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 337218.043092898733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68187467.604570046067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 386257.197848414478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 68042048.785724237561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 285520.138983168348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68748832.989052981138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220528414.248215645552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1467666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       927541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3049819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1747590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79033389250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    212375750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63163093250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    237740000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63738254000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    183993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62223992500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20908133443750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32641.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53849.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46512.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68097.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45456.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68846.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47592.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66413.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6855532.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14549242260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7733082885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14025301920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7661540160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68406358800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171816359130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     188076513600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       472268398755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.984071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 486861027500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28936700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350775120500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14946640380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7944312585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16236438540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7925374620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68406358800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321174397920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62301323040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       498934845885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.756380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158656229500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28936700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 678979918500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5789539248.062016                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32952850588.253231                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265182347500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119722285000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 746850563000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9396276                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9396276                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9396276                       # number of overall hits
system.cpu1.icache.overall_hits::total        9396276                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        63715                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         63715                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        63715                       # number of overall misses
system.cpu1.icache.overall_misses::total        63715                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1439140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1439140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1439140000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1439140000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9459991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9459991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9459991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9459991                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006735                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006735                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006735                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006735                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22587.145884                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22587.145884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22587.145884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22587.145884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52594                       # number of writebacks
system.cpu1.icache.writebacks::total            52594                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11089                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11089                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11089                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11089                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52626                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52626                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52626                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52626                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1126315500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1126315500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1126315500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1126315500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005563                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005563                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005563                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005563                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52594                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9396276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9396276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        63715                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        63715                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1439140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1439140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9459991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9459991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22587.145884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22587.145884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11089                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11089                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52626                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52626                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1126315500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1126315500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21402.263140                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21402.263140                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.952318                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9291594                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52594                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.666426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393493000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.952318                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18972608                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18972608                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13592079                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13592079                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13592079                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13592079                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2583715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2583715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2583715                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2583715                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 326257837500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 326257837500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 326257837500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 326257837500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16175794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16175794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16175794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16175794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159727                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126274.700383                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126274.700383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126274.700383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126274.700383                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2442831                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       259520                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38778                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3090                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.995281                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.987055                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016667                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016667                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1973968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1973968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1973968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1973968                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609747                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609747                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69731980958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69731980958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69731980958                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69731980958                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037695                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037695                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037695                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037695                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11006823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11006823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1504681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1504681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153001130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153001130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12511504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12511504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101683.433565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101683.433565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1205037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1205037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30996102500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30996102500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103443.094138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103443.094138                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2585256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2585256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173256707000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173256707000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160566.494661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160566.494661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       768931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       768931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38735878458                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38735878458                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084628                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084628                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124912.943306                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124912.943306                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3743000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3743000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345283                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345283                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20453.551913                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20453.551913                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.215094                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.215094                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22105.263158                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22105.263158                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421488                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421488                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6196.078431                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6196.078431                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5598.639456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5598.639456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       227500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       227500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401813                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401813                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45030186500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45030186500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107770.517718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107770.517718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44612352500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44612352500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106770.517718                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106770.517718                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.100118                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15022048                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.620553                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393504500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.100118                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909379                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909379                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35020157                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35020157                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50882411                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11468618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49912250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6071431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           587                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           71                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7492095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7492095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23997754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26884661                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           89                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           89                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71561795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93848483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3061507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       155446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3050186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       118042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3085672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175038977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053302464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4003769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6734080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130146688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6631680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129631936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5035776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131133888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7466386240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9165853                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197962432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67497519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62116935     92.03%     92.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5061418      7.50%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 113998      0.17%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 159529      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45639      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67497519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116684720476                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537606633                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78203404                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555430374                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          59376191                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46935033531                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35810160343                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542470212                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79374449                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1088565188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178921                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740360                       # Number of bytes of host memory used
host_op_rate                                   179391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7033.61                       # Real time elapsed on the host
host_tick_rate                               31561670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1258456425                       # Number of instructions simulated
sim_ops                                    1261768055                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.221992                       # Number of seconds simulated
sim_ticks                                221992340500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.715103                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10905088                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            10936245                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           486353                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11404327                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             13625                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15737                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2112                       # Number of indirect misses.
system.cpu0.branchPred.lookups               11549737                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1431                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          7315                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           484245                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8203839                       # Number of branches committed
system.cpu0.commit.bw_lim_events               912869                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          23032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8462636                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60063641                       # Number of instructions committed
system.cpu0.commit.committedOps              60070949                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    438662755                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.136941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.850727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    421638024     96.12%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7658004      1.75%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1003474      0.23%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       463296      0.11%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       312409      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       374695      0.09%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5509842      1.26%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       790142      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       912869      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    438662755                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  18968308                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               31242                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50371779                       # Number of committed integer instructions.
system.cpu0.commit.loads                     16548070                       # Number of loads committed
system.cpu0.commit.membars                      14270                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        14375      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        32081567     53.41%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1519      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             218      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       8006241     13.33%     66.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           103      0.00%     66.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1260702      2.10%     68.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       368485      0.61%     69.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        429394      0.71%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       415559      0.69%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8950535     14.90%     85.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         54427      0.09%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      7604850     12.66%     98.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       882974      1.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60070949                       # Class of committed instruction
system.cpu0.commit.refs                      17492786                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60063641                       # Number of Instructions Simulated
system.cpu0.committedOps                     60070949                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.356235                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.356235                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            419818912                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2134                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9247158                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              72852297                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3944645                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 10138887                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                500945                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3605                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5623662                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   11549737                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1452487                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    437608168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                12643                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                      84511260                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                1006106                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026140                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1915830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          10918713                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191270                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         440027051                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192082                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.619815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               383339665     87.12%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                43768249      9.95%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1919179      0.44%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 9469076      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  381293      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   11445      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1043829      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   92463      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1852      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           440027051                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 19888760                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18307527                       # number of floating regfile writes
system.cpu0.idleCycles                        1815188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              498529                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 8824541                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303160                       # Inst execution rate
system.cpu0.iew.exec_refs                    89454262                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    959891                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              216149925                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             18923679                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              9981                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           220998                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1034405                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           68396577                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             88494371                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414612                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133948851                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1208191                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            123973324                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                500945                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            126787607                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      6879727                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           14002                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17593                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2375576                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        89689                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17593                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        97517                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        401012                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 54555559                       # num instructions consuming a value
system.cpu0.iew.wb_count                     62261037                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824048                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 44956393                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140912                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      62331990                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               140135770                       # number of integer regfile reads
system.cpu0.int_regfile_writes               34256462                       # number of integer regfile writes
system.cpu0.ipc                              0.135939                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.135939                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            14837      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             34013379     25.31%     25.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1526      0.00%     25.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  219      0.00%     25.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8061127      6.00%     31.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                110      0.00%     31.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1400184      1.04%     32.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            369024      0.27%     32.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             429394      0.32%     32.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            425195      0.32%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            54175029     40.32%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              55826      0.04%     73.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       34520120     25.69%     99.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        897492      0.67%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             134363462                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               52888713                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           99032792                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     19203668                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          24140860                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   20921906                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155711                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 548863      2.62%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  225      0.00%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 2405      0.01%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   3      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2086861      9.97%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 735      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              13585257     64.93%     77.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1719      0.01%     77.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          4695734     22.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             104      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             102381818                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         631018234                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     43057369                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         52598827                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  68370038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                134363462                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              26539                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8325517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           375144                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          3507                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8437943                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    440027051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.305353                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.067260                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          395621328     89.91%     89.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13233975      3.01%     92.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6599068      1.50%     94.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4000171      0.91%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11415754      2.59%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6758137      1.54%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1083158      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             545491      0.12%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             769969      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      440027051                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304098                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           446777                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          286002                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            18923679                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1034405                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               19961275                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              10480484                       # number of misc regfile writes
system.cpu0.numCycles                       441842239                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2142458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              357567857                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             50935366                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              19263611                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 6171618                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              52810794                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               390985                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             99684077                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              70239524                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59719932                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 12132623                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                254725                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                500945                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             63595543                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8784469                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         23058605                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        76625472                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         58465                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1591                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37961706                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1560                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   506278700                       # The number of ROB reads
system.cpu0.rob.rob_writes                  138432789                       # The number of ROB writes
system.cpu0.timesIdled                          17840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  450                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.816120                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10923994                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10944118                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           487730                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11417036                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10063                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          11029                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             966                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11554168                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          494                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          7234                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           486533                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8186361                       # Number of branches committed
system.cpu1.commit.bw_lim_events               911681                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          22941                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8539263                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            59996196                       # Number of instructions committed
system.cpu1.commit.committedOps              60003792                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    438611138                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136804                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.850519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    421623331     96.13%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7634194      1.74%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       997781      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       460971      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       307360      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       375215      0.09%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      5512075      1.26%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       788530      0.18%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       911681      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    438611138                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  19019153                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23799                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50271757                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16538066                       # Number of loads committed
system.cpu1.commit.membars                      14648                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        14648      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018263     53.36%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             59      0.00%     53.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              74      0.00%     53.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       8025448     13.37%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1270417      2.12%     68.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       371561      0.62%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        429386      0.72%     70.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       420460      0.70%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8931254     14.88%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         20341      0.03%     85.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      7614046     12.69%     98.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       887835      1.48%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         60003792                       # Class of committed instruction
system.cpu1.commit.refs                      17453476                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   59996196                       # Number of Instructions Simulated
system.cpu1.committedOps                     60003792                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.338961                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.338961                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            420196530                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1205                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9253230                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              72894978                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3659647                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  9980207                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                503242                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2942                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5645715                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11554168                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1450656                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    437878505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                11302                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      84628128                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1008878                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026241                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1602397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10934057                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.192201                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         439985341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.192369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               383252606     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                43801795      9.96%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1905205      0.43%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9485486      2.16%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  378550      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9376      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1056649      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   95361      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     313      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           439985341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 19957518                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18359061                       # number of floating regfile writes
system.cpu1.idleCycles                         324418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              501139                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8813741                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.304137                       # Inst execution rate
system.cpu1.iew.exec_refs                    89422166                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    930844                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              216541638                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18934643                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              9659                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           228725                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1005919                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           68405844                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             88491322                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           418346                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133914444                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1213527                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            123870906                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                503242                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            126695300                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      6880085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           13089                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        17660                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2396570                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        90508                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         17660                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        98439                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        402700                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 54624090                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62223633                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823834                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 45001195                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141318                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62296482                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               140036556                       # number of integer regfile reads
system.cpu1.int_regfile_writes               34204938                       # number of integer regfile writes
system.cpu1.ipc                              0.136259                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.136259                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            14974      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33974432     25.29%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  72      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   74      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            8081731      6.02%     31.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            1412138      1.05%     32.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            372042      0.28%     32.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             429386      0.32%     32.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            430674      0.32%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            54161466     40.32%     73.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              21055      0.02%     73.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       34531764     25.71%     99.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        902982      0.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134332790                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               52924807                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           99128428                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     19260523                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          24253384                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   20897590                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155566                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 550802      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  248      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1531      0.01%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   2      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2071613      9.91%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 827      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              13582659     65.00%     77.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.00%     77.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          4689787     22.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              82      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             102290599                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         630800194                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     42963110                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         52572142                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  68379220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134332790                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              26624                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8402026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           380111                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          3683                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8501098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    439985341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.305312                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.067441                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          395626352     89.92%     89.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           13186376      3.00%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6608719      1.50%     94.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3984885      0.91%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11408668      2.59%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            6764544      1.54%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1089836      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             549775      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             766186      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      439985341                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305087                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           452618                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          289722                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18934643                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1005919                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               20025560                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              10517272                       # number of misc regfile writes
system.cpu1.numCycles                       440309759                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     3681787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              357967666                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             50910585                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              19269181                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5887109                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              52817900                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               393132                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             99752640                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70269340                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           59780760                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11991155                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                201789                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                503242                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63588561                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8870152                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         23173764                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        76578876                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         47608                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1346                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38099333                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1346                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   506240393                       # The number of ROB reads
system.cpu1.rob.rob_writes                  138461604                       # The number of ROB writes
system.cpu1.timesIdled                           3640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.807764                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10908282                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10929292                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           485529                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11401211                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10327                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          11278                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             951                       # Number of indirect misses.
system.cpu2.branchPred.lookups               11537265                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          416                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          7168                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           484256                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   8178719                       # Number of branches committed
system.cpu2.commit.bw_lim_events               908016                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          22797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        8522550                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            59941772                       # Number of instructions committed
system.cpu2.commit.committedOps              59949265                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    438976508                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136566                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.849998                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    422017417     96.14%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7619951      1.74%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       991018      0.23%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       455716      0.10%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       305955      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       373993      0.09%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      5508877      1.25%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       795565      0.18%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       908016      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    438976508                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  18997755                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               23867                       # Number of function calls committed.
system.cpu2.commit.int_insts                 50230607                       # Number of committed integer instructions.
system.cpu2.commit.loads                     16523795                       # Number of loads committed
system.cpu2.commit.membars                      14454                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        14454      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        31993676     53.37%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             59      0.00%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              74      0.00%     53.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       8016675     13.37%     66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1267533      2.11%     68.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       370589      0.62%     69.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        429386      0.72%     70.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       419022      0.70%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8922810     14.88%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         20437      0.03%     85.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      7608153     12.69%     98.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       886397      1.48%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         59949265                       # Class of committed instruction
system.cpu2.commit.refs                      17437797                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   59941772                       # Number of Instructions Simulated
system.cpu2.committedOps                     59949265                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.350967                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.350967                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            420703636                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1301                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9242652                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              72799603                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3642116                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  9851558                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                501054                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3230                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              5648062                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   11537265                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1440495                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    438251417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                10867                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      84502153                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1004654                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026184                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1592682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10918609                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.191776                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         440346426                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.191925                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.619849                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               383679903     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                43755490      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1904826      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 9473125      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  377408      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9580      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1051462      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   94210      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     422      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           440346426                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 19933318                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                18338579                       # number of floating regfile writes
system.cpu2.idleCycles                         283536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              498585                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8804338                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.303678                       # Inst execution rate
system.cpu2.iew.exec_refs                    89361713                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    929632                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              216612651                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18916564                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              9696                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           226065                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1003669                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           68332805                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             88432081                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           415696                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            133809677                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1211606                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            124160178                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                501054                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            126973096                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      6867805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           13014                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        17623                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2392741                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        89664                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         17623                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        97273                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        401312                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 54652659                       # num instructions consuming a value
system.cpu2.iew.wb_count                     62162344                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823770                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 45021195                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.141076                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      62234817                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               139932714                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34174595                       # number of integer regfile writes
system.cpu2.ipc                              0.136037                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136037                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            14852      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33942542     25.29%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  68      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   74      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            8072992      6.01%     31.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            1408720      1.05%     32.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            371104      0.28%     32.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             429386      0.32%     32.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            429450      0.32%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            54126657     40.33%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              21072      0.02%     73.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       34506698     25.71%     99.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        901758      0.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             134225373                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               52864566                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           99027706                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     19238839                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          24215103                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   20875459                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155525                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 552613      2.65%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  241      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 2228      0.01%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   7      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2050856      9.82%     12.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 811      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              13578375     65.04%     77.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   13      0.00%     77.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          4690232     22.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              83      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             102221414                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         631023971                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     42923505                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         52518757                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  68306398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                134225373                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              26407                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8383433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           379046                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          3610                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8485207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    440346426                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.304818                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.067144                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          396077443     89.95%     89.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           13121361      2.98%     92.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6590383      1.50%     94.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3980508      0.90%     95.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           11407936      2.59%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6764699      1.54%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1079775      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             546735      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             777586      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      440346426                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.304622                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           450795                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          287913                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18916564                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1003669                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               20001609                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              10503205                       # number of misc regfile writes
system.cpu2.numCycles                       440629962                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     3361583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              358320904                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             50865309                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              19263363                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5863169                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              52969509                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               383023                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             99636277                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              70188468                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           59713617                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11874251                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                194353                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                501054                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             63732900                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8848216                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         23131392                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        76504885                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         54148                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1502                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 38191830                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1498                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   506537018                       # The number of ROB reads
system.cpu2.rob.rob_writes                  138314936                       # The number of ROB writes
system.cpu2.timesIdled                           3306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.816745                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10902470                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10922486                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           484933                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         11394803                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10036                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10877                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             841                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11528767                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          475                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          7215                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           483676                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   8178533                       # Number of branches committed
system.cpu3.commit.bw_lim_events               902887                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          22875                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8482064                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            59940961                       # Number of instructions committed
system.cpu3.commit.committedOps              59948540                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    438886065                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136592                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.849903                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    421918702     96.13%     96.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7626697      1.74%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       991480      0.23%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       457193      0.10%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       306563      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       373725      0.09%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      5512395      1.26%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       796423      0.18%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       902887      0.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    438886065                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  18991422                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               23678                       # Number of function calls committed.
system.cpu3.commit.int_insts                 50235672                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16525612                       # Number of loads committed
system.cpu3.commit.membars                      14582                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        14582      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        32000084     53.38%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             59      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              74      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       8015861     13.37%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1264062      2.11%     68.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       369461      0.62%     69.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        429352      0.72%     70.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       417302      0.70%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.91% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8922083     14.88%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         20236      0.03%     85.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      7610744     12.70%     98.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       884640      1.48%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59948540                       # Class of committed instruction
system.cpu3.commit.refs                      17437703                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   59940961                       # Number of Instructions Simulated
system.cpu3.committedOps                     59948540                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.349296                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.349296                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            420667702                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1265                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9237804                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72756632                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3633231                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9798445                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                500112                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3198                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              5651665                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11528767                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  1432272                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    438168063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                10738                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      84450167                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1002738                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026171                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1581723                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10912506                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191704                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         440251155                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.191849                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.619621                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               383607073     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                43744157      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1904030      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9466254      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  376531      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9197      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1049101      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   94476      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     336      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           440251155                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 19922250                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                18332416                       # number of floating regfile writes
system.cpu3.idleCycles                         272739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              497851                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8800391                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.303811                       # Inst execution rate
system.cpu3.iew.exec_refs                    89401144                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    927733                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              216378553                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18906647                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              9614                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           223346                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1000869                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68292587                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             88473411                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           416082                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            133835827                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1213397                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            124041480                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                500112                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            126858477                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      6872290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12989                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        17303                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2381030                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        88778                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         17303                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        97989                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        399862                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 54642236                       # num instructions consuming a value
system.cpu3.iew.wb_count                     62146989                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823940                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 45021908                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.141075                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      62218274                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               139966587                       # number of integer regfile reads
system.cpu3.int_regfile_writes               34169551                       # number of integer regfile writes
system.cpu3.ipc                              0.136067                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136067                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            14926      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33938620     25.28%     25.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  63      0.00%     25.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   74      0.00%     25.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            8071850      6.01%     31.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            1403787      1.05%     32.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            369939      0.28%     32.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             429352      0.32%     32.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            427832      0.32%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            54151573     40.34%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              20823      0.02%     73.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       34522959     25.72%     99.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        900112      0.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             134251910                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               52874836                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           99044037                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     19231037                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          24185992                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   20891621                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155615                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 555082      2.66%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  243      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1610      0.01%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   3      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2056352      9.84%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 827      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              13587529     65.04%     77.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    5      0.00%     77.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          4689898     22.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              72      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             102253769                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         630981212                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     42915952                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52467931                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  68266205                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                134251910                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              26382                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8344034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           378654                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          3507                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8450051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    440251155                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.304944                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.067381                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          395981186     89.94%     89.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13118103      2.98%     92.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6586150      1.50%     94.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3981193      0.90%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           11410874      2.59%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            6764541      1.54%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1085804      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             549529      0.12%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             773775      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      440251155                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.304755                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           447293                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          286098                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18906647                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1000869                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               19990479                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              10496038                       # number of misc regfile writes
system.cpu3.numCycles                       440523894                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     3467248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              358023432                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             50866442                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              19318366                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5855534                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              53210488                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               381633                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             99573713                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70141288                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           59676232                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 11823267                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                208045                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                500112                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             64000246                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8809778                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         23108817                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        76464896                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         48564                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1395                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 38228434                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1392                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   506411676                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138227535                       # The number of ROB writes
system.cpu3.timesIdled                           3323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28808358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56441506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2089131                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1196428                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30107004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26926672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60790785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28123100                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28621254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       466964                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27166394                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4527                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1029                       # Transaction distribution
system.membus.trans_dist::ReadExReq            181330                       # Transaction distribution
system.membus.trans_dist::ReadExResp           181129                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28621262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     85243889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               85243889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1873238208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1873238208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4302                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28808148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28808148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28808148                       # Request fanout histogram
system.membus.respLayer1.occupancy       148737111243                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69686302526                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                321                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10418881.987578                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12039167.748504                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     43792500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   220314900500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1677440000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1436462                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1436462                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1436462                       # number of overall hits
system.cpu2.icache.overall_hits::total        1436462                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4033                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4033                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4033                       # number of overall misses
system.cpu2.icache.overall_misses::total         4033                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    253504500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    253504500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    253504500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    253504500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1440495                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1440495                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1440495                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1440495                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002800                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002800                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002800                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002800                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62857.550211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62857.550211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62857.550211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62857.550211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3751                       # number of writebacks
system.cpu2.icache.writebacks::total             3751                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          282                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          282                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          282                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          282                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3751                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3751                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3751                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3751                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    233719500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    233719500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    233719500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    233719500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002604                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002604                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62308.584377                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62308.584377                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62308.584377                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62308.584377                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3751                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1436462                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1436462                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4033                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4033                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    253504500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    253504500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1440495                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1440495                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62857.550211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62857.550211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          282                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3751                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3751                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    233719500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    233719500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62308.584377                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62308.584377                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1598617                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3783                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           422.579170                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2884741                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2884741                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7077354                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7077354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7077354                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7077354                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10949338                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10949338                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10949338                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10949338                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1070628306135                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1070628306135                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1070628306135                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1070628306135                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     18026692                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18026692                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     18026692                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18026692                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.607396                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.607396                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.607396                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.607396                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97780.185993                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97780.185993                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97780.185993                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97780.185993                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    382131944                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        31051                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          6949449                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            452                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.987373                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.696903                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7586622                       # number of writebacks
system.cpu2.dcache.writebacks::total          7586622                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3365045                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3365045                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3365045                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3365045                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      7584293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7584293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      7584293                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7584293                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 832874156712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 832874156712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 832874156712                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 832874156712                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.420726                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.420726                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.420726                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.420726                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109815.662015                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109815.662015                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109815.662015                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109815.662015                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7586622                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6435789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6435789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10684846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10684846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1055172578000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1055172578000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17120635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17120635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.624092                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.624092                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98754.121304                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98754.121304                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3161481                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3161481                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      7523365                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7523365                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 828106484500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 828106484500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.439433                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.439433                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110071.289177                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110071.289177                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       641565                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        641565                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       264492                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       264492                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15455728135                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15455728135                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       906057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       906057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.291915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.291915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58435.522190                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58435.522190                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       203564                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       203564                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        60928                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        60928                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4767672212                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4767672212                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067245                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067245                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78250.922597                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78250.922597                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          774                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          774                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          164                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3072000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3072000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.174840                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.174840                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18731.707317                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18731.707317                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           40                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          124                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2011000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2011000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.132196                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.132196                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16217.741935                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16217.741935                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          389                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          389                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          341                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          341                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2656000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2656000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.467123                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.467123                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7788.856305                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7788.856305                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          340                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          340                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2333000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2333000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465753                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465753                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6861.764706                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6861.764706                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       168500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       168500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          265                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            265                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         6903                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         6903                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    292067499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    292067499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         7168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         7168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.963030                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.963030                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42310.227292                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42310.227292                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         6903                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         6903                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    285164499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    285164499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.963030                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.963030                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41310.227292                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41310.227292                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.959487                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14671272                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7590150                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.932936                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.959487                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998734                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998734                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         43661179                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        43661179                       # Number of data accesses
system.cpu3.numPwrStateTransitions                401                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          201                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8609427.860697                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11115534.723463                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          201    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     43740000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            201                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   220261845500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1730495000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      1428283                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1428283                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      1428283                       # number of overall hits
system.cpu3.icache.overall_hits::total        1428283                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3989                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3989                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3989                       # number of overall misses
system.cpu3.icache.overall_misses::total         3989                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    246922500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    246922500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    246922500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    246922500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      1432272                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1432272                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      1432272                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1432272                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002785                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002785                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002785                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002785                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61900.852344                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61900.852344                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61900.852344                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61900.852344                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3782                       # number of writebacks
system.cpu3.icache.writebacks::total             3782                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          207                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          207                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3782                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3782                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    231912000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    231912000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    231912000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    231912000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002641                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002641                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002641                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002641                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61319.936542                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61319.936542                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61319.936542                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61319.936542                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3782                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      1428283                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1428283                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3989                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3989                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    246922500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    246922500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      1432272                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1432272                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002785                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002785                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61900.852344                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61900.852344                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          207                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3782                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3782                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    231912000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    231912000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61319.936542                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61319.936542                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1539855                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3814                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           403.737546                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2868326                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2868326                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7031306                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7031306                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7031306                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7031306                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10989963                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10989963                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10989963                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10989963                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1071127354641                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1071127354641                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1071127354641                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1071127354641                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     18021269                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18021269                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     18021269                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18021269                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.609833                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.609833                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.609833                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.609833                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97464.145661                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97464.145661                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97464.145661                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97464.145661                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    381968290                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        32071                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          6952779                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            463                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.937499                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.267819                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7589079                       # number of writebacks
system.cpu3.dcache.writebacks::total          7589079                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3403322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3403322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3403322                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3403322                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      7586641                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7586641                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      7586641                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7586641                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 832817714722                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 832817714722                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 832817714722                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 832817714722                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.420983                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.420983                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.420983                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.420983                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109774.235359                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109774.235359                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109774.235359                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109774.235359                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7589078                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      6416221                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        6416221                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10700906                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10700906                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1053856364000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1053856364000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     17117127                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     17117127                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.625158                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.625158                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98482.910139                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98482.910139                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3175149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3175149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      7525757                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7525757                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 827931219000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 827931219000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.439662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.439662                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110013.015169                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110013.015169                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       615085                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        615085                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       289057                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       289057                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  17270990641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17270990641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       904142                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       904142                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.319703                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.319703                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 59749.428801                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59749.428801                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       228173                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       228173                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        60884                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        60884                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4886495722                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4886495722                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067339                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067339                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80259.111129                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80259.111129                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          745                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          745                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          190                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5411500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5411500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.203209                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.203209                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28481.578947                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28481.578947                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            8                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          182                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194652                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194652                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25590.659341                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25590.659341                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          337                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          324                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          324                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2346500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2346500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          661                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          661                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.490166                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.490166                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7242.283951                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7242.283951                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          312                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          312                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2071500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2071500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.472012                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.472012                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6639.423077                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6639.423077                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       392500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       392500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          296                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            296                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         6919                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         6919                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    293546000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    293546000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         7215                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         7215                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.958974                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.958974                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42426.073132                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42426.073132                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         6919                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         6919                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    286627000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    286627000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.958974                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.958974                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41426.073132                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41426.073132                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.960624                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14627441                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7592556                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.926550                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.960624                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43652686                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43652686                       # Number of data accesses
system.cpu0.numPwrStateTransitions                198                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           99                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10820994.949495                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13512501.967282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       129500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35895500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             99                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   220921062000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1071278500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1434674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1434674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1434674                       # number of overall hits
system.cpu0.icache.overall_hits::total        1434674                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17813                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17813                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17813                       # number of overall misses
system.cpu0.icache.overall_misses::total        17813                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1342440500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1342440500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1342440500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1342440500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1452487                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1452487                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1452487                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1452487                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012264                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012264                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012264                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012264                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75362.965250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75362.965250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75362.965250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75362.965250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          705                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.090909                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        16668                       # number of writebacks
system.cpu0.icache.writebacks::total            16668                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1146                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1146                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        16667                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16667                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        16667                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16667                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1256209500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1256209500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1256209500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1256209500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011475                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011475                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011475                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011475                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75371.062579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75371.062579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75371.062579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75371.062579                       # average overall mshr miss latency
system.cpu0.icache.replacements                 16668                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1434674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1434674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17813                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17813                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1342440500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1342440500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1452487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1452487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75362.965250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75362.965250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1146                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1146                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        16667                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16667                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1256209500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1256209500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011475                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75371.062579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75371.062579                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1451608                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            16701                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            86.917430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2921643                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2921643                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7139125                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7139125                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7139125                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7139125                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10934118                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10934118                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10934118                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10934118                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1069881062292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1069881062292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1069881062292                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1069881062292                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     18073243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18073243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     18073243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18073243                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.604989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.604989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.604989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.604989                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97847.952829                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97847.952829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97847.952829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97847.952829                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    382591314                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        27995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          6956679                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            450                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.996258                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.211111                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7590647                       # number of writebacks
system.cpu0.dcache.writebacks::total          7590647                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3345834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3345834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3345834                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3345834                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7588284                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7588284                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7588284                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7588284                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 833095886419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 833095886419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 833095886419                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 833095886419                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.419863                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.419863                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.419863                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.419863                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109787.125313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109787.125313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109787.125313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109787.125313                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7590647                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6540962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6540962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10595772                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10595772                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1047128291500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1047128291500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17136734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17136734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.618308                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.618308                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98825.106042                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98825.106042                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3071712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3071712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7524060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7524060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 827601635000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 827601635000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.439060                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.439060                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109994.023838                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109994.023838                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       598163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        598163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       338346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22752770792                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22752770792                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       936509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       936509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.361284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.361284                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67247.051220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67247.051220                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       274122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       274122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        64224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        64224                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5494251419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5494251419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85548.259514                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85548.259514                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          877                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          877                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6974500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6974500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.142717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.142717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47770.547945                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47770.547945                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024438                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024438                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data         3080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          611                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          611                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1930500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1930500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.308041                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.308041                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7097.426471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7097.426471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1668500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1668500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.304643                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.304643                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6202.602230                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6202.602230                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        69000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        69000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          571                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            571                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         6744                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         6744                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    296981000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    296981000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         7315                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         7315                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.921941                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.921941                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44036.328588                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44036.328588                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         6744                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         6744                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    290237000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    290237000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.921941                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.921941                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43036.328588                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43036.328588                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979627                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14737484                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7593980                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.940680                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979627                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         43758878                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        43758878                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              347516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              347398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              345795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              346814                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1393875                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2210                       # number of overall hits
system.l2.overall_hits::.cpu0.data             347516                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1349                       # number of overall hits
system.l2.overall_hits::.cpu1.data             347398                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1381                       # number of overall hits
system.l2.overall_hits::.cpu2.data             345795                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1412                       # number of overall hits
system.l2.overall_hits::.cpu3.data             346814                       # number of overall hits
system.l2.overall_hits::total                 1393875                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7242956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7243683                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           7240758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           7242045                       # number of demand (read+write) misses
system.l2.demand_misses::total               28991194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14456                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7242956                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2556                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7243683                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2370                       # number of overall misses
system.l2.overall_misses::.cpu2.data          7240758                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2370                       # number of overall misses
system.l2.overall_misses::.cpu3.data          7242045                       # number of overall misses
system.l2.overall_misses::total              28991194                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1204735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 814004681489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    240374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 813792432996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    211309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 813813617493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    209084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 813743660997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3257219895975                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1204735000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 814004681489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    240374000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 813792432996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    211309500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 813813617493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    209084500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 813743660997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3257219895975                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           16666                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7590472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7591081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7586553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7588859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30385069                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          16666                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7590472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7591081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7586553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7588859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30385069                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.867395                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.654545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.631832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.954420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.626653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.954300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954126                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.867395                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.654545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.631832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.954420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.626653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.954300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954126                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83338.060321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112385.700188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94043.035994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112345.119602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89160.126582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112393.428629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88221.308017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112363.795171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112352.043727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83338.060321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112385.700188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94043.035994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112345.119602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89160.126582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112393.428629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88221.308017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112363.795171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112352.043727                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              466964                       # number of writebacks
system.l2.writebacks::total                    466964                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46630                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          46935                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            422                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          46958                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          46738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              188718                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46630                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         46935                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           422                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         46958                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         46738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             188718                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7196326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7196748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      7193800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      7195307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28802476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7196326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7196748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      7193800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      7195307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28802476                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1056791000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 739189567001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    185328502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 738953912006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    159240501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 738991230505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    157073000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 738924762508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2957617905023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1056791000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 739189567001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    185328502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 738953912006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    159240501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 738991230505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    157073000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 738924762508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2957617905023                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.862054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.948074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.529834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.948053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.519328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.948230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.505288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.948141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.862054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.948074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.529834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.948053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.519328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.948230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.505288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.948141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947915                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73556.831628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102717.632164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89573.949734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102678.864399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81745.637064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102726.129515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82194.139194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102695.376654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102686.237983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73556.831628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102717.632164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89573.949734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102678.864399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81745.637064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102726.129515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82194.139194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102695.376654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102686.237983                       # average overall mshr miss latency
system.l2.replacements                       55748672                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       614034                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           614034                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       614034                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       614034                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27988884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27988884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27988884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27988884                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             121                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  513                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           307                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           308                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1234                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2977500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2495500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2505000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      3186500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11164500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1747                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.793103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.635611                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.710526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.706354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9246.894410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8128.664495                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8434.343434                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 10345.779221                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9047.406807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          304                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1217                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6571000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6202000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6099999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6387000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     25259999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.783251                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.629400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.703349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.684091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.696623                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20663.522013                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20401.315789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20748.295918                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21219.269103                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20755.956450                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       254500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       145000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        91000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       521000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.455882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.706897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.614035                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.636792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9089.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4677.419355                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data   743.902439                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         2600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3859.259259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       607500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       682000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       817500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       702500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2809500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.931034                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.441176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.689655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.614035                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.622642                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22733.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21284.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            20451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            20493                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          47575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          44537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          44613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          44491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              181216                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5312872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4920503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4593596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4714166000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19541137500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        68275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        65003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        65064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        64984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            263326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.696814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.685153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.685679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.684645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.688181                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111673.610089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110481.240317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102965.424876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105957.744263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107833.400472                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        47575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        44489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         181212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4837122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4475081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4147466500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4269243000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17728913000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.696814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.685122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.685679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.684615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.688166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101673.610089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100484.596385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92965.424876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95961.765830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97835.204070                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21752                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1204735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    240374000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    211309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    209084500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1865503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        16666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.867395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.654545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.631832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.626653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83338.060321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94043.035994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89160.126582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88221.308017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85762.366679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          487                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          422                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          459                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1457                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1056791000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    185328502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    159240501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    157073000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1558433003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.862054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.529834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.519328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.505288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.722139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73556.831628                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89573.949734                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81745.637064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82194.139194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76789.012220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       326816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       326932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       325344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       326321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1305413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7195381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7199146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      7196145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      7197554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        28788226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 808691809489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 808871929996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 809220020993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 809029494997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3235813255475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7522197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7526078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      7521489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      7523875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30093639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.956553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.956629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112390.408442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112356.650358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112451.878192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112403.393569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112400.578468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46630                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        46933                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        46958                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        46736                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       187257                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7148751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7152213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      7149187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      7150818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     28600969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 734352445001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 734478830506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 734843764005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 734655519508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2938330559020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.950354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.950324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.950502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.950417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102724.580140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102692.527544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102787.039142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102737.269989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102735.349946                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    58800356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  55748736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.054739                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.673283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.119164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.046099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.048035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.046940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.038121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 527668304                       # Number of tag accesses
system.l2.tags.data_accesses                527668304                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        919552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     460563136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        132416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     460590592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        124672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     460401920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     460498112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1843352704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       919552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       132416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1298944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29885696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29885696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7196299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7196728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        7193780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        7195283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28802386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       466964                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             466964                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4142269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2074680302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           596489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2074803982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           561605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2073954079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           550938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2074387391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8303677054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4142269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       596489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       561605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       550938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5851301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134624897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134624897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134624897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4142269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2074680302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          596489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2074803982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          561605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2073954079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          550938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2074387391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8438301951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    246029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7139862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7140299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   7136396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   7138974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000856002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37657782                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             232253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28802391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     466964                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28802391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   466964                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 226564                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                220935                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2235410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2282209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2109738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1841555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1712892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1327286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1322147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1225242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1577775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1136880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           968930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           963099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2345044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2662541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2517128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2347951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13411                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1225424087512                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               142879135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1761220843762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42883.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61633.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21155745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  220114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28802391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               466964                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  234282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  651575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1495300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3894452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6072375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4867738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4035377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2957523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2038902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1350867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 516656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 240249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7445999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.730066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.783463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.598784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3105112     41.70%     41.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2027640     27.23%     68.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       757484     10.17%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       397221      5.33%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       252088      3.39%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       173205      2.33%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       126108      1.69%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        95831      1.29%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       511310      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7445999                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1858.691882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    403.295336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2283.409032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7902     51.40%     51.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          589      3.83%     55.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          537      3.49%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          557      3.62%     62.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          707      4.60%     66.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          670      4.36%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          555      3.61%     74.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095          637      4.14%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607          656      4.27%     83.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119          646      4.20%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631          551      3.58%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          465      3.02%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          336      2.19%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          228      1.48%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          146      0.95%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          103      0.67%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           50      0.33%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           26      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            7      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            6      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.085671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15349     99.84%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1828852928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14500096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15746240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1843353024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29885696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8238.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8303.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  221992339000                       # Total gap between requests
system.mem_ctrls.avgGap                       7584.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       919552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    456951168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       132416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    456979136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       124672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    456729344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       122304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    456894336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15746240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4142269.043737569824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2058409614.362347841263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 596489.048684091889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2058535600.691141843796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 561604.962221658323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2057410372.679052114487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 550937.927518269513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2058153605.529466390610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70931456.304007023573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7196301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7196730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      7193780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      7195284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       466964                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    461661000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 440255381755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98571250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 440018423502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     77562000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 440184581752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     76821750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 440047840753                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5520528963750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32131.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61178.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47641.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61141.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39816.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61189.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40199.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61157.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11822172.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27519080820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14626734540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        103668137580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          615030840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17524001040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100763684580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        391429440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       265108098840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1194.221829                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    228121250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7412860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214351359250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25645380600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13630831665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        100363252920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          669271860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17524001040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100767833040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        387936000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       258988507125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.655149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    217090250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7412860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 214362390250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                365                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          183                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10041270.491803                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10831966.732210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          183    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        66000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     43773000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            183                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   220154788000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1837552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1446533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1446533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1446533                       # number of overall hits
system.cpu1.icache.overall_hits::total        1446533                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4123                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4123                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4123                       # number of overall misses
system.cpu1.icache.overall_misses::total         4123                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    278066500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    278066500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    278066500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    278066500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1450656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1450656                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1450656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1450656                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002842                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002842                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002842                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002842                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67442.760126                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67442.760126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67442.760126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67442.760126                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3905                       # number of writebacks
system.cpu1.icache.writebacks::total             3905                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          218                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3905                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3905                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3905                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3905                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    262767000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    262767000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    262767000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    262767000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002692                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002692                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002692                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002692                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67289.884763                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67289.884763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67289.884763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67289.884763                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3905                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1446533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1446533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    278066500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    278066500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1450656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1450656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002842                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002842                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67442.760126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67442.760126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          218                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3905                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3905                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    262767000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    262767000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002692                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002692                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67289.884763                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67289.884763                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1607746                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3937                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           408.368301                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2905217                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2905217                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7095653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7095653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7095653                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7095653                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10948295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10948295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10948295                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10948295                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1065891896980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1065891896980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1065891896980                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1065891896980                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     18043948                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18043948                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     18043948                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18043948                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.606757                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.606757                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.606757                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.606757                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97356.884974                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97356.884974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97356.884974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97356.884974                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    382585267                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        28622                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          6958316                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            420                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.982451                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.147619                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7591004                       # number of writebacks
system.cpu1.dcache.writebacks::total          7591004                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3359779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3359779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3359779                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3359779                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7588516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7588516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7588516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7588516                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 832879337758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 832879337758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 832879337758                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 832879337758                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.420557                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.420557                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.420557                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.420557                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109755.232480                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109755.232480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109755.232480                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109755.232480                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7591004                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6506609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6506609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10629896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10629896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1047827427000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1047827427000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17136505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17136505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.620307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.620307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98573.629225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98573.629225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3102124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3102124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7527772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7527772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 827785312000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 827785312000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.439283                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.439283                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109964.184888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109964.184888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       589044                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        589044                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       318399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       318399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  18064469980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18064469980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       907443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       907443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.350875                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.350875                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56735.322598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56735.322598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       257655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       257655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        60744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        60744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5094025758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5094025758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.066940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83860.558376                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83860.558376                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          712                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          712                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9319500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9319500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.225245                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.225245                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45021.739130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45021.739130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           41                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          166                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          166                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.180631                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.180631                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36939.759036                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36939.759036                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          381                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          381                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          294                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          294                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2322500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2322500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7899.659864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7899.659864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          284                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          284                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2076500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2076500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7311.619718                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7311.619718                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       377500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       377500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       339500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       339500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          286                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            286                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         6948                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         6948                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    295704000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    295704000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         7234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         7234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960464                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960464                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42559.585492                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42559.585492                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         6948                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         6948                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    288756000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    288756000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960464                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960464                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41559.585492                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41559.585492                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.961774                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14693745                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7594545                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.934776                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.961774                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998805                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998805                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43700069                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43700069                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 221992340500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30129315                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1080998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29771416                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        55281708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4954                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6060                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           99                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           269809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          269809                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30101218                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        50003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22776919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22778609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22765373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22772544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              91177762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2133440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    971591296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       499840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    971653248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       480128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    971082880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       484096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    971387776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3889312704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55766936                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30792128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86153995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.368063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.530572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56220896     65.26%     65.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28444827     33.02%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1240923      1.44%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 205988      0.24%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  41361      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86153995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        60780894895                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11413990199                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5841937                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11417423967                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5907416                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11419506490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25067350                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11420377886                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6105376                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
