/// Complete Register Map for ATSAMV71Q21B
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  ATSAMV71Q21B
/// Vendor:  Microchip Technology
/// Family:  samv71
/// CPU:     CM7
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/atmel/samv71/atsamv71q21b/register_map.hpp>
///
///   using namespace alloy::hal::atmel::samv71::atsamv71q21b;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures (Family Level)
// ============================================================================

#include "../generated/registers/acc_registers.hpp"
#include "../generated/registers/aes_registers.hpp"
#include "../generated/registers/afec0_registers.hpp"
#include "../generated/registers/chipid_registers.hpp"
#include "../generated/registers/dacc_registers.hpp"
#include "../generated/registers/efc_registers.hpp"
#include "../generated/registers/fpu_registers.hpp"
#include "../generated/registers/gmac_registers.hpp"
#include "../generated/registers/gpbr_registers.hpp"
#include "../generated/registers/hsmci_registers.hpp"
#include "../generated/registers/i2sc0_registers.hpp"
#include "../generated/registers/icm_registers.hpp"
#include "../generated/registers/isi_registers.hpp"
#include "../generated/registers/lockbit_registers.hpp"
#include "../generated/registers/matrix_registers.hpp"
#include "../generated/registers/mcan0_registers.hpp"
#include "../generated/registers/mlb_registers.hpp"
#include "../generated/registers/mpu_registers.hpp"
#include "../generated/registers/nvic_registers.hpp"
#include "../generated/registers/pioa_registers.hpp"
#include "../generated/registers/pmc_registers.hpp"
#include "../generated/registers/pwm0_registers.hpp"
#include "../generated/registers/qspi_registers.hpp"
#include "../generated/registers/rstc_registers.hpp"
#include "../generated/registers/rswdt_registers.hpp"
#include "../generated/registers/rtc_registers.hpp"
#include "../generated/registers/rtt_registers.hpp"
#include "../generated/registers/scb_registers.hpp"
#include "../generated/registers/scnscb_registers.hpp"
#include "../generated/registers/spi0_registers.hpp"
#include "../generated/registers/ssc_registers.hpp"
#include "../generated/registers/supc_registers.hpp"
#include "../generated/registers/systick_registers.hpp"
#include "../generated/registers/tc0_registers.hpp"
#include "../generated/registers/trng_registers.hpp"
#include "../generated/registers/twihs0_registers.hpp"
#include "../generated/registers/uart0_registers.hpp"
#include "../generated/registers/usart0_registers.hpp"
#include "../generated/registers/usbhs_registers.hpp"
#include "../generated/registers/utmi_registers.hpp"
#include "../generated/registers/wdt_registers.hpp"
#include "../generated/registers/xdmac_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions (Family Level)
// ============================================================================

#include "../generated/bitfields/acc_bitfields.hpp"
#include "../generated/bitfields/aes_bitfields.hpp"
#include "../generated/bitfields/afec0_bitfields.hpp"
#include "../generated/bitfields/chipid_bitfields.hpp"
#include "../generated/bitfields/dacc_bitfields.hpp"
#include "../generated/bitfields/efc_bitfields.hpp"
#include "../generated/bitfields/fpu_bitfields.hpp"
#include "../generated/bitfields/gmac_bitfields.hpp"
#include "../generated/bitfields/gpbr_bitfields.hpp"
#include "../generated/bitfields/hsmci_bitfields.hpp"
#include "../generated/bitfields/i2sc0_bitfields.hpp"
#include "../generated/bitfields/icm_bitfields.hpp"
#include "../generated/bitfields/isi_bitfields.hpp"
#include "../generated/bitfields/lockbit_bitfields.hpp"
#include "../generated/bitfields/matrix_bitfields.hpp"
#include "../generated/bitfields/mcan0_bitfields.hpp"
#include "../generated/bitfields/mlb_bitfields.hpp"
#include "../generated/bitfields/mpu_bitfields.hpp"
#include "../generated/bitfields/nvic_bitfields.hpp"
#include "../generated/bitfields/pioa_bitfields.hpp"
#include "../generated/bitfields/pmc_bitfields.hpp"
#include "../generated/bitfields/pwm0_bitfields.hpp"
#include "../generated/bitfields/qspi_bitfields.hpp"
#include "../generated/bitfields/rstc_bitfields.hpp"
#include "../generated/bitfields/rswdt_bitfields.hpp"
#include "../generated/bitfields/rtc_bitfields.hpp"
#include "../generated/bitfields/rtt_bitfields.hpp"
#include "../generated/bitfields/scb_bitfields.hpp"
#include "../generated/bitfields/scnscb_bitfields.hpp"
#include "../generated/bitfields/spi0_bitfields.hpp"
#include "../generated/bitfields/ssc_bitfields.hpp"
#include "../generated/bitfields/supc_bitfields.hpp"
#include "../generated/bitfields/systick_bitfields.hpp"
#include "../generated/bitfields/tc0_bitfields.hpp"
#include "../generated/bitfields/trng_bitfields.hpp"
#include "../generated/bitfields/twihs0_bitfields.hpp"
#include "../generated/bitfields/uart0_bitfields.hpp"
#include "../generated/bitfields/usart0_bitfields.hpp"
#include "../generated/bitfields/usbhs_bitfields.hpp"
#include "../generated/bitfields/utmi_bitfields.hpp"
#include "../generated/bitfields/wdt_bitfields.hpp"
#include "../generated/bitfields/xdmac_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Pin Alternate Function Mappings
// ============================================================================

#include "pin_functions.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::atmel::samv71::atsamv71q21b {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::atmel::samv71::atsamv71q21b;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::atmel::samv71::atsamv71q21b

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::atmel::samv71::atsamv71q21b;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 42 peripheral register structures
//   - 42 peripheral bit field definitions
//   - Enumeration definitions
//   - Pin alternate function mappings
//
// Total peripherals with registers: 42
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
