Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Wed Jul 13 00:08:27 2016
| Host             : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command          : 
| Design           : network
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.666  |
| Dynamic (W)              | 1.407  |
| Device Static (W)        | 0.259  |
| Effective TJA (C/W)      | 1.1    |
| Max Ambient (C)          | 83.1   |
| Junction Temperature (C) | 26.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |     0.215 |   120423 |       --- |             --- |
|   LUT as Logic |     0.202 |    64133 |    303600 |           21.12 |
|   CARRY4       |     0.010 |     4672 |     75900 |            6.16 |
|   Register     |     0.003 |    46145 |    607200 |            7.60 |
|   F7/F8 Muxes  |    <0.001 |      216 |    303600 |            0.07 |
|   Others       |     0.000 |      570 |       --- |             --- |
| Signals        |     0.319 |   112912 |       --- |             --- |
| Block RAM      |     0.402 |      128 |      1030 |           12.43 |
| DSPs           |     0.471 |      448 |      2800 |           16.00 |
| Static Power   |     0.259 |          |           |                 |
| Total          |     1.666 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.543 |       1.396 |      0.147 |
| Vccaux    |       1.800 |     0.038 |       0.000 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.019 |       0.011 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clock | clock  |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| network                 |     1.407 |
|   GATE_F                |     0.129 |
|     DOTPROD_X           |     0.061 |
|     DOTPROD_Y           |     0.064 |
|   GATE_I                |     0.122 |
|     DOTPROD_X           |     0.059 |
|     DOTPROD_Y           |     0.062 |
|   GATE_O                |     0.123 |
|     DOTPROD_X           |     0.060 |
|     DOTPROD_Y           |     0.063 |
|   GATE_Z                |     0.165 |
|     DOTPROD_X           |     0.068 |
|     DOTPROD_Y           |     0.093 |
|   WRAM_F_X              |     0.049 |
|   WRAM_F_Y              |     0.053 |
|   WRAM_I_X              |     0.051 |
|   WRAM_I_Y              |     0.052 |
|   WRAM_O_X              |     0.051 |
|   WRAM_O_Y              |     0.052 |
|   WRAM_Z_X              |     0.051 |
|   WRAM_Z_Y              |     0.053 |
|   genblk1[0].sigmoid_i  |     0.006 |
|   genblk1[10].sigmoid_i |     0.003 |
|   genblk1[11].sigmoid_i |     0.001 |
|   genblk1[12].sigmoid_i |     0.001 |
|   genblk1[13].sigmoid_i |     0.003 |
|   genblk1[14].sigmoid_i |     0.003 |
|   genblk1[15].sigmoid_i |     0.003 |
|   genblk1[16].sigmoid_i |     0.003 |
|   genblk1[17].sigmoid_i |     0.003 |
|   genblk1[18].sigmoid_i |     0.003 |
|   genblk1[19].sigmoid_i |     0.001 |
|   genblk1[1].sigmoid_i  |     0.003 |
|   genblk1[20].sigmoid_i |     0.003 |
|   genblk1[21].sigmoid_i |     0.003 |
|   genblk1[22].sigmoid_i |     0.003 |
|   genblk1[23].sigmoid_i |     0.003 |
|   genblk1[24].sigmoid_i |     0.003 |
|   genblk1[25].sigmoid_i |     0.003 |
|   genblk1[26].sigmoid_i |     0.003 |
|   genblk1[27].sigmoid_i |     0.003 |
|   genblk1[28].sigmoid_i |     0.003 |
|   genblk1[29].sigmoid_i |     0.003 |
|   genblk1[2].sigmoid_i  |     0.003 |
|   genblk1[30].sigmoid_i |     0.003 |
|   genblk1[31].sigmoid_i |     0.003 |
|   genblk1[32].sigmoid_i |     0.003 |
|   genblk1[33].sigmoid_i |     0.003 |
|   genblk1[34].sigmoid_i |     0.003 |
|   genblk1[35].sigmoid_i |     0.003 |
|   genblk1[36].sigmoid_i |     0.003 |
|   genblk1[37].sigmoid_i |     0.003 |
|   genblk1[38].sigmoid_i |     0.003 |
|   genblk1[39].sigmoid_i |     0.003 |
|   genblk1[3].sigmoid_i  |     0.001 |
|   genblk1[40].sigmoid_i |     0.004 |
|   genblk1[41].sigmoid_i |     0.003 |
|   genblk1[42].sigmoid_i |     0.003 |
|   genblk1[43].sigmoid_i |     0.003 |
|   genblk1[44].sigmoid_i |     0.003 |
|   genblk1[45].sigmoid_i |     0.003 |
|   genblk1[46].sigmoid_i |     0.001 |
|   genblk1[47].sigmoid_i |     0.003 |
|   genblk1[48].sigmoid_i |    <0.001 |
|   genblk1[49].sigmoid_i |     0.003 |
|   genblk1[4].sigmoid_i  |     0.003 |
|   genblk1[50].sigmoid_i |     0.001 |
|   genblk1[51].sigmoid_i |     0.003 |
|   genblk1[52].sigmoid_i |     0.001 |
|   genblk1[53].sigmoid_i |     0.003 |
|   genblk1[54].sigmoid_i |     0.003 |
|   genblk1[55].sigmoid_i |     0.001 |
|   genblk1[56].sigmoid_i |     0.003 |
|   genblk1[57].sigmoid_i |     0.002 |
|   genblk1[58].sigmoid_i |     0.003 |
|   genblk1[59].sigmoid_i |    <0.001 |
|   genblk1[5].sigmoid_i  |     0.001 |
|   genblk1[60].sigmoid_i |     0.003 |
|   genblk1[61].sigmoid_i |     0.003 |
|   genblk1[62].sigmoid_i |     0.003 |
|   genblk1[63].sigmoid_i |     0.003 |
|   genblk1[6].sigmoid_i  |     0.003 |
|   genblk1[7].sigmoid_i  |     0.001 |
|   genblk1[8].sigmoid_i  |     0.001 |
|   genblk1[9].sigmoid_i  |     0.003 |
|   genblk2[0].tanh_i     |     0.003 |
|   genblk2[10].tanh_i    |     0.003 |
|   genblk2[11].tanh_i    |     0.004 |
|   genblk2[12].tanh_i    |     0.003 |
|   genblk2[13].tanh_i    |     0.002 |
|   genblk2[14].tanh_i    |     0.003 |
|   genblk2[15].tanh_i    |     0.003 |
|   genblk2[16].tanh_i    |     0.003 |
|   genblk2[17].tanh_i    |     0.003 |
|   genblk2[18].tanh_i    |     0.003 |
|   genblk2[19].tanh_i    |     0.003 |
|   genblk2[1].tanh_i     |     0.003 |
|   genblk2[20].tanh_i    |     0.003 |
|   genblk2[21].tanh_i    |     0.002 |
|   genblk2[22].tanh_i    |     0.003 |
|   genblk2[23].tanh_i    |     0.003 |
|   genblk2[24].tanh_i    |     0.003 |
|   genblk2[25].tanh_i    |     0.003 |
|   genblk2[26].tanh_i    |     0.003 |
|   genblk2[27].tanh_i    |     0.002 |
|   genblk2[28].tanh_i    |     0.003 |
|   genblk2[29].tanh_i    |     0.003 |
|   genblk2[2].tanh_i     |     0.003 |
|   genblk2[30].tanh_i    |     0.003 |
|   genblk2[31].tanh_i    |     0.003 |
|   genblk2[32].tanh_i    |     0.003 |
|   genblk2[33].tanh_i    |     0.003 |
|   genblk2[34].tanh_i    |     0.003 |
|   genblk2[35].tanh_i    |     0.003 |
|   genblk2[36].tanh_i    |     0.003 |
|   genblk2[37].tanh_i    |     0.003 |
|   genblk2[38].tanh_i    |     0.003 |
|   genblk2[39].tanh_i    |     0.003 |
|   genblk2[3].tanh_i     |     0.003 |
|   genblk2[40].tanh_i    |     0.003 |
|   genblk2[41].tanh_i    |     0.002 |
|   genblk2[42].tanh_i    |     0.003 |
|   genblk2[43].tanh_i    |     0.004 |
|   genblk2[44].tanh_i    |     0.003 |
|   genblk2[45].tanh_i    |     0.003 |
|   genblk2[46].tanh_i    |     0.006 |
|   genblk2[47].tanh_i    |     0.003 |
|   genblk2[48].tanh_i    |     0.003 |
|   genblk2[49].tanh_i    |     0.003 |
|   genblk2[4].tanh_i     |     0.003 |
|   genblk2[50].tanh_i    |     0.003 |
|   genblk2[51].tanh_i    |     0.003 |
|   genblk2[52].tanh_i    |     0.003 |
|   genblk2[53].tanh_i    |     0.003 |
|   genblk2[54].tanh_i    |     0.003 |
|   genblk2[55].tanh_i    |     0.003 |
|   genblk2[56].tanh_i    |     0.003 |
|   genblk2[57].tanh_i    |     0.002 |
|   genblk2[58].tanh_i    |     0.003 |
|   genblk2[59].tanh_i    |     0.003 |
|   genblk2[5].tanh_i     |     0.003 |
|   genblk2[60].tanh_i    |     0.003 |
|   genblk2[61].tanh_i    |     0.003 |
|   genblk2[62].tanh_i    |     0.003 |
|   genblk2[63].tanh_i    |     0.003 |
|   genblk2[6].tanh_i     |     0.003 |
|   genblk2[7].tanh_i     |     0.003 |
|   genblk2[8].tanh_i     |     0.003 |
|   genblk2[9].tanh_i     |     0.003 |
+-------------------------+-----------+


