

================================================================
== Vivado HLS Report for 'hls_hough_line'
================================================================
* Date:           Tue Jul 28 17:04:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Hough
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_pow_generic_double_s_fu_308  |pow_generic_double_s  |   22|   22|    1|    1| function |
        |grp_pow_generic_double_s_fu_337  |pow_generic_double_s  |   22|   22|    1|    1| function |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1                 |  2179800|  2179800|         2|          -|          -|  1089900|    no    |
        |- Loop 2                 |        ?|        ?|         ?|          -|          -|        ?|    no    |
        | + Loop 2.1              |        ?|        ?|         ?|          -|          -|        ?|    no    |
        |  ++ Loop 2.1.1          |        ?|        ?|         ?|          -|          -|        ?|    no    |
        |   +++ Loop 2.1.1.1      |        ?|        ?|  55 ~ 60 |          -|          -|        ?|    no    |
        |- Loop 3                 |        ?|        ?|         ?|          -|          -|        ?|    no    |
        | + Loop 3.1              |        ?|        ?|         ?|          -|          -|        ?|    no    |
        |  ++ Loop 3.1.1          |        ?|        ?|         ?|          -|          -|       10|    no    |
        |   +++ Loop 3.1.1.1      |        ?|        ?|         ?|          -|          -|        ?|    no    |
        |    ++++ Loop 3.1.1.1.1  |        ?|        ?|        55|          -|          -|        ?|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|     11|        0|    2761|
|FIFO                 |        -|      -|        -|       -|
|Instance             |       68|     65|    11705|   13718|
|Memory               |     1932|      -|       64|       0|
|Multiplexer          |        -|      -|        -|     801|
|Register             |        -|      -|     1325|       -|
+---------------------+---------+-------+---------+--------+
|Total                |     2000|     76|    13094|   17280|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |       92|      2|        1|       5|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |       46|      1|    ~0   |       2|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |hls_hough_dadddsupcA_U26         |hls_hough_dadddsupcA  |        0|      3|   445|   782|
    |hls_hough_dsqrt_6rcU_U28         |hls_hough_dsqrt_6rcU  |        0|      0|  1316|  1915|
    |hls_hough_sitodp_qcK_U27         |hls_hough_sitodp_qcK  |        0|      0|   260|   425|
    |grp_pow_generic_double_s_fu_308  |pow_generic_double_s  |       34|     31|  4842|  5298|
    |grp_pow_generic_double_s_fu_337  |pow_generic_double_s  |       34|     31|  4842|  5298|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |       68|     65| 11705| 13718|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+---------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT|  Words  | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+---------+-----+------+-------------+
    |p_count_U  |hls_hough_line_p_ocq  |     1932|  64|   0|  1089900|   32|     1|     34876800|
    +-----------+----------------------+---------+----+----+---------+-----+------+-------------+
    |Total      |                      |     1932|  64|   0|  1089900|   32|     1|     34876800|
    +-----------+----------------------+---------+----+----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |tmp3_fu_762_p2         |     *    |      3|  0|   20|          32|          32|
    |tmp4_fu_672_p2         |     *    |      3|  0|   20|          32|          32|
    |tmp_47_fu_752_p2       |     *    |      2|  0|   20|           8|          32|
    |tmp_55_fu_661_p2       |     *    |      3|  0|   20|          32|          32|
    |a_2_fu_703_p2          |     +    |      0|  0|   38|          31|           1|
    |a_3_fu_465_p2          |     +    |      0|  0|   39|          32|           1|
    |b_2_fu_718_p2          |     +    |      0|  0|   38|          31|           1|
    |b_3_fu_482_p2          |     +    |      0|  0|   39|          32|           1|
    |col_2_fu_448_p2        |     +    |      0|  0|   38|          31|           1|
    |col_3_fu_804_p2        |     +    |      0|  0|   39|          32|           1|
    |index_1_fu_676_p2      |     +    |      0|  0|   39|          32|          32|
    |index_fu_766_p2        |     +    |      0|  0|   39|          32|          32|
    |k_1_fu_787_p2          |     +    |      0|  0|   39|          32|           1|
    |radius_2_fu_793_p2     |     +    |      0|  0|   15|           6|           1|
    |row_2_fu_413_p2        |     +    |      0|  0|   28|          21|           1|
    |row_3_fu_433_p2        |     +    |      0|  0|   38|          31|           1|
    |sh_assign_3_fu_860_p2  |     +    |      0|  0|   19|          11|          12|
    |sh_assign_fu_538_p2    |     +    |      0|  0|   19|          11|          12|
    |tmp2_fu_757_p2         |     +    |      0|  0|   39|          32|          32|
    |tmp_46_fu_742_p2       |     +    |      0|  0|   15|           8|           8|
    |tmp_54_fu_656_p2       |     +    |      0|  0|   39|          32|           8|
    |tmp_57_fu_687_p2       |     +    |      0|  0|   39|          32|           1|
    |tmp_fu_666_p2          |     +    |      0|  0|   39|          32|          32|
    |x1_fu_960_p2           |     +    |      0|  0|   39|          32|          32|
    |result_V_1_fu_624_p2   |     -    |      0|  0|   39|           1|          32|
    |result_V_3_fu_946_p2   |     -    |      0|  0|   39|           1|          32|
    |tmp_45_fu_471_p2       |     -    |      0|  0|   39|          32|          32|
    |tmp_50_fu_488_p2       |     -    |      0|  0|   39|          32|          32|
    |tmp_58_fu_810_p2       |     -    |      0|  0|   39|          32|          32|
    |tmp_i_i_i1_fu_874_p2   |     -    |      0|  0|   18|          10|          11|
    |tmp_i_i_i_fu_552_p2    |     -    |      0|  0|   18|          10|          11|
    |x2_fu_965_p2           |     -    |      0|  0|   39|          32|          32|
    |ap_block_state5        |    and   |      0|  0|    2|           1|           1|
    |or_cond_fu_650_p2      |    and   |      0|  0|    2|           1|           1|
    |exitcond1_fu_782_p2    |   icmp   |      0|  0|   20|          32|          32|
    |exitcond2_fu_736_p2    |   icmp   |      0|  0|   11|           6|           5|
    |exitcond3_fu_477_p2    |   icmp   |      0|  0|   20|          32|          32|
    |exitcond4_fu_460_p2    |   icmp   |      0|  0|   20|          32|          32|
    |exitcond5_fu_407_p2    |   icmp   |      0|  0|   20|          21|          21|
    |exitcond_fu_799_p2     |   icmp   |      0|  0|   20|          32|          32|
    |tmp_39_fu_428_p2       |   icmp   |      0|  0|   20|          32|          32|
    |tmp_40_fu_443_p2       |   icmp   |      0|  0|   20|          32|          32|
    |tmp_41_fu_698_p2       |   icmp   |      0|  0|   20|          32|          32|
    |tmp_43_fu_454_p2       |   icmp   |      0|  0|   11|           8|           1|
    |tmp_44_fu_713_p2       |   icmp   |      0|  0|   20|          32|          32|
    |tmp_49_fu_776_p2       |   icmp   |      0|  0|   20|          32|           8|
    |tmp_52_fu_638_p2       |   icmp   |      0|  0|   20|          32|           7|
    |tmp_53_fu_644_p2       |   icmp   |      0|  0|   20|          32|           7|
    |tmp_59_fu_970_p2       |   icmp   |      0|  0|   20|          32|          32|
    |tmp_60_fu_976_p2       |   icmp   |      0|  0|   20|          32|          32|
    |r_V_40_fu_904_p2       |   lshr   |      0|  0|  162|          54|          54|
    |r_V_fu_582_p2          |   lshr   |      0|  0|  162|          54|          54|
    |or_cond6_fu_982_p2     |    or    |      0|  0|    2|           1|           1|
    |dst_data_stream_V_din  |  select  |      0|  0|    2|           1|           2|
    |p_Val2_100_fu_938_p3   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_101_fu_952_p3   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_98_fu_616_p3    |  select  |      0|  0|   32|           1|          32|
    |p_Val2_99_fu_630_p3    |  select  |      0|  0|   32|           1|          32|
    |ush_1_fu_884_p3        |  select  |      0|  0|   12|           1|          12|
    |ush_fu_562_p3          |  select  |      0|  0|   12|           1|          12|
    |r_V_39_fu_588_p2       |    shl   |      0|  0|  474|         137|         137|
    |r_V_41_fu_910_p2       |    shl   |      0|  0|  474|         137|         137|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |     11|  0| 2761|        1630|        1461|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_1_reg_251              |    9|          2|   31|         62|
    |a_reg_227                |    9|          2|   32|         64|
    |ap_NS_fsm                |  609|        136|    1|        136|
    |b_1_reg_262              |    9|          2|   31|         62|
    |b_reg_239                |    9|          2|   32|         64|
    |col_1_reg_297            |    9|          2|   32|         64|
    |col_reg_216              |    9|          2|   31|         62|
    |dst_data_stream_V_blk_n  |    9|          2|    1|          2|
    |grp_fu_366_opcode        |   15|          3|    2|          6|
    |grp_fu_370_p0            |   27|          5|   32|        160|
    |k_reg_285                |    9|          2|   32|         64|
    |p_count_address0         |   27|          5|   21|        105|
    |p_count_d0               |   15|          3|   32|         96|
    |radius_reg_273           |    9|          2|    6|         12|
    |row_1_reg_205            |    9|          2|   31|         62|
    |row_reg_194              |    9|          2|   21|         42|
    |src_data_stream_V_blk_n  |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  801|        176|  369|       1065|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |a_1_cast_reg_1108                             |   31|   0|   32|          1|
    |a_1_reg_251                                   |   31|   0|   31|          0|
    |a_2_reg_1118                                  |   31|   0|   31|          0|
    |a_3_reg_1061                                  |   32|   0|   32|          0|
    |a_reg_227                                     |   32|   0|   32|          0|
    |ap_CS_fsm                                     |  135|   0|  135|          0|
    |b_1_cast_reg_1123                             |   31|   0|   32|          1|
    |b_1_reg_262                                   |   31|   0|   31|          0|
    |b_2_reg_1132                                  |   31|   0|   31|          0|
    |b_3_reg_1074                                  |   32|   0|   32|          0|
    |b_reg_239                                     |   32|   0|   32|          0|
    |col_1_reg_297                                 |   32|   0|   32|          0|
    |col_2_reg_1049                                |   31|   0|   31|          0|
    |col_3_reg_1175                                |   32|   0|   32|          0|
    |col_cast_reg_1041                             |   31|   0|   32|          1|
    |col_reg_216                                   |   31|   0|   31|          0|
    |grp_pow_generic_double_s_fu_308_ap_start_reg  |    1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_337_ap_start_reg  |    1|   0|    1|          0|
    |k_1_reg_1162                                  |   32|   0|   32|          0|
    |k_reg_285                                     |   32|   0|   32|          0|
    |p_Val2_99_reg_1084                            |   32|   0|   32|          0|
    |p_count_addr_2_reg_1098                       |   21|   0|   21|          0|
    |radius_cast2_reg_1137                         |    7|   0|   32|         25|
    |radius_reg_273                                |    6|   0|    6|          0|
    |reg_378                                       |   64|   0|   64|          0|
    |reg_383                                       |   64|   0|   64|          0|
    |reg_388                                       |   64|   0|   64|          0|
    |reg_393                                       |   64|   0|   64|          0|
    |reg_398                                       |   64|   0|   64|          0|
    |reg_403                                       |   64|   0|   64|          0|
    |row_1_cast_reg_1028                           |   31|   0|   32|          1|
    |row_1_reg_205                                 |   31|   0|   31|          0|
    |row_2_reg_1018                                |   21|   0|   21|          0|
    |row_3_reg_1036                                |   31|   0|   31|          0|
    |row_reg_194                                   |   21|   0|   21|          0|
    |tmp2_reg_1145                                 |   32|   0|   32|          0|
    |tmp_43_reg_1054                               |    1|   0|    1|          0|
    |tmp_49_reg_1155                               |    1|   0|    1|          0|
    |tmp_59_reg_1185                               |    1|   0|    1|          0|
    |tmp_60_reg_1190                               |    1|   0|    1|          0|
    |tmp_reg_1093                                  |   32|   0|   32|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1325|   0| 1354|         29|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   hls_hough_line  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   hls_hough_line  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   hls_hough_line  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   hls_hough_line  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   hls_hough_line  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   hls_hough_line  | return value |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|rows                       |  in |   32|   ap_none  |        rows       |    scalar    |
|cols                       |  in |   32|   ap_none  |        cols       |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 135
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	5  / (tmp_39)
	70  / (!tmp_39)
5 --> 
	6  / (tmp_40)
	4  / (!tmp_40)
6 --> 
	7  / (tmp_43 & !exitcond4)
	5  / (exitcond4) | (!tmp_43)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond3)
	6  / (exitcond3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (or_cond)
	69  / (!or_cond)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	10  / true
70 --> 
	71  / (tmp_41)
71 --> 
	72  / (tmp_44)
	70  / (!tmp_44)
72 --> 
	73  / (!exitcond2)
	71  / (exitcond2)
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / (tmp_49)
	80  / (!tmp_49)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / (tmp_49 & !exitcond1)
	72  / (exitcond1) | (!tmp_49)
81 --> 
	82  / (!exitcond)
	80  / (exitcond)
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	81  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)"   --->   Operation 138 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)"   --->   Operation 139 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.77ns)   --->   "%p_count = alloca [1089900 x i32], align 16" [Hough/src/top.cpp:18]   --->   Operation 140 'alloca' 'p_count' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>
ST_1 : Operation 141 [1/1] (0.83ns)   --->   "br label %1" [Hough/src/top.cpp:26]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%row = phi i21 [ 0, %0 ], [ %row_2, %2 ]"   --->   Operation 142 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.10ns)   --->   "%exitcond5 = icmp eq i21 %row, -1007252" [Hough/src/top.cpp:26]   --->   Operation 143 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1089900, i64 1089900, i64 1089900)"   --->   Operation 144 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.43ns)   --->   "%row_2 = add i21 %row, 1" [Hough/src/top.cpp:26]   --->   Operation 145 'add' 'row_2' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader38.preheader, label %2" [Hough/src/top.cpp:26]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = zext i21 %row to i64" [Hough/src/top.cpp:28]   --->   Operation 147 'zext' 'tmp_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%p_count_addr = getelementptr inbounds [1089900 x i32]* %p_count, i64 0, i64 %tmp_s" [Hough/src/top.cpp:28]   --->   Operation 148 'getelementptr' 'p_count_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (1.77ns)   --->   "store i32 0, i32* %p_count_addr, align 4" [Hough/src/top.cpp:28]   --->   Operation 149 'store' <Predicate = (!exitcond5)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>
ST_2 : Operation 150 [1/1] (0.83ns)   --->   "br label %.preheader38" [Hough/src/top.cpp:32]   --->   Operation 150 'br' <Predicate = (exitcond5)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 151 [1/2] (1.77ns)   --->   "store i32 0, i32* %p_count_addr, align 4" [Hough/src/top.cpp:28]   --->   Operation 151 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "br label %1" [Hough/src/top.cpp:26]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.48>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%row_1 = phi i31 [ %row_3, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]"   --->   Operation 153 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%row_1_cast = zext i31 %row_1 to i32" [Hough/src/top.cpp:32]   --->   Operation 154 'zext' 'row_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.14ns)   --->   "%tmp_39 = icmp slt i32 %row_1_cast, %rows_read" [Hough/src/top.cpp:32]   --->   Operation 155 'icmp' 'tmp_39' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.48ns)   --->   "%row_3 = add i31 %row_1, 1" [Hough/src/top.cpp:32]   --->   Operation 156 'add' 'row_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %.preheader14.preheader, label %.preheader10.preheader" [Hough/src/top.cpp:32]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.83ns)   --->   "br label %.preheader14" [Hough/src/top.cpp:34]   --->   Operation 158 'br' <Predicate = (tmp_39)> <Delay = 0.83>
ST_4 : Operation 159 [1/1] (0.83ns)   --->   "br label %.preheader10" [Hough/src/top.cpp:58]   --->   Operation 159 'br' <Predicate = (!tmp_39)> <Delay = 0.83>

State 5 <SV = 3> <Delay = 3.04>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%col = phi i31 [ %col_2, %.loopexit13 ], [ 0, %.preheader14.preheader ]"   --->   Operation 160 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%col_cast = zext i31 %col to i32" [Hough/src/top.cpp:34]   --->   Operation 161 'zext' 'col_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (1.14ns)   --->   "%tmp_40 = icmp slt i32 %col_cast, %cols_read" [Hough/src/top.cpp:34]   --->   Operation 162 'icmp' 'tmp_40' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.48ns)   --->   "%col_2 = add i31 %col, 1" [Hough/src/top.cpp:34]   --->   Operation 163 'add' 'col_2' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %3, label %.preheader38.loopexit" [Hough/src/top.cpp:34]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Hough/src/top.cpp:36]   --->   Operation 165 'specregionbegin' 'tmp_42' <Predicate = (tmp_40)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Hough/src/top.cpp:36]   --->   Operation 166 'specprotocol' <Predicate = (tmp_40)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.26ns)   --->   "%tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Hough/src/top.cpp:36]   --->   Operation 167 'read' 'tmp_75' <Predicate = (tmp_40)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_42)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Hough/src/top.cpp:36]   --->   Operation 168 'specregionend' 'empty_58' <Predicate = (tmp_40)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.78ns)   --->   "%tmp_43 = icmp eq i8 %tmp_75, 0" [Hough/src/top.cpp:39]   --->   Operation 169 'icmp' 'tmp_43' <Predicate = (tmp_40)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_43, label %.preheader12.preheader, label %.loopexit13" [Hough/src/top.cpp:39]   --->   Operation 170 'br' <Predicate = (tmp_40)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.83ns)   --->   "br label %.preheader12" [Hough/src/top.cpp:42]   --->   Operation 171 'br' <Predicate = (tmp_40 & tmp_43)> <Delay = 0.83>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 172 'br' <Predicate = (!tmp_40)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.10>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%a = phi i32 [ %a_3, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]"   --->   Operation 173 'phi' 'a' <Predicate = (tmp_43)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.14ns)   --->   "%exitcond4 = icmp eq i32 %a, %rows_read" [Hough/src/top.cpp:42]   --->   Operation 174 'icmp' 'exitcond4' <Predicate = (tmp_43)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.48ns)   --->   "%a_3 = add nsw i32 %a, 1" [Hough/src/top.cpp:42]   --->   Operation 175 'add' 'a_3' <Predicate = (tmp_43)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit13.loopexit, label %.preheader11.preheader" [Hough/src/top.cpp:42]   --->   Operation 176 'br' <Predicate = (tmp_43)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.48ns)   --->   "%tmp_45 = sub nsw i32 %row_1_cast, %a" [Hough/src/top.cpp:46]   --->   Operation 177 'sub' 'tmp_45' <Predicate = (tmp_43 & !exitcond4)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [4/4] (5.62ns)   --->   "%x_assign = sitofp i32 %tmp_45 to double" [Hough/src/top.cpp:46]   --->   Operation 178 'sitodp' 'x_assign' <Predicate = (tmp_43 & !exitcond4)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 179 'br' <Predicate = (tmp_43 & exitcond4)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader14" [Hough/src/top.cpp:34]   --->   Operation 180 'br' <Predicate = (exitcond4) | (!tmp_43)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.62>
ST_7 : Operation 181 [3/4] (5.62ns)   --->   "%x_assign = sitofp i32 %tmp_45 to double" [Hough/src/top.cpp:46]   --->   Operation 181 'sitodp' 'x_assign' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 6> <Delay = 5.62>
ST_8 : Operation 182 [2/4] (5.62ns)   --->   "%x_assign = sitofp i32 %tmp_45 to double" [Hough/src/top.cpp:46]   --->   Operation 182 'sitodp' 'x_assign' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.62>
ST_9 : Operation 183 [1/4] (5.62ns)   --->   "%x_assign = sitofp i32 %tmp_45 to double" [Hough/src/top.cpp:46]   --->   Operation 183 'sitodp' 'x_assign' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.83ns)   --->   "br label %.preheader11" [Hough/src/top.cpp:44]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.83>

State 10 <SV = 8> <Delay = 7.10>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_3, %._crit_edge ], [ 0, %.preheader11.preheader ]"   --->   Operation 185 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.14ns)   --->   "%exitcond3 = icmp eq i32 %b, %cols_read" [Hough/src/top.cpp:44]   --->   Operation 186 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (1.48ns)   --->   "%b_3 = add nsw i32 %b, 1" [Hough/src/top.cpp:44]   --->   Operation 187 'add' 'b_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader12.loopexit, label %4" [Hough/src/top.cpp:44]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (1.48ns)   --->   "%tmp_50 = sub nsw i32 %col_cast, %b" [Hough/src/top.cpp:46]   --->   Operation 189 'sub' 'tmp_50' <Predicate = (!exitcond3)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [4/4] (5.62ns)   --->   "%x_assign_1 = sitofp i32 %tmp_50 to double" [Hough/src/top.cpp:46]   --->   Operation 190 'sitodp' 'x_assign_1' <Predicate = (!exitcond3)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 191 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.62>
ST_11 : Operation 192 [3/4] (5.62ns)   --->   "%x_assign_1 = sitofp i32 %tmp_50 to double" [Hough/src/top.cpp:46]   --->   Operation 192 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.62>
ST_12 : Operation 193 [2/4] (5.62ns)   --->   "%x_assign_1 = sitofp i32 %tmp_50 to double" [Hough/src/top.cpp:46]   --->   Operation 193 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.62>
ST_13 : Operation 194 [1/4] (5.62ns)   --->   "%x_assign_1 = sitofp i32 %tmp_50 to double" [Hough/src/top.cpp:46]   --->   Operation 194 'sitodp' 'x_assign_1' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.11>
ST_14 : Operation 195 [23/23] (5.11ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 195 'call' 'tmp_i' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 196 [23/23] (5.11ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 196 'call' 'tmp_i1' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 197 [22/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 197 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 198 [22/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 198 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 199 [21/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 199 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 200 [21/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 200 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 8.75>
ST_17 : Operation 201 [20/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 201 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 202 [20/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 202 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 203 [19/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 203 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 204 [19/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 204 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 8.75>
ST_19 : Operation 205 [18/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 205 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 206 [18/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 206 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 8.75>
ST_20 : Operation 207 [17/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 207 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 208 [17/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 208 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 8.75>
ST_21 : Operation 209 [16/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 209 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 210 [16/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 210 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 8.75>
ST_22 : Operation 211 [15/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 211 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 212 [15/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 212 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 8.75>
ST_23 : Operation 213 [14/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 213 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 214 [14/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 214 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 22> <Delay = 8.75>
ST_24 : Operation 215 [13/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 215 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 216 [13/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 216 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 23> <Delay = 8.75>
ST_25 : Operation 217 [12/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 217 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 218 [12/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 218 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 24> <Delay = 8.75>
ST_26 : Operation 219 [11/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 219 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 220 [11/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 220 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 25> <Delay = 8.75>
ST_27 : Operation 221 [10/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 221 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 222 [10/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 222 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 26> <Delay = 8.75>
ST_28 : Operation 223 [9/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 223 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 224 [9/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 224 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 27> <Delay = 8.75>
ST_29 : Operation 225 [8/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 225 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 226 [8/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 226 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 28> <Delay = 8.75>
ST_30 : Operation 227 [7/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 227 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 228 [7/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 228 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 29> <Delay = 8.75>
ST_31 : Operation 229 [6/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 229 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 230 [6/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 230 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 30> <Delay = 8.75>
ST_32 : Operation 231 [5/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 231 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 232 [5/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 232 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 31> <Delay = 8.75>
ST_33 : Operation 233 [4/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 233 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 234 [4/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 234 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 32> <Delay = 8.75>
ST_34 : Operation 235 [3/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 235 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 236 [3/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 236 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 33> <Delay = 8.75>
ST_35 : Operation 237 [2/23] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 237 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 238 [2/23] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 238 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 34> <Delay = 6.24>
ST_36 : Operation 239 [1/23] (6.24ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 239 'call' 'tmp_i' <Predicate = true> <Delay = 6.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 240 [1/23] (6.24ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 240 'call' 'tmp_i1' <Predicate = true> <Delay = 6.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 35> <Delay = 5.06>
ST_37 : Operation 241 [5/5] (5.06ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [Hough/src/top.cpp:46]   --->   Operation 241 'dadd' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 5.06>
ST_38 : Operation 242 [4/5] (5.06ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [Hough/src/top.cpp:46]   --->   Operation 242 'dadd' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 5.06>
ST_39 : Operation 243 [3/5] (5.06ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [Hough/src/top.cpp:46]   --->   Operation 243 'dadd' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 5.06>
ST_40 : Operation 244 [2/5] (5.06ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [Hough/src/top.cpp:46]   --->   Operation 244 'dadd' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 5.06>
ST_41 : Operation 245 [1/5] (5.06ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [Hough/src/top.cpp:46]   --->   Operation 245 'dadd' 'x_assign_2' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 6.63>
ST_42 : Operation 246 [21/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 246 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 41> <Delay = 6.63>
ST_43 : Operation 247 [20/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 247 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 42> <Delay = 6.63>
ST_44 : Operation 248 [19/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 248 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 43> <Delay = 6.63>
ST_45 : Operation 249 [18/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 249 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 44> <Delay = 6.63>
ST_46 : Operation 250 [17/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 250 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 45> <Delay = 6.63>
ST_47 : Operation 251 [16/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 251 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 46> <Delay = 6.63>
ST_48 : Operation 252 [15/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 252 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 47> <Delay = 6.63>
ST_49 : Operation 253 [14/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 253 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 48> <Delay = 6.63>
ST_50 : Operation 254 [13/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 254 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 49> <Delay = 6.63>
ST_51 : Operation 255 [12/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 255 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 50> <Delay = 6.63>
ST_52 : Operation 256 [11/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 256 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 51> <Delay = 6.63>
ST_53 : Operation 257 [10/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 257 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 52> <Delay = 6.63>
ST_54 : Operation 258 [9/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 258 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 53> <Delay = 6.63>
ST_55 : Operation 259 [8/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 259 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 54> <Delay = 6.63>
ST_56 : Operation 260 [7/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 260 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 55> <Delay = 6.63>
ST_57 : Operation 261 [6/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 261 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 56> <Delay = 6.63>
ST_58 : Operation 262 [5/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 262 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 57> <Delay = 6.63>
ST_59 : Operation 263 [4/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 263 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 58> <Delay = 6.63>
ST_60 : Operation 264 [3/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 264 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 59> <Delay = 6.63>
ST_61 : Operation 265 [2/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 265 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 60> <Delay = 6.63>
ST_62 : Operation 266 [1/21] (6.63ns)   --->   "%x_assign_8 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:46]   --->   Operation 266 'dsqrt' 'x_assign_8' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 61> <Delay = 6.74>
ST_63 : Operation 267 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign_8 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 267 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 268 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 269 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 270 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 271 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 271 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%mantissa_V_1_cast = zext i54 %mantissa_V to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 272 'zext' 'mantissa_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast3 = zext i11 %tmp_V to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 273 'zext' 'tmp_i_i_i_i_cast3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 274 [1/1] (1.33ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 274 'add' 'sh_assign' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 275 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 275 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 276 [1/1] (1.33ns)   --->   "%tmp_i_i_i = sub i11 1023, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 276 'sub' 'tmp_i_i_i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i11 %tmp_i_i_i to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 277 'sext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 278 [1/1] (0.37ns)   --->   "%ush = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 278 'select' 'ush' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 279 [1/1] (0.00ns)   --->   "%sh_assign_6_cast = sext i12 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 279 'sext' 'sh_assign_6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_i_i_i_59 = zext i32 %sh_assign_6_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 280 'zext' 'tmp_i_i_i_59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_i_i_i_cast_60 = zext i32 %sh_assign_6_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 281 'zext' 'tmp_i_i_i_cast_60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%r_V = lshr i54 %mantissa_V, %tmp_i_i_i_cast_60" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 282 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%r_V_39 = shl i137 %mantissa_V_1_cast, %tmp_i_i_i_59" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 283 'shl' 'r_V_39' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 284 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_51 = zext i1 %tmp_70 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 285 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_98)   --->   "%tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_39, i32 53, i32 84)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 286 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 287 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_98 = select i1 %isNeg, i32 %tmp_51, i32 %tmp_62" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 287 'select' 'p_Val2_98' <Predicate = true> <Delay = 1.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 288 [1/1] (1.48ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 288 'sub' 'result_V_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 289 [1/1] (0.44ns)   --->   "%p_Val2_99 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_98" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:46]   --->   Operation 289 'select' 'p_Val2_99' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 290 [1/1] (1.14ns)   --->   "%tmp_52 = icmp sgt i32 %p_Val2_99, 110" [Hough/src/top.cpp:47]   --->   Operation 290 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 291 [1/1] (1.14ns)   --->   "%tmp_53 = icmp slt i32 %p_Val2_99, 120" [Hough/src/top.cpp:47]   --->   Operation 291 'icmp' 'tmp_53' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 292 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_52, %tmp_53" [Hough/src/top.cpp:47]   --->   Operation 292 'and' 'or_cond' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %5, label %._crit_edge" [Hough/src/top.cpp:47]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 62> <Delay = 7.79>
ST_64 : Operation 294 [1/1] (1.48ns)   --->   "%tmp_54 = add nsw i32 %p_Val2_99, -110" [Hough/src/top.cpp:49]   --->   Operation 294 'add' 'tmp_54' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 295 [1/1] (4.82ns)   --->   "%tmp_55 = mul i32 %tmp_54, %cols_read" [Hough/src/top.cpp:49]   --->   Operation 295 'mul' 'tmp_55' <Predicate = true> <Delay = 4.82> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 296 [1/1] (1.48ns)   --->   "%tmp = add i32 %tmp_55, %b" [Hough/src/top.cpp:49]   --->   Operation 296 'add' 'tmp' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 8.07>
ST_65 : Operation 297 [1/1] (4.82ns)   --->   "%tmp4 = mul i32 %tmp, %rows_read" [Hough/src/top.cpp:49]   --->   Operation 297 'mul' 'tmp4' <Predicate = true> <Delay = 4.82> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 298 [1/1] (1.48ns)   --->   "%index_1 = add nsw i32 %tmp4, %a" [Hough/src/top.cpp:49]   --->   Operation 298 'add' 'index_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_56 = sext i32 %index_1 to i64" [Hough/src/top.cpp:50]   --->   Operation 299 'sext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 300 [1/1] (0.00ns)   --->   "%p_count_addr_2 = getelementptr inbounds [1089900 x i32]* %p_count, i64 0, i64 %tmp_56" [Hough/src/top.cpp:50]   --->   Operation 300 'getelementptr' 'p_count_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 301 [4/4] (1.77ns)   --->   "%p_count_load_1 = load i32* %p_count_addr_2, align 4" [Hough/src/top.cpp:50]   --->   Operation 301 'load' 'p_count_load_1' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 66 <SV = 64> <Delay = 1.77>
ST_66 : Operation 302 [3/4] (1.77ns)   --->   "%p_count_load_1 = load i32* %p_count_addr_2, align 4" [Hough/src/top.cpp:50]   --->   Operation 302 'load' 'p_count_load_1' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 67 <SV = 65> <Delay = 1.77>
ST_67 : Operation 303 [2/4] (1.77ns)   --->   "%p_count_load_1 = load i32* %p_count_addr_2, align 4" [Hough/src/top.cpp:50]   --->   Operation 303 'load' 'p_count_load_1' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 68 <SV = 66> <Delay = 5.02>
ST_68 : Operation 304 [1/4] (1.77ns)   --->   "%p_count_load_1 = load i32* %p_count_addr_2, align 4" [Hough/src/top.cpp:50]   --->   Operation 304 'load' 'p_count_load_1' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>
ST_68 : Operation 305 [1/1] (1.48ns)   --->   "%tmp_57 = add nsw i32 %p_count_load_1, 1" [Hough/src/top.cpp:50]   --->   Operation 305 'add' 'tmp_57' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 306 [2/2] (1.77ns)   --->   "store i32 %tmp_57, i32* %p_count_addr_2, align 4" [Hough/src/top.cpp:50]   --->   Operation 306 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 69 <SV = 67> <Delay = 1.77>
ST_69 : Operation 307 [1/2] (1.77ns)   --->   "store i32 %tmp_57, i32* %p_count_addr_2, align 4" [Hough/src/top.cpp:50]   --->   Operation 307 'store' <Predicate = (or_cond)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>
ST_69 : Operation 308 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Hough/src/top.cpp:51]   --->   Operation 308 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_69 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader11" [Hough/src/top.cpp:44]   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 3> <Delay = 1.48>
ST_70 : Operation 310 [1/1] (0.00ns)   --->   "%a_1 = phi i31 [ %a_2, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 310 'phi' 'a_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 311 [1/1] (0.00ns)   --->   "%a_1_cast = zext i31 %a_1 to i32" [Hough/src/top.cpp:58]   --->   Operation 311 'zext' 'a_1_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 312 [1/1] (1.14ns)   --->   "%tmp_41 = icmp slt i32 %a_1_cast, %rows_read" [Hough/src/top.cpp:58]   --->   Operation 312 'icmp' 'tmp_41' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 313 [1/1] (1.48ns)   --->   "%a_2 = add i31 %a_1, 1" [Hough/src/top.cpp:58]   --->   Operation 313 'add' 'a_2' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %.preheader9.preheader, label %8" [Hough/src/top.cpp:58]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 315 [1/1] (0.83ns)   --->   "br label %.preheader9" [Hough/src/top.cpp:60]   --->   Operation 315 'br' <Predicate = (tmp_41)> <Delay = 0.83>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "ret void" [Hough/src/top.cpp:92]   --->   Operation 316 'ret' <Predicate = (!tmp_41)> <Delay = 0.00>

State 71 <SV = 4> <Delay = 1.48>
ST_71 : Operation 317 [1/1] (0.00ns)   --->   "%b_1 = phi i31 [ %b_2, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 317 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 318 [1/1] (0.00ns)   --->   "%b_1_cast = zext i31 %b_1 to i32" [Hough/src/top.cpp:60]   --->   Operation 318 'zext' 'b_1_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 319 [1/1] (1.14ns)   --->   "%tmp_44 = icmp slt i32 %b_1_cast, %cols_read" [Hough/src/top.cpp:60]   --->   Operation 319 'icmp' 'tmp_44' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 320 [1/1] (1.48ns)   --->   "%b_2 = add i31 %b_1, 1" [Hough/src/top.cpp:60]   --->   Operation 320 'add' 'b_2' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 321 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %.preheader8.preheader, label %.preheader10.loopexit" [Hough/src/top.cpp:60]   --->   Operation 321 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 322 [1/1] (0.83ns)   --->   "br label %.preheader8" [Hough/src/top.cpp:62]   --->   Operation 322 'br' <Predicate = (tmp_44)> <Delay = 0.83>
ST_71 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 323 'br' <Predicate = (!tmp_44)> <Delay = 0.00>

State 72 <SV = 5> <Delay = 7.59>
ST_72 : Operation 324 [1/1] (0.00ns)   --->   "%radius = phi i6 [ %radius_2, %.loopexit ], [ -18, %.preheader8.preheader ]"   --->   Operation 324 'phi' 'radius' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 325 [1/1] (0.00ns)   --->   "%radius_cast5 = sext i6 %radius to i7" [Hough/src/top.cpp:62]   --->   Operation 325 'sext' 'radius_cast5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 326 [1/1] (0.00ns)   --->   "%radius_cast2 = zext i7 %radius_cast5 to i32" [Hough/src/top.cpp:62]   --->   Operation 326 'zext' 'radius_cast2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 327 [1/1] (0.00ns)   --->   "%radius_cast = zext i7 %radius_cast5 to i8" [Hough/src/top.cpp:62]   --->   Operation 327 'zext' 'radius_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 328 [1/1] (0.84ns)   --->   "%exitcond2 = icmp eq i6 %radius, -8" [Hough/src/top.cpp:62]   --->   Operation 328 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 329 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader9.loopexit, label %6" [Hough/src/top.cpp:62]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 331 [1/1] (1.28ns)   --->   "%tmp_46 = add i8 %radius_cast, -110" [Hough/src/top.cpp:64]   --->   Operation 331 'add' 'tmp_46' <Predicate = (!exitcond2)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i8 %tmp_46 to i32" [Hough/src/top.cpp:64]   --->   Operation 332 'zext' 'tmp_88_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_72 : Operation 333 [1/1] (4.82ns)   --->   "%tmp_47 = mul i32 %tmp_88_cast, %cols_read" [Hough/src/top.cpp:64]   --->   Operation 333 'mul' 'tmp_47' <Predicate = (!exitcond2)> <Delay = 4.82> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 334 [1/1] (1.48ns)   --->   "%tmp2 = add i32 %tmp_47, %b_1_cast" [Hough/src/top.cpp:64]   --->   Operation 334 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 335 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 335 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 73 <SV = 6> <Delay = 8.07>
ST_73 : Operation 336 [1/1] (4.82ns)   --->   "%tmp3 = mul i32 %tmp2, %rows_read" [Hough/src/top.cpp:64]   --->   Operation 336 'mul' 'tmp3' <Predicate = true> <Delay = 4.82> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 337 [1/1] (1.48ns)   --->   "%index = add nsw i32 %tmp3, %a_1_cast" [Hough/src/top.cpp:64]   --->   Operation 337 'add' 'index' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_48 = sext i32 %index to i64" [Hough/src/top.cpp:65]   --->   Operation 338 'sext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 339 [1/1] (0.00ns)   --->   "%p_count_addr_1 = getelementptr inbounds [1089900 x i32]* %p_count, i64 0, i64 %tmp_48" [Hough/src/top.cpp:65]   --->   Operation 339 'getelementptr' 'p_count_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 340 [4/4] (1.77ns)   --->   "%p_count_load = load i32* %p_count_addr_1, align 4" [Hough/src/top.cpp:65]   --->   Operation 340 'load' 'p_count_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 74 <SV = 7> <Delay = 1.77>
ST_74 : Operation 341 [3/4] (1.77ns)   --->   "%p_count_load = load i32* %p_count_addr_1, align 4" [Hough/src/top.cpp:65]   --->   Operation 341 'load' 'p_count_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 75 <SV = 8> <Delay = 1.77>
ST_75 : Operation 342 [2/4] (1.77ns)   --->   "%p_count_load = load i32* %p_count_addr_1, align 4" [Hough/src/top.cpp:65]   --->   Operation 342 'load' 'p_count_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>

State 76 <SV = 9> <Delay = 5.62>
ST_76 : Operation 343 [1/4] (1.77ns)   --->   "%p_count_load = load i32* %p_count_addr_1, align 4" [Hough/src/top.cpp:65]   --->   Operation 343 'load' 'p_count_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1089900> <RAM>
ST_76 : Operation 344 [1/1] (1.14ns)   --->   "%tmp_49 = icmp sgt i32 %p_count_load, 210" [Hough/src/top.cpp:65]   --->   Operation 344 'icmp' 'tmp_49' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %.preheader7.preheader, label %.loopexit" [Hough/src/top.cpp:65]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 346 [4/4] (5.62ns)   --->   "%x_assign_4 = sitofp i32 %radius_cast2 to double" [Hough/src/top.cpp:73]   --->   Operation 346 'sitodp' 'x_assign_4' <Predicate = (tmp_49)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 10> <Delay = 5.62>
ST_77 : Operation 347 [3/4] (5.62ns)   --->   "%x_assign_4 = sitofp i32 %radius_cast2 to double" [Hough/src/top.cpp:73]   --->   Operation 347 'sitodp' 'x_assign_4' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 11> <Delay = 5.62>
ST_78 : Operation 348 [2/4] (5.62ns)   --->   "%x_assign_4 = sitofp i32 %radius_cast2 to double" [Hough/src/top.cpp:73]   --->   Operation 348 'sitodp' 'x_assign_4' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 12> <Delay = 5.62>
ST_79 : Operation 349 [1/4] (5.62ns)   --->   "%x_assign_4 = sitofp i32 %radius_cast2 to double" [Hough/src/top.cpp:73]   --->   Operation 349 'sitodp' 'x_assign_4' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 350 [1/1] (0.83ns)   --->   "br label %.preheader7" [Hough/src/top.cpp:68]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.83>

State 80 <SV = 13> <Delay = 1.48>
ST_80 : Operation 351 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader7.preheader ], [ %k_1, %.preheader7.loopexit ]"   --->   Operation 351 'phi' 'k' <Predicate = (tmp_49)> <Delay = 0.00>
ST_80 : Operation 352 [1/1] (1.14ns)   --->   "%exitcond1 = icmp eq i32 %k, %rows_read" [Hough/src/top.cpp:68]   --->   Operation 352 'icmp' 'exitcond1' <Predicate = (tmp_49)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 353 [1/1] (1.48ns)   --->   "%k_1 = add nsw i32 %k, 1" [Hough/src/top.cpp:68]   --->   Operation 353 'add' 'k_1' <Predicate = (tmp_49)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 354 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [Hough/src/top.cpp:68]   --->   Operation 354 'br' <Predicate = (tmp_49)> <Delay = 0.00>
ST_80 : Operation 355 [1/1] (0.83ns)   --->   "br label %.preheader" [Hough/src/top.cpp:70]   --->   Operation 355 'br' <Predicate = (tmp_49 & !exitcond1)> <Delay = 0.83>
ST_80 : Operation 356 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 356 'br' <Predicate = (tmp_49 & exitcond1)> <Delay = 0.00>
ST_80 : Operation 357 [1/1] (1.11ns)   --->   "%radius_2 = add i6 %radius, 1" [Hough/src/top.cpp:62]   --->   Operation 357 'add' 'radius_2' <Predicate = (exitcond1) | (!tmp_49)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 358 [1/1] (0.00ns)   --->   "br label %.preheader8" [Hough/src/top.cpp:62]   --->   Operation 358 'br' <Predicate = (exitcond1) | (!tmp_49)> <Delay = 0.00>

State 81 <SV = 14> <Delay = 7.10>
ST_81 : Operation 359 [1/1] (0.00ns)   --->   "%col_1 = phi i32 [ %col_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 359 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 360 [1/1] (1.14ns)   --->   "%exitcond = icmp eq i32 %col_1, %cols_read" [Hough/src/top.cpp:70]   --->   Operation 360 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 361 [1/1] (1.48ns)   --->   "%col_3 = add nsw i32 %col_1, 1" [Hough/src/top.cpp:70]   --->   Operation 361 'add' 'col_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader7.loopexit, label %7" [Hough/src/top.cpp:70]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 363 [1/1] (1.48ns)   --->   "%tmp_58 = sub nsw i32 %col_1, %b_1_cast" [Hough/src/top.cpp:73]   --->   Operation 363 'sub' 'tmp_58' <Predicate = (!exitcond)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 364 [4/4] (5.62ns)   --->   "%x_assign_5 = sitofp i32 %tmp_58 to double" [Hough/src/top.cpp:73]   --->   Operation 364 'sitodp' 'x_assign_5' <Predicate = (!exitcond)> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 365 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 82 <SV = 15> <Delay = 5.62>
ST_82 : Operation 366 [3/4] (5.62ns)   --->   "%x_assign_5 = sitofp i32 %tmp_58 to double" [Hough/src/top.cpp:73]   --->   Operation 366 'sitodp' 'x_assign_5' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 16> <Delay = 5.62>
ST_83 : Operation 367 [2/4] (5.62ns)   --->   "%x_assign_5 = sitofp i32 %tmp_58 to double" [Hough/src/top.cpp:73]   --->   Operation 367 'sitodp' 'x_assign_5' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 17> <Delay = 5.62>
ST_84 : Operation 368 [1/4] (5.62ns)   --->   "%x_assign_5 = sitofp i32 %tmp_58 to double" [Hough/src/top.cpp:73]   --->   Operation 368 'sitodp' 'x_assign_5' <Predicate = true> <Delay = 5.62> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 18> <Delay = 5.11>
ST_85 : Operation 369 [23/23] (5.11ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 369 'call' 'tmp_i2' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 370 [23/23] (5.11ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 370 'call' 'tmp_i3' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 19> <Delay = 8.75>
ST_86 : Operation 371 [22/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 371 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 372 [22/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 372 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 20> <Delay = 8.75>
ST_87 : Operation 373 [21/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 373 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 374 [21/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 374 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 21> <Delay = 8.75>
ST_88 : Operation 375 [20/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 375 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 376 [20/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 376 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 22> <Delay = 8.75>
ST_89 : Operation 377 [19/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 377 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 378 [19/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 378 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 23> <Delay = 8.75>
ST_90 : Operation 379 [18/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 379 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 380 [18/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 380 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 24> <Delay = 8.75>
ST_91 : Operation 381 [17/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 381 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 382 [17/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 382 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 25> <Delay = 8.75>
ST_92 : Operation 383 [16/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 383 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 384 [16/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 384 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 26> <Delay = 8.75>
ST_93 : Operation 385 [15/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 385 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 386 [15/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 386 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 27> <Delay = 8.75>
ST_94 : Operation 387 [14/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 387 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 388 [14/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 388 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 28> <Delay = 8.75>
ST_95 : Operation 389 [13/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 389 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 390 [13/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 390 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 29> <Delay = 8.75>
ST_96 : Operation 391 [12/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 391 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 392 [12/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 392 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 30> <Delay = 8.75>
ST_97 : Operation 393 [11/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 393 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 394 [11/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 394 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 31> <Delay = 8.75>
ST_98 : Operation 395 [10/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 395 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 396 [10/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 396 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 32> <Delay = 8.75>
ST_99 : Operation 397 [9/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 397 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 398 [9/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 398 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 33> <Delay = 8.75>
ST_100 : Operation 399 [8/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 399 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 400 [8/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 400 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 34> <Delay = 8.75>
ST_101 : Operation 401 [7/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 401 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 402 [7/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 402 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 35> <Delay = 8.75>
ST_102 : Operation 403 [6/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 403 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 404 [6/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 404 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 36> <Delay = 8.75>
ST_103 : Operation 405 [5/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 405 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 406 [5/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 406 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 37> <Delay = 8.75>
ST_104 : Operation 407 [4/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 407 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 408 [4/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 408 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 38> <Delay = 8.75>
ST_105 : Operation 409 [3/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 409 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 410 [3/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 410 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 39> <Delay = 8.75>
ST_106 : Operation 411 [2/23] (8.75ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 411 'call' 'tmp_i2' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 412 [2/23] (8.75ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 412 'call' 'tmp_i3' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 40> <Delay = 6.24>
ST_107 : Operation 413 [1/23] (6.24ns)   --->   "%tmp_i2 = call fastcc double @"pow_generic<double>"(double %x_assign_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 413 'call' 'tmp_i2' <Predicate = true> <Delay = 6.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 414 [1/23] (6.24ns)   --->   "%tmp_i3 = call fastcc double @"pow_generic<double>"(double %x_assign_5) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/powdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 414 'call' 'tmp_i3' <Predicate = true> <Delay = 6.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 41> <Delay = 5.06>
ST_108 : Operation 415 [5/5] (5.06ns)   --->   "%x_assign_6 = fsub double %tmp_i2, %tmp_i3" [Hough/src/top.cpp:73]   --->   Operation 415 'dsub' 'x_assign_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 42> <Delay = 5.06>
ST_109 : Operation 416 [4/5] (5.06ns)   --->   "%x_assign_6 = fsub double %tmp_i2, %tmp_i3" [Hough/src/top.cpp:73]   --->   Operation 416 'dsub' 'x_assign_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 43> <Delay = 5.06>
ST_110 : Operation 417 [3/5] (5.06ns)   --->   "%x_assign_6 = fsub double %tmp_i2, %tmp_i3" [Hough/src/top.cpp:73]   --->   Operation 417 'dsub' 'x_assign_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 44> <Delay = 5.06>
ST_111 : Operation 418 [2/5] (5.06ns)   --->   "%x_assign_6 = fsub double %tmp_i2, %tmp_i3" [Hough/src/top.cpp:73]   --->   Operation 418 'dsub' 'x_assign_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 45> <Delay = 5.06>
ST_112 : Operation 419 [1/5] (5.06ns)   --->   "%x_assign_6 = fsub double %tmp_i2, %tmp_i3" [Hough/src/top.cpp:73]   --->   Operation 419 'dsub' 'x_assign_6' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 46> <Delay = 6.63>
ST_113 : Operation 420 [21/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 420 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 47> <Delay = 6.63>
ST_114 : Operation 421 [20/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 421 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 48> <Delay = 6.63>
ST_115 : Operation 422 [19/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 422 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 49> <Delay = 6.63>
ST_116 : Operation 423 [18/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 423 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 50> <Delay = 6.63>
ST_117 : Operation 424 [17/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 424 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 51> <Delay = 6.63>
ST_118 : Operation 425 [16/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 425 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 52> <Delay = 6.63>
ST_119 : Operation 426 [15/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 426 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 120 <SV = 53> <Delay = 6.63>
ST_120 : Operation 427 [14/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 427 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 121 <SV = 54> <Delay = 6.63>
ST_121 : Operation 428 [13/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 428 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 122 <SV = 55> <Delay = 6.63>
ST_122 : Operation 429 [12/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 429 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 123 <SV = 56> <Delay = 6.63>
ST_123 : Operation 430 [11/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 430 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 124 <SV = 57> <Delay = 6.63>
ST_124 : Operation 431 [10/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 431 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 125 <SV = 58> <Delay = 6.63>
ST_125 : Operation 432 [9/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 432 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 126 <SV = 59> <Delay = 6.63>
ST_126 : Operation 433 [8/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 433 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 127 <SV = 60> <Delay = 6.63>
ST_127 : Operation 434 [7/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 434 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 128 <SV = 61> <Delay = 6.63>
ST_128 : Operation 435 [6/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 435 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 62> <Delay = 6.63>
ST_129 : Operation 436 [5/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 436 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 130 <SV = 63> <Delay = 6.63>
ST_130 : Operation 437 [4/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 437 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 64> <Delay = 6.63>
ST_131 : Operation 438 [3/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 438 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 65> <Delay = 6.63>
ST_132 : Operation 439 [2/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 439 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 66> <Delay = 6.63>
ST_133 : Operation 440 [1/21] (6.63ns)   --->   "%x_assign_9 = call double @llvm.sqrt.f64(double %x_assign_6) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:6->Hough/src/top.cpp:73]   --->   Operation 440 'dsqrt' 'x_assign_9' <Predicate = true> <Delay = 6.63> <Core = "DSqrt">   --->   Core 117 'DSqrt' <Latency = 20> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 67> <Delay = 7.89>
ST_134 : Operation 441 [1/1] (0.00ns)   --->   "%p_Val2_93 = bitcast double %x_assign_9 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 441 'bitcast' 'p_Val2_93' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 442 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_93, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 442 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_93, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 443 'partselect' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i64 %p_Val2_93 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 444 'trunc' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 445 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_7, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 445 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%mantissa_V_3_cast = zext i54 %mantissa_V_1 to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 446 'zext' 'mantissa_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast1 = zext i11 %tmp_V_6 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 447 'zext' 'tmp_i_i_i_i1_cast1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 448 [1/1] (1.33ns)   --->   "%sh_assign_3 = add i12 -1023, %tmp_i_i_i_i1_cast1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 448 'add' 'sh_assign_3' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 449 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_3, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 449 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 450 [1/1] (1.33ns)   --->   "%tmp_i_i_i1 = sub i11 1023, %tmp_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 450 'sub' 'tmp_i_i_i1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_i_i_i1_cast = sext i11 %tmp_i_i_i1 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 451 'sext' 'tmp_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 452 [1/1] (0.37ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %tmp_i_i_i1_cast, i12 %sh_assign_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 452 'select' 'ush_1' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 453 [1/1] (0.00ns)   --->   "%sh_assign_9_cast = sext i12 %ush_1 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 453 'sext' 'sh_assign_9_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%tmp_i_i_i1_61 = zext i32 %sh_assign_9_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 454 'zext' 'tmp_i_i_i1_61' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%tmp_i_i_i1_cast_62 = zext i32 %sh_assign_9_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 455 'zext' 'tmp_i_i_i1_cast_62' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%r_V_40 = lshr i54 %mantissa_V_1, %tmp_i_i_i1_cast_62" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 456 'lshr' 'r_V_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%r_V_41 = shl i137 %mantissa_V_3_cast, %tmp_i_i_i1_61" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 457 'shl' 'r_V_41' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_40, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 458 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%tmp_63 = zext i1 %tmp_74 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 459 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%tmp_64 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_41, i32 53, i32 84)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 460 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 461 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_100 = select i1 %isNeg_1, i32 %tmp_63, i32 %tmp_64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 461 'select' 'p_Val2_100' <Predicate = true> <Delay = 1.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 462 [1/1] (1.48ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 462 'sub' 'result_V_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 463 [1/1] (0.44ns)   --->   "%p_Val2_101 = select i1 %p_Result_27, i32 %result_V_3, i32 %p_Val2_100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->Hough/src/top.cpp:73]   --->   Operation 463 'select' 'p_Val2_101' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 464 [1/1] (1.48ns)   --->   "%x1 = add nsw i32 %a_1_cast, %p_Val2_101" [Hough/src/top.cpp:74]   --->   Operation 464 'add' 'x1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 465 [1/1] (1.48ns)   --->   "%x2 = sub nsw i32 %a_1_cast, %p_Val2_101" [Hough/src/top.cpp:75]   --->   Operation 465 'sub' 'x2' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 466 [1/1] (1.14ns)   --->   "%tmp_59 = icmp eq i32 %k, %x1" [Hough/src/top.cpp:76]   --->   Operation 466 'icmp' 'tmp_59' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 467 [1/1] (1.14ns)   --->   "%tmp_60 = icmp eq i32 %k, %x2" [Hough/src/top.cpp:76]   --->   Operation 467 'icmp' 'tmp_60' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 68> <Delay = 2.68>
ST_135 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%or_cond6 = or i1 %tmp_59, %tmp_60" [Hough/src/top.cpp:76]   --->   Operation 468 'or' 'or_cond6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 469 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_2 = select i1 %or_cond6, i8 -1, i8 0" [Hough/src/top.cpp:76]   --->   Operation 469 'select' 'tmp_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Hough/src/top.cpp:84]   --->   Operation 470 'specregionbegin' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Hough/src/top.cpp:84]   --->   Operation 471 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 472 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_2)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Hough/src/top.cpp:84]   --->   Operation 472 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_135 : Operation 473 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_61)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Hough/src/top.cpp:84]   --->   Operation 473 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 474 [1/1] (0.00ns)   --->   "br label %.preheader" [Hough/src/top.cpp:70]   --->   Operation 474 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cols_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
rows_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_count            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_141       (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row                (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond5          (icmp             ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_2              (add              ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_count_addr       (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150       (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152       (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_1              (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
row_1_cast         (zext             ) [ 0000011111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
tmp_39             (icmp             ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
row_3              (add              ) [ 0010111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_157       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_158       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_159       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
col                (phi              ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
col_cast           (zext             ) [ 0000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
tmp_40             (icmp             ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
col_2              (add              ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_164       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42             (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_166       (specprotocol     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_58           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43             (icmp             ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_170       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_171       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_172       (br               ) [ 0010111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
a                  (phi              ) [ 0000001000011111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
exitcond4          (icmp             ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
a_3                (add              ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45             (sub              ) [ 0000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_179       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_180       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
x_assign           (sitodp           ) [ 0000000000111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
b                  (phi              ) [ 0000000000111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3          (icmp             ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
b_3                (add              ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50             (sub              ) [ 0000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_191       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1         (sitodp           ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i              (call             ) [ 0000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1             (call             ) [ 0000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_2         (dadd             ) [ 0000000000000000000000000000000000000000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_8         (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_5            (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_1_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_i_cast3  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg              (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_6_cast   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_59       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast_60  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_39             (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70             (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_98          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_1         (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_99          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond            (and              ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_293       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp4               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
index_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_count_addr_2     (getelementptr    ) [ 0000111111111111111111111111111111111111111111111111111111111111001111000000000000000000000000000000000000000000000000000000000000000000]
p_count_load_1     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57             (add              ) [ 0000111111111111111111111111111111111111111111111111111111111111000001000000000000000000000000000000000000000000000000000000000000000000]
StgValue_307       (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_308       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_309       (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
a_1                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
a_1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111]
tmp_41             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
a_2                (add              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_314       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_315       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_316       (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_1                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
b_1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111]
tmp_44             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
b_2                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_321       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_322       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_323       (br               ) [ 0000100000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
radius             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111]
radius_cast5       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
radius_cast2       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000]
radius_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_329       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_330       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp2               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
StgValue_335       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
tmp3               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
index              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_count_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000]
p_count_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_345       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_4         (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111100011111111111111111111111111111111111111111111111111111111]
StgValue_350       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
k                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111100010111111111111111111111111111111111111111111111111111110]
exitcond1          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
k_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_354       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_355       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_356       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
radius_2           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_358       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
col_1              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
exitcond           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
col_3              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
StgValue_362       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58             (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000]
StgValue_365       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
x_assign_5         (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
tmp_i2             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
tmp_i3             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
x_assign_6         (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111100]
x_assign_9         (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
p_Val2_93          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_27        (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_6            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_7            (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_1       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_3_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_i1_cast1 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_3        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1            (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i1         (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i1_cast    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_9_cast   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i1_61      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i1_cast_62 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_40             (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_41             (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74             (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_100         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_3         (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_101         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x2                 (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_60             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
or_cond6           (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61             (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_471       (specprotocol     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_472       (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63           (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_474       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="p_count_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_count/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="cols_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rows_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_75_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_472_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_472/135 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_count_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="21" slack="0"/>
<pin id="171" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_count_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="21" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_149/2 p_count_load_1/65 StgValue_306/68 p_count_load/73 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_count_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_count_addr_2/65 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_count_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_count_addr_1/73 "/>
</bind>
</comp>

<comp id="194" class="1005" name="row_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="21" slack="1"/>
<pin id="196" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="row_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="21" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="row_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="1"/>
<pin id="207" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="row_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_1/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="col_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="col_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="227" class="1005" name="a_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="a_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="b_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="b_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/10 "/>
</bind>
</comp>

<comp id="251" class="1005" name="a_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="1"/>
<pin id="253" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="a_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_1/70 "/>
</bind>
</comp>

<comp id="262" class="1005" name="b_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="1"/>
<pin id="264" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="b_1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_1/71 "/>
</bind>
</comp>

<comp id="273" class="1005" name="radius_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="1"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="radius (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="radius_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="6" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="radius/72 "/>
</bind>
</comp>

<comp id="285" class="1005" name="k_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/80 "/>
</bind>
</comp>

<comp id="297" class="1005" name="col_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="col_1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_1/81 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_pow_generic_double_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="5"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="109" slack="0"/>
<pin id="313" dir="0" index="4" bw="105" slack="0"/>
<pin id="314" dir="0" index="5" bw="102" slack="0"/>
<pin id="315" dir="0" index="6" bw="97" slack="0"/>
<pin id="316" dir="0" index="7" bw="92" slack="0"/>
<pin id="317" dir="0" index="8" bw="87" slack="0"/>
<pin id="318" dir="0" index="9" bw="82" slack="0"/>
<pin id="319" dir="0" index="10" bw="77" slack="0"/>
<pin id="320" dir="0" index="11" bw="58" slack="0"/>
<pin id="321" dir="0" index="12" bw="26" slack="0"/>
<pin id="322" dir="0" index="13" bw="42" slack="0"/>
<pin id="323" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/14 tmp_i2/85 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_pow_generic_double_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="1"/>
<pin id="340" dir="0" index="2" bw="6" slack="0"/>
<pin id="341" dir="0" index="3" bw="109" slack="0"/>
<pin id="342" dir="0" index="4" bw="105" slack="0"/>
<pin id="343" dir="0" index="5" bw="102" slack="0"/>
<pin id="344" dir="0" index="6" bw="97" slack="0"/>
<pin id="345" dir="0" index="7" bw="92" slack="0"/>
<pin id="346" dir="0" index="8" bw="87" slack="0"/>
<pin id="347" dir="0" index="9" bw="82" slack="0"/>
<pin id="348" dir="0" index="10" bw="77" slack="0"/>
<pin id="349" dir="0" index="11" bw="58" slack="0"/>
<pin id="350" dir="0" index="12" bw="26" slack="0"/>
<pin id="351" dir="0" index="13" bw="42" slack="0"/>
<pin id="352" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i1/14 tmp_i3/85 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="0" index="1" bw="64" slack="1"/>
<pin id="369" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="x_assign_2/37 x_assign_6/108 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="x_assign/6 x_assign_1/10 x_assign_4/76 x_assign_5/81 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="1"/>
<pin id="376" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="x_assign_8/42 x_assign_9/113 "/>
</bind>
</comp>

<comp id="378" class="1005" name="reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="5"/>
<pin id="380" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="x_assign x_assign_4 "/>
</bind>
</comp>

<comp id="383" class="1005" name="reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 x_assign_5 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 tmp_i3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2 x_assign_6 "/>
</bind>
</comp>

<comp id="403" class="1005" name="reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_8 x_assign_9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="21" slack="0"/>
<pin id="409" dir="0" index="1" bw="21" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="row_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="21" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="21" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="row_1_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_1_cast/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_39_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="row_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="col_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_40_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="3"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="col_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="31" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_43_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="4"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="a_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_3/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_45_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="31" slack="2"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="exitcond3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="8"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="b_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_3/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_50_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="5"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Val2_s_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/63 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_s_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="7" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/63 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/63 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_V_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_5/63 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mantissa_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="54" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="52" slack="0"/>
<pin id="524" dir="0" index="3" bw="1" slack="0"/>
<pin id="525" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/63 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mantissa_V_1_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="54" slack="0"/>
<pin id="532" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_1_cast/63 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_i_i_i_i_cast3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast3/63 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sh_assign_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="0"/>
<pin id="540" dir="0" index="1" bw="11" slack="0"/>
<pin id="541" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/63 "/>
</bind>
</comp>

<comp id="544" class="1004" name="isNeg_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="12" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/63 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_i_i_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="11" slack="0"/>
<pin id="555" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i/63 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_i_i_i_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i_cast/63 "/>
</bind>
</comp>

<comp id="562" class="1004" name="ush_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="0"/>
<pin id="565" dir="0" index="2" bw="12" slack="0"/>
<pin id="566" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/63 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sh_assign_6_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_6_cast/63 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_i_i_i_59_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_59/63 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_i_i_i_cast_60_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast_60/63 "/>
</bind>
</comp>

<comp id="582" class="1004" name="r_V_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="54" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/63 "/>
</bind>
</comp>

<comp id="588" class="1004" name="r_V_39_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="54" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_39/63 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_70_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="54" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/63 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_51_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/63 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_62_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="137" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="0" index="3" bw="8" slack="0"/>
<pin id="611" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/63 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Val2_98_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_98/63 "/>
</bind>
</comp>

<comp id="624" class="1004" name="result_V_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/63 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Val2_99_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_99/63 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_52_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/63 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_53_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/63 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_cond_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/63 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_54_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/64 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_55_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="62"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_55/64 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="54"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/64 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="0" index="1" bw="32" slack="63"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/65 "/>
</bind>
</comp>

<comp id="676" class="1004" name="index_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="59"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/65 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_56_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56/65 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_57_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/68 "/>
</bind>
</comp>

<comp id="694" class="1004" name="a_1_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="31" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_1_cast/70 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_41_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="3"/>
<pin id="701" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/70 "/>
</bind>
</comp>

<comp id="703" class="1004" name="a_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_2/70 "/>
</bind>
</comp>

<comp id="709" class="1004" name="b_1_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="31" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_1_cast/71 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_44_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="4"/>
<pin id="716" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/71 "/>
</bind>
</comp>

<comp id="718" class="1004" name="b_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="31" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_2/71 "/>
</bind>
</comp>

<comp id="724" class="1004" name="radius_cast5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="radius_cast5/72 "/>
</bind>
</comp>

<comp id="728" class="1004" name="radius_cast2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="6" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="radius_cast2/72 "/>
</bind>
</comp>

<comp id="732" class="1004" name="radius_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="radius_cast/72 "/>
</bind>
</comp>

<comp id="736" class="1004" name="exitcond2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="0" index="1" bw="6" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/72 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_46_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/72 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_88_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/72 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_47_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="5"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_47/72 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="31" slack="1"/>
<pin id="760" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/72 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="0" index="1" bw="32" slack="6"/>
<pin id="765" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/73 "/>
</bind>
</comp>

<comp id="766" class="1004" name="index_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="31" slack="3"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/73 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_48_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_48/73 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_49_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/76 "/>
</bind>
</comp>

<comp id="782" class="1004" name="exitcond1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="13"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/80 "/>
</bind>
</comp>

<comp id="787" class="1004" name="k_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/80 "/>
</bind>
</comp>

<comp id="793" class="1004" name="radius_2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="8"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="radius_2/80 "/>
</bind>
</comp>

<comp id="799" class="1004" name="exitcond_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="14"/>
<pin id="802" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/81 "/>
</bind>
</comp>

<comp id="804" class="1004" name="col_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/81 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_58_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="31" slack="10"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_58/81 "/>
</bind>
</comp>

<comp id="816" class="1004" name="p_Val2_93_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="1"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_93/134 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_Result_27_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="64" slack="0"/>
<pin id="823" dir="0" index="2" bw="7" slack="0"/>
<pin id="824" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/134 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_V_6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="11" slack="0"/>
<pin id="830" dir="0" index="1" bw="64" slack="0"/>
<pin id="831" dir="0" index="2" bw="7" slack="0"/>
<pin id="832" dir="0" index="3" bw="7" slack="0"/>
<pin id="833" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_6/134 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_V_7_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="0"/>
<pin id="840" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_7/134 "/>
</bind>
</comp>

<comp id="842" class="1004" name="mantissa_V_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="54" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="52" slack="0"/>
<pin id="846" dir="0" index="3" bw="1" slack="0"/>
<pin id="847" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/134 "/>
</bind>
</comp>

<comp id="852" class="1004" name="mantissa_V_3_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="54" slack="0"/>
<pin id="854" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_3_cast/134 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_i_i_i_i1_cast1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="11" slack="0"/>
<pin id="858" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i1_cast1/134 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sh_assign_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="0"/>
<pin id="862" dir="0" index="1" bw="11" slack="0"/>
<pin id="863" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_3/134 "/>
</bind>
</comp>

<comp id="866" class="1004" name="isNeg_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="12" slack="0"/>
<pin id="869" dir="0" index="2" bw="5" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/134 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_i_i_i1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="0"/>
<pin id="876" dir="0" index="1" bw="11" slack="0"/>
<pin id="877" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i1/134 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_i_i_i1_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="11" slack="0"/>
<pin id="882" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i1_cast/134 "/>
</bind>
</comp>

<comp id="884" class="1004" name="ush_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="12" slack="0"/>
<pin id="887" dir="0" index="2" bw="12" slack="0"/>
<pin id="888" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/134 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sh_assign_9_cast_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_9_cast/134 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_i_i_i1_61_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="0"/>
<pin id="898" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_61/134 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_i_i_i1_cast_62_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="12" slack="0"/>
<pin id="902" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_cast_62/134 "/>
</bind>
</comp>

<comp id="904" class="1004" name="r_V_40_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="54" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_40/134 "/>
</bind>
</comp>

<comp id="910" class="1004" name="r_V_41_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="54" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_41/134 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_74_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="54" slack="0"/>
<pin id="919" dir="0" index="2" bw="7" slack="0"/>
<pin id="920" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/134 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_63_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/134 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_64_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="0" index="1" bw="137" slack="0"/>
<pin id="931" dir="0" index="2" bw="7" slack="0"/>
<pin id="932" dir="0" index="3" bw="8" slack="0"/>
<pin id="933" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/134 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_Val2_100_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="0" index="2" bw="32" slack="0"/>
<pin id="942" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_100/134 "/>
</bind>
</comp>

<comp id="946" class="1004" name="result_V_3_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="0"/>
<pin id="949" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/134 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_Val2_101_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_101/134 "/>
</bind>
</comp>

<comp id="960" class="1004" name="x1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="31" slack="64"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x1/134 "/>
</bind>
</comp>

<comp id="965" class="1004" name="x2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="31" slack="64"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x2/134 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_59_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="54"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/134 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_60_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="54"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/134 "/>
</bind>
</comp>

<comp id="982" class="1004" name="or_cond6_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="0" index="1" bw="1" slack="1"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/135 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="0" index="2" bw="8" slack="0"/>
<pin id="990" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/135 "/>
</bind>
</comp>

<comp id="995" class="1005" name="cols_read_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="3"/>
<pin id="997" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="1005" class="1005" name="rows_read_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="2"/>
<pin id="1007" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="1018" class="1005" name="row_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="21" slack="0"/>
<pin id="1020" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="p_count_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="21" slack="1"/>
<pin id="1025" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_count_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="row_1_cast_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="2"/>
<pin id="1030" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="row_1_cast "/>
</bind>
</comp>

<comp id="1036" class="1005" name="row_3_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="31" slack="0"/>
<pin id="1038" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="col_cast_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="5"/>
<pin id="1043" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="col_cast "/>
</bind>
</comp>

<comp id="1049" class="1005" name="col_2_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="31" slack="0"/>
<pin id="1051" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_43_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="a_3_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_3 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_45_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="b_3_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_3 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_50_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="p_Val2_99_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_99 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="or_cond_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="6"/>
<pin id="1091" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="1"/>
<pin id="1095" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1098" class="1005" name="p_count_addr_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="21" slack="1"/>
<pin id="1100" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_count_addr_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp_57_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="a_1_cast_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="3"/>
<pin id="1110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_1_cast "/>
</bind>
</comp>

<comp id="1118" class="1005" name="a_2_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="31" slack="0"/>
<pin id="1120" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="b_1_cast_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_cast "/>
</bind>
</comp>

<comp id="1132" class="1005" name="b_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="31" slack="0"/>
<pin id="1134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="b_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="radius_cast2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="4"/>
<pin id="1139" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="radius_cast2 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="tmp2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="p_count_addr_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="21" slack="1"/>
<pin id="1152" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_count_addr_1 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_49_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="4"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="k_1_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="radius_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="1"/>
<pin id="1169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="radius_2 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="col_3_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_58_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_59_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_60_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="136" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="120" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="325"><net_src comp="8" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="308" pin=5"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="308" pin=6"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="308" pin=7"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="308" pin=8"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="308" pin=9"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="308" pin=10"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="308" pin=11"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="308" pin=12"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="308" pin=13"/></net>

<net id="353"><net_src comp="78" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="354"><net_src comp="8" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="337" pin=5"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="337" pin=6"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="337" pin=7"/></net>

<net id="360"><net_src comp="20" pin="0"/><net_sink comp="337" pin=8"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="337" pin=9"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="337" pin=10"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="337" pin=11"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="337" pin=12"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="337" pin=13"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="386"><net_src comp="370" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="391"><net_src comp="308" pin="14"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="396"><net_src comp="337" pin="14"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="401"><net_src comp="366" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="406"><net_src comp="373" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="198" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="198" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="198" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="427"><net_src comp="209" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="209" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="220" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="220" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="62" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="154" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="231" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="231" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="231" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="476"><net_src comp="471" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="481"><net_src comp="243" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="243" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="243" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="493"><net_src comp="488" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="497"><net_src comp="403" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="86" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="494" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="88" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="494" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="92" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="94" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="516" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="96" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="533"><net_src comp="520" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="506" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="98" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="100" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="102" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="104" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="506" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="544" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="538" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="520" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="530" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="574" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="106" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="582" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="108" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="110" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="588" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="108" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="112" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="621"><net_src comp="544" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="602" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="606" pin="4"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="36" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="616" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="498" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="616" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="114" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="630" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="638" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="118" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="239" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="227" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="691"><net_src comp="173" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="76" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="687" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="697"><net_src comp="255" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="255" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="62" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="266" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="266" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="277" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="724" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="277" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="122" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="732" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="126" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="770"><net_src comp="762" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="780"><net_src comp="173" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="128" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="289" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="289" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="76" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="273" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="130" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="301" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="301" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="76" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="301" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="810" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="819"><net_src comp="403" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="82" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="84" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="834"><net_src comp="86" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="816" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="88" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="90" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="841"><net_src comp="816" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="848"><net_src comp="92" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="94" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="838" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="96" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="855"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="828" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="98" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="100" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="102" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="104" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="828" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="866" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="880" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="860" pin="2"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="884" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="892" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="842" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="852" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="896" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="921"><net_src comp="106" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="904" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="108" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="927"><net_src comp="916" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="934"><net_src comp="110" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="910" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="108" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="937"><net_src comp="112" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="943"><net_src comp="866" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="924" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="928" pin="4"/><net_sink comp="938" pin=2"/></net>

<net id="950"><net_src comp="36" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="938" pin="3"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="820" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="946" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="938" pin="3"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="952" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="952" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="285" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="960" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="285" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="965" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="991"><net_src comp="982" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="132" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="74" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="994"><net_src comp="986" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="998"><net_src comp="142" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1002"><net_src comp="995" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1004"><net_src comp="995" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1008"><net_src comp="148" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1014"><net_src comp="1005" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1021"><net_src comp="413" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1026"><net_src comp="167" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1031"><net_src comp="424" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1039"><net_src comp="433" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1044"><net_src comp="439" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1052"><net_src comp="448" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1057"><net_src comp="454" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="465" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1069"><net_src comp="471" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1077"><net_src comp="482" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1082"><net_src comp="488" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1087"><net_src comp="630" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1092"><net_src comp="650" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="666" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1101"><net_src comp="180" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1106"><net_src comp="687" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="1111"><net_src comp="694" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1114"><net_src comp="1108" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1121"><net_src comp="703" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1126"><net_src comp="709" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1135"><net_src comp="718" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1140"><net_src comp="728" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1148"><net_src comp="757" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1153"><net_src comp="187" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1158"><net_src comp="776" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1165"><net_src comp="787" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1170"><net_src comp="793" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1178"><net_src comp="804" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1183"><net_src comp="810" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1188"><net_src comp="970" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1193"><net_src comp="976" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="982" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {135 }
	Port: pow_reduce_anonymo_20 | {}
	Port: pow_reduce_anonymo_19 | {}
	Port: pow_reduce_anonymo_16 | {}
	Port: pow_reduce_anonymo_17 | {}
	Port: pow_reduce_anonymo_9 | {}
	Port: pow_reduce_anonymo_12 | {}
	Port: pow_reduce_anonymo_13 | {}
	Port: pow_reduce_anonymo_14 | {}
	Port: pow_reduce_anonymo_15 | {}
	Port: pow_reduce_anonymo_18 | {}
	Port: pow_reduce_anonymo | {}
	Port: pow_reduce_anonymo_21 | {}
 - Input state : 
	Port: hls_hough_line : src_data_stream_V | {5 }
	Port: hls_hough_line : rows | {1 }
	Port: hls_hough_line : cols | {1 }
	Port: hls_hough_line : pow_reduce_anonymo_20 | {14 15 85 86 }
	Port: hls_hough_line : pow_reduce_anonymo_19 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_16 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_17 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_9 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_12 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_13 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_14 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_15 | {27 28 98 99 }
	Port: hls_hough_line : pow_reduce_anonymo_18 | {34 35 105 106 }
	Port: hls_hough_line : pow_reduce_anonymo | {31 32 102 103 }
	Port: hls_hough_line : pow_reduce_anonymo_21 | {32 33 103 104 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		row_2 : 1
		StgValue_146 : 2
		tmp_s : 1
		p_count_addr : 2
		StgValue_149 : 3
	State 3
	State 4
		row_1_cast : 1
		tmp_39 : 2
		row_3 : 1
		StgValue_157 : 3
	State 5
		col_cast : 1
		tmp_40 : 2
		col_2 : 1
		StgValue_164 : 3
		empty_58 : 1
		StgValue_170 : 1
	State 6
		exitcond4 : 1
		a_3 : 1
		StgValue_176 : 2
		tmp_45 : 1
		x_assign : 2
	State 7
	State 8
	State 9
	State 10
		exitcond3 : 1
		b_3 : 1
		StgValue_188 : 2
		tmp_50 : 1
		x_assign_1 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		p_Result_s : 1
		tmp_V : 1
		tmp_V_5 : 1
		mantissa_V : 2
		mantissa_V_1_cast : 3
		tmp_i_i_i_i_cast3 : 2
		sh_assign : 3
		isNeg : 4
		tmp_i_i_i : 2
		tmp_i_i_i_cast : 3
		ush : 5
		sh_assign_6_cast : 6
		tmp_i_i_i_59 : 7
		tmp_i_i_i_cast_60 : 7
		r_V : 8
		r_V_39 : 8
		tmp_70 : 9
		tmp_51 : 10
		tmp_62 : 9
		p_Val2_98 : 11
		result_V_1 : 12
		p_Val2_99 : 13
		tmp_52 : 14
		tmp_53 : 14
		or_cond : 15
		StgValue_293 : 15
	State 64
		tmp_55 : 1
		tmp : 2
	State 65
		index_1 : 1
		tmp_56 : 2
		p_count_addr_2 : 3
		p_count_load_1 : 4
	State 66
	State 67
	State 68
		tmp_57 : 1
		StgValue_306 : 2
	State 69
	State 70
		a_1_cast : 1
		tmp_41 : 2
		a_2 : 1
		StgValue_314 : 3
	State 71
		b_1_cast : 1
		tmp_44 : 2
		b_2 : 1
		StgValue_321 : 3
	State 72
		radius_cast5 : 1
		radius_cast2 : 2
		radius_cast : 2
		exitcond2 : 1
		StgValue_330 : 2
		tmp_46 : 3
		tmp_88_cast : 4
		tmp_47 : 5
		tmp2 : 6
	State 73
		index : 1
		tmp_48 : 2
		p_count_addr_1 : 3
		p_count_load : 4
	State 74
	State 75
	State 76
		tmp_49 : 1
		StgValue_345 : 2
	State 77
	State 78
	State 79
	State 80
		exitcond1 : 1
		k_1 : 1
		StgValue_354 : 2
	State 81
		exitcond : 1
		col_3 : 1
		StgValue_362 : 2
		tmp_58 : 1
		x_assign_5 : 2
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
		p_Result_27 : 1
		tmp_V_6 : 1
		tmp_V_7 : 1
		mantissa_V_1 : 2
		mantissa_V_3_cast : 3
		tmp_i_i_i_i1_cast1 : 2
		sh_assign_3 : 3
		isNeg_1 : 4
		tmp_i_i_i1 : 2
		tmp_i_i_i1_cast : 3
		ush_1 : 5
		sh_assign_9_cast : 6
		tmp_i_i_i1_61 : 7
		tmp_i_i_i1_cast_62 : 7
		r_V_40 : 8
		r_V_41 : 8
		tmp_74 : 9
		tmp_63 : 10
		tmp_64 : 9
		p_Val2_100 : 11
		result_V_3 : 12
		p_Val2_101 : 13
		x1 : 14
		x2 : 14
		tmp_59 : 15
		tmp_60 : 15
	State 135
		StgValue_472 : 1
		empty_63 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_pow_generic_double_s_fu_308 |    31   | 11.7735 |   3352  |   5280  |
|          | grp_pow_generic_double_s_fu_337 |    31   | 11.7735 |   3352  |   5280  |
|----------|---------------------------------|---------|---------|---------|---------|
|   dsqrt  |            grp_fu_373           |    0    |    0    |   1316  |   1915  |
|----------|---------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_366           |    3    |    0    |   445   |   782   |
|----------|---------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_370           |    0    |    0    |   260   |   425   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           row_2_fu_413          |    0    |    0    |    0    |    28   |
|          |           row_3_fu_433          |    0    |    0    |    0    |    38   |
|          |           col_2_fu_448          |    0    |    0    |    0    |    38   |
|          |            a_3_fu_465           |    0    |    0    |    0    |    39   |
|          |            b_3_fu_482           |    0    |    0    |    0    |    39   |
|          |         sh_assign_fu_538        |    0    |    0    |    0    |    18   |
|          |          tmp_54_fu_656          |    0    |    0    |    0    |    39   |
|          |            tmp_fu_666           |    0    |    0    |    0    |    39   |
|          |          index_1_fu_676         |    0    |    0    |    0    |    39   |
|    add   |          tmp_57_fu_687          |    0    |    0    |    0    |    39   |
|          |            a_2_fu_703           |    0    |    0    |    0    |    38   |
|          |            b_2_fu_718           |    0    |    0    |    0    |    38   |
|          |          tmp_46_fu_742          |    0    |    0    |    0    |    15   |
|          |           tmp2_fu_757           |    0    |    0    |    0    |    39   |
|          |           index_fu_766          |    0    |    0    |    0    |    39   |
|          |            k_1_fu_787           |    0    |    0    |    0    |    39   |
|          |         radius_2_fu_793         |    0    |    0    |    0    |    15   |
|          |           col_3_fu_804          |    0    |    0    |    0    |    39   |
|          |        sh_assign_3_fu_860       |    0    |    0    |    0    |    18   |
|          |            x1_fu_960            |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|   lshr   |            r_V_fu_582           |    0    |    0    |    0    |   162   |
|          |          r_V_40_fu_904          |    0    |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|---------|
|    shl   |          r_V_39_fu_588          |    0    |    0    |    0    |   162   |
|          |          r_V_41_fu_910          |    0    |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         exitcond5_fu_407        |    0    |    0    |    0    |    20   |
|          |          tmp_39_fu_428          |    0    |    0    |    0    |    20   |
|          |          tmp_40_fu_443          |    0    |    0    |    0    |    20   |
|          |          tmp_43_fu_454          |    0    |    0    |    0    |    11   |
|          |         exitcond4_fu_460        |    0    |    0    |    0    |    20   |
|          |         exitcond3_fu_477        |    0    |    0    |    0    |    20   |
|          |          tmp_52_fu_638          |    0    |    0    |    0    |    20   |
|   icmp   |          tmp_53_fu_644          |    0    |    0    |    0    |    20   |
|          |          tmp_41_fu_698          |    0    |    0    |    0    |    20   |
|          |          tmp_44_fu_713          |    0    |    0    |    0    |    20   |
|          |         exitcond2_fu_736        |    0    |    0    |    0    |    11   |
|          |          tmp_49_fu_776          |    0    |    0    |    0    |    20   |
|          |         exitcond1_fu_782        |    0    |    0    |    0    |    20   |
|          |         exitcond_fu_799         |    0    |    0    |    0    |    20   |
|          |          tmp_59_fu_970          |    0    |    0    |    0    |    20   |
|          |          tmp_60_fu_976          |    0    |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_45_fu_471          |    0    |    0    |    0    |    39   |
|          |          tmp_50_fu_488          |    0    |    0    |    0    |    39   |
|          |         tmp_i_i_i_fu_552        |    0    |    0    |    0    |    18   |
|    sub   |        result_V_1_fu_624        |    0    |    0    |    0    |    39   |
|          |          tmp_58_fu_810          |    0    |    0    |    0    |    39   |
|          |        tmp_i_i_i1_fu_874        |    0    |    0    |    0    |    18   |
|          |        result_V_3_fu_946        |    0    |    0    |    0    |    39   |
|          |            x2_fu_965            |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            ush_fu_562           |    0    |    0    |    0    |    12   |
|          |         p_Val2_98_fu_616        |    0    |    0    |    0    |    32   |
|          |         p_Val2_99_fu_630        |    0    |    0    |    0    |    32   |
|  select  |           ush_1_fu_884          |    0    |    0    |    0    |    12   |
|          |        p_Val2_100_fu_938        |    0    |    0    |    0    |    32   |
|          |        p_Val2_101_fu_952        |    0    |    0    |    0    |    32   |
|          |           tmp_2_fu_986          |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_55_fu_661          |    3    |    0    |    0    |    20   |
|    mul   |           tmp4_fu_672           |    3    |    0    |    0    |    20   |
|          |          tmp_47_fu_752          |    2    |    0    |    0    |    20   |
|          |           tmp3_fu_762           |    3    |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|---------|
|    and   |          or_cond_fu_650         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|    or    |         or_cond6_fu_982         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      cols_read_read_fu_142      |    0    |    0    |    0    |    0    |
|   read   |      rows_read_read_fu_148      |    0    |    0    |    0    |    0    |
|          |        tmp_75_read_fu_154       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |    StgValue_472_write_fu_160    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_s_fu_419          |    0    |    0    |    0    |    0    |
|          |        row_1_cast_fu_424        |    0    |    0    |    0    |    0    |
|          |         col_cast_fu_439         |    0    |    0    |    0    |    0    |
|          |     mantissa_V_1_cast_fu_530    |    0    |    0    |    0    |    0    |
|          |     tmp_i_i_i_i_cast3_fu_534    |    0    |    0    |    0    |    0    |
|          |       tmp_i_i_i_59_fu_574       |    0    |    0    |    0    |    0    |
|          |     tmp_i_i_i_cast_60_fu_578    |    0    |    0    |    0    |    0    |
|          |          tmp_51_fu_602          |    0    |    0    |    0    |    0    |
|   zext   |         a_1_cast_fu_694         |    0    |    0    |    0    |    0    |
|          |         b_1_cast_fu_709         |    0    |    0    |    0    |    0    |
|          |       radius_cast2_fu_728       |    0    |    0    |    0    |    0    |
|          |        radius_cast_fu_732       |    0    |    0    |    0    |    0    |
|          |        tmp_88_cast_fu_748       |    0    |    0    |    0    |    0    |
|          |     mantissa_V_3_cast_fu_852    |    0    |    0    |    0    |    0    |
|          |    tmp_i_i_i_i1_cast1_fu_856    |    0    |    0    |    0    |    0    |
|          |       tmp_i_i_i1_61_fu_896      |    0    |    0    |    0    |    0    |
|          |    tmp_i_i_i1_cast_62_fu_900    |    0    |    0    |    0    |    0    |
|          |          tmp_63_fu_924          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        p_Result_s_fu_498        |    0    |    0    |    0    |    0    |
|          |           isNeg_fu_544          |    0    |    0    |    0    |    0    |
| bitselect|          tmp_70_fu_594          |    0    |    0    |    0    |    0    |
|          |        p_Result_27_fu_820       |    0    |    0    |    0    |    0    |
|          |          isNeg_1_fu_866         |    0    |    0    |    0    |    0    |
|          |          tmp_74_fu_916          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_V_fu_506          |    0    |    0    |    0    |    0    |
|partselect|          tmp_62_fu_606          |    0    |    0    |    0    |    0    |
|          |          tmp_V_6_fu_828         |    0    |    0    |    0    |    0    |
|          |          tmp_64_fu_928          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_V_5_fu_516         |    0    |    0    |    0    |    0    |
|          |          tmp_V_7_fu_838         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|        mantissa_V_fu_520        |    0    |    0    |    0    |    0    |
|          |       mantissa_V_1_fu_842       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      tmp_i_i_i_cast_fu_558      |    0    |    0    |    0    |    0    |
|          |     sh_assign_6_cast_fu_570     |    0    |    0    |    0    |    0    |
|          |          tmp_56_fu_682          |    0    |    0    |    0    |    0    |
|   sext   |       radius_cast5_fu_724       |    0    |    0    |    0    |    0    |
|          |          tmp_48_fu_771          |    0    |    0    |    0    |    0    |
|          |      tmp_i_i_i1_cast_fu_880     |    0    |    0    |    0    |    0    |
|          |     sh_assign_9_cast_fu_892     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    76   |  23.547 |   8725  |  15821  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|p_count|  1932  |   64   |    0   |
+-------+--------+--------+--------+
| Total |  1932  |   64   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   a_1_cast_reg_1108   |   32   |
|      a_1_reg_251      |   31   |
|      a_2_reg_1118     |   31   |
|      a_3_reg_1061     |   32   |
|       a_reg_227       |   32   |
|   b_1_cast_reg_1123   |   32   |
|      b_1_reg_262      |   31   |
|      b_2_reg_1132     |   31   |
|      b_3_reg_1074     |   32   |
|       b_reg_239       |   32   |
|     col_1_reg_297     |   32   |
|     col_2_reg_1049    |   31   |
|     col_3_reg_1175    |   32   |
|   col_cast_reg_1041   |   32   |
|      col_reg_216      |   31   |
|   cols_read_reg_995   |   32   |
|      k_1_reg_1162     |   32   |
|       k_reg_285       |   32   |
|    or_cond_reg_1089   |    1   |
|   p_Val2_99_reg_1084  |   32   |
|p_count_addr_1_reg_1150|   21   |
|p_count_addr_2_reg_1098|   21   |
| p_count_addr_reg_1023 |   21   |
|   radius_2_reg_1167   |    6   |
| radius_cast2_reg_1137 |   32   |
|     radius_reg_273    |    6   |
|        reg_378        |   64   |
|        reg_383        |   64   |
|        reg_388        |   64   |
|        reg_393        |   64   |
|        reg_398        |   64   |
|        reg_403        |   64   |
|  row_1_cast_reg_1028  |   32   |
|     row_1_reg_205     |   31   |
|     row_2_reg_1018    |   21   |
|     row_3_reg_1036    |   31   |
|      row_reg_194      |   21   |
|   rows_read_reg_1005  |   32   |
|     tmp2_reg_1145     |   32   |
|    tmp_43_reg_1054    |    1   |
|    tmp_45_reg_1066    |   32   |
|    tmp_49_reg_1155    |    1   |
|    tmp_50_reg_1079    |   32   |
|    tmp_57_reg_1103    |   32   |
|    tmp_58_reg_1180    |   32   |
|    tmp_59_reg_1185    |    1   |
|    tmp_60_reg_1190    |    1   |
|      tmp_reg_1093     |   32   |
+-----------------------+--------+
|         Total         |  1458  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   6  |  21  |   126  ||    33   |
| grp_access_fu_173 |  p1  |   3  |  32  |   96   ||    15   |
|     a_reg_227     |  p0  |   2  |  32  |   64   ||    9    |
|     b_reg_239     |  p0  |   2  |  32  |   64   ||    9    |
|   radius_reg_273  |  p0  |   2  |   6  |   12   ||    9    |
|     k_reg_285     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_370    |  p0  |   7  |  32  |   224  ||    38   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   650  ||  6.6194 ||   122   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   76   |   23   |  8725  |  15821 |
|   Memory  |  1932  |    -   |    -   |   64   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   122  |
|  Register |    -   |    -   |    -   |  1458  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1932  |   76   |   30   |  10247 |  15943 |
+-----------+--------+--------+--------+--------+--------+
