ENTITY mx2_x0 IS
PORT (
    c   : in BIT;	
    i0  : in BIT;
    i1  : in BIT;
    nq  : out BIT;
    vdd : in BIT;
    vss : in BIT
);
END mx2_x0;

ARCHITECTURE behaviour_data_flow OF mx2_x0 IS
BEGIN

    nq <= NOT( (i1 AND c) OR (i0 AND NOT(c)) );

END;
