// Seed: 2073050835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output tri0 id_1;
  logic [1 : 1  ==  1] id_6;
  assign id_1 = (1);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_2,
      id_2
  );
endmodule
