
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.133814                       # Number of seconds simulated
sim_ticks                                133813856500                       # Number of ticks simulated
final_tick                               133813856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 300912                       # Simulator instruction rate (inst/s)
host_op_rate                                   319902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              921809483                       # Simulator tick rate (ticks/s)
host_mem_usage                                 639508                       # Number of bytes of host memory used
host_seconds                                   145.16                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          321792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         6599104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6920896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       321792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        321792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       759456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          759456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            10056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           206222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              216278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         23733                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2404773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           49315551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51720324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2404773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2404773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5675466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5675466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5675466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2404773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          49315551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57395790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      216278                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23733                       # Number of write requests accepted
system.mem_ctrls.readBursts                    216278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23733                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               13024896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  816896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1257920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6920896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               759456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12764                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  133813843500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                216278                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                23733                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  203507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.330109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.252495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.242797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14881     35.98%     35.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7809     18.88%     54.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3462      8.37%     63.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2763      6.68%     69.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2651      6.41%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1928      4.66%     80.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2818      6.81%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1324      3.20%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3720      9.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41356                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     182.905491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    146.956653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.777106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            158     14.22%     14.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          202     18.18%     32.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          294     26.46%     58.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          234     21.06%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          122     10.98%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           37      3.33%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           34      3.06%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           11      0.99%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            9      0.81%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1111                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.691269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.673660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              178     16.02%     16.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.99%     17.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              904     81.37%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      1.35%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1111                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5082388750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8898276250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1017570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24973.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43723.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        97.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   164327                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     557532.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                171317160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 91038255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               811318200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               86349240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10198106880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4156766610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            420315360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     31515540540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12725266080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6398456580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            66577924485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            497.541333                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         123595189750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    683231500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4328194000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  21344150000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  33138659000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5206330500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  69113291500                       # Time in different power states
system.mem_ctrls_1.actEnergy                124014660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 65907765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               641771760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16249860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9306264240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3244691370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            419281440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26780286630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12584799840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9569620680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            62757162255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            468.988518                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         125597033500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    728682250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3952284000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  34095246250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  32772804250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3535815000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  58729024750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        267627713                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550913                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550913                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405342                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  267627713                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3462451                       # number of replacements
system.cpu.dcache.tags.tagsinuse            18.993470                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10639428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3462470                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.072786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    18.993470                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.593546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.593546                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59870062                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59870062                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5880536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5880536                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4568432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4568432                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      10448968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10448968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     10448968                       # number of overall hits
system.cpu.dcache.overall_hits::total        10448968                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3168503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3168503                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       293967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293967                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3462470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3462470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3462470                       # number of overall misses
system.cpu.dcache.overall_misses::total       3462470                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  56963359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56963359000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4665711000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4665711000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  61629070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  61629070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  61629070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  61629070000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.350148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.350148                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.060457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060457                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.248894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.248894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.248894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.248894                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17978.003808                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17978.003808                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15871.546806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15871.546806                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17799.163603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17799.163603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17799.163603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17799.163603                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1940776                       # number of writebacks
system.cpu.dcache.writebacks::total           1940776                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3168503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3168503                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       293967                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       293967                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3462470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3462470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3462470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3462470                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  53794856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53794856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4371744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4371744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  58166600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58166600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  58166600000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58166600000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.350148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.350148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.060457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.248894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.248894                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.248894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.248894                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16978.003808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16978.003808                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14871.546806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14871.546806                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16799.163603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16799.163603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16799.163603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16799.163603                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1404422                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.994821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42409529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.195765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          55962500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.994821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218501                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1404486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404486                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1404486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1404486                       # number of overall misses
system.cpu.icache.overall_misses::total       1404486                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  19168778000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19168778000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  19168778000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19168778000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  19168778000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19168778000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13648.251389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13648.251389                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13648.251389                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13648.251389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13648.251389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13648.251389                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1404422                       # number of writebacks
system.cpu.icache.writebacks::total           1404422                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1404486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17764292000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17764292000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17764292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17764292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17764292000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17764292000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12648.251389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12648.251389                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12648.251389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12648.251389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12648.251389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12648.251389                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    223150                       # number of replacements
system.l2.tags.tagsinuse                   511.899553                       # Cycle average of tags in use
system.l2.tags.total_refs                     9475064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.363316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  77140000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       26.552664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.978391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        433.368497                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.051861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.101520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.846423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999804                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 155422734                       # Number of tag accesses
system.l2.tags.data_accesses                155422734                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1940776                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1940776                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1404141                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1404141                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             289741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                289741                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1394430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1394430                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2966507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2966507                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1394430                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3256248                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4650678                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1394430                       # number of overall hits
system.l2.overall_hits::cpu.data              3256248                       # number of overall hits
system.l2.overall_hits::total                 4650678                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             4226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4226                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         10056                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10056                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       201996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          201996                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               10056                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              206222                       # number of demand (read+write) misses
system.l2.demand_misses::total                 216278                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              10056                       # number of overall misses
system.l2.overall_misses::cpu.data             206222                       # number of overall misses
system.l2.overall_misses::total                216278                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    888513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     888513000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1002720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1002720000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  17873326500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17873326500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1002720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   18761839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19764559500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1002720000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  18761839500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19764559500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1940776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1940776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1404141                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1404141                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         293967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            293967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3168503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3168503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1404486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3462470                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4866956                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1404486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3462470                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4866956                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.014376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014376                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.007160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007160                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.063751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063751                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.007160                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044438                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.007160                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044438                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 210249.171794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 210249.171794                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99713.603819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99713.603819                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88483.566506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88483.566506                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99713.603819                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90978.845613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91384.974431                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99713.603819                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90978.845613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91384.974431                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                23733                       # number of writebacks
system.l2.writebacks::total                     23733                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1216                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1216                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         4226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4226                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        10056                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10056                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       201996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       201996                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          10056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         206222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            216278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         10056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        206222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           216278                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    846253000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    846253000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    902160000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    902160000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  15853366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15853366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    902160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  16699619500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17601779500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    902160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  16699619500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17601779500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.014376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.007160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.063751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063751                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.007160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.059559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044438                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.007160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.059559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044438                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 200249.171794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 200249.171794                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89713.603819                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89713.603819                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78483.566506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78483.566506                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89713.603819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80978.845613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81384.974431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89713.603819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80978.845613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81384.974431                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        431894                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       215756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             212052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23733                       # Transaction distribution
system.membus.trans_dist::CleanEvict           191883                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4226                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        212052                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       648172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 648172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7680352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7680352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            216278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  216278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              216278                       # Request fanout histogram
system.membus.reqLayer0.occupancy           491080500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          708874750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9733829                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4866873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33887                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8750                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133813856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4572989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1964509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1721092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           293967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          293967                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3168503                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10387391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14600785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    172903872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              262788928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          223150                       # Total snoops (count)
system.tol2bus.snoopTraffic                    759456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5090106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008377                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091148                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5047469     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42634      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5090106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6539513500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404486000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462470000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
