run
-bus_delimiter <>
-case maintain
-cross_clock_analysis YES
-glob_opt AllClockNets
-hierarchy_separator /
-ifmt MIXED
-ifn "C:/Users/hjy/Desktop/FPGA-HJY/serial_ise/hwcosim_xst.prj"
-iobuf NO
-ofmt NGC
-ofn lx9board_main
-top lx9board_main
-report_timing_constraint_problems warning 
-opt_level 2
-opt_mode SPEED
-uc "lx9board_main.xcf"
-p xc6slx9
-write_timing_constraints YES
-generics { }
