*$
*TPS54519
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS54519
* Date: 13MAR2014
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: PSPICE  16.2.0.p001  
* EVM Order Number: TPS54519EVM-037 
* EVM Users Guide: SLVU523-SEPTEMBER 2011
* Datasheet: SLVSAT3A-SEPTEMBER 2011-REVISED DECEMBER 2013
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS54519_TRANS AGND BOOT COMP EN GND_0 GND_1 PH_0 PH_1 PH_2 PWRGD RT
+  SS_TR VIN_0 VIN_1 VIN_2 VSENSE POWERPAD PARAMS: STEADY_STATE=0  
X_u9_U631         u9_N16721150 u9_N16721260 u9_N16721200 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_u9_R270         u9_N16721246 u9_SYSCLKB  1  
E_u9_ABM155         u9_N16721246 0 VALUE { {IF(V(SYSCLK) > 0.5,1,0)}    }
X_u9_U630         u9_N16721836 N00629 u9_N16721200 SET5 u9_N16721480 SET5
+  dffsbrb_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_u9_ABM158         u9_N16721310 0 VALUE { {IF(V(N00364) < 0.5, 1,0)}    }
R_u9_R272         u9_N16721310 u9_N16721160  10k  
X_u9_U632         u9_FFRESET ENAB u9_N16721480 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_u9_R269         0 u9_N16721156  1k  
C_u9_C152         0 u9_SYSCLKB  1n  
V_u9_V67         u9_N16721260 0 2.7
E_u9_ABM156         u9_N16721226 0 VALUE { {IF(V(u9_N16721156) > 0.5,0,1)}    }
C_u9_C153         0 u9_FFRESET  1n  
E_u9_ABM157         u9_N16721150 0 VALUE { {IF(V(u9_N16721160) >0.75,  
+ V(N00604),0)}   }
C_u9_C154         0 u9_N16721160  10p  
X_u9_D59         u9_N16721160 u9_N16721310 d_d1 PARAMS: 
R_u9_R268         0 u9_N16721836  100MEG  
R_u9_R271         u9_N16721226 u9_FFRESET  1  
C_u9_C151         u9_SYSCLKB u9_N16721156  140.5p  
X_u10_U579         u10_N16722116 u10_N16722010 u10_N16722004 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u10_U573         u10_N16722202 u10_PWMFFBAR u10_N16722190 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u10_U582         u10_N16722116 u10_N16722158 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_u10_R244         u10_N16723274 N00312  1  
X_u10_S30    u10_HDRV PH_0 u10_N16721400 PH_0 OUTPUT_DRIVER_u10_S30 
C_u10_C80         u10_N16721396 0  1n  
R_u10_R243         0 ISW  1  
V_u10_V31         u10_N16722310 0 1
X_u10_U576         u10_LDRVIN N00629 u10_N16722116 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_u10_ABM84         u10_N16722244 0 VALUE { {IF ( V(u10_N16721396) >
+  V(u10_N16722310)  
+ ,0,1)}   }
C_u10_C145         PH_0 BOOT  100n  
R_u10_R145         u10_N167223221 u10_N16721396  1  
X_u10_S5    u10_N16721918 0 u10_LDRV 0 OUTPUT_DRIVER_u10_S5 
X_u10_U585         u10_N16721652 u10_N16721696 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u10_S34    u10_N16722116 0 BOOT VIN_0 OUTPUT_DRIVER_u10_S34 
X_u10_S31    u10_LDRV 0 PH_0 u10_N16721458 OUTPUT_DRIVER_u10_S31 
X_u10_F3    VIN_0 u10_N16721400 2P5 ISW OUTPUT_DRIVER_u10_F3 
X_u10_U578         u10_N16721772 u10_N16722464 u10_N16721652 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u10_U572         N00364 u10_PWMFFBAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u10_R143         u10_N16722356 u10_N16722346  1  
E_u10_ABM167         u10_N16723274 0 VALUE { {IF((V(BOOT) - V(PH_0)) < 2.1,0,1)} 
+    }
E_u10_ABM169         u10_N167223221 0 VALUE { {V(u10_HDRV) - V(PH_0)}    }
X_u10_U581         HDRVIN u10_N16722464 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u10_F5    u10_N16721458 0 2P5 N00604 OUTPUT_DRIVER_u10_F5 
X_u10_U580         u10_N16722044 u10_N16722158 u10_N16721918 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u10_U575         u10_N16722190 ENAB u10_LDRVIN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u10_U583         u10_N16721918 u10_N16722010 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u10_D13         PH_0 u10_N16721400 d_d1 PARAMS: 
C_u10_C77         u10_N16722346 0  18n  
X_u10_S3    u10_N16721652 0 u10_HDRV PH_0 OUTPUT_DRIVER_u10_S3 
X_u10_U584         u10_N16722004 u10_N16722044 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_u10_C140         0 N00312  1n  
R_u10_R266         0 N00604  1  
X_u10_U577         HDRVIN u10_N16721696 N00302 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u10_U574         u10_N16722346 ENAB N00364 HDRVIN AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u10_S4    u10_N16722004 0 u10_PVCC u10_LDRV OUTPUT_DRIVER_u10_S4 
R_u10_R144         u10_N16722244 u10_N16722202  1  
C_u10_C78         u10_N16722202 0  18n  
X_u10_U586         N00302 u10_N16721772 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_u10_V49         u10_PVCC 0 1
V_u10_V30         u10_N16722240 0 1
X_u10_S2    N00302 0 BOOT u10_HDRV OUTPUT_DRIVER_u10_S2 
X_u10_D12         0 PH_0 d_d1 PARAMS: 
E_u10_ABM79         u10_N16722356 0 VALUE { {IF ( V(u10_LDRV) >
+  V(u10_N16722240)  
+ ,0,1)}   }
C_u1_C1         0 u1_N16720770  1n IC=0 
G_u1_ABMII1         VIN_0 EN VALUE { {0.64u+552n*V(u1_N16720770)}    }
E_u1_ABM1         u1_N16720764 0 VALUE { {IF(V(u1_N16720764)>0.5,
+  IF(V(EN)>1.18,1,0), IF(V(EN) >1.25,1,0))}    }
R_u1_R256         EN VIN_0  100MEG  
X_u1_U25         u1_N16720770 HICCUP ENAB OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u1_D8         EN VIN_0 d_d1 PARAMS: 
R_u1_R1         u1_N16720764 u1_N16720770  1  
R_u2_R2         u2_N16721026 2P5  0.1m  
E_u2_ABM3         u2_N16721086 0 VALUE { {IF(V(SDWN) > 0.5,0,  
+ IF(V(VIN_0) < 0.6, V(VIN_0), 0.6))}   }
C_u2_C7         0 u2_VREG  1u  
E_u2_ABM2         u2_N16721026 0 VALUE { {IF(V(SDWN) > 0.5,0,  
+ IF(V(VIN_0) < 2.6, V(VIN_0), 2.5))}   }
R_u2_R6         u2_N16720976 u2_VREG  1  
R_u2_R3         u2_N16721086 N16726035  0.1m  
E_u2_ABM7         u2_N16720976 0 VALUE { {IF(V(SDWN) > 0.5,0,  
+ IF(V(VIN_0) <2.6, V(VIN_0), 5))}   }
C_u2_C3         0 N16726035  100u  
C_u2_C2         0 2P5  100u  
G_u3_ABMI5         SS_TR 0 VALUE { {IF(V(SDWN)> 0.5 & V(SS_TR) > 0.4 |
+  V(HICCUP) >0.5, 1.16e-3,0)}    }
X_u3_D64         u3_N16742779 SS_TR d_d1 PARAMS: 
E_u3_ABM4         u3_N16734846 0 VALUE { {IF(V(N16726035) > V(SS_TR),  
+ V(SS_TR),V(N16726035))}   }
V_u3_V82         u3_1P6 0 1.6
X_u3_D62         SS_TR u3_1P6 d_d1 PARAMS: 
V_u3_V83         u3_N16742779 0 2.7m
E_u3_ABM6         N01084 0 VALUE { IF ( {STEADY_STATE} > 0.5 , 0.6 ,
+  V(u3_N16734846))    }
G_u3_ABMI1         u3_1P6 SS_TR VALUE { {IF( v(SDWN) <0.5,2.4u,0)}    }
G_u3_ABMI6         SS_TR 0 VALUE { {IF(V(N00996)> 0.5 & V(SS_TR) > 2.5e-3,
+  95e-6,0)}    }
X_u3_D63         0 SS_TR d_d1 PARAMS: 
R_u4_R286         u4_N16809528 u4_VGM  1  
C_u4_C9         0 N00996  1n  
R_u4_R4         0 COMP  1.911MEG  
V_u4_V5         u4_N16809579 0 0.5
V_u4_V6         u4_N16809602 0 1.5
R_u4_R11         u4_N16809402 N00996  1  
G_u4_ABM2I1         0 COMP VALUE { {LIMIT((V(N01084) - V(VSENSEINT))*V(u4_VGM),
+  -20u,20u)}    }
C_u4_C162         0 u4_VGM  100u  
X_u4_D10         COMP u4_N16809602 d_d1 PARAMS: 
X_u4_D9         u4_N16809579 COMP d_d1 PARAMS: 
E_u4_ABM8         u4_N16809402 0 VALUE { {IF(V(COMP) > 1.5,1,0)}    }
E_u4_ABM171         u4_N16809528 0 VALUE { {IF({(V(SS_TR) > 610m)} | 
+ {STEADY_STATE>0.5} , 250u, 85u)}    }
C_u4_C5         0 COMP  5.97p  
V_u5_V9         u5_N16767857 0 1.0
V_u5_V3         u5_N16763812 0 0.66
V_u5_V8         u5_N16767785 0 1.0
R_u5_R285         u5_N16764020 u5_N16763842  1  
X_u5_S21    u5_N16772628 0 u5_N16767857 u5_N16764210 PGOOD_u5_S21 
R_u5_R150         0 u5_N16764210  1k  
X_u5_U616         ENAB u5_N16767751 u5_N16764210 u5_VSGOOD NAND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_u5_C161         0 u5_N16763842  1n  
X_u5_S20    u5_N16764282 0 u5_N16767785 u5_N16767751 PGOOD_u5_S20 
V_u5_V2         u5_N16764250 0 12mV
X_u5_U617         u5_VSGOOD SDWN u5_N16763796 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u5_R149         0 u5_N16767751  1k  
E_u5_ABM170         u5_N16764020 0 VALUE { {IF(V(u5_N16764070) > 0.75,1,0)}   
+  }
X_u5_U615         VSENSEINT u5_N16764256 u5_N16764250 u5_N16764282
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_u5_C160         0 u5_N16764070  1n  
V_u5_V1         u5_N16763800 0 12mV
V_u5_V4         u5_N16764256 0 0.558
X_u5_U614         VSENSEINT u5_N16763812 u5_N16763800 u5_N16772628
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_u5_C159         0 VSENSEINT  1n  
R_u5_R282         u5_N16764442 VSENSEINT  1  
R_u5_R284         u5_N16763796 u5_N16764070  1  
E_u5_ABM164         u5_N16764442 0 VALUE { V(VSENSE)    }
X_u5_S19    u5_N16763842 0 PWRGD 0 PGOOD_u5_S19 
V_V1         SET5 GND_0 5
R_R1         GND_0 HICCUP  1 TC=0,0 
X_u11_U3         ENAB u11_N16721358 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u11_U8         u11_N16766070 HICCUP u11_N16765785 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_u11_R279         u11_N16769630 SDWN  1  
X_u11_U2         u11_N16721300 VIN_0 u11_N16766070 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_u11_V64         u11_N16721300 0 2.4
X_u11_U9         u11_N16721358 u11_N16765785 u11_N16769630 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_u11_C158         0 SDWN  1n  
V_u6_V22         u6_N16847866 0 2.5
X_u6_S34    u6_N16861615 0 u6_N16861576 0 INT_CLOCK_u6_S34 
C_u6_C79         u6_RAMP 0  2p IC=0 
X_u6_D11         u6_RAMP u6_N16807414 d_d1 PARAMS: 
V_u6_V23         u6_N16861623 0 2.5
G_u6_ABMI3         u6_N16807414 u6_RAMP VALUE { IF(V(u6_FREQ25P)<0.5,
+ {((107.333e-3)*((-I(V_u6_V44))**0.89))/4},IF(V(u6_FREQ25P)>0.5 &
+  V(u6_FREQ50P)<0.5,
+ {((107.333e-3)*((-I(V_u6_V44))**0.89))/2},IF(V(u6_FREQ25P)>0.5 &
+  V(u6_FREQ50P)>0.5,{((107.333e-3)*(-I(V_u6_V44)**0.89))},0)))    }
X_u6_U2         u6_RAMP u6_N16847866 MUXCLK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_u6_C81         u6_N16861576 0  2p IC=0 
X_u6_U613         ENAB u6_N16851712 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_u6_ABM1         u6_FREQ25P 0 VALUE { IF(V(u6_FREQ25P)>0.5, IF(V(VSENSE)>0.12,
+  1, 0), IF(V(VSENSE)>0.14, 1, 0))    }
X_u6_U612         u6_N16851712 u6_N16850664 u6_N16847844 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_u6_ABM2         u6_FREQ50P 0 VALUE { IF(V(u6_FREQ50P)>0.5, IF(V(VSENSE)>0.26,
+  1, 0), IF(V(VSENSE)>0.28, 1, 0))    }
X_u6_U614         ENAB u6_N16861615 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_u6_R276         0 u6_N16807240  500MEG  
V_u6_V44         u6_N16807240 0 0.5
X_u6_U615         MUXCLK u6_N16850664 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
V_u6_V82         RT u6_N16807240 0Vdc
X_u6_U3         u6_N16861576 u6_N16861623 START COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_u6_V83         u6_N16861535 0 3
G_u6_ABMI4         u6_N16861535 u6_N16861576 VALUE { IF(V(u6_FREQ25P)<0.5,
+ {((107.333e-3)*((-I(V_u6_V44))**0.89))/4},IF(V(u6_FREQ25P)>0.5 &
+  V(u6_FREQ50P)<0.5,
+ {((107.333e-3)*((-I(V_u6_V44))**0.89))/2},IF(V(u6_FREQ25P)>0.5 &
+  V(u6_FREQ50P)>0.5,{((107.333e-3)*(-I(V_u6_V44)**0.89))},0)))    }
X_u6_S33    u6_N16847844 0 u6_RAMP 0 INT_CLOCK_u6_S33 
V_u6_V45         u6_N16807414 0 5
X_u6_D12         u6_N16861576 u6_N16861535 d_d1 PARAMS: 
R_u7_R269         0 u7_I_CLKFLTLO  1  
X_u7_S64    u7_N4383429 0 u7_N4384101 0 F2IBLOCK_u7_S64 
X_u7_S65    u7_STARTN 0 u7_AVDD u7_PBX1 F2IBLOCK_u7_S65 
I_u7_I9         u7_AVDD u7_N4383657 DC 7.92u  
X_u7_U130         u7_N4383657 u7_N4383657 u7_N4383651 NMOSIDEAL_PS PARAMS: K=1m
+  VTH=0.8
X_u7_S52    u7_N4383429 0 u7_PBX2 u7_PBX3 F2IBLOCK_u7_S52 
G_u7_G8         u7_AVDD u7_PBX1 u7_AVDD u7_PBX1 2u
X_u7_S63    u7_N4384209 0 u7_N4383381 u7_N4384101 F2IBLOCK_u7_S63 
X_u7_U565         START SYSCLK u7_N4383369 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u7_D28         u7_N4383657 u7_AVDD d_d1 PARAMS: 
X_u7_F10    u7_N4383637 u7_N4383691 u7_AVDD u7_I_CLKFLTLO F2IBLOCK_u7_F10 
I_u7_I18         u7_N4383381 0 DC 7.92u  
C_u7_C28         u7_PBX3 u7_AVDD  18p  
X_u7_U567         u7_SYSCLKBAR START u7_N4383429 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u7_D53         u7_PBX1 u7_AVDD d_d1 PARAMS: 
G_u7_G7         u7_AVDD u7_PBX1 u7_AVDD u7_PBX3 18u
X_u7_F8    u7_N4383691 0 u7_AVDD u7_N4383391 F2IBLOCK_u7_F8 
I_u7_I16         u7_AVDD u7_PBX1 DC 7.92u  
X_u7_F15    u7_N4383391 0 u7_AVDD N00716 F2IBLOCK_u7_F15 
C_u7_C39         0 u7_N4383381  10p  
X_u7_U566         START u7_N4383369 u7_N4384209 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u7_U569         START u7_STARTN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u7_F11    u7_N4383715 u7_N4383637 u7_AVDD u7_I_CLKFLTHI F2IBLOCK_u7_F11 
X_u7_S67    u7_STARTN 0 u7_AVDD u7_PBX3 F2IBLOCK_u7_S67 
X_u7_D55         u7_N4383391 u7_AVDD d_d1 PARAMS: 
R_u7_R268         0 u7_I_CLKFLTHI  1  
X_u7_D54         0 u7_N4383381 d_d1 PARAMS: 
C_u7_C32         u7_PBX1 u7_AVDD  8p  
G_u7_G6         u7_AVDD u7_N4383715 u7_AVDD u7_PBX3 620m
X_u7_S66    u7_N4383369 0 u7_PBX1 u7_PBX2 F2IBLOCK_u7_S66 
C_u7_C13         u7_PBX2 u7_AVDD  250f  
V_u7_V61         u7_AVDD 0 5
X_u7_D61         N00716 u7_AVDD d_d1 PARAMS: 
V_u7_V63         u7_N4383651 0 1
C_u7_C40         0 u7_N4384101  2p  
R_u7_R267         0 N00716  1  
X_u7_U568         SYSCLK u7_SYSCLKBAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u7_U192         u7_PBX1 u7_N4383657 u7_N4383381 NMOSIDEAL_PS PARAMS: K=1m
+  VTH=0.8
E_E1         SYSCLK GND_0 MUXCLK GND_0 1
E_u8_ABM151         u8_N16723550 0 VALUE { {IF(V(N00302) > 0.5, 1,0)}    }
G_u8_ABMII3         2P5 u8_N16723386 VALUE { V(u8_VRAMP) * 1u    }
R_u8_R242         0 u8_VTG  1  
G_u8_ABMI4         u8_VRAMPIN 0 VALUE { {V(N00716) * -1}    }
E_u8_ABM148         u8_N16723810 0 VALUE { {IF(V(u8_VRAMPIN) < 0.9
+  ,0,V(u8_VRAMPIN)-0.9)}    }
X_u8_D58         u8_N16723528 u8_N16723550 d_d1 PARAMS: 
X_u8_U639         u8_PWMFF1 u8_OR2OUT1 u8_TIMERCTRL1 u8_OUT1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_u8_R248         0 u8_N16723698  100MEG  
X_u8_U623         0 u8_TIMER1 d_d PARAMS:
G_u8_ABMII4         u8_N16722186 0 VALUE { {(V(COMP) - 0.5)/-40.857k}    }
R_u8_R273         u8_PWMFF1 u8_INDELAYED1  14.43k  
X_u8_U587         SYSCLK u8_N16724384 INV_DELAY_BASIC_GEN PARAMS: DELAY=15n
C_u8_C134         0 u8_VRAMPIN  6n  
R_u8_R239         u8_N16723810 u8_VRAMP  1  
X_u8_U638         u8_PWMFF1 u8_INDELAYED1 u8_OR2OUT1 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_u8_C146         0 u8_N16723528  5p  
E_u8_ABM163         u8_N16722178 0 VALUE { {(V(u8_N16722186) - V(u8_N16722158))
+  * 10  
+ }   }
G_u8_ABMI8         0 u8_TIMER1 VALUE { IF(V(u8_PWMFF1) > 0.5 | V(u8_OR2OUT1) >
+  0.5,5m,-1)    }
X_u8_U633         u8_N16722344 VSENSEINT u8_OVTP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_u8_C169         0 u8_TIMER1  1n  
R_u8_R278         0 u8_N16722186  1  
X_u8_U632         u8_N16821470 u8_N16723222 u8_N16822729 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u8_U620         u8_PWMFF1 u8_INDELAYED1 d_d PARAMS:
C_u8_C175         0 N00364  1n  
V_u8_V79         u8_N16722344 0 0.66
G_u8_ABM2I2         2P5 u8_VTG VALUE { {IF(V(u8_N16722178) > V(u8_N16723204),
+  77.63k*V(u8_N16723204), 77.63k*V(u8_N16722178))}    }
E_u8_ABM12         u8_N16724518 0 VALUE { IF(V(u8_OUT1) > 0.5 ,1,0)    }
C_u8_C135         0 u8_VRAMP  1n  
X_u8_U631         HICCUP u8_N16821470 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_u8_C172         0 u8_INDELAYED1  10p  
R_u8_R255         u8_N16723550 u8_N16723528  10k  
R_u8_R283         u8_N16724706 u8_TIMERCTRL1  1k  
R_u8_R241         0 u8_N16723204  1  
X_u8_U629         SYSCLK u8_N16724384 u8_N16722170 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
I_u8_I1         u8_N16723204 0 DC -90.175u  
E_u8_ABM152         u8_ISWF 0 VALUE { {IF(V(u8_N16723528) > 0.75,   
+ V(ISW),0)}   }
C_u8_C136         0 u8_N16723222  1n  
C_u8_C168         0 u8_TIMERCTRL1  3p  
X_u8_U630         u8_PWMFF1 u8_N16723698 SYSCLK SET5 u8_PWM SET5
+  dffsbrb_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_u8_U634         u8_N16822729 N00312 u8_OVTP u8_PWM AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u8_H1    u8_N16723386 0 u8_N16722158 0 SLOPE_COMP_PWM_u8_H1 
X_u8_U617         u8_TIMERCTRL1 u8_N16724706 d_d PARAMS:
R_u8_R292         u8_N16724518 N00364  1  
R_u8_R245         u8_N16723260 u8_N16723222  1  
E_u8_ABM15         u8_N16724706 0 VALUE { IF(V(u8_TIMER1) > 0.5,0,1)    }
X_u8_S26    u8_N16722170 0 u8_VRAMPIN 0 SLOPE_COMP_PWM_u8_S26 
E_u8_ABM149         u8_N16723260 0 VALUE { {IF(V(u8_ISWF) > V(u8_VTG),  
+ 0,1)}   }
.IC         V(u10_N16722116 )=0
.IC         V(HDRVIN )=0
.IC         V(SS_TR )={1.6*STEADY_STATE}
.ENDS TPS54519_TRANS
*$
.subckt OUTPUT_DRIVER_u10_S30 1 2 3 4  
S_u10_S30         3 4 1 2 _u10_S30
RS_u10_S30         1 2 1G
.MODEL         _u10_S30 VSWITCH Roff=10e6 Ron=35m Voff=0.4V Von=2.8
.ends OUTPUT_DRIVER_u10_S30
*$
.subckt OUTPUT_DRIVER_u10_S5 1 2 3 4  
S_u10_S5         3 4 1 2 _u10_S5
RS_u10_S5         1 2 1G
.MODEL         _u10_S5 VSWITCH Roff=1e6 Ron=0.75 Voff=0.1V Von=0.75V
.ends OUTPUT_DRIVER_u10_S5
*$
.subckt OUTPUT_DRIVER_u10_S34 1 2 3 4  
S_u10_S34         3 4 1 2 _u10_S34
RS_u10_S34         1 2 1G
.MODEL         _u10_S34 VSWITCH Roff=1000e6 Ron=16 Voff=0.4V Von=0.8
.ends OUTPUT_DRIVER_u10_S34
*$
.subckt OUTPUT_DRIVER_u10_S31 1 2 3 4  
S_u10_S31         3 4 1 2 _u10_S31
RS_u10_S31         1 2 1G
.MODEL         _u10_S31 VSWITCH Roff=10e6 Ron=35m Voff=0.4V Von=0.8
.ends OUTPUT_DRIVER_u10_S31
*$
.subckt OUTPUT_DRIVER_u10_F3 1 2 3 4  
F_u10_F3         3 4 VF_u10_F3 1
VF_u10_F3         1 2 0V
.ends OUTPUT_DRIVER_u10_F3
*$
.subckt OUTPUT_DRIVER_u10_F5 1 2 3 4  
F_u10_F5         3 4 VF_u10_F5 1
VF_u10_F5         1 2 0V
.ends OUTPUT_DRIVER_u10_F5
*$
.subckt OUTPUT_DRIVER_u10_S3 1 2 3 4  
S_u10_S3         3 4 1 2 _u10_S3
RS_u10_S3         1 2 1G
.MODEL         _u10_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.4 Von=0.8
.ends OUTPUT_DRIVER_u10_S3
*$
.subckt OUTPUT_DRIVER_u10_S4 1 2 3 4  
S_u10_S4         3 4 1 2 _u10_S4
RS_u10_S4         1 2 1G
.MODEL         _u10_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.4V Von=0.5V
.ends OUTPUT_DRIVER_u10_S4
*$
.subckt OUTPUT_DRIVER_u10_S2 1 2 3 4  
S_u10_S2         3 4 1 2 _u10_S2
RS_u10_S2         1 2 1G
.MODEL         _u10_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.4V Von=0.5V
.ends OUTPUT_DRIVER_u10_S2
*$
.subckt PGOOD_u5_S21 1 2 3 4  
S_u5_S21         3 4 1 2 _u5_S21
RS_u5_S21         1 2 1G
.MODEL         _u5_S21 VSWITCH Roff=1 Ron=1e6 Voff=0.4 Von=0.6
.ends PGOOD_u5_S21
*$
.subckt PGOOD_u5_S20 1 2 3 4  
S_u5_S20         3 4 1 2 _u5_S20
RS_u5_S20         1 2 1G
.MODEL         _u5_S20 VSWITCH Roff=1e6 Ron=1.0 Voff=0.4 Von=0.6
.ends PGOOD_u5_S20
*$
.subckt PGOOD_u5_S19 1 2 3 4  
S_u5_S19         3 4 1 2 _u5_S19
RS_u5_S19         1 2 1G
.MODEL         _u5_S19 VSWITCH Roff=100e6 Ron=56 Voff=0.4V Von=0.5V
.ends PGOOD_u5_S19
*$
.subckt INT_CLOCK_u6_S34 1 2 3 4  
S_u6_S34         3 4 1 2 _u6_S34
RS_u6_S34         1 2 1G
.MODEL         _u6_S34 VSWITCH Roff=1e9 Ron=1.0m Voff=0.4V Von=0.5V
.ends INT_CLOCK_u6_S34
*$
.subckt INT_CLOCK_u6_S33 1 2 3 4  
S_u6_S33         3 4 1 2 _u6_S33
RS_u6_S33         1 2 1G
.MODEL         _u6_S33 VSWITCH Roff=1e9 Ron=1.0m Voff=0.4V Von=0.5V
.ends INT_CLOCK_u6_S33
*$
.subckt F2IBLOCK_u7_S64 1 2 3 4  
S_u7_S64         3 4 1 2 _u7_S64
RS_u7_S64         1 2 1G
.MODEL         _u7_S64 VSWITCH Roff=1e9 Ron=500 Voff=0.4 Von=0.5
.ends F2IBLOCK_u7_S64
*$
.subckt F2IBLOCK_u7_S65 1 2 3 4  
S_u7_S65         3 4 1 2 _u7_S65
RS_u7_S65         1 2 1G
.MODEL         _u7_S65 VSWITCH Roff=1e9 Ron=500 Voff=0.4 Von=0.5
.ends F2IBLOCK_u7_S65
*$
.subckt F2IBLOCK_u7_S52 1 2 3 4  
S_u7_S52         3 4 1 2 _u7_S52
RS_u7_S52         1 2 1G
.MODEL         _u7_S52 VSWITCH Roff=1e9 Ron=500 Voff=0.4 Von=0.5
.ends F2IBLOCK_u7_S52
*$
.subckt F2IBLOCK_u7_S63 1 2 3 4  
S_u7_S63         3 4 1 2 _u7_S63
RS_u7_S63         1 2 1G
.MODEL         _u7_S63 VSWITCH Roff=1e9 Ron=500 Voff=0.4 Von=0.5
.ends F2IBLOCK_u7_S63
*$
.subckt F2IBLOCK_u7_F10 1 2 3 4  
F_u7_F10         3 4 VF_u7_F10 1
VF_u7_F10         1 2 0V
.ends F2IBLOCK_u7_F10
*$
.subckt F2IBLOCK_u7_F8 1 2 3 4  
F_u7_F8         3 4 VF_u7_F8 1
VF_u7_F8         1 2 0V
.ends F2IBLOCK_u7_F8
*$
.subckt F2IBLOCK_u7_F15 1 2 3 4  
F_u7_F15         3 4 VF_u7_F15 1
VF_u7_F15         1 2 0V
.ends F2IBLOCK_u7_F15
*$
.subckt F2IBLOCK_u7_F11 1 2 3 4  
F_u7_F11         3 4 VF_u7_F11 1
VF_u7_F11         1 2 0V
.ends F2IBLOCK_u7_F11
*$
.subckt F2IBLOCK_u7_S67 1 2 3 4  
S_u7_S67         3 4 1 2 _u7_S67
RS_u7_S67         1 2 1G
.MODEL         _u7_S67 VSWITCH Roff=1e9 Ron=500 Voff=0.4 Von=0.5
.ends F2IBLOCK_u7_S67
*$
.subckt F2IBLOCK_u7_S66 1 2 3 4  
S_u7_S66         3 4 1 2 _u7_S66
RS_u7_S66         1 2 1G
.MODEL         _u7_S66 VSWITCH Roff=1e9 Ron=500 Voff=0.4 Von=0.5
.ends F2IBLOCK_u7_S66
*$
.subckt SLOPE_COMP_PWM_u8_H1 1 2 3 4  
H_u8_H1         3 4 VH_u8_H1 1
VH_u8_H1         1 2 0V
.ends SLOPE_COMP_PWM_u8_H1
*$
.subckt SLOPE_COMP_PWM_u8_S26 1 2 3 4  
S_u8_S26         3 4 1 2 _u8_S26
RS_u8_S26         1 2 1G
.MODEL         _u8_S26 VSWITCH Roff=1e9 Ron=10m Voff=0.4 Von=0.8
.ends SLOPE_COMP_PWM_u8_S26
*$

** Wrapper definitions for AA legacy support **

.subckt dffsbrb_rhpbasic_gen q qb clk d rb sb params: vdd=1 vss=0 vthresh=0.5 

x1 clk clkdel inv_delay_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} delay = 15n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} 
gq 0 qint value = {if(v(rb) < {vthresh},-1,if(v(sb)< {vthresh},1,
+  if(v(clkint)> {vthresh}, 
+ if(v(d)> {vthresh},1,-1),0)))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 1
d_d11 0 qint d_d1 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 20n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}

.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends dffsbrb_rhpbasic_gen
*$
.subckt d_d1 1 2

d1 1 2 dd1

.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.0001

.ends d_d1
*$
.subckt d_d 1 2

d1 1 2 d_dd

.model d_dd d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.0001

.ends d_d
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT NMOSIDEAL_PS D G S PARAMS: k=1 vth=0
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(G,S) > {vth}, 1, 0)}
GOUT D S VALUE={IF(V(D,S) >= (V(G,S)-{vth}), V(Yp)*({k}/2)*(V(G,S)-{vth})**2, 
+V(Yp)*({k})*(V(G,S)-{vth}-V(D,S)/2)*V(D,S))}
.ENDS NMOSIDEAL_PS
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$

