command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2451209	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_thumb_insn_01_0.c								
ANR	2451210	Function	disas_thumb_insn	1:0:0:23127							
ANR	2451211	FunctionDef	"disas_thumb_insn (CPUARMState * env , DisasContext * s)"		2451210	0					
ANR	2451212	CompoundStatement		3:0:65:23127	2451210	0					
ANR	2451213	IdentifierDeclStatement	"uint32_t val , insn , op , rm , rn , rd , shift , cond ;"	5:4:72:119	2451210	0	True				
ANR	2451214	IdentifierDecl	val		2451210	0					
ANR	2451215	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451216	Identifier	val		2451210	1					
ANR	2451217	IdentifierDecl	insn		2451210	1					
ANR	2451218	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451219	Identifier	insn		2451210	1					
ANR	2451220	IdentifierDecl	op		2451210	2					
ANR	2451221	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451222	Identifier	op		2451210	1					
ANR	2451223	IdentifierDecl	rm		2451210	3					
ANR	2451224	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451225	Identifier	rm		2451210	1					
ANR	2451226	IdentifierDecl	rn		2451210	4					
ANR	2451227	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451228	Identifier	rn		2451210	1					
ANR	2451229	IdentifierDecl	rd		2451210	5					
ANR	2451230	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451231	Identifier	rd		2451210	1					
ANR	2451232	IdentifierDecl	shift		2451210	6					
ANR	2451233	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451234	Identifier	shift		2451210	1					
ANR	2451235	IdentifierDecl	cond		2451210	7					
ANR	2451236	IdentifierDeclType	uint32_t		2451210	0					
ANR	2451237	Identifier	cond		2451210	1					
ANR	2451238	IdentifierDeclStatement	int32_t offset ;	7:4:126:140	2451210	1	True				
ANR	2451239	IdentifierDecl	offset		2451210	0					
ANR	2451240	IdentifierDeclType	int32_t		2451210	0					
ANR	2451241	Identifier	offset		2451210	1					
ANR	2451242	IdentifierDeclStatement	int i ;	9:4:147:152	2451210	2	True				
ANR	2451243	IdentifierDecl	i		2451210	0					
ANR	2451244	IdentifierDeclType	int		2451210	0					
ANR	2451245	Identifier	i		2451210	1					
ANR	2451246	IdentifierDeclStatement	TCGv_i32 tmp ;	11:4:159:171	2451210	3	True				
ANR	2451247	IdentifierDecl	tmp		2451210	0					
ANR	2451248	IdentifierDeclType	TCGv_i32		2451210	0					
ANR	2451249	Identifier	tmp		2451210	1					
ANR	2451250	IdentifierDeclStatement	TCGv_i32 tmp2 ;	13:4:178:191	2451210	4	True				
ANR	2451251	IdentifierDecl	tmp2		2451210	0					
ANR	2451252	IdentifierDeclType	TCGv_i32		2451210	0					
ANR	2451253	Identifier	tmp2		2451210	1					
ANR	2451254	IdentifierDeclStatement	TCGv_i32 addr ;	15:4:198:211	2451210	5	True				
ANR	2451255	IdentifierDecl	addr		2451210	0					
ANR	2451256	IdentifierDeclType	TCGv_i32		2451210	0					
ANR	2451257	Identifier	addr		2451210	1					
ANR	2451258	IfStatement	if ( s -> condexec_mask )		2451210	6					
ANR	2451259	Condition	s -> condexec_mask	19:8:224:239	2451210	0	True				
ANR	2451260	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2451261	Identifier	s		2451210	0					
ANR	2451262	Identifier	condexec_mask		2451210	1					
ANR	2451263	CompoundStatement		17:26:176:176	2451210	1					
ANR	2451264	ExpressionStatement	cond = s -> condexec_cond	21:8:253:276	2451210	0	True				
ANR	2451265	AssignmentExpression	cond = s -> condexec_cond		2451210	0		=			
ANR	2451266	Identifier	cond		2451210	0					
ANR	2451267	PtrMemberAccess	s -> condexec_cond		2451210	1					
ANR	2451268	Identifier	s		2451210	0					
ANR	2451269	Identifier	condexec_cond		2451210	1					
ANR	2451270	IfStatement	if ( cond != 0x0e )		2451210	1					
ANR	2451271	Condition	cond != 0x0e	23:12:291:302	2451210	0	True				
ANR	2451272	EqualityExpression	cond != 0x0e		2451210	0		!=			
ANR	2451273	Identifier	cond		2451210	0					
ANR	2451274	PrimaryExpression	0x0e		2451210	1					
ANR	2451275	CompoundStatement		21:26:239:239	2451210	1					
ANR	2451276	ExpressionStatement	s -> condlabel = gen_new_label ( )	25:10:367:397	2451210	0	True				
ANR	2451277	AssignmentExpression	s -> condlabel = gen_new_label ( )		2451210	0		=			
ANR	2451278	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2451279	Identifier	s		2451210	0					
ANR	2451280	Identifier	condlabel		2451210	1					
ANR	2451281	CallExpression	gen_new_label ( )		2451210	1					
ANR	2451282	Callee	gen_new_label		2451210	0					
ANR	2451283	Identifier	gen_new_label		2451210	0					
ANR	2451284	ArgumentList			2451210	1					
ANR	2451285	ExpressionStatement	"gen_test_cc ( cond ^ 1 , s -> condlabel )"	27:10:410:445	2451210	1	True				
ANR	2451286	CallExpression	"gen_test_cc ( cond ^ 1 , s -> condlabel )"		2451210	0					
ANR	2451287	Callee	gen_test_cc		2451210	0					
ANR	2451288	Identifier	gen_test_cc		2451210	0					
ANR	2451289	ArgumentList	cond ^ 1		2451210	1					
ANR	2451290	Argument	cond ^ 1		2451210	0					
ANR	2451291	ExclusiveOrExpression	cond ^ 1		2451210	0		^			
ANR	2451292	Identifier	cond		2451210	0					
ANR	2451293	PrimaryExpression	1		2451210	1					
ANR	2451294	Argument	s -> condlabel		2451210	1					
ANR	2451295	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2451296	Identifier	s		2451210	0					
ANR	2451297	Identifier	condlabel		2451210	1					
ANR	2451298	ExpressionStatement	s -> condjmp = 1	29:10:458:472	2451210	2	True				
ANR	2451299	AssignmentExpression	s -> condjmp = 1		2451210	0		=			
ANR	2451300	PtrMemberAccess	s -> condjmp		2451210	0					
ANR	2451301	Identifier	s		2451210	0					
ANR	2451302	Identifier	condjmp		2451210	1					
ANR	2451303	PrimaryExpression	1		2451210	1					
ANR	2451304	ExpressionStatement	"insn = arm_lduw_code ( env , s -> pc , s -> bswap_code )"	37:4:499:546	2451210	7	True				
ANR	2451305	AssignmentExpression	"insn = arm_lduw_code ( env , s -> pc , s -> bswap_code )"		2451210	0		=			
ANR	2451306	Identifier	insn		2451210	0					
ANR	2451307	CallExpression	"arm_lduw_code ( env , s -> pc , s -> bswap_code )"		2451210	1					
ANR	2451308	Callee	arm_lduw_code		2451210	0					
ANR	2451309	Identifier	arm_lduw_code		2451210	0					
ANR	2451310	ArgumentList	env		2451210	1					
ANR	2451311	Argument	env		2451210	0					
ANR	2451312	Identifier	env		2451210	0					
ANR	2451313	Argument	s -> pc		2451210	1					
ANR	2451314	PtrMemberAccess	s -> pc		2451210	0					
ANR	2451315	Identifier	s		2451210	0					
ANR	2451316	Identifier	pc		2451210	1					
ANR	2451317	Argument	s -> bswap_code		2451210	2					
ANR	2451318	PtrMemberAccess	s -> bswap_code		2451210	0					
ANR	2451319	Identifier	s		2451210	0					
ANR	2451320	Identifier	bswap_code		2451210	1					
ANR	2451321	ExpressionStatement	s -> pc += 2	39:4:553:563	2451210	8	True				
ANR	2451322	AssignmentExpression	s -> pc += 2		2451210	0		+=			
ANR	2451323	PtrMemberAccess	s -> pc		2451210	0					
ANR	2451324	Identifier	s		2451210	0					
ANR	2451325	Identifier	pc		2451210	1					
ANR	2451326	PrimaryExpression	2		2451210	1					
ANR	2451327	SwitchStatement	switch ( insn >> 12 )		2451210	9					
ANR	2451328	Condition	insn >> 12	43:12:580:589	2451210	0	True				
ANR	2451329	ShiftExpression	insn >> 12		2451210	0		>>			
ANR	2451330	Identifier	insn		2451210	0					
ANR	2451331	PrimaryExpression	12		2451210	1					
ANR	2451332	CompoundStatement		41:24:526:526	2451210	1					
ANR	2451333	Label	case 0 :	45:4:599:605	2451210	0	True				
ANR	2451334	Label	case 1 :	45:12:607:613	2451210	1	True				
ANR	2451335	ExpressionStatement	rd = insn & 7	49:8:626:639	2451210	2	True				
ANR	2451336	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2451337	Identifier	rd		2451210	0					
ANR	2451338	BitAndExpression	insn & 7		2451210	1		&			
ANR	2451339	Identifier	insn		2451210	0					
ANR	2451340	PrimaryExpression	7		2451210	1					
ANR	2451341	ExpressionStatement	op = ( insn >> 11 ) & 3	51:8:650:671	2451210	3	True				
ANR	2451342	AssignmentExpression	op = ( insn >> 11 ) & 3		2451210	0		=			
ANR	2451343	Identifier	op		2451210	0					
ANR	2451344	BitAndExpression	( insn >> 11 ) & 3		2451210	1		&			
ANR	2451345	ShiftExpression	insn >> 11		2451210	0		>>			
ANR	2451346	Identifier	insn		2451210	0					
ANR	2451347	PrimaryExpression	11		2451210	1					
ANR	2451348	PrimaryExpression	3		2451210	1					
ANR	2451349	IfStatement	if ( op == 3 )		2451210	4					
ANR	2451350	Condition	op == 3	53:12:686:692	2451210	0	True				
ANR	2451351	EqualityExpression	op == 3		2451210	0		==			
ANR	2451352	Identifier	op		2451210	0					
ANR	2451353	PrimaryExpression	3		2451210	1					
ANR	2451354	CompoundStatement		51:21:629:629	2451210	1					
ANR	2451355	ExpressionStatement	rn = ( insn >> 3 ) & 7	57:12:742:762	2451210	0	True				
ANR	2451356	AssignmentExpression	rn = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2451357	Identifier	rn		2451210	0					
ANR	2451358	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2451359	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2451360	Identifier	insn		2451210	0					
ANR	2451361	PrimaryExpression	3		2451210	1					
ANR	2451362	PrimaryExpression	7		2451210	1					
ANR	2451363	ExpressionStatement	"tmp = load_reg ( s , rn )"	59:12:777:798	2451210	1	True				
ANR	2451364	AssignmentExpression	"tmp = load_reg ( s , rn )"		2451210	0		=			
ANR	2451365	Identifier	tmp		2451210	0					
ANR	2451366	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2451367	Callee	load_reg		2451210	0					
ANR	2451368	Identifier	load_reg		2451210	0					
ANR	2451369	ArgumentList	s		2451210	1					
ANR	2451370	Argument	s		2451210	0					
ANR	2451371	Identifier	s		2451210	0					
ANR	2451372	Argument	rn		2451210	1					
ANR	2451373	Identifier	rn		2451210	0					
ANR	2451374	IfStatement	if ( insn & ( 1 << 10 ) )		2451210	2					
ANR	2451375	Condition	insn & ( 1 << 10 )	61:16:817:832	2451210	0	True				
ANR	2451376	BitAndExpression	insn & ( 1 << 10 )		2451210	0		&			
ANR	2451377	Identifier	insn		2451210	0					
ANR	2451378	ShiftExpression	1 << 10		2451210	1		<<			
ANR	2451379	PrimaryExpression	1		2451210	0					
ANR	2451380	PrimaryExpression	10		2451210	1					
ANR	2451381	CompoundStatement		59:34:769:769	2451210	1					
ANR	2451382	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	65:16:887:912	2451210	0	True				
ANR	2451383	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2451384	Identifier	tmp2		2451210	0					
ANR	2451385	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2451386	Callee	tcg_temp_new_i32		2451210	0					
ANR	2451387	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2451388	ArgumentList			2451210	1					
ANR	2451389	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , ( insn >> 6 ) & 7 )"	67:16:931:970	2451210	1	True				
ANR	2451390	CallExpression	"tcg_gen_movi_i32 ( tmp2 , ( insn >> 6 ) & 7 )"		2451210	0					
ANR	2451391	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2451392	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2451393	ArgumentList	tmp2		2451210	1					
ANR	2451394	Argument	tmp2		2451210	0					
ANR	2451395	Identifier	tmp2		2451210	0					
ANR	2451396	Argument	( insn >> 6 ) & 7		2451210	1					
ANR	2451397	BitAndExpression	( insn >> 6 ) & 7		2451210	0		&			
ANR	2451398	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2451399	Identifier	insn		2451210	0					
ANR	2451400	PrimaryExpression	6		2451210	1					
ANR	2451401	PrimaryExpression	7		2451210	1					
ANR	2451402	ElseStatement	else		2451210	0					
ANR	2451403	CompoundStatement		67:19:926:926	2451210	0					
ANR	2451404	ExpressionStatement	rm = ( insn >> 6 ) & 7	73:16:1038:1058	2451210	0	True				
ANR	2451405	AssignmentExpression	rm = ( insn >> 6 ) & 7		2451210	0		=			
ANR	2451406	Identifier	rm		2451210	0					
ANR	2451407	BitAndExpression	( insn >> 6 ) & 7		2451210	1		&			
ANR	2451408	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2451409	Identifier	insn		2451210	0					
ANR	2451410	PrimaryExpression	6		2451210	1					
ANR	2451411	PrimaryExpression	7		2451210	1					
ANR	2451412	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	75:16:1077:1099	2451210	1	True				
ANR	2451413	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2451210	0		=			
ANR	2451414	Identifier	tmp2		2451210	0					
ANR	2451415	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2451416	Callee	load_reg		2451210	0					
ANR	2451417	Identifier	load_reg		2451210	0					
ANR	2451418	ArgumentList	s		2451210	1					
ANR	2451419	Argument	s		2451210	0					
ANR	2451420	Identifier	s		2451210	0					
ANR	2451421	Argument	rm		2451210	1					
ANR	2451422	Identifier	rm		2451210	0					
ANR	2451423	IfStatement	if ( insn & ( 1 << 9 ) )		2451210	3					
ANR	2451424	Condition	insn & ( 1 << 9 )	79:16:1133:1147	2451210	0	True				
ANR	2451425	BitAndExpression	insn & ( 1 << 9 )		2451210	0		&			
ANR	2451426	Identifier	insn		2451210	0					
ANR	2451427	ShiftExpression	1 << 9		2451210	1		<<			
ANR	2451428	PrimaryExpression	1		2451210	0					
ANR	2451429	PrimaryExpression	9		2451210	1					
ANR	2451430	CompoundStatement		77:33:1084:1084	2451210	1					
ANR	2451431	IfStatement	if ( s -> condexec_mask )		2451210	0					
ANR	2451432	Condition	s -> condexec_mask	81:20:1173:1188	2451210	0	True				
ANR	2451433	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2451434	Identifier	s		2451210	0					
ANR	2451435	Identifier	condexec_mask		2451210	1					
ANR	2451436	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	83:20:1212:1243	2451210	1	True				
ANR	2451437	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451438	Callee	tcg_gen_sub_i32		2451210	0					
ANR	2451439	Identifier	tcg_gen_sub_i32		2451210	0					
ANR	2451440	ArgumentList	tmp		2451210	1					
ANR	2451441	Argument	tmp		2451210	0					
ANR	2451442	Identifier	tmp		2451210	0					
ANR	2451443	Argument	tmp		2451210	1					
ANR	2451444	Identifier	tmp		2451210	0					
ANR	2451445	Argument	tmp2		2451210	2					
ANR	2451446	Identifier	tmp2		2451210	0					
ANR	2451447	ElseStatement	else		2451210	0					
ANR	2451448	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	87:20:1288:1314	2451210	0	True				
ANR	2451449	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451450	Callee	gen_sub_CC		2451210	0					
ANR	2451451	Identifier	gen_sub_CC		2451210	0					
ANR	2451452	ArgumentList	tmp		2451210	1					
ANR	2451453	Argument	tmp		2451210	0					
ANR	2451454	Identifier	tmp		2451210	0					
ANR	2451455	Argument	tmp		2451210	1					
ANR	2451456	Identifier	tmp		2451210	0					
ANR	2451457	Argument	tmp2		2451210	2					
ANR	2451458	Identifier	tmp2		2451210	0					
ANR	2451459	ElseStatement	else		2451210	0					
ANR	2451460	CompoundStatement		87:19:1270:1270	2451210	0					
ANR	2451461	IfStatement	if ( s -> condexec_mask )		2451210	0					
ANR	2451462	Condition	s -> condexec_mask	91:20:1359:1374	2451210	0	True				
ANR	2451463	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2451464	Identifier	s		2451210	0					
ANR	2451465	Identifier	condexec_mask		2451210	1					
ANR	2451466	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	93:20:1398:1429	2451210	1	True				
ANR	2451467	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451468	Callee	tcg_gen_add_i32		2451210	0					
ANR	2451469	Identifier	tcg_gen_add_i32		2451210	0					
ANR	2451470	ArgumentList	tmp		2451210	1					
ANR	2451471	Argument	tmp		2451210	0					
ANR	2451472	Identifier	tmp		2451210	0					
ANR	2451473	Argument	tmp		2451210	1					
ANR	2451474	Identifier	tmp		2451210	0					
ANR	2451475	Argument	tmp2		2451210	2					
ANR	2451476	Identifier	tmp2		2451210	0					
ANR	2451477	ElseStatement	else		2451210	0					
ANR	2451478	ExpressionStatement	"gen_add_CC ( tmp , tmp , tmp2 )"	97:20:1474:1500	2451210	0	True				
ANR	2451479	CallExpression	"gen_add_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451480	Callee	gen_add_CC		2451210	0					
ANR	2451481	Identifier	gen_add_CC		2451210	0					
ANR	2451482	ArgumentList	tmp		2451210	1					
ANR	2451483	Argument	tmp		2451210	0					
ANR	2451484	Identifier	tmp		2451210	0					
ANR	2451485	Argument	tmp		2451210	1					
ANR	2451486	Identifier	tmp		2451210	0					
ANR	2451487	Argument	tmp2		2451210	2					
ANR	2451488	Identifier	tmp2		2451210	0					
ANR	2451489	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	101:12:1530:1553	2451210	4	True				
ANR	2451490	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2451491	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451492	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451493	ArgumentList	tmp2		2451210	1					
ANR	2451494	Argument	tmp2		2451210	0					
ANR	2451495	Identifier	tmp2		2451210	0					
ANR	2451496	ExpressionStatement	"store_reg ( s , rd , tmp )"	103:12:1568:1589	2451210	5	True				
ANR	2451497	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451498	Callee	store_reg		2451210	0					
ANR	2451499	Identifier	store_reg		2451210	0					
ANR	2451500	ArgumentList	s		2451210	1					
ANR	2451501	Argument	s		2451210	0					
ANR	2451502	Identifier	s		2451210	0					
ANR	2451503	Argument	rd		2451210	1					
ANR	2451504	Identifier	rd		2451210	0					
ANR	2451505	Argument	tmp		2451210	2					
ANR	2451506	Identifier	tmp		2451210	0					
ANR	2451507	ElseStatement	else		2451210	0					
ANR	2451508	CompoundStatement		103:15:1541:1541	2451210	0					
ANR	2451509	ExpressionStatement	rm = ( insn >> 3 ) & 7	109:12:1657:1677	2451210	0	True				
ANR	2451510	AssignmentExpression	rm = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2451511	Identifier	rm		2451210	0					
ANR	2451512	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2451513	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2451514	Identifier	insn		2451210	0					
ANR	2451515	PrimaryExpression	3		2451210	1					
ANR	2451516	PrimaryExpression	7		2451210	1					
ANR	2451517	ExpressionStatement	shift = ( insn >> 6 ) & 0x1f	111:12:1692:1718	2451210	1	True				
ANR	2451518	AssignmentExpression	shift = ( insn >> 6 ) & 0x1f		2451210	0		=			
ANR	2451519	Identifier	shift		2451210	0					
ANR	2451520	BitAndExpression	( insn >> 6 ) & 0x1f		2451210	1		&			
ANR	2451521	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2451522	Identifier	insn		2451210	0					
ANR	2451523	PrimaryExpression	6		2451210	1					
ANR	2451524	PrimaryExpression	0x1f		2451210	1					
ANR	2451525	ExpressionStatement	"tmp = load_reg ( s , rm )"	113:12:1733:1754	2451210	2	True				
ANR	2451526	AssignmentExpression	"tmp = load_reg ( s , rm )"		2451210	0		=			
ANR	2451527	Identifier	tmp		2451210	0					
ANR	2451528	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2451529	Callee	load_reg		2451210	0					
ANR	2451530	Identifier	load_reg		2451210	0					
ANR	2451531	ArgumentList	s		2451210	1					
ANR	2451532	Argument	s		2451210	0					
ANR	2451533	Identifier	s		2451210	0					
ANR	2451534	Argument	rm		2451210	1					
ANR	2451535	Identifier	rm		2451210	0					
ANR	2451536	ExpressionStatement	"gen_arm_shift_im ( tmp , op , shift , s -> condexec_mask == 0 )"	115:12:1769:1824	2451210	3	True				
ANR	2451537	CallExpression	"gen_arm_shift_im ( tmp , op , shift , s -> condexec_mask == 0 )"		2451210	0					
ANR	2451538	Callee	gen_arm_shift_im		2451210	0					
ANR	2451539	Identifier	gen_arm_shift_im		2451210	0					
ANR	2451540	ArgumentList	tmp		2451210	1					
ANR	2451541	Argument	tmp		2451210	0					
ANR	2451542	Identifier	tmp		2451210	0					
ANR	2451543	Argument	op		2451210	1					
ANR	2451544	Identifier	op		2451210	0					
ANR	2451545	Argument	shift		2451210	2					
ANR	2451546	Identifier	shift		2451210	0					
ANR	2451547	Argument	s -> condexec_mask == 0		2451210	3					
ANR	2451548	EqualityExpression	s -> condexec_mask == 0		2451210	0		==			
ANR	2451549	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2451550	Identifier	s		2451210	0					
ANR	2451551	Identifier	condexec_mask		2451210	1					
ANR	2451552	PrimaryExpression	0		2451210	1					
ANR	2451553	IfStatement	if ( ! s -> condexec_mask )		2451210	4					
ANR	2451554	Condition	! s -> condexec_mask	117:16:1843:1859	2451210	0	True				
ANR	2451555	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2451556	UnaryOperator	!		2451210	0					
ANR	2451557	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2451558	Identifier	s		2451210	0					
ANR	2451559	Identifier	condexec_mask		2451210	1					
ANR	2451560	ExpressionStatement	gen_logic_CC ( tmp )	119:16:1879:1896	2451210	1	True				
ANR	2451561	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2451562	Callee	gen_logic_CC		2451210	0					
ANR	2451563	Identifier	gen_logic_CC		2451210	0					
ANR	2451564	ArgumentList	tmp		2451210	1					
ANR	2451565	Argument	tmp		2451210	0					
ANR	2451566	Identifier	tmp		2451210	0					
ANR	2451567	ExpressionStatement	"store_reg ( s , rd , tmp )"	121:12:1911:1932	2451210	5	True				
ANR	2451568	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451569	Callee	store_reg		2451210	0					
ANR	2451570	Identifier	store_reg		2451210	0					
ANR	2451571	ArgumentList	s		2451210	1					
ANR	2451572	Argument	s		2451210	0					
ANR	2451573	Identifier	s		2451210	0					
ANR	2451574	Argument	rd		2451210	1					
ANR	2451575	Identifier	rd		2451210	0					
ANR	2451576	Argument	tmp		2451210	2					
ANR	2451577	Identifier	tmp		2451210	0					
ANR	2451578	BreakStatement	break ;	125:8:1954:1959	2451210	5	True				
ANR	2451579	Label	case 2 :	127:4:1966:1972	2451210	6	True				
ANR	2451580	Label	case 3 :	127:12:1974:1980	2451210	7	True				
ANR	2451581	ExpressionStatement	op = ( insn >> 11 ) & 3	131:8:2033:2054	2451210	8	True				
ANR	2451582	AssignmentExpression	op = ( insn >> 11 ) & 3		2451210	0		=			
ANR	2451583	Identifier	op		2451210	0					
ANR	2451584	BitAndExpression	( insn >> 11 ) & 3		2451210	1		&			
ANR	2451585	ShiftExpression	insn >> 11		2451210	0		>>			
ANR	2451586	Identifier	insn		2451210	0					
ANR	2451587	PrimaryExpression	11		2451210	1					
ANR	2451588	PrimaryExpression	3		2451210	1					
ANR	2451589	ExpressionStatement	rd = ( insn >> 8 ) & 0x7	133:8:2065:2087	2451210	9	True				
ANR	2451590	AssignmentExpression	rd = ( insn >> 8 ) & 0x7		2451210	0		=			
ANR	2451591	Identifier	rd		2451210	0					
ANR	2451592	BitAndExpression	( insn >> 8 ) & 0x7		2451210	1		&			
ANR	2451593	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2451594	Identifier	insn		2451210	0					
ANR	2451595	PrimaryExpression	8		2451210	1					
ANR	2451596	PrimaryExpression	0x7		2451210	1					
ANR	2451597	IfStatement	if ( op == 0 )		2451210	10					
ANR	2451598	Condition	op == 0	135:12:2102:2108	2451210	0	True				
ANR	2451599	EqualityExpression	op == 0		2451210	0		==			
ANR	2451600	Identifier	op		2451210	0					
ANR	2451601	PrimaryExpression	0		2451210	1					
ANR	2451602	CompoundStatement		133:21:2045:2045	2451210	1					
ANR	2451603	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	137:12:2136:2160	2451210	0	True				
ANR	2451604	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2451605	Identifier	tmp		2451210	0					
ANR	2451606	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2451607	Callee	tcg_temp_new_i32		2451210	0					
ANR	2451608	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2451609	ArgumentList			2451210	1					
ANR	2451610	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , insn & 0xff )"	139:12:2175:2209	2451210	1	True				
ANR	2451611	CallExpression	"tcg_gen_movi_i32 ( tmp , insn & 0xff )"		2451210	0					
ANR	2451612	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2451613	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2451614	ArgumentList	tmp		2451210	1					
ANR	2451615	Argument	tmp		2451210	0					
ANR	2451616	Identifier	tmp		2451210	0					
ANR	2451617	Argument	insn & 0xff		2451210	1					
ANR	2451618	BitAndExpression	insn & 0xff		2451210	0		&			
ANR	2451619	Identifier	insn		2451210	0					
ANR	2451620	PrimaryExpression	0xff		2451210	1					
ANR	2451621	IfStatement	if ( ! s -> condexec_mask )		2451210	2					
ANR	2451622	Condition	! s -> condexec_mask	141:16:2228:2244	2451210	0	True				
ANR	2451623	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2451624	UnaryOperator	!		2451210	0					
ANR	2451625	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2451626	Identifier	s		2451210	0					
ANR	2451627	Identifier	condexec_mask		2451210	1					
ANR	2451628	ExpressionStatement	gen_logic_CC ( tmp )	143:16:2264:2281	2451210	1	True				
ANR	2451629	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2451630	Callee	gen_logic_CC		2451210	0					
ANR	2451631	Identifier	gen_logic_CC		2451210	0					
ANR	2451632	ArgumentList	tmp		2451210	1					
ANR	2451633	Argument	tmp		2451210	0					
ANR	2451634	Identifier	tmp		2451210	0					
ANR	2451635	ExpressionStatement	"store_reg ( s , rd , tmp )"	145:12:2296:2317	2451210	3	True				
ANR	2451636	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451637	Callee	store_reg		2451210	0					
ANR	2451638	Identifier	store_reg		2451210	0					
ANR	2451639	ArgumentList	s		2451210	1					
ANR	2451640	Argument	s		2451210	0					
ANR	2451641	Identifier	s		2451210	0					
ANR	2451642	Argument	rd		2451210	1					
ANR	2451643	Identifier	rd		2451210	0					
ANR	2451644	Argument	tmp		2451210	2					
ANR	2451645	Identifier	tmp		2451210	0					
ANR	2451646	ElseStatement	else		2451210	0					
ANR	2451647	CompoundStatement		145:15:2269:2269	2451210	0					
ANR	2451648	ExpressionStatement	"tmp = load_reg ( s , rd )"	149:12:2350:2371	2451210	0	True				
ANR	2451649	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2451650	Identifier	tmp		2451210	0					
ANR	2451651	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2451652	Callee	load_reg		2451210	0					
ANR	2451653	Identifier	load_reg		2451210	0					
ANR	2451654	ArgumentList	s		2451210	1					
ANR	2451655	Argument	s		2451210	0					
ANR	2451656	Identifier	s		2451210	0					
ANR	2451657	Argument	rd		2451210	1					
ANR	2451658	Identifier	rd		2451210	0					
ANR	2451659	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	151:12:2386:2411	2451210	1	True				
ANR	2451660	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2451661	Identifier	tmp2		2451210	0					
ANR	2451662	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2451663	Callee	tcg_temp_new_i32		2451210	0					
ANR	2451664	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2451665	ArgumentList			2451210	1					
ANR	2451666	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , insn & 0xff )"	153:12:2426:2461	2451210	2	True				
ANR	2451667	CallExpression	"tcg_gen_movi_i32 ( tmp2 , insn & 0xff )"		2451210	0					
ANR	2451668	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2451669	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2451670	ArgumentList	tmp2		2451210	1					
ANR	2451671	Argument	tmp2		2451210	0					
ANR	2451672	Identifier	tmp2		2451210	0					
ANR	2451673	Argument	insn & 0xff		2451210	1					
ANR	2451674	BitAndExpression	insn & 0xff		2451210	0		&			
ANR	2451675	Identifier	insn		2451210	0					
ANR	2451676	PrimaryExpression	0xff		2451210	1					
ANR	2451677	SwitchStatement	switch ( op )		2451210	3					
ANR	2451678	Condition	op	155:20:2484:2485	2451210	0	True				
ANR	2451679	Identifier	op		2451210	0					
ANR	2451680	CompoundStatement		153:24:2422:2422	2451210	1					
ANR	2451681	Label	case 1 :	157:12:2503:2509	2451210	0	True				
ANR	2451682	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	159:16:2538:2564	2451210	1	True				
ANR	2451683	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451684	Callee	gen_sub_CC		2451210	0					
ANR	2451685	Identifier	gen_sub_CC		2451210	0					
ANR	2451686	ArgumentList	tmp		2451210	1					
ANR	2451687	Argument	tmp		2451210	0					
ANR	2451688	Identifier	tmp		2451210	0					
ANR	2451689	Argument	tmp		2451210	1					
ANR	2451690	Identifier	tmp		2451210	0					
ANR	2451691	Argument	tmp2		2451210	2					
ANR	2451692	Identifier	tmp2		2451210	0					
ANR	2451693	ExpressionStatement	tcg_temp_free_i32 ( tmp )	161:16:2583:2605	2451210	2	True				
ANR	2451694	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2451695	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451696	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451697	ArgumentList	tmp		2451210	1					
ANR	2451698	Argument	tmp		2451210	0					
ANR	2451699	Identifier	tmp		2451210	0					
ANR	2451700	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	163:16:2624:2647	2451210	3	True				
ANR	2451701	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2451702	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451703	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451704	ArgumentList	tmp2		2451210	1					
ANR	2451705	Argument	tmp2		2451210	0					
ANR	2451706	Identifier	tmp2		2451210	0					
ANR	2451707	BreakStatement	break ;	165:16:2666:2671	2451210	4	True				
ANR	2451708	Label	case 2 :	167:12:2686:2692	2451210	5	True				
ANR	2451709	IfStatement	if ( s -> condexec_mask )		2451210	6					
ANR	2451710	Condition	s -> condexec_mask	169:20:2725:2740	2451210	0	True				
ANR	2451711	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2451712	Identifier	s		2451210	0					
ANR	2451713	Identifier	condexec_mask		2451210	1					
ANR	2451714	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	171:20:2764:2795	2451210	1	True				
ANR	2451715	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451716	Callee	tcg_gen_add_i32		2451210	0					
ANR	2451717	Identifier	tcg_gen_add_i32		2451210	0					
ANR	2451718	ArgumentList	tmp		2451210	1					
ANR	2451719	Argument	tmp		2451210	0					
ANR	2451720	Identifier	tmp		2451210	0					
ANR	2451721	Argument	tmp		2451210	1					
ANR	2451722	Identifier	tmp		2451210	0					
ANR	2451723	Argument	tmp2		2451210	2					
ANR	2451724	Identifier	tmp2		2451210	0					
ANR	2451725	ElseStatement	else		2451210	0					
ANR	2451726	ExpressionStatement	"gen_add_CC ( tmp , tmp , tmp2 )"	175:20:2840:2866	2451210	0	True				
ANR	2451727	CallExpression	"gen_add_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451728	Callee	gen_add_CC		2451210	0					
ANR	2451729	Identifier	gen_add_CC		2451210	0					
ANR	2451730	ArgumentList	tmp		2451210	1					
ANR	2451731	Argument	tmp		2451210	0					
ANR	2451732	Identifier	tmp		2451210	0					
ANR	2451733	Argument	tmp		2451210	1					
ANR	2451734	Identifier	tmp		2451210	0					
ANR	2451735	Argument	tmp2		2451210	2					
ANR	2451736	Identifier	tmp2		2451210	0					
ANR	2451737	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	177:16:2885:2908	2451210	7	True				
ANR	2451738	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2451739	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451740	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451741	ArgumentList	tmp2		2451210	1					
ANR	2451742	Argument	tmp2		2451210	0					
ANR	2451743	Identifier	tmp2		2451210	0					
ANR	2451744	ExpressionStatement	"store_reg ( s , rd , tmp )"	179:16:2927:2948	2451210	8	True				
ANR	2451745	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451746	Callee	store_reg		2451210	0					
ANR	2451747	Identifier	store_reg		2451210	0					
ANR	2451748	ArgumentList	s		2451210	1					
ANR	2451749	Argument	s		2451210	0					
ANR	2451750	Identifier	s		2451210	0					
ANR	2451751	Argument	rd		2451210	1					
ANR	2451752	Identifier	rd		2451210	0					
ANR	2451753	Argument	tmp		2451210	2					
ANR	2451754	Identifier	tmp		2451210	0					
ANR	2451755	BreakStatement	break ;	181:16:2967:2972	2451210	9	True				
ANR	2451756	Label	case 3 :	183:12:2987:2993	2451210	10	True				
ANR	2451757	IfStatement	if ( s -> condexec_mask )		2451210	11					
ANR	2451758	Condition	s -> condexec_mask	185:20:3026:3041	2451210	0	True				
ANR	2451759	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2451760	Identifier	s		2451210	0					
ANR	2451761	Identifier	condexec_mask		2451210	1					
ANR	2451762	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	187:20:3065:3096	2451210	1	True				
ANR	2451763	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451764	Callee	tcg_gen_sub_i32		2451210	0					
ANR	2451765	Identifier	tcg_gen_sub_i32		2451210	0					
ANR	2451766	ArgumentList	tmp		2451210	1					
ANR	2451767	Argument	tmp		2451210	0					
ANR	2451768	Identifier	tmp		2451210	0					
ANR	2451769	Argument	tmp		2451210	1					
ANR	2451770	Identifier	tmp		2451210	0					
ANR	2451771	Argument	tmp2		2451210	2					
ANR	2451772	Identifier	tmp2		2451210	0					
ANR	2451773	ElseStatement	else		2451210	0					
ANR	2451774	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	191:20:3141:3167	2451210	0	True				
ANR	2451775	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451776	Callee	gen_sub_CC		2451210	0					
ANR	2451777	Identifier	gen_sub_CC		2451210	0					
ANR	2451778	ArgumentList	tmp		2451210	1					
ANR	2451779	Argument	tmp		2451210	0					
ANR	2451780	Identifier	tmp		2451210	0					
ANR	2451781	Argument	tmp		2451210	1					
ANR	2451782	Identifier	tmp		2451210	0					
ANR	2451783	Argument	tmp2		2451210	2					
ANR	2451784	Identifier	tmp2		2451210	0					
ANR	2451785	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	193:16:3186:3209	2451210	12	True				
ANR	2451786	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2451787	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451788	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451789	ArgumentList	tmp2		2451210	1					
ANR	2451790	Argument	tmp2		2451210	0					
ANR	2451791	Identifier	tmp2		2451210	0					
ANR	2451792	ExpressionStatement	"store_reg ( s , rd , tmp )"	195:16:3228:3249	2451210	13	True				
ANR	2451793	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451794	Callee	store_reg		2451210	0					
ANR	2451795	Identifier	store_reg		2451210	0					
ANR	2451796	ArgumentList	s		2451210	1					
ANR	2451797	Argument	s		2451210	0					
ANR	2451798	Identifier	s		2451210	0					
ANR	2451799	Argument	rd		2451210	1					
ANR	2451800	Identifier	rd		2451210	0					
ANR	2451801	Argument	tmp		2451210	2					
ANR	2451802	Identifier	tmp		2451210	0					
ANR	2451803	BreakStatement	break ;	197:16:3268:3273	2451210	14	True				
ANR	2451804	BreakStatement	break ;	203:8:3310:3315	2451210	11	True				
ANR	2451805	Label	case 4 :	205:4:3322:3328	2451210	12	True				
ANR	2451806	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	13					
ANR	2451807	Condition	insn & ( 1 << 11 )	207:12:3343:3358	2451210	0	True				
ANR	2451808	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2451809	Identifier	insn		2451210	0					
ANR	2451810	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2451811	PrimaryExpression	1		2451210	0					
ANR	2451812	PrimaryExpression	11		2451210	1					
ANR	2451813	CompoundStatement		205:30:3295:3295	2451210	1					
ANR	2451814	ExpressionStatement	rd = ( insn >> 8 ) & 7	209:12:3376:3396	2451210	0	True				
ANR	2451815	AssignmentExpression	rd = ( insn >> 8 ) & 7		2451210	0		=			
ANR	2451816	Identifier	rd		2451210	0					
ANR	2451817	BitAndExpression	( insn >> 8 ) & 7		2451210	1		&			
ANR	2451818	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2451819	Identifier	insn		2451210	0					
ANR	2451820	PrimaryExpression	8		2451210	1					
ANR	2451821	PrimaryExpression	7		2451210	1					
ANR	2451822	ExpressionStatement	val = s -> pc + 2 + ( ( insn & 0xff ) * 4 )	213:12:3474:3511	2451210	1	True				
ANR	2451823	AssignmentExpression	val = s -> pc + 2 + ( ( insn & 0xff ) * 4 )		2451210	0		=			
ANR	2451824	Identifier	val		2451210	0					
ANR	2451825	AdditiveExpression	s -> pc + 2 + ( ( insn & 0xff ) * 4 )		2451210	1		+			
ANR	2451826	PtrMemberAccess	s -> pc		2451210	0					
ANR	2451827	Identifier	s		2451210	0					
ANR	2451828	Identifier	pc		2451210	1					
ANR	2451829	AdditiveExpression	2 + ( ( insn & 0xff ) * 4 )		2451210	1		+			
ANR	2451830	PrimaryExpression	2		2451210	0					
ANR	2451831	MultiplicativeExpression	( insn & 0xff ) * 4		2451210	1		*			
ANR	2451832	BitAndExpression	insn & 0xff		2451210	0		&			
ANR	2451833	Identifier	insn		2451210	0					
ANR	2451834	PrimaryExpression	0xff		2451210	1					
ANR	2451835	PrimaryExpression	4		2451210	1					
ANR	2451836	ExpressionStatement	val &= ~ ( uint32_t ) 2	215:12:3526:3545	2451210	2	True				
ANR	2451837	AssignmentExpression	val &= ~ ( uint32_t ) 2		2451210	0		&=			
ANR	2451838	Identifier	val		2451210	0					
ANR	2451839	UnaryOperationExpression	~ ( uint32_t ) 2		2451210	1					
ANR	2451840	UnaryOperator	~		2451210	0					
ANR	2451841	CastExpression	( uint32_t ) 2		2451210	1					
ANR	2451842	CastTarget	uint32_t		2451210	0					
ANR	2451843	PrimaryExpression	2		2451210	1					
ANR	2451844	ExpressionStatement	addr = tcg_temp_new_i32 ( )	217:12:3560:3585	2451210	3	True				
ANR	2451845	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2451846	Identifier	addr		2451210	0					
ANR	2451847	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2451848	Callee	tcg_temp_new_i32		2451210	0					
ANR	2451849	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2451850	ArgumentList			2451210	1					
ANR	2451851	ExpressionStatement	"tcg_gen_movi_i32 ( addr , val )"	219:12:3600:3627	2451210	4	True				
ANR	2451852	CallExpression	"tcg_gen_movi_i32 ( addr , val )"		2451210	0					
ANR	2451853	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2451854	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2451855	ArgumentList	addr		2451210	1					
ANR	2451856	Argument	addr		2451210	0					
ANR	2451857	Identifier	addr		2451210	0					
ANR	2451858	Argument	val		2451210	1					
ANR	2451859	Identifier	val		2451210	0					
ANR	2451860	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	221:12:3642:3666	2451210	5	True				
ANR	2451861	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2451862	Identifier	tmp		2451210	0					
ANR	2451863	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2451864	Callee	tcg_temp_new_i32		2451210	0					
ANR	2451865	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2451866	ArgumentList			2451210	1					
ANR	2451867	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	223:12:3681:3718	2451210	6	True				
ANR	2451868	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2451869	Callee	gen_aa32_ld32u		2451210	0					
ANR	2451870	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2451871	ArgumentList	tmp		2451210	1					
ANR	2451872	Argument	tmp		2451210	0					
ANR	2451873	Identifier	tmp		2451210	0					
ANR	2451874	Argument	addr		2451210	1					
ANR	2451875	Identifier	addr		2451210	0					
ANR	2451876	Argument	IS_USER ( s )		2451210	2					
ANR	2451877	CallExpression	IS_USER ( s )		2451210	0					
ANR	2451878	Callee	IS_USER		2451210	0					
ANR	2451879	Identifier	IS_USER		2451210	0					
ANR	2451880	ArgumentList	s		2451210	1					
ANR	2451881	Argument	s		2451210	0					
ANR	2451882	Identifier	s		2451210	0					
ANR	2451883	ExpressionStatement	tcg_temp_free_i32 ( addr )	225:12:3733:3756	2451210	7	True				
ANR	2451884	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2451885	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451886	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451887	ArgumentList	addr		2451210	1					
ANR	2451888	Argument	addr		2451210	0					
ANR	2451889	Identifier	addr		2451210	0					
ANR	2451890	ExpressionStatement	"store_reg ( s , rd , tmp )"	227:12:3771:3792	2451210	8	True				
ANR	2451891	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451892	Callee	store_reg		2451210	0					
ANR	2451893	Identifier	store_reg		2451210	0					
ANR	2451894	ArgumentList	s		2451210	1					
ANR	2451895	Argument	s		2451210	0					
ANR	2451896	Identifier	s		2451210	0					
ANR	2451897	Argument	rd		2451210	1					
ANR	2451898	Identifier	rd		2451210	0					
ANR	2451899	Argument	tmp		2451210	2					
ANR	2451900	Identifier	tmp		2451210	0					
ANR	2451901	BreakStatement	break ;	229:12:3807:3812	2451210	9	True				
ANR	2451902	IfStatement	if ( insn & ( 1 << 10 ) )		2451210	14					
ANR	2451903	Condition	insn & ( 1 << 10 )	233:12:3838:3853	2451210	0	True				
ANR	2451904	BitAndExpression	insn & ( 1 << 10 )		2451210	0		&			
ANR	2451905	Identifier	insn		2451210	0					
ANR	2451906	ShiftExpression	1 << 10		2451210	1		<<			
ANR	2451907	PrimaryExpression	1		2451210	0					
ANR	2451908	PrimaryExpression	10		2451210	1					
ANR	2451909	CompoundStatement		231:30:3790:3790	2451210	1					
ANR	2451910	ExpressionStatement	rd = ( insn & 7 ) | ( ( insn >> 4 ) & 8 )	237:12:3922:3957	2451210	0	True				
ANR	2451911	AssignmentExpression	rd = ( insn & 7 ) | ( ( insn >> 4 ) & 8 )		2451210	0		=			
ANR	2451912	Identifier	rd		2451210	0					
ANR	2451913	InclusiveOrExpression	( insn & 7 ) | ( ( insn >> 4 ) & 8 )		2451210	1		|			
ANR	2451914	BitAndExpression	insn & 7		2451210	0		&			
ANR	2451915	Identifier	insn		2451210	0					
ANR	2451916	PrimaryExpression	7		2451210	1					
ANR	2451917	BitAndExpression	( insn >> 4 ) & 8		2451210	1		&			
ANR	2451918	ShiftExpression	insn >> 4		2451210	0		>>			
ANR	2451919	Identifier	insn		2451210	0					
ANR	2451920	PrimaryExpression	4		2451210	1					
ANR	2451921	PrimaryExpression	8		2451210	1					
ANR	2451922	ExpressionStatement	rm = ( insn >> 3 ) & 0xf	239:12:3972:3994	2451210	1	True				
ANR	2451923	AssignmentExpression	rm = ( insn >> 3 ) & 0xf		2451210	0		=			
ANR	2451924	Identifier	rm		2451210	0					
ANR	2451925	BitAndExpression	( insn >> 3 ) & 0xf		2451210	1		&			
ANR	2451926	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2451927	Identifier	insn		2451210	0					
ANR	2451928	PrimaryExpression	3		2451210	1					
ANR	2451929	PrimaryExpression	0xf		2451210	1					
ANR	2451930	ExpressionStatement	op = ( insn >> 8 ) & 3	241:12:4009:4029	2451210	2	True				
ANR	2451931	AssignmentExpression	op = ( insn >> 8 ) & 3		2451210	0		=			
ANR	2451932	Identifier	op		2451210	0					
ANR	2451933	BitAndExpression	( insn >> 8 ) & 3		2451210	1		&			
ANR	2451934	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2451935	Identifier	insn		2451210	0					
ANR	2451936	PrimaryExpression	8		2451210	1					
ANR	2451937	PrimaryExpression	3		2451210	1					
ANR	2451938	SwitchStatement	switch ( op )		2451210	3					
ANR	2451939	Condition	op	243:20:4052:4053	2451210	0	True				
ANR	2451940	Identifier	op		2451210	0					
ANR	2451941	CompoundStatement		241:24:3990:3990	2451210	1					
ANR	2451942	Label	case 0 :	245:12:4071:4077	2451210	0	True				
ANR	2451943	ExpressionStatement	"tmp = load_reg ( s , rd )"	247:16:4106:4127	2451210	1	True				
ANR	2451944	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2451945	Identifier	tmp		2451210	0					
ANR	2451946	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2451947	Callee	load_reg		2451210	0					
ANR	2451948	Identifier	load_reg		2451210	0					
ANR	2451949	ArgumentList	s		2451210	1					
ANR	2451950	Argument	s		2451210	0					
ANR	2451951	Identifier	s		2451210	0					
ANR	2451952	Argument	rd		2451210	1					
ANR	2451953	Identifier	rd		2451210	0					
ANR	2451954	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	249:16:4146:4168	2451210	2	True				
ANR	2451955	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2451210	0		=			
ANR	2451956	Identifier	tmp2		2451210	0					
ANR	2451957	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2451958	Callee	load_reg		2451210	0					
ANR	2451959	Identifier	load_reg		2451210	0					
ANR	2451960	ArgumentList	s		2451210	1					
ANR	2451961	Argument	s		2451210	0					
ANR	2451962	Identifier	s		2451210	0					
ANR	2451963	Argument	rm		2451210	1					
ANR	2451964	Identifier	rm		2451210	0					
ANR	2451965	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	251:16:4187:4218	2451210	3	True				
ANR	2451966	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2451967	Callee	tcg_gen_add_i32		2451210	0					
ANR	2451968	Identifier	tcg_gen_add_i32		2451210	0					
ANR	2451969	ArgumentList	tmp		2451210	1					
ANR	2451970	Argument	tmp		2451210	0					
ANR	2451971	Identifier	tmp		2451210	0					
ANR	2451972	Argument	tmp		2451210	1					
ANR	2451973	Identifier	tmp		2451210	0					
ANR	2451974	Argument	tmp2		2451210	2					
ANR	2451975	Identifier	tmp2		2451210	0					
ANR	2451976	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	253:16:4237:4260	2451210	4	True				
ANR	2451977	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2451978	Callee	tcg_temp_free_i32		2451210	0					
ANR	2451979	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2451980	ArgumentList	tmp2		2451210	1					
ANR	2451981	Argument	tmp2		2451210	0					
ANR	2451982	Identifier	tmp2		2451210	0					
ANR	2451983	ExpressionStatement	"store_reg ( s , rd , tmp )"	255:16:4279:4300	2451210	5	True				
ANR	2451984	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2451985	Callee	store_reg		2451210	0					
ANR	2451986	Identifier	store_reg		2451210	0					
ANR	2451987	ArgumentList	s		2451210	1					
ANR	2451988	Argument	s		2451210	0					
ANR	2451989	Identifier	s		2451210	0					
ANR	2451990	Argument	rd		2451210	1					
ANR	2451991	Identifier	rd		2451210	0					
ANR	2451992	Argument	tmp		2451210	2					
ANR	2451993	Identifier	tmp		2451210	0					
ANR	2451994	BreakStatement	break ;	257:16:4319:4324	2451210	6	True				
ANR	2451995	Label	case 1 :	259:12:4339:4345	2451210	7	True				
ANR	2451996	ExpressionStatement	"tmp = load_reg ( s , rd )"	261:16:4374:4395	2451210	8	True				
ANR	2451997	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2451998	Identifier	tmp		2451210	0					
ANR	2451999	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2452000	Callee	load_reg		2451210	0					
ANR	2452001	Identifier	load_reg		2451210	0					
ANR	2452002	ArgumentList	s		2451210	1					
ANR	2452003	Argument	s		2451210	0					
ANR	2452004	Identifier	s		2451210	0					
ANR	2452005	Argument	rd		2451210	1					
ANR	2452006	Identifier	rd		2451210	0					
ANR	2452007	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	263:16:4414:4436	2451210	9	True				
ANR	2452008	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2451210	0		=			
ANR	2452009	Identifier	tmp2		2451210	0					
ANR	2452010	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2452011	Callee	load_reg		2451210	0					
ANR	2452012	Identifier	load_reg		2451210	0					
ANR	2452013	ArgumentList	s		2451210	1					
ANR	2452014	Argument	s		2451210	0					
ANR	2452015	Identifier	s		2451210	0					
ANR	2452016	Argument	rm		2451210	1					
ANR	2452017	Identifier	rm		2451210	0					
ANR	2452018	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	265:16:4455:4481	2451210	10	True				
ANR	2452019	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452020	Callee	gen_sub_CC		2451210	0					
ANR	2452021	Identifier	gen_sub_CC		2451210	0					
ANR	2452022	ArgumentList	tmp		2451210	1					
ANR	2452023	Argument	tmp		2451210	0					
ANR	2452024	Identifier	tmp		2451210	0					
ANR	2452025	Argument	tmp		2451210	1					
ANR	2452026	Identifier	tmp		2451210	0					
ANR	2452027	Argument	tmp2		2451210	2					
ANR	2452028	Identifier	tmp2		2451210	0					
ANR	2452029	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	267:16:4500:4523	2451210	11	True				
ANR	2452030	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2452031	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452032	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452033	ArgumentList	tmp2		2451210	1					
ANR	2452034	Argument	tmp2		2451210	0					
ANR	2452035	Identifier	tmp2		2451210	0					
ANR	2452036	ExpressionStatement	tcg_temp_free_i32 ( tmp )	269:16:4542:4564	2451210	12	True				
ANR	2452037	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2452038	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452039	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452040	ArgumentList	tmp		2451210	1					
ANR	2452041	Argument	tmp		2451210	0					
ANR	2452042	Identifier	tmp		2451210	0					
ANR	2452043	BreakStatement	break ;	271:16:4583:4588	2451210	13	True				
ANR	2452044	Label	case 2 :	273:12:4603:4609	2451210	14	True				
ANR	2452045	ExpressionStatement	"tmp = load_reg ( s , rm )"	275:16:4642:4663	2451210	15	True				
ANR	2452046	AssignmentExpression	"tmp = load_reg ( s , rm )"		2451210	0		=			
ANR	2452047	Identifier	tmp		2451210	0					
ANR	2452048	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2452049	Callee	load_reg		2451210	0					
ANR	2452050	Identifier	load_reg		2451210	0					
ANR	2452051	ArgumentList	s		2451210	1					
ANR	2452052	Argument	s		2451210	0					
ANR	2452053	Identifier	s		2451210	0					
ANR	2452054	Argument	rm		2451210	1					
ANR	2452055	Identifier	rm		2451210	0					
ANR	2452056	ExpressionStatement	"store_reg ( s , rd , tmp )"	277:16:4682:4703	2451210	16	True				
ANR	2452057	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2452058	Callee	store_reg		2451210	0					
ANR	2452059	Identifier	store_reg		2451210	0					
ANR	2452060	ArgumentList	s		2451210	1					
ANR	2452061	Argument	s		2451210	0					
ANR	2452062	Identifier	s		2451210	0					
ANR	2452063	Argument	rd		2451210	1					
ANR	2452064	Identifier	rd		2451210	0					
ANR	2452065	Argument	tmp		2451210	2					
ANR	2452066	Identifier	tmp		2451210	0					
ANR	2452067	BreakStatement	break ;	279:16:4722:4727	2451210	17	True				
ANR	2452068	Label	case 3 :	281:12:4742:4748	2451210	18	True				
ANR	2452069	ExpressionStatement	"tmp = load_reg ( s , rm )"	283:16:4814:4835	2451210	19	True				
ANR	2452070	AssignmentExpression	"tmp = load_reg ( s , rm )"		2451210	0		=			
ANR	2452071	Identifier	tmp		2451210	0					
ANR	2452072	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2452073	Callee	load_reg		2451210	0					
ANR	2452074	Identifier	load_reg		2451210	0					
ANR	2452075	ArgumentList	s		2451210	1					
ANR	2452076	Argument	s		2451210	0					
ANR	2452077	Identifier	s		2451210	0					
ANR	2452078	Argument	rm		2451210	1					
ANR	2452079	Identifier	rm		2451210	0					
ANR	2452080	IfStatement	if ( insn & ( 1 << 7 ) )		2451210	20					
ANR	2452081	Condition	insn & ( 1 << 7 )	285:20:4858:4872	2451210	0	True				
ANR	2452082	BitAndExpression	insn & ( 1 << 7 )		2451210	0		&			
ANR	2452083	Identifier	insn		2451210	0					
ANR	2452084	ShiftExpression	1 << 7		2451210	1		<<			
ANR	2452085	PrimaryExpression	1		2451210	0					
ANR	2452086	PrimaryExpression	7		2451210	1					
ANR	2452087	CompoundStatement		283:37:4809:4809	2451210	1					
ANR	2452088	ExpressionStatement	ARCH ( 5 )	287:20:4898:4905	2451210	0	True				
ANR	2452089	CallExpression	ARCH ( 5 )		2451210	0					
ANR	2452090	Callee	ARCH		2451210	0					
ANR	2452091	Identifier	ARCH		2451210	0					
ANR	2452092	ArgumentList	5		2451210	1					
ANR	2452093	Argument	5		2451210	0					
ANR	2452094	PrimaryExpression	5		2451210	0					
ANR	2452095	ExpressionStatement	val = ( uint32_t ) s -> pc | 1	289:20:4928:4953	2451210	1	True				
ANR	2452096	AssignmentExpression	val = ( uint32_t ) s -> pc | 1		2451210	0		=			
ANR	2452097	Identifier	val		2451210	0					
ANR	2452098	InclusiveOrExpression	( uint32_t ) s -> pc | 1		2451210	1		|			
ANR	2452099	CastExpression	( uint32_t ) s -> pc		2451210	0					
ANR	2452100	CastTarget	uint32_t		2451210	0					
ANR	2452101	PtrMemberAccess	s -> pc		2451210	1					
ANR	2452102	Identifier	s		2451210	0					
ANR	2452103	Identifier	pc		2451210	1					
ANR	2452104	PrimaryExpression	1		2451210	1					
ANR	2452105	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	291:20:4976:5001	2451210	2	True				
ANR	2452106	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2452107	Identifier	tmp2		2451210	0					
ANR	2452108	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2452109	Callee	tcg_temp_new_i32		2451210	0					
ANR	2452110	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2452111	ArgumentList			2451210	1					
ANR	2452112	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , val )"	293:20:5024:5051	2451210	3	True				
ANR	2452113	CallExpression	"tcg_gen_movi_i32 ( tmp2 , val )"		2451210	0					
ANR	2452114	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2452115	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2452116	ArgumentList	tmp2		2451210	1					
ANR	2452117	Argument	tmp2		2451210	0					
ANR	2452118	Identifier	tmp2		2451210	0					
ANR	2452119	Argument	val		2451210	1					
ANR	2452120	Identifier	val		2451210	0					
ANR	2452121	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	295:20:5074:5096	2451210	4	True				
ANR	2452122	CallExpression	"store_reg ( s , 14 , tmp2 )"		2451210	0					
ANR	2452123	Callee	store_reg		2451210	0					
ANR	2452124	Identifier	store_reg		2451210	0					
ANR	2452125	ArgumentList	s		2451210	1					
ANR	2452126	Argument	s		2451210	0					
ANR	2452127	Identifier	s		2451210	0					
ANR	2452128	Argument	14		2451210	1					
ANR	2452129	PrimaryExpression	14		2451210	0					
ANR	2452130	Argument	tmp2		2451210	2					
ANR	2452131	Identifier	tmp2		2451210	0					
ANR	2452132	ExpressionStatement	"gen_bx ( s , tmp )"	301:16:5189:5203	2451210	21	True				
ANR	2452133	CallExpression	"gen_bx ( s , tmp )"		2451210	0					
ANR	2452134	Callee	gen_bx		2451210	0					
ANR	2452135	Identifier	gen_bx		2451210	0					
ANR	2452136	ArgumentList	s		2451210	1					
ANR	2452137	Argument	s		2451210	0					
ANR	2452138	Identifier	s		2451210	0					
ANR	2452139	Argument	tmp		2451210	1					
ANR	2452140	Identifier	tmp		2451210	0					
ANR	2452141	BreakStatement	break ;	303:16:5222:5227	2451210	22	True				
ANR	2452142	BreakStatement	break ;	307:12:5257:5262	2451210	4	True				
ANR	2452143	ExpressionStatement	rd = insn & 7	315:8:5326:5339	2451210	15	True				
ANR	2452144	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2452145	Identifier	rd		2451210	0					
ANR	2452146	BitAndExpression	insn & 7		2451210	1		&			
ANR	2452147	Identifier	insn		2451210	0					
ANR	2452148	PrimaryExpression	7		2451210	1					
ANR	2452149	ExpressionStatement	rm = ( insn >> 3 ) & 7	317:8:5350:5370	2451210	16	True				
ANR	2452150	AssignmentExpression	rm = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2452151	Identifier	rm		2451210	0					
ANR	2452152	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2452153	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2452154	Identifier	insn		2451210	0					
ANR	2452155	PrimaryExpression	3		2451210	1					
ANR	2452156	PrimaryExpression	7		2451210	1					
ANR	2452157	ExpressionStatement	op = ( insn >> 6 ) & 0xf	319:8:5381:5403	2451210	17	True				
ANR	2452158	AssignmentExpression	op = ( insn >> 6 ) & 0xf		2451210	0		=			
ANR	2452159	Identifier	op		2451210	0					
ANR	2452160	BitAndExpression	( insn >> 6 ) & 0xf		2451210	1		&			
ANR	2452161	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2452162	Identifier	insn		2451210	0					
ANR	2452163	PrimaryExpression	6		2451210	1					
ANR	2452164	PrimaryExpression	0xf		2451210	1					
ANR	2452165	IfStatement	if ( op == 2 || op == 3 || op == 4 || op == 7 )		2451210	18					
ANR	2452166	Condition	op == 2 || op == 3 || op == 4 || op == 7	321:12:5418:5457	2451210	0	True				
ANR	2452167	OrExpression	op == 2 || op == 3 || op == 4 || op == 7		2451210	0		||			
ANR	2452168	EqualityExpression	op == 2		2451210	0		==			
ANR	2452169	Identifier	op		2451210	0					
ANR	2452170	PrimaryExpression	2		2451210	1					
ANR	2452171	OrExpression	op == 3 || op == 4 || op == 7		2451210	1		||			
ANR	2452172	EqualityExpression	op == 3		2451210	0		==			
ANR	2452173	Identifier	op		2451210	0					
ANR	2452174	PrimaryExpression	3		2451210	1					
ANR	2452175	OrExpression	op == 4 || op == 7		2451210	1		||			
ANR	2452176	EqualityExpression	op == 4		2451210	0		==			
ANR	2452177	Identifier	op		2451210	0					
ANR	2452178	PrimaryExpression	4		2451210	1					
ANR	2452179	EqualityExpression	op == 7		2451210	1		==			
ANR	2452180	Identifier	op		2451210	0					
ANR	2452181	PrimaryExpression	7		2451210	1					
ANR	2452182	CompoundStatement		319:54:5394:5394	2451210	1					
ANR	2452183	ExpressionStatement	val = rm	325:12:5543:5551	2451210	0	True				
ANR	2452184	AssignmentExpression	val = rm		2451210	0		=			
ANR	2452185	Identifier	val		2451210	0					
ANR	2452186	Identifier	rm		2451210	1					
ANR	2452187	ExpressionStatement	rm = rd	327:12:5566:5573	2451210	1	True				
ANR	2452188	AssignmentExpression	rm = rd		2451210	0		=			
ANR	2452189	Identifier	rm		2451210	0					
ANR	2452190	Identifier	rd		2451210	1					
ANR	2452191	ExpressionStatement	rd = val	329:12:5588:5596	2451210	2	True				
ANR	2452192	AssignmentExpression	rd = val		2451210	0		=			
ANR	2452193	Identifier	rd		2451210	0					
ANR	2452194	Identifier	val		2451210	1					
ANR	2452195	ExpressionStatement	val = 1	331:12:5611:5618	2451210	3	True				
ANR	2452196	AssignmentExpression	val = 1		2451210	0		=			
ANR	2452197	Identifier	val		2451210	0					
ANR	2452198	PrimaryExpression	1		2451210	1					
ANR	2452199	ElseStatement	else		2451210	0					
ANR	2452200	CompoundStatement		331:15:5570:5570	2451210	0					
ANR	2452201	ExpressionStatement	val = 0	335:12:5651:5658	2451210	0	True				
ANR	2452202	AssignmentExpression	val = 0		2451210	0		=			
ANR	2452203	Identifier	val		2451210	0					
ANR	2452204	PrimaryExpression	0		2451210	1					
ANR	2452205	IfStatement	if ( op == 9 )		2451210	19					
ANR	2452206	Condition	op == 9	341:12:5686:5692	2451210	0	True				
ANR	2452207	EqualityExpression	op == 9		2451210	0		==			
ANR	2452208	Identifier	op		2451210	0					
ANR	2452209	PrimaryExpression	9		2451210	1					
ANR	2452210	CompoundStatement		339:21:5629:5629	2451210	1					
ANR	2452211	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	343:12:5720:5744	2451210	0	True				
ANR	2452212	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2452213	Identifier	tmp		2451210	0					
ANR	2452214	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2452215	Callee	tcg_temp_new_i32		2451210	0					
ANR	2452216	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2452217	ArgumentList			2451210	1					
ANR	2452218	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	345:12:5759:5783	2451210	1	True				
ANR	2452219	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2451210	0					
ANR	2452220	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2452221	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2452222	ArgumentList	tmp		2451210	1					
ANR	2452223	Argument	tmp		2451210	0					
ANR	2452224	Identifier	tmp		2451210	0					
ANR	2452225	Argument	0		2451210	1					
ANR	2452226	PrimaryExpression	0		2451210	0					
ANR	2452227	ElseStatement	else		2451210	0					
ANR	2452228	IfStatement	if ( op != 0xf )		2451210	0					
ANR	2452229	Condition	op != 0xf	347:19:5805:5813	2451210	0	True				
ANR	2452230	EqualityExpression	op != 0xf		2451210	0		!=			
ANR	2452231	Identifier	op		2451210	0					
ANR	2452232	PrimaryExpression	0xf		2451210	1					
ANR	2452233	CompoundStatement		345:30:5750:5750	2451210	1					
ANR	2452234	ExpressionStatement	"tmp = load_reg ( s , rd )"	349:12:5872:5893	2451210	0	True				
ANR	2452235	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2452236	Identifier	tmp		2451210	0					
ANR	2452237	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2452238	Callee	load_reg		2451210	0					
ANR	2452239	Identifier	load_reg		2451210	0					
ANR	2452240	ArgumentList	s		2451210	1					
ANR	2452241	Argument	s		2451210	0					
ANR	2452242	Identifier	s		2451210	0					
ANR	2452243	Argument	rd		2451210	1					
ANR	2452244	Identifier	rd		2451210	0					
ANR	2452245	ElseStatement	else		2451210	0					
ANR	2452246	CompoundStatement		349:15:5845:5845	2451210	0					
ANR	2452247	ExpressionStatement	TCGV_UNUSED_I32 ( tmp )	353:12:5926:5946	2451210	0	True				
ANR	2452248	CallExpression	TCGV_UNUSED_I32 ( tmp )		2451210	0					
ANR	2452249	Callee	TCGV_UNUSED_I32		2451210	0					
ANR	2452250	Identifier	TCGV_UNUSED_I32		2451210	0					
ANR	2452251	ArgumentList	tmp		2451210	1					
ANR	2452252	Argument	tmp		2451210	0					
ANR	2452253	Identifier	tmp		2451210	0					
ANR	2452254	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	359:8:5970:5992	2451210	20	True				
ANR	2452255	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2451210	0		=			
ANR	2452256	Identifier	tmp2		2451210	0					
ANR	2452257	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2452258	Callee	load_reg		2451210	0					
ANR	2452259	Identifier	load_reg		2451210	0					
ANR	2452260	ArgumentList	s		2451210	1					
ANR	2452261	Argument	s		2451210	0					
ANR	2452262	Identifier	s		2451210	0					
ANR	2452263	Argument	rm		2451210	1					
ANR	2452264	Identifier	rm		2451210	0					
ANR	2452265	SwitchStatement	switch ( op )		2451210	21					
ANR	2452266	Condition	op	361:16:6011:6012	2451210	0	True				
ANR	2452267	Identifier	op		2451210	0					
ANR	2452268	CompoundStatement		359:20:5949:5949	2451210	1					
ANR	2452269	Label	case 0x0 :	363:8:6026:6034	2451210	0	True				
ANR	2452270	ExpressionStatement	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"	365:12:6059:6090	2451210	1	True				
ANR	2452271	CallExpression	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452272	Callee	tcg_gen_and_i32		2451210	0					
ANR	2452273	Identifier	tcg_gen_and_i32		2451210	0					
ANR	2452274	ArgumentList	tmp		2451210	1					
ANR	2452275	Argument	tmp		2451210	0					
ANR	2452276	Identifier	tmp		2451210	0					
ANR	2452277	Argument	tmp		2451210	1					
ANR	2452278	Identifier	tmp		2451210	0					
ANR	2452279	Argument	tmp2		2451210	2					
ANR	2452280	Identifier	tmp2		2451210	0					
ANR	2452281	IfStatement	if ( ! s -> condexec_mask )		2451210	2					
ANR	2452282	Condition	! s -> condexec_mask	367:16:6109:6125	2451210	0	True				
ANR	2452283	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2452284	UnaryOperator	!		2451210	0					
ANR	2452285	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2452286	Identifier	s		2451210	0					
ANR	2452287	Identifier	condexec_mask		2451210	1					
ANR	2452288	ExpressionStatement	gen_logic_CC ( tmp )	369:16:6145:6162	2451210	1	True				
ANR	2452289	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2452290	Callee	gen_logic_CC		2451210	0					
ANR	2452291	Identifier	gen_logic_CC		2451210	0					
ANR	2452292	ArgumentList	tmp		2451210	1					
ANR	2452293	Argument	tmp		2451210	0					
ANR	2452294	Identifier	tmp		2451210	0					
ANR	2452295	BreakStatement	break ;	371:12:6177:6182	2451210	3	True				
ANR	2452296	Label	case 0x1 :	373:8:6193:6201	2451210	4	True				
ANR	2452297	ExpressionStatement	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"	375:12:6226:6257	2451210	5	True				
ANR	2452298	CallExpression	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452299	Callee	tcg_gen_xor_i32		2451210	0					
ANR	2452300	Identifier	tcg_gen_xor_i32		2451210	0					
ANR	2452301	ArgumentList	tmp		2451210	1					
ANR	2452302	Argument	tmp		2451210	0					
ANR	2452303	Identifier	tmp		2451210	0					
ANR	2452304	Argument	tmp		2451210	1					
ANR	2452305	Identifier	tmp		2451210	0					
ANR	2452306	Argument	tmp2		2451210	2					
ANR	2452307	Identifier	tmp2		2451210	0					
ANR	2452308	IfStatement	if ( ! s -> condexec_mask )		2451210	6					
ANR	2452309	Condition	! s -> condexec_mask	377:16:6276:6292	2451210	0	True				
ANR	2452310	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2452311	UnaryOperator	!		2451210	0					
ANR	2452312	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2452313	Identifier	s		2451210	0					
ANR	2452314	Identifier	condexec_mask		2451210	1					
ANR	2452315	ExpressionStatement	gen_logic_CC ( tmp )	379:16:6312:6329	2451210	1	True				
ANR	2452316	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2452317	Callee	gen_logic_CC		2451210	0					
ANR	2452318	Identifier	gen_logic_CC		2451210	0					
ANR	2452319	ArgumentList	tmp		2451210	1					
ANR	2452320	Argument	tmp		2451210	0					
ANR	2452321	Identifier	tmp		2451210	0					
ANR	2452322	BreakStatement	break ;	381:12:6344:6349	2451210	7	True				
ANR	2452323	Label	case 0x2 :	383:8:6360:6368	2451210	8	True				
ANR	2452324	IfStatement	if ( s -> condexec_mask )		2451210	9					
ANR	2452325	Condition	s -> condexec_mask	385:16:6397:6412	2451210	0	True				
ANR	2452326	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452327	Identifier	s		2451210	0					
ANR	2452328	Identifier	condexec_mask		2451210	1					
ANR	2452329	CompoundStatement		383:34:6349:6349	2451210	1					
ANR	2452330	ExpressionStatement	"gen_shl ( tmp2 , tmp2 , tmp )"	387:16:6434:6458	2451210	0	True				
ANR	2452331	CallExpression	"gen_shl ( tmp2 , tmp2 , tmp )"		2451210	0					
ANR	2452332	Callee	gen_shl		2451210	0					
ANR	2452333	Identifier	gen_shl		2451210	0					
ANR	2452334	ArgumentList	tmp2		2451210	1					
ANR	2452335	Argument	tmp2		2451210	0					
ANR	2452336	Identifier	tmp2		2451210	0					
ANR	2452337	Argument	tmp2		2451210	1					
ANR	2452338	Identifier	tmp2		2451210	0					
ANR	2452339	Argument	tmp		2451210	2					
ANR	2452340	Identifier	tmp		2451210	0					
ANR	2452341	ElseStatement	else		2451210	0					
ANR	2452342	CompoundStatement		387:19:6414:6414	2451210	0					
ANR	2452343	ExpressionStatement	"gen_helper_shl_cc ( tmp2 , cpu_env , tmp2 , tmp )"	391:16:6499:6542	2451210	0	True				
ANR	2452344	CallExpression	"gen_helper_shl_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2451210	0					
ANR	2452345	Callee	gen_helper_shl_cc		2451210	0					
ANR	2452346	Identifier	gen_helper_shl_cc		2451210	0					
ANR	2452347	ArgumentList	tmp2		2451210	1					
ANR	2452348	Argument	tmp2		2451210	0					
ANR	2452349	Identifier	tmp2		2451210	0					
ANR	2452350	Argument	cpu_env		2451210	1					
ANR	2452351	Identifier	cpu_env		2451210	0					
ANR	2452352	Argument	tmp2		2451210	2					
ANR	2452353	Identifier	tmp2		2451210	0					
ANR	2452354	Argument	tmp		2451210	3					
ANR	2452355	Identifier	tmp		2451210	0					
ANR	2452356	ExpressionStatement	gen_logic_CC ( tmp2 )	393:16:6561:6579	2451210	1	True				
ANR	2452357	CallExpression	gen_logic_CC ( tmp2 )		2451210	0					
ANR	2452358	Callee	gen_logic_CC		2451210	0					
ANR	2452359	Identifier	gen_logic_CC		2451210	0					
ANR	2452360	ArgumentList	tmp2		2451210	1					
ANR	2452361	Argument	tmp2		2451210	0					
ANR	2452362	Identifier	tmp2		2451210	0					
ANR	2452363	BreakStatement	break ;	397:12:6609:6614	2451210	10	True				
ANR	2452364	Label	case 0x3 :	399:8:6625:6633	2451210	11	True				
ANR	2452365	IfStatement	if ( s -> condexec_mask )		2451210	12					
ANR	2452366	Condition	s -> condexec_mask	401:16:6662:6677	2451210	0	True				
ANR	2452367	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452368	Identifier	s		2451210	0					
ANR	2452369	Identifier	condexec_mask		2451210	1					
ANR	2452370	CompoundStatement		399:34:6614:6614	2451210	1					
ANR	2452371	ExpressionStatement	"gen_shr ( tmp2 , tmp2 , tmp )"	403:16:6699:6723	2451210	0	True				
ANR	2452372	CallExpression	"gen_shr ( tmp2 , tmp2 , tmp )"		2451210	0					
ANR	2452373	Callee	gen_shr		2451210	0					
ANR	2452374	Identifier	gen_shr		2451210	0					
ANR	2452375	ArgumentList	tmp2		2451210	1					
ANR	2452376	Argument	tmp2		2451210	0					
ANR	2452377	Identifier	tmp2		2451210	0					
ANR	2452378	Argument	tmp2		2451210	1					
ANR	2452379	Identifier	tmp2		2451210	0					
ANR	2452380	Argument	tmp		2451210	2					
ANR	2452381	Identifier	tmp		2451210	0					
ANR	2452382	ElseStatement	else		2451210	0					
ANR	2452383	CompoundStatement		403:19:6679:6679	2451210	0					
ANR	2452384	ExpressionStatement	"gen_helper_shr_cc ( tmp2 , cpu_env , tmp2 , tmp )"	407:16:6764:6807	2451210	0	True				
ANR	2452385	CallExpression	"gen_helper_shr_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2451210	0					
ANR	2452386	Callee	gen_helper_shr_cc		2451210	0					
ANR	2452387	Identifier	gen_helper_shr_cc		2451210	0					
ANR	2452388	ArgumentList	tmp2		2451210	1					
ANR	2452389	Argument	tmp2		2451210	0					
ANR	2452390	Identifier	tmp2		2451210	0					
ANR	2452391	Argument	cpu_env		2451210	1					
ANR	2452392	Identifier	cpu_env		2451210	0					
ANR	2452393	Argument	tmp2		2451210	2					
ANR	2452394	Identifier	tmp2		2451210	0					
ANR	2452395	Argument	tmp		2451210	3					
ANR	2452396	Identifier	tmp		2451210	0					
ANR	2452397	ExpressionStatement	gen_logic_CC ( tmp2 )	409:16:6826:6844	2451210	1	True				
ANR	2452398	CallExpression	gen_logic_CC ( tmp2 )		2451210	0					
ANR	2452399	Callee	gen_logic_CC		2451210	0					
ANR	2452400	Identifier	gen_logic_CC		2451210	0					
ANR	2452401	ArgumentList	tmp2		2451210	1					
ANR	2452402	Argument	tmp2		2451210	0					
ANR	2452403	Identifier	tmp2		2451210	0					
ANR	2452404	BreakStatement	break ;	413:12:6874:6879	2451210	13	True				
ANR	2452405	Label	case 0x4 :	415:8:6890:6898	2451210	14	True				
ANR	2452406	IfStatement	if ( s -> condexec_mask )		2451210	15					
ANR	2452407	Condition	s -> condexec_mask	417:16:6927:6942	2451210	0	True				
ANR	2452408	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452409	Identifier	s		2451210	0					
ANR	2452410	Identifier	condexec_mask		2451210	1					
ANR	2452411	CompoundStatement		415:34:6879:6879	2451210	1					
ANR	2452412	ExpressionStatement	"gen_sar ( tmp2 , tmp2 , tmp )"	419:16:6964:6988	2451210	0	True				
ANR	2452413	CallExpression	"gen_sar ( tmp2 , tmp2 , tmp )"		2451210	0					
ANR	2452414	Callee	gen_sar		2451210	0					
ANR	2452415	Identifier	gen_sar		2451210	0					
ANR	2452416	ArgumentList	tmp2		2451210	1					
ANR	2452417	Argument	tmp2		2451210	0					
ANR	2452418	Identifier	tmp2		2451210	0					
ANR	2452419	Argument	tmp2		2451210	1					
ANR	2452420	Identifier	tmp2		2451210	0					
ANR	2452421	Argument	tmp		2451210	2					
ANR	2452422	Identifier	tmp		2451210	0					
ANR	2452423	ElseStatement	else		2451210	0					
ANR	2452424	CompoundStatement		419:19:6944:6944	2451210	0					
ANR	2452425	ExpressionStatement	"gen_helper_sar_cc ( tmp2 , cpu_env , tmp2 , tmp )"	423:16:7029:7072	2451210	0	True				
ANR	2452426	CallExpression	"gen_helper_sar_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2451210	0					
ANR	2452427	Callee	gen_helper_sar_cc		2451210	0					
ANR	2452428	Identifier	gen_helper_sar_cc		2451210	0					
ANR	2452429	ArgumentList	tmp2		2451210	1					
ANR	2452430	Argument	tmp2		2451210	0					
ANR	2452431	Identifier	tmp2		2451210	0					
ANR	2452432	Argument	cpu_env		2451210	1					
ANR	2452433	Identifier	cpu_env		2451210	0					
ANR	2452434	Argument	tmp2		2451210	2					
ANR	2452435	Identifier	tmp2		2451210	0					
ANR	2452436	Argument	tmp		2451210	3					
ANR	2452437	Identifier	tmp		2451210	0					
ANR	2452438	ExpressionStatement	gen_logic_CC ( tmp2 )	425:16:7091:7109	2451210	1	True				
ANR	2452439	CallExpression	gen_logic_CC ( tmp2 )		2451210	0					
ANR	2452440	Callee	gen_logic_CC		2451210	0					
ANR	2452441	Identifier	gen_logic_CC		2451210	0					
ANR	2452442	ArgumentList	tmp2		2451210	1					
ANR	2452443	Argument	tmp2		2451210	0					
ANR	2452444	Identifier	tmp2		2451210	0					
ANR	2452445	BreakStatement	break ;	429:12:7139:7144	2451210	16	True				
ANR	2452446	Label	case 0x5 :	431:8:7155:7163	2451210	17	True				
ANR	2452447	IfStatement	if ( s -> condexec_mask )		2451210	18					
ANR	2452448	Condition	s -> condexec_mask	433:16:7192:7207	2451210	0	True				
ANR	2452449	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452450	Identifier	s		2451210	0					
ANR	2452451	Identifier	condexec_mask		2451210	1					
ANR	2452452	CompoundStatement		431:34:7144:7144	2451210	1					
ANR	2452453	ExpressionStatement	"gen_adc ( tmp , tmp2 )"	435:16:7229:7247	2451210	0	True				
ANR	2452454	CallExpression	"gen_adc ( tmp , tmp2 )"		2451210	0					
ANR	2452455	Callee	gen_adc		2451210	0					
ANR	2452456	Identifier	gen_adc		2451210	0					
ANR	2452457	ArgumentList	tmp		2451210	1					
ANR	2452458	Argument	tmp		2451210	0					
ANR	2452459	Identifier	tmp		2451210	0					
ANR	2452460	Argument	tmp2		2451210	1					
ANR	2452461	Identifier	tmp2		2451210	0					
ANR	2452462	ElseStatement	else		2451210	0					
ANR	2452463	CompoundStatement		435:19:7203:7203	2451210	0					
ANR	2452464	ExpressionStatement	"gen_adc_CC ( tmp , tmp , tmp2 )"	439:16:7288:7314	2451210	0	True				
ANR	2452465	CallExpression	"gen_adc_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452466	Callee	gen_adc_CC		2451210	0					
ANR	2452467	Identifier	gen_adc_CC		2451210	0					
ANR	2452468	ArgumentList	tmp		2451210	1					
ANR	2452469	Argument	tmp		2451210	0					
ANR	2452470	Identifier	tmp		2451210	0					
ANR	2452471	Argument	tmp		2451210	1					
ANR	2452472	Identifier	tmp		2451210	0					
ANR	2452473	Argument	tmp2		2451210	2					
ANR	2452474	Identifier	tmp2		2451210	0					
ANR	2452475	BreakStatement	break ;	443:12:7344:7349	2451210	19	True				
ANR	2452476	Label	case 0x6 :	445:8:7360:7368	2451210	20	True				
ANR	2452477	IfStatement	if ( s -> condexec_mask )		2451210	21					
ANR	2452478	Condition	s -> condexec_mask	447:16:7397:7412	2451210	0	True				
ANR	2452479	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452480	Identifier	s		2451210	0					
ANR	2452481	Identifier	condexec_mask		2451210	1					
ANR	2452482	CompoundStatement		445:34:7349:7349	2451210	1					
ANR	2452483	ExpressionStatement	"gen_sub_carry ( tmp , tmp , tmp2 )"	449:16:7434:7463	2451210	0	True				
ANR	2452484	CallExpression	"gen_sub_carry ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452485	Callee	gen_sub_carry		2451210	0					
ANR	2452486	Identifier	gen_sub_carry		2451210	0					
ANR	2452487	ArgumentList	tmp		2451210	1					
ANR	2452488	Argument	tmp		2451210	0					
ANR	2452489	Identifier	tmp		2451210	0					
ANR	2452490	Argument	tmp		2451210	1					
ANR	2452491	Identifier	tmp		2451210	0					
ANR	2452492	Argument	tmp2		2451210	2					
ANR	2452493	Identifier	tmp2		2451210	0					
ANR	2452494	ElseStatement	else		2451210	0					
ANR	2452495	CompoundStatement		449:19:7419:7419	2451210	0					
ANR	2452496	ExpressionStatement	"gen_sbc_CC ( tmp , tmp , tmp2 )"	453:16:7504:7530	2451210	0	True				
ANR	2452497	CallExpression	"gen_sbc_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452498	Callee	gen_sbc_CC		2451210	0					
ANR	2452499	Identifier	gen_sbc_CC		2451210	0					
ANR	2452500	ArgumentList	tmp		2451210	1					
ANR	2452501	Argument	tmp		2451210	0					
ANR	2452502	Identifier	tmp		2451210	0					
ANR	2452503	Argument	tmp		2451210	1					
ANR	2452504	Identifier	tmp		2451210	0					
ANR	2452505	Argument	tmp2		2451210	2					
ANR	2452506	Identifier	tmp2		2451210	0					
ANR	2452507	BreakStatement	break ;	457:12:7560:7565	2451210	22	True				
ANR	2452508	Label	case 0x7 :	459:8:7576:7584	2451210	23	True				
ANR	2452509	IfStatement	if ( s -> condexec_mask )		2451210	24					
ANR	2452510	Condition	s -> condexec_mask	461:16:7613:7628	2451210	0	True				
ANR	2452511	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452512	Identifier	s		2451210	0					
ANR	2452513	Identifier	condexec_mask		2451210	1					
ANR	2452514	CompoundStatement		459:34:7565:7565	2451210	1					
ANR	2452515	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0x1f )"	463:16:7650:7682	2451210	0	True				
ANR	2452516	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0x1f )"		2451210	0					
ANR	2452517	Callee	tcg_gen_andi_i32		2451210	0					
ANR	2452518	Identifier	tcg_gen_andi_i32		2451210	0					
ANR	2452519	ArgumentList	tmp		2451210	1					
ANR	2452520	Argument	tmp		2451210	0					
ANR	2452521	Identifier	tmp		2451210	0					
ANR	2452522	Argument	tmp		2451210	1					
ANR	2452523	Identifier	tmp		2451210	0					
ANR	2452524	Argument	0x1f		2451210	2					
ANR	2452525	PrimaryExpression	0x1f		2451210	0					
ANR	2452526	ExpressionStatement	"tcg_gen_rotr_i32 ( tmp2 , tmp2 , tmp )"	465:16:7701:7734	2451210	1	True				
ANR	2452527	CallExpression	"tcg_gen_rotr_i32 ( tmp2 , tmp2 , tmp )"		2451210	0					
ANR	2452528	Callee	tcg_gen_rotr_i32		2451210	0					
ANR	2452529	Identifier	tcg_gen_rotr_i32		2451210	0					
ANR	2452530	ArgumentList	tmp2		2451210	1					
ANR	2452531	Argument	tmp2		2451210	0					
ANR	2452532	Identifier	tmp2		2451210	0					
ANR	2452533	Argument	tmp2		2451210	1					
ANR	2452534	Identifier	tmp2		2451210	0					
ANR	2452535	Argument	tmp		2451210	2					
ANR	2452536	Identifier	tmp		2451210	0					
ANR	2452537	ElseStatement	else		2451210	0					
ANR	2452538	CompoundStatement		465:19:7690:7690	2451210	0					
ANR	2452539	ExpressionStatement	"gen_helper_ror_cc ( tmp2 , cpu_env , tmp2 , tmp )"	469:16:7775:7818	2451210	0	True				
ANR	2452540	CallExpression	"gen_helper_ror_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2451210	0					
ANR	2452541	Callee	gen_helper_ror_cc		2451210	0					
ANR	2452542	Identifier	gen_helper_ror_cc		2451210	0					
ANR	2452543	ArgumentList	tmp2		2451210	1					
ANR	2452544	Argument	tmp2		2451210	0					
ANR	2452545	Identifier	tmp2		2451210	0					
ANR	2452546	Argument	cpu_env		2451210	1					
ANR	2452547	Identifier	cpu_env		2451210	0					
ANR	2452548	Argument	tmp2		2451210	2					
ANR	2452549	Identifier	tmp2		2451210	0					
ANR	2452550	Argument	tmp		2451210	3					
ANR	2452551	Identifier	tmp		2451210	0					
ANR	2452552	ExpressionStatement	gen_logic_CC ( tmp2 )	471:16:7837:7855	2451210	1	True				
ANR	2452553	CallExpression	gen_logic_CC ( tmp2 )		2451210	0					
ANR	2452554	Callee	gen_logic_CC		2451210	0					
ANR	2452555	Identifier	gen_logic_CC		2451210	0					
ANR	2452556	ArgumentList	tmp2		2451210	1					
ANR	2452557	Argument	tmp2		2451210	0					
ANR	2452558	Identifier	tmp2		2451210	0					
ANR	2452559	BreakStatement	break ;	475:12:7885:7890	2451210	25	True				
ANR	2452560	Label	case 0x8 :	477:8:7901:7909	2451210	26	True				
ANR	2452561	ExpressionStatement	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"	479:12:7934:7965	2451210	27	True				
ANR	2452562	CallExpression	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452563	Callee	tcg_gen_and_i32		2451210	0					
ANR	2452564	Identifier	tcg_gen_and_i32		2451210	0					
ANR	2452565	ArgumentList	tmp		2451210	1					
ANR	2452566	Argument	tmp		2451210	0					
ANR	2452567	Identifier	tmp		2451210	0					
ANR	2452568	Argument	tmp		2451210	1					
ANR	2452569	Identifier	tmp		2451210	0					
ANR	2452570	Argument	tmp2		2451210	2					
ANR	2452571	Identifier	tmp2		2451210	0					
ANR	2452572	ExpressionStatement	gen_logic_CC ( tmp )	481:12:7980:7997	2451210	28	True				
ANR	2452573	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2452574	Callee	gen_logic_CC		2451210	0					
ANR	2452575	Identifier	gen_logic_CC		2451210	0					
ANR	2452576	ArgumentList	tmp		2451210	1					
ANR	2452577	Argument	tmp		2451210	0					
ANR	2452578	Identifier	tmp		2451210	0					
ANR	2452579	ExpressionStatement	rd = 16	483:12:8012:8019	2451210	29	True				
ANR	2452580	AssignmentExpression	rd = 16		2451210	0		=			
ANR	2452581	Identifier	rd		2451210	0					
ANR	2452582	PrimaryExpression	16		2451210	1					
ANR	2452583	BreakStatement	break ;	485:12:8034:8039	2451210	30	True				
ANR	2452584	Label	case 0x9 :	487:8:8050:8058	2451210	31	True				
ANR	2452585	IfStatement	if ( s -> condexec_mask )		2451210	32					
ANR	2452586	Condition	s -> condexec_mask	489:16:8087:8102	2451210	0	True				
ANR	2452587	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2452588	Identifier	s		2451210	0					
ANR	2452589	Identifier	condexec_mask		2451210	1					
ANR	2452590	ExpressionStatement	"tcg_gen_neg_i32 ( tmp , tmp2 )"	491:16:8122:8148	2451210	1	True				
ANR	2452591	CallExpression	"tcg_gen_neg_i32 ( tmp , tmp2 )"		2451210	0					
ANR	2452592	Callee	tcg_gen_neg_i32		2451210	0					
ANR	2452593	Identifier	tcg_gen_neg_i32		2451210	0					
ANR	2452594	ArgumentList	tmp		2451210	1					
ANR	2452595	Argument	tmp		2451210	0					
ANR	2452596	Identifier	tmp		2451210	0					
ANR	2452597	Argument	tmp2		2451210	1					
ANR	2452598	Identifier	tmp2		2451210	0					
ANR	2452599	ElseStatement	else		2451210	0					
ANR	2452600	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	495:16:8185:8211	2451210	0	True				
ANR	2452601	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452602	Callee	gen_sub_CC		2451210	0					
ANR	2452603	Identifier	gen_sub_CC		2451210	0					
ANR	2452604	ArgumentList	tmp		2451210	1					
ANR	2452605	Argument	tmp		2451210	0					
ANR	2452606	Identifier	tmp		2451210	0					
ANR	2452607	Argument	tmp		2451210	1					
ANR	2452608	Identifier	tmp		2451210	0					
ANR	2452609	Argument	tmp2		2451210	2					
ANR	2452610	Identifier	tmp2		2451210	0					
ANR	2452611	BreakStatement	break ;	497:12:8226:8231	2451210	33	True				
ANR	2452612	Label	case 0xa :	499:8:8242:8250	2451210	34	True				
ANR	2452613	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	501:12:8275:8301	2451210	35	True				
ANR	2452614	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452615	Callee	gen_sub_CC		2451210	0					
ANR	2452616	Identifier	gen_sub_CC		2451210	0					
ANR	2452617	ArgumentList	tmp		2451210	1					
ANR	2452618	Argument	tmp		2451210	0					
ANR	2452619	Identifier	tmp		2451210	0					
ANR	2452620	Argument	tmp		2451210	1					
ANR	2452621	Identifier	tmp		2451210	0					
ANR	2452622	Argument	tmp2		2451210	2					
ANR	2452623	Identifier	tmp2		2451210	0					
ANR	2452624	ExpressionStatement	rd = 16	503:12:8316:8323	2451210	36	True				
ANR	2452625	AssignmentExpression	rd = 16		2451210	0		=			
ANR	2452626	Identifier	rd		2451210	0					
ANR	2452627	PrimaryExpression	16		2451210	1					
ANR	2452628	BreakStatement	break ;	505:12:8338:8343	2451210	37	True				
ANR	2452629	Label	case 0xb :	507:8:8354:8362	2451210	38	True				
ANR	2452630	ExpressionStatement	"gen_add_CC ( tmp , tmp , tmp2 )"	509:12:8387:8413	2451210	39	True				
ANR	2452631	CallExpression	"gen_add_CC ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452632	Callee	gen_add_CC		2451210	0					
ANR	2452633	Identifier	gen_add_CC		2451210	0					
ANR	2452634	ArgumentList	tmp		2451210	1					
ANR	2452635	Argument	tmp		2451210	0					
ANR	2452636	Identifier	tmp		2451210	0					
ANR	2452637	Argument	tmp		2451210	1					
ANR	2452638	Identifier	tmp		2451210	0					
ANR	2452639	Argument	tmp2		2451210	2					
ANR	2452640	Identifier	tmp2		2451210	0					
ANR	2452641	ExpressionStatement	rd = 16	511:12:8428:8435	2451210	40	True				
ANR	2452642	AssignmentExpression	rd = 16		2451210	0		=			
ANR	2452643	Identifier	rd		2451210	0					
ANR	2452644	PrimaryExpression	16		2451210	1					
ANR	2452645	BreakStatement	break ;	513:12:8450:8455	2451210	41	True				
ANR	2452646	Label	case 0xc :	515:8:8466:8474	2451210	42	True				
ANR	2452647	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	517:12:8499:8529	2451210	43	True				
ANR	2452648	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452649	Callee	tcg_gen_or_i32		2451210	0					
ANR	2452650	Identifier	tcg_gen_or_i32		2451210	0					
ANR	2452651	ArgumentList	tmp		2451210	1					
ANR	2452652	Argument	tmp		2451210	0					
ANR	2452653	Identifier	tmp		2451210	0					
ANR	2452654	Argument	tmp		2451210	1					
ANR	2452655	Identifier	tmp		2451210	0					
ANR	2452656	Argument	tmp2		2451210	2					
ANR	2452657	Identifier	tmp2		2451210	0					
ANR	2452658	IfStatement	if ( ! s -> condexec_mask )		2451210	44					
ANR	2452659	Condition	! s -> condexec_mask	519:16:8548:8564	2451210	0	True				
ANR	2452660	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2452661	UnaryOperator	!		2451210	0					
ANR	2452662	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2452663	Identifier	s		2451210	0					
ANR	2452664	Identifier	condexec_mask		2451210	1					
ANR	2452665	ExpressionStatement	gen_logic_CC ( tmp )	521:16:8584:8601	2451210	1	True				
ANR	2452666	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2452667	Callee	gen_logic_CC		2451210	0					
ANR	2452668	Identifier	gen_logic_CC		2451210	0					
ANR	2452669	ArgumentList	tmp		2451210	1					
ANR	2452670	Argument	tmp		2451210	0					
ANR	2452671	Identifier	tmp		2451210	0					
ANR	2452672	BreakStatement	break ;	523:12:8616:8621	2451210	45	True				
ANR	2452673	Label	case 0xd :	525:8:8632:8640	2451210	46	True				
ANR	2452674	ExpressionStatement	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"	527:12:8665:8696	2451210	47	True				
ANR	2452675	CallExpression	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452676	Callee	tcg_gen_mul_i32		2451210	0					
ANR	2452677	Identifier	tcg_gen_mul_i32		2451210	0					
ANR	2452678	ArgumentList	tmp		2451210	1					
ANR	2452679	Argument	tmp		2451210	0					
ANR	2452680	Identifier	tmp		2451210	0					
ANR	2452681	Argument	tmp		2451210	1					
ANR	2452682	Identifier	tmp		2451210	0					
ANR	2452683	Argument	tmp2		2451210	2					
ANR	2452684	Identifier	tmp2		2451210	0					
ANR	2452685	IfStatement	if ( ! s -> condexec_mask )		2451210	48					
ANR	2452686	Condition	! s -> condexec_mask	529:16:8715:8731	2451210	0	True				
ANR	2452687	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2452688	UnaryOperator	!		2451210	0					
ANR	2452689	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2452690	Identifier	s		2451210	0					
ANR	2452691	Identifier	condexec_mask		2451210	1					
ANR	2452692	ExpressionStatement	gen_logic_CC ( tmp )	531:16:8751:8768	2451210	1	True				
ANR	2452693	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2452694	Callee	gen_logic_CC		2451210	0					
ANR	2452695	Identifier	gen_logic_CC		2451210	0					
ANR	2452696	ArgumentList	tmp		2451210	1					
ANR	2452697	Argument	tmp		2451210	0					
ANR	2452698	Identifier	tmp		2451210	0					
ANR	2452699	BreakStatement	break ;	533:12:8783:8788	2451210	49	True				
ANR	2452700	Label	case 0xe :	535:8:8799:8807	2451210	50	True				
ANR	2452701	ExpressionStatement	"tcg_gen_andc_i32 ( tmp , tmp , tmp2 )"	537:12:8832:8864	2451210	51	True				
ANR	2452702	CallExpression	"tcg_gen_andc_i32 ( tmp , tmp , tmp2 )"		2451210	0					
ANR	2452703	Callee	tcg_gen_andc_i32		2451210	0					
ANR	2452704	Identifier	tcg_gen_andc_i32		2451210	0					
ANR	2452705	ArgumentList	tmp		2451210	1					
ANR	2452706	Argument	tmp		2451210	0					
ANR	2452707	Identifier	tmp		2451210	0					
ANR	2452708	Argument	tmp		2451210	1					
ANR	2452709	Identifier	tmp		2451210	0					
ANR	2452710	Argument	tmp2		2451210	2					
ANR	2452711	Identifier	tmp2		2451210	0					
ANR	2452712	IfStatement	if ( ! s -> condexec_mask )		2451210	52					
ANR	2452713	Condition	! s -> condexec_mask	539:16:8883:8899	2451210	0	True				
ANR	2452714	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2452715	UnaryOperator	!		2451210	0					
ANR	2452716	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2452717	Identifier	s		2451210	0					
ANR	2452718	Identifier	condexec_mask		2451210	1					
ANR	2452719	ExpressionStatement	gen_logic_CC ( tmp )	541:16:8919:8936	2451210	1	True				
ANR	2452720	CallExpression	gen_logic_CC ( tmp )		2451210	0					
ANR	2452721	Callee	gen_logic_CC		2451210	0					
ANR	2452722	Identifier	gen_logic_CC		2451210	0					
ANR	2452723	ArgumentList	tmp		2451210	1					
ANR	2452724	Argument	tmp		2451210	0					
ANR	2452725	Identifier	tmp		2451210	0					
ANR	2452726	BreakStatement	break ;	543:12:8951:8956	2451210	53	True				
ANR	2452727	Label	case 0xf :	545:8:8967:8975	2451210	54	True				
ANR	2452728	ExpressionStatement	"tcg_gen_not_i32 ( tmp2 , tmp2 )"	547:12:9000:9027	2451210	55	True				
ANR	2452729	CallExpression	"tcg_gen_not_i32 ( tmp2 , tmp2 )"		2451210	0					
ANR	2452730	Callee	tcg_gen_not_i32		2451210	0					
ANR	2452731	Identifier	tcg_gen_not_i32		2451210	0					
ANR	2452732	ArgumentList	tmp2		2451210	1					
ANR	2452733	Argument	tmp2		2451210	0					
ANR	2452734	Identifier	tmp2		2451210	0					
ANR	2452735	Argument	tmp2		2451210	1					
ANR	2452736	Identifier	tmp2		2451210	0					
ANR	2452737	IfStatement	if ( ! s -> condexec_mask )		2451210	56					
ANR	2452738	Condition	! s -> condexec_mask	549:16:9046:9062	2451210	0	True				
ANR	2452739	UnaryOperationExpression	! s -> condexec_mask		2451210	0					
ANR	2452740	UnaryOperator	!		2451210	0					
ANR	2452741	PtrMemberAccess	s -> condexec_mask		2451210	1					
ANR	2452742	Identifier	s		2451210	0					
ANR	2452743	Identifier	condexec_mask		2451210	1					
ANR	2452744	ExpressionStatement	gen_logic_CC ( tmp2 )	551:16:9082:9100	2451210	1	True				
ANR	2452745	CallExpression	gen_logic_CC ( tmp2 )		2451210	0					
ANR	2452746	Callee	gen_logic_CC		2451210	0					
ANR	2452747	Identifier	gen_logic_CC		2451210	0					
ANR	2452748	ArgumentList	tmp2		2451210	1					
ANR	2452749	Argument	tmp2		2451210	0					
ANR	2452750	Identifier	tmp2		2451210	0					
ANR	2452751	ExpressionStatement	val = 1	553:12:9115:9122	2451210	57	True				
ANR	2452752	AssignmentExpression	val = 1		2451210	0		=			
ANR	2452753	Identifier	val		2451210	0					
ANR	2452754	PrimaryExpression	1		2451210	1					
ANR	2452755	ExpressionStatement	rm = rd	555:12:9137:9144	2451210	58	True				
ANR	2452756	AssignmentExpression	rm = rd		2451210	0		=			
ANR	2452757	Identifier	rm		2451210	0					
ANR	2452758	Identifier	rd		2451210	1					
ANR	2452759	BreakStatement	break ;	557:12:9159:9164	2451210	59	True				
ANR	2452760	IfStatement	if ( rd != 16 )		2451210	22					
ANR	2452761	Condition	rd != 16	561:12:9190:9197	2451210	0	True				
ANR	2452762	EqualityExpression	rd != 16		2451210	0		!=			
ANR	2452763	Identifier	rd		2451210	0					
ANR	2452764	PrimaryExpression	16		2451210	1					
ANR	2452765	CompoundStatement		559:22:9134:9134	2451210	1					
ANR	2452766	IfStatement	if ( val )		2451210	0					
ANR	2452767	Condition	val	563:16:9219:9221	2451210	0	True				
ANR	2452768	Identifier	val		2451210	0					
ANR	2452769	CompoundStatement		561:21:9158:9158	2451210	1					
ANR	2452770	ExpressionStatement	"store_reg ( s , rm , tmp2 )"	565:16:9243:9265	2451210	0	True				
ANR	2452771	CallExpression	"store_reg ( s , rm , tmp2 )"		2451210	0					
ANR	2452772	Callee	store_reg		2451210	0					
ANR	2452773	Identifier	store_reg		2451210	0					
ANR	2452774	ArgumentList	s		2451210	1					
ANR	2452775	Argument	s		2451210	0					
ANR	2452776	Identifier	s		2451210	0					
ANR	2452777	Argument	rm		2451210	1					
ANR	2452778	Identifier	rm		2451210	0					
ANR	2452779	Argument	tmp2		2451210	2					
ANR	2452780	Identifier	tmp2		2451210	0					
ANR	2452781	IfStatement	if ( op != 0xf )		2451210	1					
ANR	2452782	Condition	op != 0xf	567:20:9288:9296	2451210	0	True				
ANR	2452783	EqualityExpression	op != 0xf		2451210	0		!=			
ANR	2452784	Identifier	op		2451210	0					
ANR	2452785	PrimaryExpression	0xf		2451210	1					
ANR	2452786	ExpressionStatement	tcg_temp_free_i32 ( tmp )	569:20:9320:9342	2451210	1	True				
ANR	2452787	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2452788	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452789	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452790	ArgumentList	tmp		2451210	1					
ANR	2452791	Argument	tmp		2451210	0					
ANR	2452792	Identifier	tmp		2451210	0					
ANR	2452793	ElseStatement	else		2451210	0					
ANR	2452794	CompoundStatement		569:19:9298:9298	2451210	0					
ANR	2452795	ExpressionStatement	"store_reg ( s , rd , tmp )"	573:16:9383:9404	2451210	0	True				
ANR	2452796	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2452797	Callee	store_reg		2451210	0					
ANR	2452798	Identifier	store_reg		2451210	0					
ANR	2452799	ArgumentList	s		2451210	1					
ANR	2452800	Argument	s		2451210	0					
ANR	2452801	Identifier	s		2451210	0					
ANR	2452802	Argument	rd		2451210	1					
ANR	2452803	Identifier	rd		2451210	0					
ANR	2452804	Argument	tmp		2451210	2					
ANR	2452805	Identifier	tmp		2451210	0					
ANR	2452806	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	575:16:9423:9446	2451210	1	True				
ANR	2452807	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2452808	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452809	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452810	ArgumentList	tmp2		2451210	1					
ANR	2452811	Argument	tmp2		2451210	0					
ANR	2452812	Identifier	tmp2		2451210	0					
ANR	2452813	ElseStatement	else		2451210	0					
ANR	2452814	CompoundStatement		577:15:9413:9413	2451210	0					
ANR	2452815	ExpressionStatement	tcg_temp_free_i32 ( tmp )	581:12:9494:9516	2451210	0	True				
ANR	2452816	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2452817	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452818	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452819	ArgumentList	tmp		2451210	1					
ANR	2452820	Argument	tmp		2451210	0					
ANR	2452821	Identifier	tmp		2451210	0					
ANR	2452822	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	583:12:9531:9554	2451210	1	True				
ANR	2452823	CallExpression	tcg_temp_free_i32 ( tmp2 )		2451210	0					
ANR	2452824	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452825	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452826	ArgumentList	tmp2		2451210	1					
ANR	2452827	Argument	tmp2		2451210	0					
ANR	2452828	Identifier	tmp2		2451210	0					
ANR	2452829	BreakStatement	break ;	587:8:9576:9581	2451210	23	True				
ANR	2452830	Label	case 5 :	591:4:9590:9596	2451210	24	True				
ANR	2452831	ExpressionStatement	rd = insn & 7	595:8:9651:9664	2451210	25	True				
ANR	2452832	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2452833	Identifier	rd		2451210	0					
ANR	2452834	BitAndExpression	insn & 7		2451210	1		&			
ANR	2452835	Identifier	insn		2451210	0					
ANR	2452836	PrimaryExpression	7		2451210	1					
ANR	2452837	ExpressionStatement	rn = ( insn >> 3 ) & 7	597:8:9675:9695	2451210	26	True				
ANR	2452838	AssignmentExpression	rn = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2452839	Identifier	rn		2451210	0					
ANR	2452840	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2452841	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2452842	Identifier	insn		2451210	0					
ANR	2452843	PrimaryExpression	3		2451210	1					
ANR	2452844	PrimaryExpression	7		2451210	1					
ANR	2452845	ExpressionStatement	rm = ( insn >> 6 ) & 7	599:8:9706:9726	2451210	27	True				
ANR	2452846	AssignmentExpression	rm = ( insn >> 6 ) & 7		2451210	0		=			
ANR	2452847	Identifier	rm		2451210	0					
ANR	2452848	BitAndExpression	( insn >> 6 ) & 7		2451210	1		&			
ANR	2452849	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2452850	Identifier	insn		2451210	0					
ANR	2452851	PrimaryExpression	6		2451210	1					
ANR	2452852	PrimaryExpression	7		2451210	1					
ANR	2452853	ExpressionStatement	op = ( insn >> 9 ) & 7	601:8:9737:9757	2451210	28	True				
ANR	2452854	AssignmentExpression	op = ( insn >> 9 ) & 7		2451210	0		=			
ANR	2452855	Identifier	op		2451210	0					
ANR	2452856	BitAndExpression	( insn >> 9 ) & 7		2451210	1		&			
ANR	2452857	ShiftExpression	insn >> 9		2451210	0		>>			
ANR	2452858	Identifier	insn		2451210	0					
ANR	2452859	PrimaryExpression	9		2451210	1					
ANR	2452860	PrimaryExpression	7		2451210	1					
ANR	2452861	ExpressionStatement	"addr = load_reg ( s , rn )"	603:8:9768:9790	2451210	29	True				
ANR	2452862	AssignmentExpression	"addr = load_reg ( s , rn )"		2451210	0		=			
ANR	2452863	Identifier	addr		2451210	0					
ANR	2452864	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2452865	Callee	load_reg		2451210	0					
ANR	2452866	Identifier	load_reg		2451210	0					
ANR	2452867	ArgumentList	s		2451210	1					
ANR	2452868	Argument	s		2451210	0					
ANR	2452869	Identifier	s		2451210	0					
ANR	2452870	Argument	rn		2451210	1					
ANR	2452871	Identifier	rn		2451210	0					
ANR	2452872	ExpressionStatement	"tmp = load_reg ( s , rm )"	605:8:9801:9822	2451210	30	True				
ANR	2452873	AssignmentExpression	"tmp = load_reg ( s , rm )"		2451210	0		=			
ANR	2452874	Identifier	tmp		2451210	0					
ANR	2452875	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2452876	Callee	load_reg		2451210	0					
ANR	2452877	Identifier	load_reg		2451210	0					
ANR	2452878	ArgumentList	s		2451210	1					
ANR	2452879	Argument	s		2451210	0					
ANR	2452880	Identifier	s		2451210	0					
ANR	2452881	Argument	rm		2451210	1					
ANR	2452882	Identifier	rm		2451210	0					
ANR	2452883	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	607:8:9833:9865	2451210	31	True				
ANR	2452884	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2451210	0					
ANR	2452885	Callee	tcg_gen_add_i32		2451210	0					
ANR	2452886	Identifier	tcg_gen_add_i32		2451210	0					
ANR	2452887	ArgumentList	addr		2451210	1					
ANR	2452888	Argument	addr		2451210	0					
ANR	2452889	Identifier	addr		2451210	0					
ANR	2452890	Argument	addr		2451210	1					
ANR	2452891	Identifier	addr		2451210	0					
ANR	2452892	Argument	tmp		2451210	2					
ANR	2452893	Identifier	tmp		2451210	0					
ANR	2452894	ExpressionStatement	tcg_temp_free_i32 ( tmp )	609:8:9876:9898	2451210	32	True				
ANR	2452895	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2452896	Callee	tcg_temp_free_i32		2451210	0					
ANR	2452897	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2452898	ArgumentList	tmp		2451210	1					
ANR	2452899	Argument	tmp		2451210	0					
ANR	2452900	Identifier	tmp		2451210	0					
ANR	2452901	IfStatement	if ( op < 3 )		2451210	33					
ANR	2452902	Condition	op < 3	613:12:9915:9920	2451210	0	True				
ANR	2452903	RelationalExpression	op < 3		2451210	0		<			
ANR	2452904	Identifier	op		2451210	0					
ANR	2452905	PrimaryExpression	3		2451210	1					
ANR	2452906	CompoundStatement		611:20:9857:9857	2451210	1					
ANR	2452907	ExpressionStatement	"tmp = load_reg ( s , rd )"	615:12:9950:9971	2451210	0	True				
ANR	2452908	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2452909	Identifier	tmp		2451210	0					
ANR	2452910	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2452911	Callee	load_reg		2451210	0					
ANR	2452912	Identifier	load_reg		2451210	0					
ANR	2452913	ArgumentList	s		2451210	1					
ANR	2452914	Argument	s		2451210	0					
ANR	2452915	Identifier	s		2451210	0					
ANR	2452916	Argument	rd		2451210	1					
ANR	2452917	Identifier	rd		2451210	0					
ANR	2452918	ElseStatement	else		2451210	0					
ANR	2452919	CompoundStatement		615:15:9923:9923	2451210	0					
ANR	2452920	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	619:12:10004:10028	2451210	0	True				
ANR	2452921	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2452922	Identifier	tmp		2451210	0					
ANR	2452923	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2452924	Callee	tcg_temp_new_i32		2451210	0					
ANR	2452925	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2452926	ArgumentList			2451210	1					
ANR	2452927	SwitchStatement	switch ( op )		2451210	34					
ANR	2452928	Condition	op	625:16:10060:10061	2451210	0	True				
ANR	2452929	Identifier	op		2451210	0					
ANR	2452930	CompoundStatement		623:20:9998:9998	2451210	1					
ANR	2452931	Label	case 0 :	627:8:10075:10081	2451210	0	True				
ANR	2452932	ExpressionStatement	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"	629:12:10106:10142	2451210	1	True				
ANR	2452933	CallExpression	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2452934	Callee	gen_aa32_st32		2451210	0					
ANR	2452935	Identifier	gen_aa32_st32		2451210	0					
ANR	2452936	ArgumentList	tmp		2451210	1					
ANR	2452937	Argument	tmp		2451210	0					
ANR	2452938	Identifier	tmp		2451210	0					
ANR	2452939	Argument	addr		2451210	1					
ANR	2452940	Identifier	addr		2451210	0					
ANR	2452941	Argument	IS_USER ( s )		2451210	2					
ANR	2452942	CallExpression	IS_USER ( s )		2451210	0					
ANR	2452943	Callee	IS_USER		2451210	0					
ANR	2452944	Identifier	IS_USER		2451210	0					
ANR	2452945	ArgumentList	s		2451210	1					
ANR	2452946	Argument	s		2451210	0					
ANR	2452947	Identifier	s		2451210	0					
ANR	2452948	BreakStatement	break ;	631:12:10157:10162	2451210	2	True				
ANR	2452949	Label	case 1 :	633:8:10173:10179	2451210	3	True				
ANR	2452950	ExpressionStatement	"gen_aa32_st16 ( tmp , addr , IS_USER ( s ) )"	635:12:10205:10241	2451210	4	True				
ANR	2452951	CallExpression	"gen_aa32_st16 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2452952	Callee	gen_aa32_st16		2451210	0					
ANR	2452953	Identifier	gen_aa32_st16		2451210	0					
ANR	2452954	ArgumentList	tmp		2451210	1					
ANR	2452955	Argument	tmp		2451210	0					
ANR	2452956	Identifier	tmp		2451210	0					
ANR	2452957	Argument	addr		2451210	1					
ANR	2452958	Identifier	addr		2451210	0					
ANR	2452959	Argument	IS_USER ( s )		2451210	2					
ANR	2452960	CallExpression	IS_USER ( s )		2451210	0					
ANR	2452961	Callee	IS_USER		2451210	0					
ANR	2452962	Identifier	IS_USER		2451210	0					
ANR	2452963	ArgumentList	s		2451210	1					
ANR	2452964	Argument	s		2451210	0					
ANR	2452965	Identifier	s		2451210	0					
ANR	2452966	BreakStatement	break ;	637:12:10256:10261	2451210	5	True				
ANR	2452967	Label	case 2 :	639:8:10272:10278	2451210	6	True				
ANR	2452968	ExpressionStatement	"gen_aa32_st8 ( tmp , addr , IS_USER ( s ) )"	641:12:10304:10339	2451210	7	True				
ANR	2452969	CallExpression	"gen_aa32_st8 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2452970	Callee	gen_aa32_st8		2451210	0					
ANR	2452971	Identifier	gen_aa32_st8		2451210	0					
ANR	2452972	ArgumentList	tmp		2451210	1					
ANR	2452973	Argument	tmp		2451210	0					
ANR	2452974	Identifier	tmp		2451210	0					
ANR	2452975	Argument	addr		2451210	1					
ANR	2452976	Identifier	addr		2451210	0					
ANR	2452977	Argument	IS_USER ( s )		2451210	2					
ANR	2452978	CallExpression	IS_USER ( s )		2451210	0					
ANR	2452979	Callee	IS_USER		2451210	0					
ANR	2452980	Identifier	IS_USER		2451210	0					
ANR	2452981	ArgumentList	s		2451210	1					
ANR	2452982	Argument	s		2451210	0					
ANR	2452983	Identifier	s		2451210	0					
ANR	2452984	BreakStatement	break ;	643:12:10354:10359	2451210	8	True				
ANR	2452985	Label	case 3 :	645:8:10370:10376	2451210	9	True				
ANR	2452986	ExpressionStatement	"gen_aa32_ld8s ( tmp , addr , IS_USER ( s ) )"	647:12:10403:10439	2451210	10	True				
ANR	2452987	CallExpression	"gen_aa32_ld8s ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2452988	Callee	gen_aa32_ld8s		2451210	0					
ANR	2452989	Identifier	gen_aa32_ld8s		2451210	0					
ANR	2452990	ArgumentList	tmp		2451210	1					
ANR	2452991	Argument	tmp		2451210	0					
ANR	2452992	Identifier	tmp		2451210	0					
ANR	2452993	Argument	addr		2451210	1					
ANR	2452994	Identifier	addr		2451210	0					
ANR	2452995	Argument	IS_USER ( s )		2451210	2					
ANR	2452996	CallExpression	IS_USER ( s )		2451210	0					
ANR	2452997	Callee	IS_USER		2451210	0					
ANR	2452998	Identifier	IS_USER		2451210	0					
ANR	2452999	ArgumentList	s		2451210	1					
ANR	2453000	Argument	s		2451210	0					
ANR	2453001	Identifier	s		2451210	0					
ANR	2453002	BreakStatement	break ;	649:12:10454:10459	2451210	11	True				
ANR	2453003	Label	case 4 :	651:8:10470:10476	2451210	12	True				
ANR	2453004	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	653:12:10501:10538	2451210	13	True				
ANR	2453005	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453006	Callee	gen_aa32_ld32u		2451210	0					
ANR	2453007	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2453008	ArgumentList	tmp		2451210	1					
ANR	2453009	Argument	tmp		2451210	0					
ANR	2453010	Identifier	tmp		2451210	0					
ANR	2453011	Argument	addr		2451210	1					
ANR	2453012	Identifier	addr		2451210	0					
ANR	2453013	Argument	IS_USER ( s )		2451210	2					
ANR	2453014	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453015	Callee	IS_USER		2451210	0					
ANR	2453016	Identifier	IS_USER		2451210	0					
ANR	2453017	ArgumentList	s		2451210	1					
ANR	2453018	Argument	s		2451210	0					
ANR	2453019	Identifier	s		2451210	0					
ANR	2453020	BreakStatement	break ;	655:12:10553:10558	2451210	14	True				
ANR	2453021	Label	case 5 :	657:8:10569:10575	2451210	15	True				
ANR	2453022	ExpressionStatement	"gen_aa32_ld16u ( tmp , addr , IS_USER ( s ) )"	659:12:10601:10638	2451210	16	True				
ANR	2453023	CallExpression	"gen_aa32_ld16u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453024	Callee	gen_aa32_ld16u		2451210	0					
ANR	2453025	Identifier	gen_aa32_ld16u		2451210	0					
ANR	2453026	ArgumentList	tmp		2451210	1					
ANR	2453027	Argument	tmp		2451210	0					
ANR	2453028	Identifier	tmp		2451210	0					
ANR	2453029	Argument	addr		2451210	1					
ANR	2453030	Identifier	addr		2451210	0					
ANR	2453031	Argument	IS_USER ( s )		2451210	2					
ANR	2453032	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453033	Callee	IS_USER		2451210	0					
ANR	2453034	Identifier	IS_USER		2451210	0					
ANR	2453035	ArgumentList	s		2451210	1					
ANR	2453036	Argument	s		2451210	0					
ANR	2453037	Identifier	s		2451210	0					
ANR	2453038	BreakStatement	break ;	661:12:10653:10658	2451210	17	True				
ANR	2453039	Label	case 6 :	663:8:10669:10675	2451210	18	True				
ANR	2453040	ExpressionStatement	"gen_aa32_ld8u ( tmp , addr , IS_USER ( s ) )"	665:12:10701:10737	2451210	19	True				
ANR	2453041	CallExpression	"gen_aa32_ld8u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453042	Callee	gen_aa32_ld8u		2451210	0					
ANR	2453043	Identifier	gen_aa32_ld8u		2451210	0					
ANR	2453044	ArgumentList	tmp		2451210	1					
ANR	2453045	Argument	tmp		2451210	0					
ANR	2453046	Identifier	tmp		2451210	0					
ANR	2453047	Argument	addr		2451210	1					
ANR	2453048	Identifier	addr		2451210	0					
ANR	2453049	Argument	IS_USER ( s )		2451210	2					
ANR	2453050	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453051	Callee	IS_USER		2451210	0					
ANR	2453052	Identifier	IS_USER		2451210	0					
ANR	2453053	ArgumentList	s		2451210	1					
ANR	2453054	Argument	s		2451210	0					
ANR	2453055	Identifier	s		2451210	0					
ANR	2453056	BreakStatement	break ;	667:12:10752:10757	2451210	20	True				
ANR	2453057	Label	case 7 :	669:8:10768:10774	2451210	21	True				
ANR	2453058	ExpressionStatement	"gen_aa32_ld16s ( tmp , addr , IS_USER ( s ) )"	671:12:10801:10838	2451210	22	True				
ANR	2453059	CallExpression	"gen_aa32_ld16s ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453060	Callee	gen_aa32_ld16s		2451210	0					
ANR	2453061	Identifier	gen_aa32_ld16s		2451210	0					
ANR	2453062	ArgumentList	tmp		2451210	1					
ANR	2453063	Argument	tmp		2451210	0					
ANR	2453064	Identifier	tmp		2451210	0					
ANR	2453065	Argument	addr		2451210	1					
ANR	2453066	Identifier	addr		2451210	0					
ANR	2453067	Argument	IS_USER ( s )		2451210	2					
ANR	2453068	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453069	Callee	IS_USER		2451210	0					
ANR	2453070	Identifier	IS_USER		2451210	0					
ANR	2453071	ArgumentList	s		2451210	1					
ANR	2453072	Argument	s		2451210	0					
ANR	2453073	Identifier	s		2451210	0					
ANR	2453074	BreakStatement	break ;	673:12:10853:10858	2451210	23	True				
ANR	2453075	IfStatement	if ( op >= 3 )		2451210	35					
ANR	2453076	Condition	op >= 3	677:12:10884:10890	2451210	0	True				
ANR	2453077	RelationalExpression	op >= 3		2451210	0		>=			
ANR	2453078	Identifier	op		2451210	0					
ANR	2453079	PrimaryExpression	3		2451210	1					
ANR	2453080	CompoundStatement		675:21:10827:10827	2451210	1					
ANR	2453081	ExpressionStatement	"store_reg ( s , rd , tmp )"	679:12:10919:10940	2451210	0	True				
ANR	2453082	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453083	Callee	store_reg		2451210	0					
ANR	2453084	Identifier	store_reg		2451210	0					
ANR	2453085	ArgumentList	s		2451210	1					
ANR	2453086	Argument	s		2451210	0					
ANR	2453087	Identifier	s		2451210	0					
ANR	2453088	Argument	rd		2451210	1					
ANR	2453089	Identifier	rd		2451210	0					
ANR	2453090	Argument	tmp		2451210	2					
ANR	2453091	Identifier	tmp		2451210	0					
ANR	2453092	ElseStatement	else		2451210	0					
ANR	2453093	CompoundStatement		679:15:10892:10892	2451210	0					
ANR	2453094	ExpressionStatement	tcg_temp_free_i32 ( tmp )	683:12:10973:10995	2451210	0	True				
ANR	2453095	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2453096	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453097	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453098	ArgumentList	tmp		2451210	1					
ANR	2453099	Argument	tmp		2451210	0					
ANR	2453100	Identifier	tmp		2451210	0					
ANR	2453101	ExpressionStatement	tcg_temp_free_i32 ( addr )	687:8:11017:11040	2451210	36	True				
ANR	2453102	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2453103	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453104	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453105	ArgumentList	addr		2451210	1					
ANR	2453106	Argument	addr		2451210	0					
ANR	2453107	Identifier	addr		2451210	0					
ANR	2453108	BreakStatement	break ;	689:8:11051:11056	2451210	37	True				
ANR	2453109	Label	case 6 :	693:4:11065:11071	2451210	38	True				
ANR	2453110	ExpressionStatement	rd = insn & 7	697:8:11130:11143	2451210	39	True				
ANR	2453111	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2453112	Identifier	rd		2451210	0					
ANR	2453113	BitAndExpression	insn & 7		2451210	1		&			
ANR	2453114	Identifier	insn		2451210	0					
ANR	2453115	PrimaryExpression	7		2451210	1					
ANR	2453116	ExpressionStatement	rn = ( insn >> 3 ) & 7	699:8:11154:11174	2451210	40	True				
ANR	2453117	AssignmentExpression	rn = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2453118	Identifier	rn		2451210	0					
ANR	2453119	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2453120	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2453121	Identifier	insn		2451210	0					
ANR	2453122	PrimaryExpression	3		2451210	1					
ANR	2453123	PrimaryExpression	7		2451210	1					
ANR	2453124	ExpressionStatement	"addr = load_reg ( s , rn )"	701:8:11185:11207	2451210	41	True				
ANR	2453125	AssignmentExpression	"addr = load_reg ( s , rn )"		2451210	0		=			
ANR	2453126	Identifier	addr		2451210	0					
ANR	2453127	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2453128	Callee	load_reg		2451210	0					
ANR	2453129	Identifier	load_reg		2451210	0					
ANR	2453130	ArgumentList	s		2451210	1					
ANR	2453131	Argument	s		2451210	0					
ANR	2453132	Identifier	s		2451210	0					
ANR	2453133	Argument	rn		2451210	1					
ANR	2453134	Identifier	rn		2451210	0					
ANR	2453135	ExpressionStatement	val = ( insn >> 4 ) & 0x7c	703:8:11218:11242	2451210	42	True				
ANR	2453136	AssignmentExpression	val = ( insn >> 4 ) & 0x7c		2451210	0		=			
ANR	2453137	Identifier	val		2451210	0					
ANR	2453138	BitAndExpression	( insn >> 4 ) & 0x7c		2451210	1		&			
ANR	2453139	ShiftExpression	insn >> 4		2451210	0		>>			
ANR	2453140	Identifier	insn		2451210	0					
ANR	2453141	PrimaryExpression	4		2451210	1					
ANR	2453142	PrimaryExpression	0x7c		2451210	1					
ANR	2453143	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	705:8:11253:11286	2451210	43	True				
ANR	2453144	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2451210	0					
ANR	2453145	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453146	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453147	ArgumentList	addr		2451210	1					
ANR	2453148	Argument	addr		2451210	0					
ANR	2453149	Identifier	addr		2451210	0					
ANR	2453150	Argument	addr		2451210	1					
ANR	2453151	Identifier	addr		2451210	0					
ANR	2453152	Argument	val		2451210	2					
ANR	2453153	Identifier	val		2451210	0					
ANR	2453154	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	44					
ANR	2453155	Condition	insn & ( 1 << 11 )	709:12:11303:11318	2451210	0	True				
ANR	2453156	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453157	Identifier	insn		2451210	0					
ANR	2453158	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453159	PrimaryExpression	1		2451210	0					
ANR	2453160	PrimaryExpression	11		2451210	1					
ANR	2453161	CompoundStatement		707:30:11255:11255	2451210	1					
ANR	2453162	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	713:12:11360:11384	2451210	0	True				
ANR	2453163	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2453164	Identifier	tmp		2451210	0					
ANR	2453165	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2453166	Callee	tcg_temp_new_i32		2451210	0					
ANR	2453167	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2453168	ArgumentList			2451210	1					
ANR	2453169	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	715:12:11399:11436	2451210	1	True				
ANR	2453170	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453171	Callee	gen_aa32_ld32u		2451210	0					
ANR	2453172	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2453173	ArgumentList	tmp		2451210	1					
ANR	2453174	Argument	tmp		2451210	0					
ANR	2453175	Identifier	tmp		2451210	0					
ANR	2453176	Argument	addr		2451210	1					
ANR	2453177	Identifier	addr		2451210	0					
ANR	2453178	Argument	IS_USER ( s )		2451210	2					
ANR	2453179	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453180	Callee	IS_USER		2451210	0					
ANR	2453181	Identifier	IS_USER		2451210	0					
ANR	2453182	ArgumentList	s		2451210	1					
ANR	2453183	Argument	s		2451210	0					
ANR	2453184	Identifier	s		2451210	0					
ANR	2453185	ExpressionStatement	"store_reg ( s , rd , tmp )"	717:12:11451:11472	2451210	2	True				
ANR	2453186	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453187	Callee	store_reg		2451210	0					
ANR	2453188	Identifier	store_reg		2451210	0					
ANR	2453189	ArgumentList	s		2451210	1					
ANR	2453190	Argument	s		2451210	0					
ANR	2453191	Identifier	s		2451210	0					
ANR	2453192	Argument	rd		2451210	1					
ANR	2453193	Identifier	rd		2451210	0					
ANR	2453194	Argument	tmp		2451210	2					
ANR	2453195	Identifier	tmp		2451210	0					
ANR	2453196	ElseStatement	else		2451210	0					
ANR	2453197	CompoundStatement		717:15:11424:11424	2451210	0					
ANR	2453198	ExpressionStatement	"tmp = load_reg ( s , rd )"	723:12:11530:11551	2451210	0	True				
ANR	2453199	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2453200	Identifier	tmp		2451210	0					
ANR	2453201	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2453202	Callee	load_reg		2451210	0					
ANR	2453203	Identifier	load_reg		2451210	0					
ANR	2453204	ArgumentList	s		2451210	1					
ANR	2453205	Argument	s		2451210	0					
ANR	2453206	Identifier	s		2451210	0					
ANR	2453207	Argument	rd		2451210	1					
ANR	2453208	Identifier	rd		2451210	0					
ANR	2453209	ExpressionStatement	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"	725:12:11566:11602	2451210	1	True				
ANR	2453210	CallExpression	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453211	Callee	gen_aa32_st32		2451210	0					
ANR	2453212	Identifier	gen_aa32_st32		2451210	0					
ANR	2453213	ArgumentList	tmp		2451210	1					
ANR	2453214	Argument	tmp		2451210	0					
ANR	2453215	Identifier	tmp		2451210	0					
ANR	2453216	Argument	addr		2451210	1					
ANR	2453217	Identifier	addr		2451210	0					
ANR	2453218	Argument	IS_USER ( s )		2451210	2					
ANR	2453219	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453220	Callee	IS_USER		2451210	0					
ANR	2453221	Identifier	IS_USER		2451210	0					
ANR	2453222	ArgumentList	s		2451210	1					
ANR	2453223	Argument	s		2451210	0					
ANR	2453224	Identifier	s		2451210	0					
ANR	2453225	ExpressionStatement	tcg_temp_free_i32 ( tmp )	727:12:11617:11639	2451210	2	True				
ANR	2453226	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2453227	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453228	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453229	ArgumentList	tmp		2451210	1					
ANR	2453230	Argument	tmp		2451210	0					
ANR	2453231	Identifier	tmp		2451210	0					
ANR	2453232	ExpressionStatement	tcg_temp_free_i32 ( addr )	731:8:11661:11684	2451210	45	True				
ANR	2453233	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2453234	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453235	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453236	ArgumentList	addr		2451210	1					
ANR	2453237	Argument	addr		2451210	0					
ANR	2453238	Identifier	addr		2451210	0					
ANR	2453239	BreakStatement	break ;	733:8:11695:11700	2451210	46	True				
ANR	2453240	Label	case 7 :	737:4:11709:11715	2451210	47	True				
ANR	2453241	ExpressionStatement	rd = insn & 7	741:8:11774:11787	2451210	48	True				
ANR	2453242	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2453243	Identifier	rd		2451210	0					
ANR	2453244	BitAndExpression	insn & 7		2451210	1		&			
ANR	2453245	Identifier	insn		2451210	0					
ANR	2453246	PrimaryExpression	7		2451210	1					
ANR	2453247	ExpressionStatement	rn = ( insn >> 3 ) & 7	743:8:11798:11818	2451210	49	True				
ANR	2453248	AssignmentExpression	rn = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2453249	Identifier	rn		2451210	0					
ANR	2453250	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2453251	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2453252	Identifier	insn		2451210	0					
ANR	2453253	PrimaryExpression	3		2451210	1					
ANR	2453254	PrimaryExpression	7		2451210	1					
ANR	2453255	ExpressionStatement	"addr = load_reg ( s , rn )"	745:8:11829:11851	2451210	50	True				
ANR	2453256	AssignmentExpression	"addr = load_reg ( s , rn )"		2451210	0		=			
ANR	2453257	Identifier	addr		2451210	0					
ANR	2453258	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2453259	Callee	load_reg		2451210	0					
ANR	2453260	Identifier	load_reg		2451210	0					
ANR	2453261	ArgumentList	s		2451210	1					
ANR	2453262	Argument	s		2451210	0					
ANR	2453263	Identifier	s		2451210	0					
ANR	2453264	Argument	rn		2451210	1					
ANR	2453265	Identifier	rn		2451210	0					
ANR	2453266	ExpressionStatement	val = ( insn >> 6 ) & 0x1f	747:8:11862:11886	2451210	51	True				
ANR	2453267	AssignmentExpression	val = ( insn >> 6 ) & 0x1f		2451210	0		=			
ANR	2453268	Identifier	val		2451210	0					
ANR	2453269	BitAndExpression	( insn >> 6 ) & 0x1f		2451210	1		&			
ANR	2453270	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2453271	Identifier	insn		2451210	0					
ANR	2453272	PrimaryExpression	6		2451210	1					
ANR	2453273	PrimaryExpression	0x1f		2451210	1					
ANR	2453274	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	749:8:11897:11930	2451210	52	True				
ANR	2453275	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2451210	0					
ANR	2453276	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453277	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453278	ArgumentList	addr		2451210	1					
ANR	2453279	Argument	addr		2451210	0					
ANR	2453280	Identifier	addr		2451210	0					
ANR	2453281	Argument	addr		2451210	1					
ANR	2453282	Identifier	addr		2451210	0					
ANR	2453283	Argument	val		2451210	2					
ANR	2453284	Identifier	val		2451210	0					
ANR	2453285	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	53					
ANR	2453286	Condition	insn & ( 1 << 11 )	753:12:11947:11962	2451210	0	True				
ANR	2453287	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453288	Identifier	insn		2451210	0					
ANR	2453289	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453290	PrimaryExpression	1		2451210	0					
ANR	2453291	PrimaryExpression	11		2451210	1					
ANR	2453292	CompoundStatement		751:30:11899:11899	2451210	1					
ANR	2453293	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	757:12:12004:12028	2451210	0	True				
ANR	2453294	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2453295	Identifier	tmp		2451210	0					
ANR	2453296	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2453297	Callee	tcg_temp_new_i32		2451210	0					
ANR	2453298	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2453299	ArgumentList			2451210	1					
ANR	2453300	ExpressionStatement	"gen_aa32_ld8u ( tmp , addr , IS_USER ( s ) )"	759:12:12043:12079	2451210	1	True				
ANR	2453301	CallExpression	"gen_aa32_ld8u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453302	Callee	gen_aa32_ld8u		2451210	0					
ANR	2453303	Identifier	gen_aa32_ld8u		2451210	0					
ANR	2453304	ArgumentList	tmp		2451210	1					
ANR	2453305	Argument	tmp		2451210	0					
ANR	2453306	Identifier	tmp		2451210	0					
ANR	2453307	Argument	addr		2451210	1					
ANR	2453308	Identifier	addr		2451210	0					
ANR	2453309	Argument	IS_USER ( s )		2451210	2					
ANR	2453310	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453311	Callee	IS_USER		2451210	0					
ANR	2453312	Identifier	IS_USER		2451210	0					
ANR	2453313	ArgumentList	s		2451210	1					
ANR	2453314	Argument	s		2451210	0					
ANR	2453315	Identifier	s		2451210	0					
ANR	2453316	ExpressionStatement	"store_reg ( s , rd , tmp )"	761:12:12094:12115	2451210	2	True				
ANR	2453317	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453318	Callee	store_reg		2451210	0					
ANR	2453319	Identifier	store_reg		2451210	0					
ANR	2453320	ArgumentList	s		2451210	1					
ANR	2453321	Argument	s		2451210	0					
ANR	2453322	Identifier	s		2451210	0					
ANR	2453323	Argument	rd		2451210	1					
ANR	2453324	Identifier	rd		2451210	0					
ANR	2453325	Argument	tmp		2451210	2					
ANR	2453326	Identifier	tmp		2451210	0					
ANR	2453327	ElseStatement	else		2451210	0					
ANR	2453328	CompoundStatement		761:15:12067:12067	2451210	0					
ANR	2453329	ExpressionStatement	"tmp = load_reg ( s , rd )"	767:12:12173:12194	2451210	0	True				
ANR	2453330	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2453331	Identifier	tmp		2451210	0					
ANR	2453332	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2453333	Callee	load_reg		2451210	0					
ANR	2453334	Identifier	load_reg		2451210	0					
ANR	2453335	ArgumentList	s		2451210	1					
ANR	2453336	Argument	s		2451210	0					
ANR	2453337	Identifier	s		2451210	0					
ANR	2453338	Argument	rd		2451210	1					
ANR	2453339	Identifier	rd		2451210	0					
ANR	2453340	ExpressionStatement	"gen_aa32_st8 ( tmp , addr , IS_USER ( s ) )"	769:12:12209:12244	2451210	1	True				
ANR	2453341	CallExpression	"gen_aa32_st8 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453342	Callee	gen_aa32_st8		2451210	0					
ANR	2453343	Identifier	gen_aa32_st8		2451210	0					
ANR	2453344	ArgumentList	tmp		2451210	1					
ANR	2453345	Argument	tmp		2451210	0					
ANR	2453346	Identifier	tmp		2451210	0					
ANR	2453347	Argument	addr		2451210	1					
ANR	2453348	Identifier	addr		2451210	0					
ANR	2453349	Argument	IS_USER ( s )		2451210	2					
ANR	2453350	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453351	Callee	IS_USER		2451210	0					
ANR	2453352	Identifier	IS_USER		2451210	0					
ANR	2453353	ArgumentList	s		2451210	1					
ANR	2453354	Argument	s		2451210	0					
ANR	2453355	Identifier	s		2451210	0					
ANR	2453356	ExpressionStatement	tcg_temp_free_i32 ( tmp )	771:12:12259:12281	2451210	2	True				
ANR	2453357	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2453358	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453359	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453360	ArgumentList	tmp		2451210	1					
ANR	2453361	Argument	tmp		2451210	0					
ANR	2453362	Identifier	tmp		2451210	0					
ANR	2453363	ExpressionStatement	tcg_temp_free_i32 ( addr )	775:8:12303:12326	2451210	54	True				
ANR	2453364	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2453365	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453366	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453367	ArgumentList	addr		2451210	1					
ANR	2453368	Argument	addr		2451210	0					
ANR	2453369	Identifier	addr		2451210	0					
ANR	2453370	BreakStatement	break ;	777:8:12337:12342	2451210	55	True				
ANR	2453371	Label	case 8 :	781:4:12351:12357	2451210	56	True				
ANR	2453372	ExpressionStatement	rd = insn & 7	785:8:12420:12433	2451210	57	True				
ANR	2453373	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2453374	Identifier	rd		2451210	0					
ANR	2453375	BitAndExpression	insn & 7		2451210	1		&			
ANR	2453376	Identifier	insn		2451210	0					
ANR	2453377	PrimaryExpression	7		2451210	1					
ANR	2453378	ExpressionStatement	rn = ( insn >> 3 ) & 7	787:8:12444:12464	2451210	58	True				
ANR	2453379	AssignmentExpression	rn = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2453380	Identifier	rn		2451210	0					
ANR	2453381	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2453382	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2453383	Identifier	insn		2451210	0					
ANR	2453384	PrimaryExpression	3		2451210	1					
ANR	2453385	PrimaryExpression	7		2451210	1					
ANR	2453386	ExpressionStatement	"addr = load_reg ( s , rn )"	789:8:12475:12497	2451210	59	True				
ANR	2453387	AssignmentExpression	"addr = load_reg ( s , rn )"		2451210	0		=			
ANR	2453388	Identifier	addr		2451210	0					
ANR	2453389	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2453390	Callee	load_reg		2451210	0					
ANR	2453391	Identifier	load_reg		2451210	0					
ANR	2453392	ArgumentList	s		2451210	1					
ANR	2453393	Argument	s		2451210	0					
ANR	2453394	Identifier	s		2451210	0					
ANR	2453395	Argument	rn		2451210	1					
ANR	2453396	Identifier	rn		2451210	0					
ANR	2453397	ExpressionStatement	val = ( insn >> 5 ) & 0x3e	791:8:12508:12532	2451210	60	True				
ANR	2453398	AssignmentExpression	val = ( insn >> 5 ) & 0x3e		2451210	0		=			
ANR	2453399	Identifier	val		2451210	0					
ANR	2453400	BitAndExpression	( insn >> 5 ) & 0x3e		2451210	1		&			
ANR	2453401	ShiftExpression	insn >> 5		2451210	0		>>			
ANR	2453402	Identifier	insn		2451210	0					
ANR	2453403	PrimaryExpression	5		2451210	1					
ANR	2453404	PrimaryExpression	0x3e		2451210	1					
ANR	2453405	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	793:8:12543:12576	2451210	61	True				
ANR	2453406	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2451210	0					
ANR	2453407	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453408	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453409	ArgumentList	addr		2451210	1					
ANR	2453410	Argument	addr		2451210	0					
ANR	2453411	Identifier	addr		2451210	0					
ANR	2453412	Argument	addr		2451210	1					
ANR	2453413	Identifier	addr		2451210	0					
ANR	2453414	Argument	val		2451210	2					
ANR	2453415	Identifier	val		2451210	0					
ANR	2453416	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	62					
ANR	2453417	Condition	insn & ( 1 << 11 )	797:12:12593:12608	2451210	0	True				
ANR	2453418	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453419	Identifier	insn		2451210	0					
ANR	2453420	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453421	PrimaryExpression	1		2451210	0					
ANR	2453422	PrimaryExpression	11		2451210	1					
ANR	2453423	CompoundStatement		795:30:12545:12545	2451210	1					
ANR	2453424	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	801:12:12650:12674	2451210	0	True				
ANR	2453425	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2453426	Identifier	tmp		2451210	0					
ANR	2453427	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2453428	Callee	tcg_temp_new_i32		2451210	0					
ANR	2453429	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2453430	ArgumentList			2451210	1					
ANR	2453431	ExpressionStatement	"gen_aa32_ld16u ( tmp , addr , IS_USER ( s ) )"	803:12:12689:12726	2451210	1	True				
ANR	2453432	CallExpression	"gen_aa32_ld16u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453433	Callee	gen_aa32_ld16u		2451210	0					
ANR	2453434	Identifier	gen_aa32_ld16u		2451210	0					
ANR	2453435	ArgumentList	tmp		2451210	1					
ANR	2453436	Argument	tmp		2451210	0					
ANR	2453437	Identifier	tmp		2451210	0					
ANR	2453438	Argument	addr		2451210	1					
ANR	2453439	Identifier	addr		2451210	0					
ANR	2453440	Argument	IS_USER ( s )		2451210	2					
ANR	2453441	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453442	Callee	IS_USER		2451210	0					
ANR	2453443	Identifier	IS_USER		2451210	0					
ANR	2453444	ArgumentList	s		2451210	1					
ANR	2453445	Argument	s		2451210	0					
ANR	2453446	Identifier	s		2451210	0					
ANR	2453447	ExpressionStatement	"store_reg ( s , rd , tmp )"	805:12:12741:12762	2451210	2	True				
ANR	2453448	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453449	Callee	store_reg		2451210	0					
ANR	2453450	Identifier	store_reg		2451210	0					
ANR	2453451	ArgumentList	s		2451210	1					
ANR	2453452	Argument	s		2451210	0					
ANR	2453453	Identifier	s		2451210	0					
ANR	2453454	Argument	rd		2451210	1					
ANR	2453455	Identifier	rd		2451210	0					
ANR	2453456	Argument	tmp		2451210	2					
ANR	2453457	Identifier	tmp		2451210	0					
ANR	2453458	ElseStatement	else		2451210	0					
ANR	2453459	CompoundStatement		805:15:12714:12714	2451210	0					
ANR	2453460	ExpressionStatement	"tmp = load_reg ( s , rd )"	811:12:12820:12841	2451210	0	True				
ANR	2453461	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2453462	Identifier	tmp		2451210	0					
ANR	2453463	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2453464	Callee	load_reg		2451210	0					
ANR	2453465	Identifier	load_reg		2451210	0					
ANR	2453466	ArgumentList	s		2451210	1					
ANR	2453467	Argument	s		2451210	0					
ANR	2453468	Identifier	s		2451210	0					
ANR	2453469	Argument	rd		2451210	1					
ANR	2453470	Identifier	rd		2451210	0					
ANR	2453471	ExpressionStatement	"gen_aa32_st16 ( tmp , addr , IS_USER ( s ) )"	813:12:12856:12892	2451210	1	True				
ANR	2453472	CallExpression	"gen_aa32_st16 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453473	Callee	gen_aa32_st16		2451210	0					
ANR	2453474	Identifier	gen_aa32_st16		2451210	0					
ANR	2453475	ArgumentList	tmp		2451210	1					
ANR	2453476	Argument	tmp		2451210	0					
ANR	2453477	Identifier	tmp		2451210	0					
ANR	2453478	Argument	addr		2451210	1					
ANR	2453479	Identifier	addr		2451210	0					
ANR	2453480	Argument	IS_USER ( s )		2451210	2					
ANR	2453481	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453482	Callee	IS_USER		2451210	0					
ANR	2453483	Identifier	IS_USER		2451210	0					
ANR	2453484	ArgumentList	s		2451210	1					
ANR	2453485	Argument	s		2451210	0					
ANR	2453486	Identifier	s		2451210	0					
ANR	2453487	ExpressionStatement	tcg_temp_free_i32 ( tmp )	815:12:12907:12929	2451210	2	True				
ANR	2453488	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2453489	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453490	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453491	ArgumentList	tmp		2451210	1					
ANR	2453492	Argument	tmp		2451210	0					
ANR	2453493	Identifier	tmp		2451210	0					
ANR	2453494	ExpressionStatement	tcg_temp_free_i32 ( addr )	819:8:12951:12974	2451210	63	True				
ANR	2453495	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2453496	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453497	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453498	ArgumentList	addr		2451210	1					
ANR	2453499	Argument	addr		2451210	0					
ANR	2453500	Identifier	addr		2451210	0					
ANR	2453501	BreakStatement	break ;	821:8:12985:12990	2451210	64	True				
ANR	2453502	Label	case 9 :	825:4:12999:13005	2451210	65	True				
ANR	2453503	ExpressionStatement	rd = ( insn >> 8 ) & 7	829:8:13053:13073	2451210	66	True				
ANR	2453504	AssignmentExpression	rd = ( insn >> 8 ) & 7		2451210	0		=			
ANR	2453505	Identifier	rd		2451210	0					
ANR	2453506	BitAndExpression	( insn >> 8 ) & 7		2451210	1		&			
ANR	2453507	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2453508	Identifier	insn		2451210	0					
ANR	2453509	PrimaryExpression	8		2451210	1					
ANR	2453510	PrimaryExpression	7		2451210	1					
ANR	2453511	ExpressionStatement	"addr = load_reg ( s , 13 )"	831:8:13084:13106	2451210	67	True				
ANR	2453512	AssignmentExpression	"addr = load_reg ( s , 13 )"		2451210	0		=			
ANR	2453513	Identifier	addr		2451210	0					
ANR	2453514	CallExpression	"load_reg ( s , 13 )"		2451210	1					
ANR	2453515	Callee	load_reg		2451210	0					
ANR	2453516	Identifier	load_reg		2451210	0					
ANR	2453517	ArgumentList	s		2451210	1					
ANR	2453518	Argument	s		2451210	0					
ANR	2453519	Identifier	s		2451210	0					
ANR	2453520	Argument	13		2451210	1					
ANR	2453521	PrimaryExpression	13		2451210	0					
ANR	2453522	ExpressionStatement	val = ( insn & 0xff ) * 4	833:8:13117:13140	2451210	68	True				
ANR	2453523	AssignmentExpression	val = ( insn & 0xff ) * 4		2451210	0		=			
ANR	2453524	Identifier	val		2451210	0					
ANR	2453525	MultiplicativeExpression	( insn & 0xff ) * 4		2451210	1		*			
ANR	2453526	BitAndExpression	insn & 0xff		2451210	0		&			
ANR	2453527	Identifier	insn		2451210	0					
ANR	2453528	PrimaryExpression	0xff		2451210	1					
ANR	2453529	PrimaryExpression	4		2451210	1					
ANR	2453530	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	835:8:13151:13184	2451210	69	True				
ANR	2453531	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2451210	0					
ANR	2453532	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453533	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453534	ArgumentList	addr		2451210	1					
ANR	2453535	Argument	addr		2451210	0					
ANR	2453536	Identifier	addr		2451210	0					
ANR	2453537	Argument	addr		2451210	1					
ANR	2453538	Identifier	addr		2451210	0					
ANR	2453539	Argument	val		2451210	2					
ANR	2453540	Identifier	val		2451210	0					
ANR	2453541	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	70					
ANR	2453542	Condition	insn & ( 1 << 11 )	839:12:13201:13216	2451210	0	True				
ANR	2453543	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453544	Identifier	insn		2451210	0					
ANR	2453545	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453546	PrimaryExpression	1		2451210	0					
ANR	2453547	PrimaryExpression	11		2451210	1					
ANR	2453548	CompoundStatement		837:30:13153:13153	2451210	1					
ANR	2453549	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	843:12:13258:13282	2451210	0	True				
ANR	2453550	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2453551	Identifier	tmp		2451210	0					
ANR	2453552	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2453553	Callee	tcg_temp_new_i32		2451210	0					
ANR	2453554	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2453555	ArgumentList			2451210	1					
ANR	2453556	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	845:12:13297:13334	2451210	1	True				
ANR	2453557	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453558	Callee	gen_aa32_ld32u		2451210	0					
ANR	2453559	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2453560	ArgumentList	tmp		2451210	1					
ANR	2453561	Argument	tmp		2451210	0					
ANR	2453562	Identifier	tmp		2451210	0					
ANR	2453563	Argument	addr		2451210	1					
ANR	2453564	Identifier	addr		2451210	0					
ANR	2453565	Argument	IS_USER ( s )		2451210	2					
ANR	2453566	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453567	Callee	IS_USER		2451210	0					
ANR	2453568	Identifier	IS_USER		2451210	0					
ANR	2453569	ArgumentList	s		2451210	1					
ANR	2453570	Argument	s		2451210	0					
ANR	2453571	Identifier	s		2451210	0					
ANR	2453572	ExpressionStatement	"store_reg ( s , rd , tmp )"	847:12:13349:13370	2451210	2	True				
ANR	2453573	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453574	Callee	store_reg		2451210	0					
ANR	2453575	Identifier	store_reg		2451210	0					
ANR	2453576	ArgumentList	s		2451210	1					
ANR	2453577	Argument	s		2451210	0					
ANR	2453578	Identifier	s		2451210	0					
ANR	2453579	Argument	rd		2451210	1					
ANR	2453580	Identifier	rd		2451210	0					
ANR	2453581	Argument	tmp		2451210	2					
ANR	2453582	Identifier	tmp		2451210	0					
ANR	2453583	ElseStatement	else		2451210	0					
ANR	2453584	CompoundStatement		847:15:13322:13322	2451210	0					
ANR	2453585	ExpressionStatement	"tmp = load_reg ( s , rd )"	853:12:13428:13449	2451210	0	True				
ANR	2453586	AssignmentExpression	"tmp = load_reg ( s , rd )"		2451210	0		=			
ANR	2453587	Identifier	tmp		2451210	0					
ANR	2453588	CallExpression	"load_reg ( s , rd )"		2451210	1					
ANR	2453589	Callee	load_reg		2451210	0					
ANR	2453590	Identifier	load_reg		2451210	0					
ANR	2453591	ArgumentList	s		2451210	1					
ANR	2453592	Argument	s		2451210	0					
ANR	2453593	Identifier	s		2451210	0					
ANR	2453594	Argument	rd		2451210	1					
ANR	2453595	Identifier	rd		2451210	0					
ANR	2453596	ExpressionStatement	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"	855:12:13464:13500	2451210	1	True				
ANR	2453597	CallExpression	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453598	Callee	gen_aa32_st32		2451210	0					
ANR	2453599	Identifier	gen_aa32_st32		2451210	0					
ANR	2453600	ArgumentList	tmp		2451210	1					
ANR	2453601	Argument	tmp		2451210	0					
ANR	2453602	Identifier	tmp		2451210	0					
ANR	2453603	Argument	addr		2451210	1					
ANR	2453604	Identifier	addr		2451210	0					
ANR	2453605	Argument	IS_USER ( s )		2451210	2					
ANR	2453606	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453607	Callee	IS_USER		2451210	0					
ANR	2453608	Identifier	IS_USER		2451210	0					
ANR	2453609	ArgumentList	s		2451210	1					
ANR	2453610	Argument	s		2451210	0					
ANR	2453611	Identifier	s		2451210	0					
ANR	2453612	ExpressionStatement	tcg_temp_free_i32 ( tmp )	857:12:13515:13537	2451210	2	True				
ANR	2453613	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2453614	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453615	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453616	ArgumentList	tmp		2451210	1					
ANR	2453617	Argument	tmp		2451210	0					
ANR	2453618	Identifier	tmp		2451210	0					
ANR	2453619	ExpressionStatement	tcg_temp_free_i32 ( addr )	861:8:13559:13582	2451210	71	True				
ANR	2453620	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2453621	Callee	tcg_temp_free_i32		2451210	0					
ANR	2453622	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2453623	ArgumentList	addr		2451210	1					
ANR	2453624	Argument	addr		2451210	0					
ANR	2453625	Identifier	addr		2451210	0					
ANR	2453626	BreakStatement	break ;	863:8:13593:13598	2451210	72	True				
ANR	2453627	Label	case 10 :	867:4:13607:13614	2451210	73	True				
ANR	2453628	ExpressionStatement	rd = ( insn >> 8 ) & 7	871:8:13656:13676	2451210	74	True				
ANR	2453629	AssignmentExpression	rd = ( insn >> 8 ) & 7		2451210	0		=			
ANR	2453630	Identifier	rd		2451210	0					
ANR	2453631	BitAndExpression	( insn >> 8 ) & 7		2451210	1		&			
ANR	2453632	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2453633	Identifier	insn		2451210	0					
ANR	2453634	PrimaryExpression	8		2451210	1					
ANR	2453635	PrimaryExpression	7		2451210	1					
ANR	2453636	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	75					
ANR	2453637	Condition	insn & ( 1 << 11 )	873:12:13691:13706	2451210	0	True				
ANR	2453638	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453639	Identifier	insn		2451210	0					
ANR	2453640	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453641	PrimaryExpression	1		2451210	0					
ANR	2453642	PrimaryExpression	11		2451210	1					
ANR	2453643	CompoundStatement		871:30:13643:13643	2451210	1					
ANR	2453644	ExpressionStatement	"tmp = load_reg ( s , 13 )"	877:12:13746:13767	2451210	0	True				
ANR	2453645	AssignmentExpression	"tmp = load_reg ( s , 13 )"		2451210	0		=			
ANR	2453646	Identifier	tmp		2451210	0					
ANR	2453647	CallExpression	"load_reg ( s , 13 )"		2451210	1					
ANR	2453648	Callee	load_reg		2451210	0					
ANR	2453649	Identifier	load_reg		2451210	0					
ANR	2453650	ArgumentList	s		2451210	1					
ANR	2453651	Argument	s		2451210	0					
ANR	2453652	Identifier	s		2451210	0					
ANR	2453653	Argument	13		2451210	1					
ANR	2453654	PrimaryExpression	13		2451210	0					
ANR	2453655	ElseStatement	else		2451210	0					
ANR	2453656	CompoundStatement		877:15:13719:13719	2451210	0					
ANR	2453657	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	883:12:13842:13866	2451210	0	True				
ANR	2453658	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2453659	Identifier	tmp		2451210	0					
ANR	2453660	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2453661	Callee	tcg_temp_new_i32		2451210	0					
ANR	2453662	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2453663	ArgumentList			2451210	1					
ANR	2453664	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , ( s -> pc + 2 ) & ~ ( uint32_t ) 2 )"	885:12:13881:13930	2451210	1	True				
ANR	2453665	CallExpression	"tcg_gen_movi_i32 ( tmp , ( s -> pc + 2 ) & ~ ( uint32_t ) 2 )"		2451210	0					
ANR	2453666	Callee	tcg_gen_movi_i32		2451210	0					
ANR	2453667	Identifier	tcg_gen_movi_i32		2451210	0					
ANR	2453668	ArgumentList	tmp		2451210	1					
ANR	2453669	Argument	tmp		2451210	0					
ANR	2453670	Identifier	tmp		2451210	0					
ANR	2453671	Argument	( s -> pc + 2 ) & ~ ( uint32_t ) 2		2451210	1					
ANR	2453672	BitAndExpression	( s -> pc + 2 ) & ~ ( uint32_t ) 2		2451210	0		&			
ANR	2453673	AdditiveExpression	s -> pc + 2		2451210	0		+			
ANR	2453674	PtrMemberAccess	s -> pc		2451210	0					
ANR	2453675	Identifier	s		2451210	0					
ANR	2453676	Identifier	pc		2451210	1					
ANR	2453677	PrimaryExpression	2		2451210	1					
ANR	2453678	UnaryOperationExpression	~ ( uint32_t ) 2		2451210	1					
ANR	2453679	UnaryOperator	~		2451210	0					
ANR	2453680	CastExpression	( uint32_t ) 2		2451210	1					
ANR	2453681	CastTarget	uint32_t		2451210	0					
ANR	2453682	PrimaryExpression	2		2451210	1					
ANR	2453683	ExpressionStatement	val = ( insn & 0xff ) * 4	889:8:13952:13975	2451210	76	True				
ANR	2453684	AssignmentExpression	val = ( insn & 0xff ) * 4		2451210	0		=			
ANR	2453685	Identifier	val		2451210	0					
ANR	2453686	MultiplicativeExpression	( insn & 0xff ) * 4		2451210	1		*			
ANR	2453687	BitAndExpression	insn & 0xff		2451210	0		&			
ANR	2453688	Identifier	insn		2451210	0					
ANR	2453689	PrimaryExpression	0xff		2451210	1					
ANR	2453690	PrimaryExpression	4		2451210	1					
ANR	2453691	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , val )"	891:8:13986:14017	2451210	77	True				
ANR	2453692	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , val )"		2451210	0					
ANR	2453693	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453694	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453695	ArgumentList	tmp		2451210	1					
ANR	2453696	Argument	tmp		2451210	0					
ANR	2453697	Identifier	tmp		2451210	0					
ANR	2453698	Argument	tmp		2451210	1					
ANR	2453699	Identifier	tmp		2451210	0					
ANR	2453700	Argument	val		2451210	2					
ANR	2453701	Identifier	val		2451210	0					
ANR	2453702	ExpressionStatement	"store_reg ( s , rd , tmp )"	893:8:14028:14049	2451210	78	True				
ANR	2453703	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453704	Callee	store_reg		2451210	0					
ANR	2453705	Identifier	store_reg		2451210	0					
ANR	2453706	ArgumentList	s		2451210	1					
ANR	2453707	Argument	s		2451210	0					
ANR	2453708	Identifier	s		2451210	0					
ANR	2453709	Argument	rd		2451210	1					
ANR	2453710	Identifier	rd		2451210	0					
ANR	2453711	Argument	tmp		2451210	2					
ANR	2453712	Identifier	tmp		2451210	0					
ANR	2453713	BreakStatement	break ;	895:8:14060:14065	2451210	79	True				
ANR	2453714	Label	case 11 :	899:4:14074:14081	2451210	80	True				
ANR	2453715	ExpressionStatement	op = ( insn >> 8 ) & 0xf	903:8:14112:14134	2451210	81	True				
ANR	2453716	AssignmentExpression	op = ( insn >> 8 ) & 0xf		2451210	0		=			
ANR	2453717	Identifier	op		2451210	0					
ANR	2453718	BitAndExpression	( insn >> 8 ) & 0xf		2451210	1		&			
ANR	2453719	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2453720	Identifier	insn		2451210	0					
ANR	2453721	PrimaryExpression	8		2451210	1					
ANR	2453722	PrimaryExpression	0xf		2451210	1					
ANR	2453723	SwitchStatement	switch ( op )		2451210	82					
ANR	2453724	Condition	op	905:16:14153:14154	2451210	0	True				
ANR	2453725	Identifier	op		2451210	0					
ANR	2453726	CompoundStatement		903:20:14091:14091	2451210	1					
ANR	2453727	Label	case 0 :	907:8:14168:14174	2451210	0	True				
ANR	2453728	ExpressionStatement	"tmp = load_reg ( s , 13 )"	911:12:14229:14250	2451210	1	True				
ANR	2453729	AssignmentExpression	"tmp = load_reg ( s , 13 )"		2451210	0		=			
ANR	2453730	Identifier	tmp		2451210	0					
ANR	2453731	CallExpression	"load_reg ( s , 13 )"		2451210	1					
ANR	2453732	Callee	load_reg		2451210	0					
ANR	2453733	Identifier	load_reg		2451210	0					
ANR	2453734	ArgumentList	s		2451210	1					
ANR	2453735	Argument	s		2451210	0					
ANR	2453736	Identifier	s		2451210	0					
ANR	2453737	Argument	13		2451210	1					
ANR	2453738	PrimaryExpression	13		2451210	0					
ANR	2453739	ExpressionStatement	val = ( insn & 0x7f ) * 4	913:12:14265:14288	2451210	2	True				
ANR	2453740	AssignmentExpression	val = ( insn & 0x7f ) * 4		2451210	0		=			
ANR	2453741	Identifier	val		2451210	0					
ANR	2453742	MultiplicativeExpression	( insn & 0x7f ) * 4		2451210	1		*			
ANR	2453743	BitAndExpression	insn & 0x7f		2451210	0		&			
ANR	2453744	Identifier	insn		2451210	0					
ANR	2453745	PrimaryExpression	0x7f		2451210	1					
ANR	2453746	PrimaryExpression	4		2451210	1					
ANR	2453747	IfStatement	if ( insn & ( 1 << 7 ) )		2451210	3					
ANR	2453748	Condition	insn & ( 1 << 7 )	915:16:14307:14321	2451210	0	True				
ANR	2453749	BitAndExpression	insn & ( 1 << 7 )		2451210	0		&			
ANR	2453750	Identifier	insn		2451210	0					
ANR	2453751	ShiftExpression	1 << 7		2451210	1		<<			
ANR	2453752	PrimaryExpression	1		2451210	0					
ANR	2453753	PrimaryExpression	7		2451210	1					
ANR	2453754	ExpressionStatement	val = - ( int32_t ) val	917:16:14341:14360	2451210	1	True				
ANR	2453755	AssignmentExpression	val = - ( int32_t ) val		2451210	0		=			
ANR	2453756	Identifier	val		2451210	0					
ANR	2453757	UnaryOperationExpression	- ( int32_t ) val		2451210	1					
ANR	2453758	UnaryOperator	-		2451210	0					
ANR	2453759	CastExpression	( int32_t ) val		2451210	1					
ANR	2453760	CastTarget	int32_t		2451210	0					
ANR	2453761	Identifier	val		2451210	1					
ANR	2453762	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , val )"	919:12:14375:14406	2451210	4	True				
ANR	2453763	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , val )"		2451210	0					
ANR	2453764	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453765	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453766	ArgumentList	tmp		2451210	1					
ANR	2453767	Argument	tmp		2451210	0					
ANR	2453768	Identifier	tmp		2451210	0					
ANR	2453769	Argument	tmp		2451210	1					
ANR	2453770	Identifier	tmp		2451210	0					
ANR	2453771	Argument	val		2451210	2					
ANR	2453772	Identifier	val		2451210	0					
ANR	2453773	ExpressionStatement	"store_reg ( s , 13 , tmp )"	921:12:14421:14442	2451210	5	True				
ANR	2453774	CallExpression	"store_reg ( s , 13 , tmp )"		2451210	0					
ANR	2453775	Callee	store_reg		2451210	0					
ANR	2453776	Identifier	store_reg		2451210	0					
ANR	2453777	ArgumentList	s		2451210	1					
ANR	2453778	Argument	s		2451210	0					
ANR	2453779	Identifier	s		2451210	0					
ANR	2453780	Argument	13		2451210	1					
ANR	2453781	PrimaryExpression	13		2451210	0					
ANR	2453782	Argument	tmp		2451210	2					
ANR	2453783	Identifier	tmp		2451210	0					
ANR	2453784	BreakStatement	break ;	923:12:14457:14462	2451210	6	True				
ANR	2453785	Label	case 2 :	927:8:14475:14481	2451210	7	True				
ANR	2453786	ExpressionStatement	ARCH ( 6 )	929:12:14521:14528	2451210	8	True				
ANR	2453787	CallExpression	ARCH ( 6 )		2451210	0					
ANR	2453788	Callee	ARCH		2451210	0					
ANR	2453789	Identifier	ARCH		2451210	0					
ANR	2453790	ArgumentList	6		2451210	1					
ANR	2453791	Argument	6		2451210	0					
ANR	2453792	PrimaryExpression	6		2451210	0					
ANR	2453793	ExpressionStatement	rd = insn & 7	931:12:14543:14556	2451210	9	True				
ANR	2453794	AssignmentExpression	rd = insn & 7		2451210	0		=			
ANR	2453795	Identifier	rd		2451210	0					
ANR	2453796	BitAndExpression	insn & 7		2451210	1		&			
ANR	2453797	Identifier	insn		2451210	0					
ANR	2453798	PrimaryExpression	7		2451210	1					
ANR	2453799	ExpressionStatement	rm = ( insn >> 3 ) & 7	933:12:14571:14591	2451210	10	True				
ANR	2453800	AssignmentExpression	rm = ( insn >> 3 ) & 7		2451210	0		=			
ANR	2453801	Identifier	rm		2451210	0					
ANR	2453802	BitAndExpression	( insn >> 3 ) & 7		2451210	1		&			
ANR	2453803	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2453804	Identifier	insn		2451210	0					
ANR	2453805	PrimaryExpression	3		2451210	1					
ANR	2453806	PrimaryExpression	7		2451210	1					
ANR	2453807	ExpressionStatement	"tmp = load_reg ( s , rm )"	935:12:14606:14627	2451210	11	True				
ANR	2453808	AssignmentExpression	"tmp = load_reg ( s , rm )"		2451210	0		=			
ANR	2453809	Identifier	tmp		2451210	0					
ANR	2453810	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2453811	Callee	load_reg		2451210	0					
ANR	2453812	Identifier	load_reg		2451210	0					
ANR	2453813	ArgumentList	s		2451210	1					
ANR	2453814	Argument	s		2451210	0					
ANR	2453815	Identifier	s		2451210	0					
ANR	2453816	Argument	rm		2451210	1					
ANR	2453817	Identifier	rm		2451210	0					
ANR	2453818	SwitchStatement	switch ( ( insn >> 6 ) & 3 )		2451210	12					
ANR	2453819	Condition	( insn >> 6 ) & 3	937:20:14650:14664	2451210	0	True				
ANR	2453820	BitAndExpression	( insn >> 6 ) & 3		2451210	0		&			
ANR	2453821	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2453822	Identifier	insn		2451210	0					
ANR	2453823	PrimaryExpression	6		2451210	1					
ANR	2453824	PrimaryExpression	3		2451210	1					
ANR	2453825	CompoundStatement		935:37:14601:14601	2451210	1					
ANR	2453826	Label	case 0 :	939:12:14682:14688	2451210	0	True				
ANR	2453827	ExpressionStatement	gen_sxth ( tmp )	939:20:14690:14703	2451210	1	True				
ANR	2453828	CallExpression	gen_sxth ( tmp )		2451210	0					
ANR	2453829	Callee	gen_sxth		2451210	0					
ANR	2453830	Identifier	gen_sxth		2451210	0					
ANR	2453831	ArgumentList	tmp		2451210	1					
ANR	2453832	Argument	tmp		2451210	0					
ANR	2453833	Identifier	tmp		2451210	0					
ANR	2453834	BreakStatement	break ;	939:35:14705:14710	2451210	2	True				
ANR	2453835	Label	case 1 :	941:12:14725:14731	2451210	3	True				
ANR	2453836	ExpressionStatement	gen_sxtb ( tmp )	941:20:14733:14746	2451210	4	True				
ANR	2453837	CallExpression	gen_sxtb ( tmp )		2451210	0					
ANR	2453838	Callee	gen_sxtb		2451210	0					
ANR	2453839	Identifier	gen_sxtb		2451210	0					
ANR	2453840	ArgumentList	tmp		2451210	1					
ANR	2453841	Argument	tmp		2451210	0					
ANR	2453842	Identifier	tmp		2451210	0					
ANR	2453843	BreakStatement	break ;	941:35:14748:14753	2451210	5	True				
ANR	2453844	Label	case 2 :	943:12:14768:14774	2451210	6	True				
ANR	2453845	ExpressionStatement	gen_uxth ( tmp )	943:20:14776:14789	2451210	7	True				
ANR	2453846	CallExpression	gen_uxth ( tmp )		2451210	0					
ANR	2453847	Callee	gen_uxth		2451210	0					
ANR	2453848	Identifier	gen_uxth		2451210	0					
ANR	2453849	ArgumentList	tmp		2451210	1					
ANR	2453850	Argument	tmp		2451210	0					
ANR	2453851	Identifier	tmp		2451210	0					
ANR	2453852	BreakStatement	break ;	943:35:14791:14796	2451210	8	True				
ANR	2453853	Label	case 3 :	945:12:14811:14817	2451210	9	True				
ANR	2453854	ExpressionStatement	gen_uxtb ( tmp )	945:20:14819:14832	2451210	10	True				
ANR	2453855	CallExpression	gen_uxtb ( tmp )		2451210	0					
ANR	2453856	Callee	gen_uxtb		2451210	0					
ANR	2453857	Identifier	gen_uxtb		2451210	0					
ANR	2453858	ArgumentList	tmp		2451210	1					
ANR	2453859	Argument	tmp		2451210	0					
ANR	2453860	Identifier	tmp		2451210	0					
ANR	2453861	BreakStatement	break ;	945:35:14834:14839	2451210	11	True				
ANR	2453862	ExpressionStatement	"store_reg ( s , rd , tmp )"	949:12:14869:14890	2451210	13	True				
ANR	2453863	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2453864	Callee	store_reg		2451210	0					
ANR	2453865	Identifier	store_reg		2451210	0					
ANR	2453866	ArgumentList	s		2451210	1					
ANR	2453867	Argument	s		2451210	0					
ANR	2453868	Identifier	s		2451210	0					
ANR	2453869	Argument	rd		2451210	1					
ANR	2453870	Identifier	rd		2451210	0					
ANR	2453871	Argument	tmp		2451210	2					
ANR	2453872	Identifier	tmp		2451210	0					
ANR	2453873	BreakStatement	break ;	951:12:14905:14910	2451210	14	True				
ANR	2453874	Label	case 4 :	953:8:14921:14927	2451210	15	True				
ANR	2453875	Label	case 5 :	953:16:14929:14935	2451210	16	True				
ANR	2453876	Label	case 0xc :	953:24:14937:14945	2451210	17	True				
ANR	2453877	Label	case 0xd :	953:34:14947:14955	2451210	18	True				
ANR	2453878	ExpressionStatement	"addr = load_reg ( s , 13 )"	957:12:14998:15020	2451210	19	True				
ANR	2453879	AssignmentExpression	"addr = load_reg ( s , 13 )"		2451210	0		=			
ANR	2453880	Identifier	addr		2451210	0					
ANR	2453881	CallExpression	"load_reg ( s , 13 )"		2451210	1					
ANR	2453882	Callee	load_reg		2451210	0					
ANR	2453883	Identifier	load_reg		2451210	0					
ANR	2453884	ArgumentList	s		2451210	1					
ANR	2453885	Argument	s		2451210	0					
ANR	2453886	Identifier	s		2451210	0					
ANR	2453887	Argument	13		2451210	1					
ANR	2453888	PrimaryExpression	13		2451210	0					
ANR	2453889	IfStatement	if ( insn & ( 1 << 8 ) )		2451210	20					
ANR	2453890	Condition	insn & ( 1 << 8 )	959:16:15039:15053	2451210	0	True				
ANR	2453891	BitAndExpression	insn & ( 1 << 8 )		2451210	0		&			
ANR	2453892	Identifier	insn		2451210	0					
ANR	2453893	ShiftExpression	1 << 8		2451210	1		<<			
ANR	2453894	PrimaryExpression	1		2451210	0					
ANR	2453895	PrimaryExpression	8		2451210	1					
ANR	2453896	ExpressionStatement	offset = 4	961:16:15073:15083	2451210	1	True				
ANR	2453897	AssignmentExpression	offset = 4		2451210	0		=			
ANR	2453898	Identifier	offset		2451210	0					
ANR	2453899	PrimaryExpression	4		2451210	1					
ANR	2453900	ElseStatement	else		2451210	0					
ANR	2453901	ExpressionStatement	offset = 0	965:16:15120:15130	2451210	0	True				
ANR	2453902	AssignmentExpression	offset = 0		2451210	0		=			
ANR	2453903	Identifier	offset		2451210	0					
ANR	2453904	PrimaryExpression	0		2451210	1					
ANR	2453905	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		2451210	21					
ANR	2453906	ForInit	i = 0 ;	967:17:15150:15155	2451210	0	True				
ANR	2453907	AssignmentExpression	i = 0		2451210	0		=			
ANR	2453908	Identifier	i		2451210	0					
ANR	2453909	PrimaryExpression	0		2451210	1					
ANR	2453910	Condition	i < 8	967:24:15157:15161	2451210	1	True				
ANR	2453911	RelationalExpression	i < 8		2451210	0		<			
ANR	2453912	Identifier	i		2451210	0					
ANR	2453913	PrimaryExpression	8		2451210	1					
ANR	2453914	PostIncDecOperationExpression	i ++	967:31:15164:15166	2451210	2	True				
ANR	2453915	Identifier	i		2451210	0					
ANR	2453916	IncDec	++		2451210	1					
ANR	2453917	CompoundStatement		965:36:15103:15103	2451210	3					
ANR	2453918	IfStatement	if ( insn & ( 1 << i ) )		2451210	0					
ANR	2453919	Condition	insn & ( 1 << i )	969:20:15192:15206	2451210	0	True				
ANR	2453920	BitAndExpression	insn & ( 1 << i )		2451210	0		&			
ANR	2453921	Identifier	insn		2451210	0					
ANR	2453922	ShiftExpression	1 << i		2451210	1		<<			
ANR	2453923	PrimaryExpression	1		2451210	0					
ANR	2453924	Identifier	i		2451210	1					
ANR	2453925	ExpressionStatement	offset += 4	971:20:15230:15241	2451210	1	True				
ANR	2453926	AssignmentExpression	offset += 4		2451210	0		+=			
ANR	2453927	Identifier	offset		2451210	0					
ANR	2453928	PrimaryExpression	4		2451210	1					
ANR	2453929	IfStatement	if ( ( insn & ( 1 << 11 ) ) == 0 )		2451210	22					
ANR	2453930	Condition	( insn & ( 1 << 11 ) ) == 0	975:16:15275:15297	2451210	0	True				
ANR	2453931	EqualityExpression	( insn & ( 1 << 11 ) ) == 0		2451210	0		==			
ANR	2453932	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453933	Identifier	insn		2451210	0					
ANR	2453934	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453935	PrimaryExpression	1		2451210	0					
ANR	2453936	PrimaryExpression	11		2451210	1					
ANR	2453937	PrimaryExpression	0		2451210	1					
ANR	2453938	CompoundStatement		973:41:15234:15234	2451210	1					
ANR	2453939	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	977:16:15319:15356	2451210	0	True				
ANR	2453940	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2451210	0					
ANR	2453941	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2453942	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2453943	ArgumentList	addr		2451210	1					
ANR	2453944	Argument	addr		2451210	0					
ANR	2453945	Identifier	addr		2451210	0					
ANR	2453946	Argument	addr		2451210	1					
ANR	2453947	Identifier	addr		2451210	0					
ANR	2453948	Argument	- offset		2451210	2					
ANR	2453949	UnaryOperationExpression	- offset		2451210	0					
ANR	2453950	UnaryOperator	-		2451210	0					
ANR	2453951	Identifier	offset		2451210	1					
ANR	2453952	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		2451210	23					
ANR	2453953	ForInit	i = 0 ;	981:17:15391:15396	2451210	0	True				
ANR	2453954	AssignmentExpression	i = 0		2451210	0		=			
ANR	2453955	Identifier	i		2451210	0					
ANR	2453956	PrimaryExpression	0		2451210	1					
ANR	2453957	Condition	i < 8	981:24:15398:15402	2451210	1	True				
ANR	2453958	RelationalExpression	i < 8		2451210	0		<			
ANR	2453959	Identifier	i		2451210	0					
ANR	2453960	PrimaryExpression	8		2451210	1					
ANR	2453961	PostIncDecOperationExpression	i ++	981:31:15405:15407	2451210	2	True				
ANR	2453962	Identifier	i		2451210	0					
ANR	2453963	IncDec	++		2451210	1					
ANR	2453964	CompoundStatement		979:36:15344:15344	2451210	3					
ANR	2453965	IfStatement	if ( insn & ( 1 << i ) )		2451210	0					
ANR	2453966	Condition	insn & ( 1 << i )	983:20:15433:15447	2451210	0	True				
ANR	2453967	BitAndExpression	insn & ( 1 << i )		2451210	0		&			
ANR	2453968	Identifier	insn		2451210	0					
ANR	2453969	ShiftExpression	1 << i		2451210	1		<<			
ANR	2453970	PrimaryExpression	1		2451210	0					
ANR	2453971	Identifier	i		2451210	1					
ANR	2453972	CompoundStatement		981:37:15384:15384	2451210	1					
ANR	2453973	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	0					
ANR	2453974	Condition	insn & ( 1 << 11 )	985:24:15477:15492	2451210	0	True				
ANR	2453975	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2453976	Identifier	insn		2451210	0					
ANR	2453977	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2453978	PrimaryExpression	1		2451210	0					
ANR	2453979	PrimaryExpression	11		2451210	1					
ANR	2453980	CompoundStatement		983:42:15429:15429	2451210	1					
ANR	2453981	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	989:24:15557:15581	2451210	0	True				
ANR	2453982	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2453983	Identifier	tmp		2451210	0					
ANR	2453984	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2453985	Callee	tcg_temp_new_i32		2451210	0					
ANR	2453986	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2453987	ArgumentList			2451210	1					
ANR	2453988	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	991:24:15608:15645	2451210	1	True				
ANR	2453989	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2453990	Callee	gen_aa32_ld32u		2451210	0					
ANR	2453991	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2453992	ArgumentList	tmp		2451210	1					
ANR	2453993	Argument	tmp		2451210	0					
ANR	2453994	Identifier	tmp		2451210	0					
ANR	2453995	Argument	addr		2451210	1					
ANR	2453996	Identifier	addr		2451210	0					
ANR	2453997	Argument	IS_USER ( s )		2451210	2					
ANR	2453998	CallExpression	IS_USER ( s )		2451210	0					
ANR	2453999	Callee	IS_USER		2451210	0					
ANR	2454000	Identifier	IS_USER		2451210	0					
ANR	2454001	ArgumentList	s		2451210	1					
ANR	2454002	Argument	s		2451210	0					
ANR	2454003	Identifier	s		2451210	0					
ANR	2454004	ExpressionStatement	"store_reg ( s , i , tmp )"	993:24:15672:15692	2451210	2	True				
ANR	2454005	CallExpression	"store_reg ( s , i , tmp )"		2451210	0					
ANR	2454006	Callee	store_reg		2451210	0					
ANR	2454007	Identifier	store_reg		2451210	0					
ANR	2454008	ArgumentList	s		2451210	1					
ANR	2454009	Argument	s		2451210	0					
ANR	2454010	Identifier	s		2451210	0					
ANR	2454011	Argument	i		2451210	1					
ANR	2454012	Identifier	i		2451210	0					
ANR	2454013	Argument	tmp		2451210	2					
ANR	2454014	Identifier	tmp		2451210	0					
ANR	2454015	ElseStatement	else		2451210	0					
ANR	2454016	CompoundStatement		993:27:15656:15656	2451210	0					
ANR	2454017	ExpressionStatement	"tmp = load_reg ( s , i )"	999:24:15785:15805	2451210	0	True				
ANR	2454018	AssignmentExpression	"tmp = load_reg ( s , i )"		2451210	0		=			
ANR	2454019	Identifier	tmp		2451210	0					
ANR	2454020	CallExpression	"load_reg ( s , i )"		2451210	1					
ANR	2454021	Callee	load_reg		2451210	0					
ANR	2454022	Identifier	load_reg		2451210	0					
ANR	2454023	ArgumentList	s		2451210	1					
ANR	2454024	Argument	s		2451210	0					
ANR	2454025	Identifier	s		2451210	0					
ANR	2454026	Argument	i		2451210	1					
ANR	2454027	Identifier	i		2451210	0					
ANR	2454028	ExpressionStatement	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"	1001:24:15832:15868	2451210	1	True				
ANR	2454029	CallExpression	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2454030	Callee	gen_aa32_st32		2451210	0					
ANR	2454031	Identifier	gen_aa32_st32		2451210	0					
ANR	2454032	ArgumentList	tmp		2451210	1					
ANR	2454033	Argument	tmp		2451210	0					
ANR	2454034	Identifier	tmp		2451210	0					
ANR	2454035	Argument	addr		2451210	1					
ANR	2454036	Identifier	addr		2451210	0					
ANR	2454037	Argument	IS_USER ( s )		2451210	2					
ANR	2454038	CallExpression	IS_USER ( s )		2451210	0					
ANR	2454039	Callee	IS_USER		2451210	0					
ANR	2454040	Identifier	IS_USER		2451210	0					
ANR	2454041	ArgumentList	s		2451210	1					
ANR	2454042	Argument	s		2451210	0					
ANR	2454043	Identifier	s		2451210	0					
ANR	2454044	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1003:24:15895:15917	2451210	2	True				
ANR	2454045	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2454046	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454047	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454048	ArgumentList	tmp		2451210	1					
ANR	2454049	Argument	tmp		2451210	0					
ANR	2454050	Identifier	tmp		2451210	0					
ANR	2454051	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1009:20:16020:16051	2451210	1	True				
ANR	2454052	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2451210	0					
ANR	2454053	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2454054	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2454055	ArgumentList	addr		2451210	1					
ANR	2454056	Argument	addr		2451210	0					
ANR	2454057	Identifier	addr		2451210	0					
ANR	2454058	Argument	addr		2451210	1					
ANR	2454059	Identifier	addr		2451210	0					
ANR	2454060	Argument	4		2451210	2					
ANR	2454061	PrimaryExpression	4		2451210	0					
ANR	2454062	ExpressionStatement	TCGV_UNUSED_I32 ( tmp )	1015:12:16100:16120	2451210	24	True				
ANR	2454063	CallExpression	TCGV_UNUSED_I32 ( tmp )		2451210	0					
ANR	2454064	Callee	TCGV_UNUSED_I32		2451210	0					
ANR	2454065	Identifier	TCGV_UNUSED_I32		2451210	0					
ANR	2454066	ArgumentList	tmp		2451210	1					
ANR	2454067	Argument	tmp		2451210	0					
ANR	2454068	Identifier	tmp		2451210	0					
ANR	2454069	IfStatement	if ( insn & ( 1 << 8 ) )		2451210	25					
ANR	2454070	Condition	insn & ( 1 << 8 )	1017:16:16139:16153	2451210	0	True				
ANR	2454071	BitAndExpression	insn & ( 1 << 8 )		2451210	0		&			
ANR	2454072	Identifier	insn		2451210	0					
ANR	2454073	ShiftExpression	1 << 8		2451210	1		<<			
ANR	2454074	PrimaryExpression	1		2451210	0					
ANR	2454075	PrimaryExpression	8		2451210	1					
ANR	2454076	CompoundStatement		1015:33:16090:16090	2451210	1					
ANR	2454077	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	0					
ANR	2454078	Condition	insn & ( 1 << 11 )	1019:20:16179:16194	2451210	0	True				
ANR	2454079	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2454080	Identifier	insn		2451210	0					
ANR	2454081	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2454082	PrimaryExpression	1		2451210	0					
ANR	2454083	PrimaryExpression	11		2451210	1					
ANR	2454084	CompoundStatement		1017:38:16131:16131	2451210	1					
ANR	2454085	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1023:20:16254:16278	2451210	0	True				
ANR	2454086	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2454087	Identifier	tmp		2451210	0					
ANR	2454088	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2454089	Callee	tcg_temp_new_i32		2451210	0					
ANR	2454090	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2454091	ArgumentList			2451210	1					
ANR	2454092	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	1025:20:16301:16338	2451210	1	True				
ANR	2454093	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2454094	Callee	gen_aa32_ld32u		2451210	0					
ANR	2454095	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2454096	ArgumentList	tmp		2451210	1					
ANR	2454097	Argument	tmp		2451210	0					
ANR	2454098	Identifier	tmp		2451210	0					
ANR	2454099	Argument	addr		2451210	1					
ANR	2454100	Identifier	addr		2451210	0					
ANR	2454101	Argument	IS_USER ( s )		2451210	2					
ANR	2454102	CallExpression	IS_USER ( s )		2451210	0					
ANR	2454103	Callee	IS_USER		2451210	0					
ANR	2454104	Identifier	IS_USER		2451210	0					
ANR	2454105	ArgumentList	s		2451210	1					
ANR	2454106	Argument	s		2451210	0					
ANR	2454107	Identifier	s		2451210	0					
ANR	2454108	ElseStatement	else		2451210	0					
ANR	2454109	CompoundStatement		1029:23:16414:16414	2451210	0					
ANR	2454110	ExpressionStatement	"tmp = load_reg ( s , 14 )"	1035:20:16538:16559	2451210	0	True				
ANR	2454111	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2451210	0		=			
ANR	2454112	Identifier	tmp		2451210	0					
ANR	2454113	CallExpression	"load_reg ( s , 14 )"		2451210	1					
ANR	2454114	Callee	load_reg		2451210	0					
ANR	2454115	Identifier	load_reg		2451210	0					
ANR	2454116	ArgumentList	s		2451210	1					
ANR	2454117	Argument	s		2451210	0					
ANR	2454118	Identifier	s		2451210	0					
ANR	2454119	Argument	14		2451210	1					
ANR	2454120	PrimaryExpression	14		2451210	0					
ANR	2454121	ExpressionStatement	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"	1037:20:16582:16618	2451210	1	True				
ANR	2454122	CallExpression	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2454123	Callee	gen_aa32_st32		2451210	0					
ANR	2454124	Identifier	gen_aa32_st32		2451210	0					
ANR	2454125	ArgumentList	tmp		2451210	1					
ANR	2454126	Argument	tmp		2451210	0					
ANR	2454127	Identifier	tmp		2451210	0					
ANR	2454128	Argument	addr		2451210	1					
ANR	2454129	Identifier	addr		2451210	0					
ANR	2454130	Argument	IS_USER ( s )		2451210	2					
ANR	2454131	CallExpression	IS_USER ( s )		2451210	0					
ANR	2454132	Callee	IS_USER		2451210	0					
ANR	2454133	Identifier	IS_USER		2451210	0					
ANR	2454134	ArgumentList	s		2451210	1					
ANR	2454135	Argument	s		2451210	0					
ANR	2454136	Identifier	s		2451210	0					
ANR	2454137	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1039:20:16641:16663	2451210	2	True				
ANR	2454138	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2454139	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454140	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454141	ArgumentList	tmp		2451210	1					
ANR	2454142	Argument	tmp		2451210	0					
ANR	2454143	Identifier	tmp		2451210	0					
ANR	2454144	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1043:16:16701:16732	2451210	1	True				
ANR	2454145	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2451210	0					
ANR	2454146	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2454147	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2454148	ArgumentList	addr		2451210	1					
ANR	2454149	Argument	addr		2451210	0					
ANR	2454150	Identifier	addr		2451210	0					
ANR	2454151	Argument	addr		2451210	1					
ANR	2454152	Identifier	addr		2451210	0					
ANR	2454153	Argument	4		2451210	2					
ANR	2454154	PrimaryExpression	4		2451210	0					
ANR	2454155	IfStatement	if ( ( insn & ( 1 << 11 ) ) == 0 )		2451210	26					
ANR	2454156	Condition	( insn & ( 1 << 11 ) ) == 0	1047:16:16766:16788	2451210	0	True				
ANR	2454157	EqualityExpression	( insn & ( 1 << 11 ) ) == 0		2451210	0		==			
ANR	2454158	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2454159	Identifier	insn		2451210	0					
ANR	2454160	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2454161	PrimaryExpression	1		2451210	0					
ANR	2454162	PrimaryExpression	11		2451210	1					
ANR	2454163	PrimaryExpression	0		2451210	1					
ANR	2454164	CompoundStatement		1045:41:16725:16725	2451210	1					
ANR	2454165	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	1049:16:16810:16847	2451210	0	True				
ANR	2454166	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2451210	0					
ANR	2454167	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2454168	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2454169	ArgumentList	addr		2451210	1					
ANR	2454170	Argument	addr		2451210	0					
ANR	2454171	Identifier	addr		2451210	0					
ANR	2454172	Argument	addr		2451210	1					
ANR	2454173	Identifier	addr		2451210	0					
ANR	2454174	Argument	- offset		2451210	2					
ANR	2454175	UnaryOperationExpression	- offset		2451210	0					
ANR	2454176	UnaryOperator	-		2451210	0					
ANR	2454177	Identifier	offset		2451210	1					
ANR	2454178	ExpressionStatement	"store_reg ( s , 13 , addr )"	1055:12:16929:16951	2451210	27	True				
ANR	2454179	CallExpression	"store_reg ( s , 13 , addr )"		2451210	0					
ANR	2454180	Callee	store_reg		2451210	0					
ANR	2454181	Identifier	store_reg		2451210	0					
ANR	2454182	ArgumentList	s		2451210	1					
ANR	2454183	Argument	s		2451210	0					
ANR	2454184	Identifier	s		2451210	0					
ANR	2454185	Argument	13		2451210	1					
ANR	2454186	PrimaryExpression	13		2451210	0					
ANR	2454187	Argument	addr		2451210	2					
ANR	2454188	Identifier	addr		2451210	0					
ANR	2454189	IfStatement	if ( ( insn & 0x0900 ) == 0x0900 )		2451210	28					
ANR	2454190	Condition	( insn & 0x0900 ) == 0x0900	1059:16:17010:17034	2451210	0	True				
ANR	2454191	EqualityExpression	( insn & 0x0900 ) == 0x0900		2451210	0		==			
ANR	2454192	BitAndExpression	insn & 0x0900		2451210	0		&			
ANR	2454193	Identifier	insn		2451210	0					
ANR	2454194	PrimaryExpression	0x0900		2451210	1					
ANR	2454195	PrimaryExpression	0x0900		2451210	1					
ANR	2454196	CompoundStatement		1057:43:16971:16971	2451210	1					
ANR	2454197	ExpressionStatement	"store_reg_from_load ( env , s , 15 , tmp )"	1061:16:17056:17092	2451210	0	True				
ANR	2454198	CallExpression	"store_reg_from_load ( env , s , 15 , tmp )"		2451210	0					
ANR	2454199	Callee	store_reg_from_load		2451210	0					
ANR	2454200	Identifier	store_reg_from_load		2451210	0					
ANR	2454201	ArgumentList	env		2451210	1					
ANR	2454202	Argument	env		2451210	0					
ANR	2454203	Identifier	env		2451210	0					
ANR	2454204	Argument	s		2451210	1					
ANR	2454205	Identifier	s		2451210	0					
ANR	2454206	Argument	15		2451210	2					
ANR	2454207	PrimaryExpression	15		2451210	0					
ANR	2454208	Argument	tmp		2451210	3					
ANR	2454209	Identifier	tmp		2451210	0					
ANR	2454210	BreakStatement	break ;	1065:12:17122:17127	2451210	29	True				
ANR	2454211	Label	case 1 :	1069:8:17140:17146	2451210	30	True				
ANR	2454212	Label	case 3 :	1069:16:17148:17154	2451210	31	True				
ANR	2454213	Label	case 9 :	1069:24:17156:17162	2451210	32	True				
ANR	2454214	Label	case 11 :	1069:32:17164:17171	2451210	33	True				
ANR	2454215	ExpressionStatement	rm = insn & 7	1071:12:17196:17209	2451210	34	True				
ANR	2454216	AssignmentExpression	rm = insn & 7		2451210	0		=			
ANR	2454217	Identifier	rm		2451210	0					
ANR	2454218	BitAndExpression	insn & 7		2451210	1		&			
ANR	2454219	Identifier	insn		2451210	0					
ANR	2454220	PrimaryExpression	7		2451210	1					
ANR	2454221	ExpressionStatement	"tmp = load_reg ( s , rm )"	1073:12:17224:17245	2451210	35	True				
ANR	2454222	AssignmentExpression	"tmp = load_reg ( s , rm )"		2451210	0		=			
ANR	2454223	Identifier	tmp		2451210	0					
ANR	2454224	CallExpression	"load_reg ( s , rm )"		2451210	1					
ANR	2454225	Callee	load_reg		2451210	0					
ANR	2454226	Identifier	load_reg		2451210	0					
ANR	2454227	ArgumentList	s		2451210	1					
ANR	2454228	Argument	s		2451210	0					
ANR	2454229	Identifier	s		2451210	0					
ANR	2454230	Argument	rm		2451210	1					
ANR	2454231	Identifier	rm		2451210	0					
ANR	2454232	ExpressionStatement	s -> condlabel = gen_new_label ( )	1075:12:17260:17290	2451210	36	True				
ANR	2454233	AssignmentExpression	s -> condlabel = gen_new_label ( )		2451210	0		=			
ANR	2454234	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2454235	Identifier	s		2451210	0					
ANR	2454236	Identifier	condlabel		2451210	1					
ANR	2454237	CallExpression	gen_new_label ( )		2451210	1					
ANR	2454238	Callee	gen_new_label		2451210	0					
ANR	2454239	Identifier	gen_new_label		2451210	0					
ANR	2454240	ArgumentList			2451210	1					
ANR	2454241	ExpressionStatement	s -> condjmp = 1	1077:12:17305:17319	2451210	37	True				
ANR	2454242	AssignmentExpression	s -> condjmp = 1		2451210	0		=			
ANR	2454243	PtrMemberAccess	s -> condjmp		2451210	0					
ANR	2454244	Identifier	s		2451210	0					
ANR	2454245	Identifier	condjmp		2451210	1					
ANR	2454246	PrimaryExpression	1		2451210	1					
ANR	2454247	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	38					
ANR	2454248	Condition	insn & ( 1 << 11 )	1079:16:17338:17353	2451210	0	True				
ANR	2454249	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2454250	Identifier	insn		2451210	0					
ANR	2454251	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2454252	PrimaryExpression	1		2451210	0					
ANR	2454253	PrimaryExpression	11		2451210	1					
ANR	2454254	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp , 0 , s -> condlabel )"	1081:16:17373:17427	2451210	1	True				
ANR	2454255	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp , 0 , s -> condlabel )"		2451210	0					
ANR	2454256	Callee	tcg_gen_brcondi_i32		2451210	0					
ANR	2454257	Identifier	tcg_gen_brcondi_i32		2451210	0					
ANR	2454258	ArgumentList	TCG_COND_EQ		2451210	1					
ANR	2454259	Argument	TCG_COND_EQ		2451210	0					
ANR	2454260	Identifier	TCG_COND_EQ		2451210	0					
ANR	2454261	Argument	tmp		2451210	1					
ANR	2454262	Identifier	tmp		2451210	0					
ANR	2454263	Argument	0		2451210	2					
ANR	2454264	PrimaryExpression	0		2451210	0					
ANR	2454265	Argument	s -> condlabel		2451210	3					
ANR	2454266	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2454267	Identifier	s		2451210	0					
ANR	2454268	Identifier	condlabel		2451210	1					
ANR	2454269	ElseStatement	else		2451210	0					
ANR	2454270	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , tmp , 0 , s -> condlabel )"	1085:16:17464:17518	2451210	0	True				
ANR	2454271	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , tmp , 0 , s -> condlabel )"		2451210	0					
ANR	2454272	Callee	tcg_gen_brcondi_i32		2451210	0					
ANR	2454273	Identifier	tcg_gen_brcondi_i32		2451210	0					
ANR	2454274	ArgumentList	TCG_COND_NE		2451210	1					
ANR	2454275	Argument	TCG_COND_NE		2451210	0					
ANR	2454276	Identifier	TCG_COND_NE		2451210	0					
ANR	2454277	Argument	tmp		2451210	1					
ANR	2454278	Identifier	tmp		2451210	0					
ANR	2454279	Argument	0		2451210	2					
ANR	2454280	PrimaryExpression	0		2451210	0					
ANR	2454281	Argument	s -> condlabel		2451210	3					
ANR	2454282	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2454283	Identifier	s		2451210	0					
ANR	2454284	Identifier	condlabel		2451210	1					
ANR	2454285	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1087:12:17533:17555	2451210	39	True				
ANR	2454286	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2454287	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454288	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454289	ArgumentList	tmp		2451210	1					
ANR	2454290	Argument	tmp		2451210	0					
ANR	2454291	Identifier	tmp		2451210	0					
ANR	2454292	ExpressionStatement	offset = ( ( insn & 0xf8 ) >> 2 ) | ( insn & 0x200 ) >> 3	1089:12:17570:17621	2451210	40	True				
ANR	2454293	AssignmentExpression	offset = ( ( insn & 0xf8 ) >> 2 ) | ( insn & 0x200 ) >> 3		2451210	0		=			
ANR	2454294	Identifier	offset		2451210	0					
ANR	2454295	InclusiveOrExpression	( ( insn & 0xf8 ) >> 2 ) | ( insn & 0x200 ) >> 3		2451210	1		|			
ANR	2454296	ShiftExpression	( insn & 0xf8 ) >> 2		2451210	0		>>			
ANR	2454297	BitAndExpression	insn & 0xf8		2451210	0		&			
ANR	2454298	Identifier	insn		2451210	0					
ANR	2454299	PrimaryExpression	0xf8		2451210	1					
ANR	2454300	PrimaryExpression	2		2451210	1					
ANR	2454301	ShiftExpression	( insn & 0x200 ) >> 3		2451210	1		>>			
ANR	2454302	BitAndExpression	insn & 0x200		2451210	0		&			
ANR	2454303	Identifier	insn		2451210	0					
ANR	2454304	PrimaryExpression	0x200		2451210	1					
ANR	2454305	PrimaryExpression	3		2451210	1					
ANR	2454306	ExpressionStatement	val = ( uint32_t ) s -> pc + 2	1091:12:17636:17661	2451210	41	True				
ANR	2454307	AssignmentExpression	val = ( uint32_t ) s -> pc + 2		2451210	0		=			
ANR	2454308	Identifier	val		2451210	0					
ANR	2454309	AdditiveExpression	( uint32_t ) s -> pc + 2		2451210	1		+			
ANR	2454310	CastExpression	( uint32_t ) s -> pc		2451210	0					
ANR	2454311	CastTarget	uint32_t		2451210	0					
ANR	2454312	PtrMemberAccess	s -> pc		2451210	1					
ANR	2454313	Identifier	s		2451210	0					
ANR	2454314	Identifier	pc		2451210	1					
ANR	2454315	PrimaryExpression	2		2451210	1					
ANR	2454316	ExpressionStatement	val += offset	1093:12:17676:17689	2451210	42	True				
ANR	2454317	AssignmentExpression	val += offset		2451210	0		+=			
ANR	2454318	Identifier	val		2451210	0					
ANR	2454319	Identifier	offset		2451210	1					
ANR	2454320	ExpressionStatement	"gen_jmp ( s , val )"	1095:12:17704:17719	2451210	43	True				
ANR	2454321	CallExpression	"gen_jmp ( s , val )"		2451210	0					
ANR	2454322	Callee	gen_jmp		2451210	0					
ANR	2454323	Identifier	gen_jmp		2451210	0					
ANR	2454324	ArgumentList	s		2451210	1					
ANR	2454325	Argument	s		2451210	0					
ANR	2454326	Identifier	s		2451210	0					
ANR	2454327	Argument	val		2451210	1					
ANR	2454328	Identifier	val		2451210	0					
ANR	2454329	BreakStatement	break ;	1097:12:17734:17739	2451210	44	True				
ANR	2454330	Label	case 15 :	1101:8:17752:17759	2451210	45	True				
ANR	2454331	IfStatement	if ( ( insn & 0xf ) == 0 )		2451210	46					
ANR	2454332	Condition	( insn & 0xf ) == 0	1103:16:17799:17815	2451210	0	True				
ANR	2454333	EqualityExpression	( insn & 0xf ) == 0		2451210	0		==			
ANR	2454334	BitAndExpression	insn & 0xf		2451210	0		&			
ANR	2454335	Identifier	insn		2451210	0					
ANR	2454336	PrimaryExpression	0xf		2451210	1					
ANR	2454337	PrimaryExpression	0		2451210	1					
ANR	2454338	CompoundStatement		1101:35:17752:17752	2451210	1					
ANR	2454339	ExpressionStatement	"gen_nop_hint ( s , ( insn >> 4 ) & 0xf )"	1105:16:17837:17871	2451210	0	True				
ANR	2454340	CallExpression	"gen_nop_hint ( s , ( insn >> 4 ) & 0xf )"		2451210	0					
ANR	2454341	Callee	gen_nop_hint		2451210	0					
ANR	2454342	Identifier	gen_nop_hint		2451210	0					
ANR	2454343	ArgumentList	s		2451210	1					
ANR	2454344	Argument	s		2451210	0					
ANR	2454345	Identifier	s		2451210	0					
ANR	2454346	Argument	( insn >> 4 ) & 0xf		2451210	1					
ANR	2454347	BitAndExpression	( insn >> 4 ) & 0xf		2451210	0		&			
ANR	2454348	ShiftExpression	insn >> 4		2451210	0		>>			
ANR	2454349	Identifier	insn		2451210	0					
ANR	2454350	PrimaryExpression	4		2451210	1					
ANR	2454351	PrimaryExpression	0xf		2451210	1					
ANR	2454352	BreakStatement	break ;	1107:16:17890:17895	2451210	1	True				
ANR	2454353	ExpressionStatement	s -> condexec_cond = ( insn >> 4 ) & 0xe	1113:12:17954:17990	2451210	47	True				
ANR	2454354	AssignmentExpression	s -> condexec_cond = ( insn >> 4 ) & 0xe		2451210	0		=			
ANR	2454355	PtrMemberAccess	s -> condexec_cond		2451210	0					
ANR	2454356	Identifier	s		2451210	0					
ANR	2454357	Identifier	condexec_cond		2451210	1					
ANR	2454358	BitAndExpression	( insn >> 4 ) & 0xe		2451210	1		&			
ANR	2454359	ShiftExpression	insn >> 4		2451210	0		>>			
ANR	2454360	Identifier	insn		2451210	0					
ANR	2454361	PrimaryExpression	4		2451210	1					
ANR	2454362	PrimaryExpression	0xe		2451210	1					
ANR	2454363	ExpressionStatement	s -> condexec_mask = insn & 0x1f	1115:12:18005:18035	2451210	48	True				
ANR	2454364	AssignmentExpression	s -> condexec_mask = insn & 0x1f		2451210	0		=			
ANR	2454365	PtrMemberAccess	s -> condexec_mask		2451210	0					
ANR	2454366	Identifier	s		2451210	0					
ANR	2454367	Identifier	condexec_mask		2451210	1					
ANR	2454368	BitAndExpression	insn & 0x1f		2451210	1		&			
ANR	2454369	Identifier	insn		2451210	0					
ANR	2454370	PrimaryExpression	0x1f		2451210	1					
ANR	2454371	BreakStatement	break ;	1119:12:18128:18133	2451210	49	True				
ANR	2454372	Label	case 0xe :	1123:8:18146:18154	2451210	50	True				
ANR	2454373	ExpressionStatement	ARCH ( 5 )	1125:12:18180:18187	2451210	51	True				
ANR	2454374	CallExpression	ARCH ( 5 )		2451210	0					
ANR	2454375	Callee	ARCH		2451210	0					
ANR	2454376	Identifier	ARCH		2451210	0					
ANR	2454377	ArgumentList	5		2451210	1					
ANR	2454378	Argument	5		2451210	0					
ANR	2454379	PrimaryExpression	5		2451210	0					
ANR	2454380	ExpressionStatement	"gen_exception_insn ( s , 2 , EXCP_BKPT )"	1127:12:18202:18237	2451210	52	True				
ANR	2454381	CallExpression	"gen_exception_insn ( s , 2 , EXCP_BKPT )"		2451210	0					
ANR	2454382	Callee	gen_exception_insn		2451210	0					
ANR	2454383	Identifier	gen_exception_insn		2451210	0					
ANR	2454384	ArgumentList	s		2451210	1					
ANR	2454385	Argument	s		2451210	0					
ANR	2454386	Identifier	s		2451210	0					
ANR	2454387	Argument	2		2451210	1					
ANR	2454388	PrimaryExpression	2		2451210	0					
ANR	2454389	Argument	EXCP_BKPT		2451210	2					
ANR	2454390	Identifier	EXCP_BKPT		2451210	0					
ANR	2454391	BreakStatement	break ;	1129:12:18252:18257	2451210	53	True				
ANR	2454392	Label	case 0xa :	1133:8:18270:18278	2451210	54	True				
ANR	2454393	ExpressionStatement	ARCH ( 6 )	1135:12:18303:18310	2451210	55	True				
ANR	2454394	CallExpression	ARCH ( 6 )		2451210	0					
ANR	2454395	Callee	ARCH		2451210	0					
ANR	2454396	Identifier	ARCH		2451210	0					
ANR	2454397	ArgumentList	6		2451210	1					
ANR	2454398	Argument	6		2451210	0					
ANR	2454399	PrimaryExpression	6		2451210	0					
ANR	2454400	ExpressionStatement	rn = ( insn >> 3 ) & 0x7	1137:12:18325:18347	2451210	56	True				
ANR	2454401	AssignmentExpression	rn = ( insn >> 3 ) & 0x7		2451210	0		=			
ANR	2454402	Identifier	rn		2451210	0					
ANR	2454403	BitAndExpression	( insn >> 3 ) & 0x7		2451210	1		&			
ANR	2454404	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2454405	Identifier	insn		2451210	0					
ANR	2454406	PrimaryExpression	3		2451210	1					
ANR	2454407	PrimaryExpression	0x7		2451210	1					
ANR	2454408	ExpressionStatement	rd = insn & 0x7	1139:12:18362:18377	2451210	57	True				
ANR	2454409	AssignmentExpression	rd = insn & 0x7		2451210	0		=			
ANR	2454410	Identifier	rd		2451210	0					
ANR	2454411	BitAndExpression	insn & 0x7		2451210	1		&			
ANR	2454412	Identifier	insn		2451210	0					
ANR	2454413	PrimaryExpression	0x7		2451210	1					
ANR	2454414	ExpressionStatement	"tmp = load_reg ( s , rn )"	1141:12:18392:18413	2451210	58	True				
ANR	2454415	AssignmentExpression	"tmp = load_reg ( s , rn )"		2451210	0		=			
ANR	2454416	Identifier	tmp		2451210	0					
ANR	2454417	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2454418	Callee	load_reg		2451210	0					
ANR	2454419	Identifier	load_reg		2451210	0					
ANR	2454420	ArgumentList	s		2451210	1					
ANR	2454421	Argument	s		2451210	0					
ANR	2454422	Identifier	s		2451210	0					
ANR	2454423	Argument	rn		2451210	1					
ANR	2454424	Identifier	rn		2451210	0					
ANR	2454425	SwitchStatement	switch ( ( insn >> 6 ) & 3 )		2451210	59					
ANR	2454426	Condition	( insn >> 6 ) & 3	1143:20:18436:18450	2451210	0	True				
ANR	2454427	BitAndExpression	( insn >> 6 ) & 3		2451210	0		&			
ANR	2454428	ShiftExpression	insn >> 6		2451210	0		>>			
ANR	2454429	Identifier	insn		2451210	0					
ANR	2454430	PrimaryExpression	6		2451210	1					
ANR	2454431	PrimaryExpression	3		2451210	1					
ANR	2454432	CompoundStatement		1141:37:18387:18387	2451210	1					
ANR	2454433	Label	case 0 :	1145:12:18468:18474	2451210	0	True				
ANR	2454434	ExpressionStatement	"tcg_gen_bswap32_i32 ( tmp , tmp )"	1145:20:18476:18505	2451210	1	True				
ANR	2454435	CallExpression	"tcg_gen_bswap32_i32 ( tmp , tmp )"		2451210	0					
ANR	2454436	Callee	tcg_gen_bswap32_i32		2451210	0					
ANR	2454437	Identifier	tcg_gen_bswap32_i32		2451210	0					
ANR	2454438	ArgumentList	tmp		2451210	1					
ANR	2454439	Argument	tmp		2451210	0					
ANR	2454440	Identifier	tmp		2451210	0					
ANR	2454441	Argument	tmp		2451210	1					
ANR	2454442	Identifier	tmp		2451210	0					
ANR	2454443	BreakStatement	break ;	1145:51:18507:18512	2451210	2	True				
ANR	2454444	Label	case 1 :	1147:12:18527:18533	2451210	3	True				
ANR	2454445	ExpressionStatement	gen_rev16 ( tmp )	1147:20:18535:18549	2451210	4	True				
ANR	2454446	CallExpression	gen_rev16 ( tmp )		2451210	0					
ANR	2454447	Callee	gen_rev16		2451210	0					
ANR	2454448	Identifier	gen_rev16		2451210	0					
ANR	2454449	ArgumentList	tmp		2451210	1					
ANR	2454450	Argument	tmp		2451210	0					
ANR	2454451	Identifier	tmp		2451210	0					
ANR	2454452	BreakStatement	break ;	1147:36:18551:18556	2451210	5	True				
ANR	2454453	Label	case 3 :	1149:12:18571:18577	2451210	6	True				
ANR	2454454	ExpressionStatement	gen_revsh ( tmp )	1149:20:18579:18593	2451210	7	True				
ANR	2454455	CallExpression	gen_revsh ( tmp )		2451210	0					
ANR	2454456	Callee	gen_revsh		2451210	0					
ANR	2454457	Identifier	gen_revsh		2451210	0					
ANR	2454458	ArgumentList	tmp		2451210	1					
ANR	2454459	Argument	tmp		2451210	0					
ANR	2454460	Identifier	tmp		2451210	0					
ANR	2454461	BreakStatement	break ;	1149:36:18595:18600	2451210	8	True				
ANR	2454462	Label	default :	1151:12:18615:18622	2451210	9	True				
ANR	2454463	Identifier	default		2451210	0					
ANR	2454464	GotoStatement	goto illegal_op ;	1151:21:18624:18639	2451210	10	True				
ANR	2454465	Identifier	illegal_op		2451210	0					
ANR	2454466	ExpressionStatement	"store_reg ( s , rd , tmp )"	1155:12:18669:18690	2451210	60	True				
ANR	2454467	CallExpression	"store_reg ( s , rd , tmp )"		2451210	0					
ANR	2454468	Callee	store_reg		2451210	0					
ANR	2454469	Identifier	store_reg		2451210	0					
ANR	2454470	ArgumentList	s		2451210	1					
ANR	2454471	Argument	s		2451210	0					
ANR	2454472	Identifier	s		2451210	0					
ANR	2454473	Argument	rd		2451210	1					
ANR	2454474	Identifier	rd		2451210	0					
ANR	2454475	Argument	tmp		2451210	2					
ANR	2454476	Identifier	tmp		2451210	0					
ANR	2454477	BreakStatement	break ;	1157:12:18705:18710	2451210	61	True				
ANR	2454478	Label	case 6 :	1161:8:18723:18729	2451210	62	True				
ANR	2454479	SwitchStatement	switch ( ( insn >> 5 ) & 7 )		2451210	63					
ANR	2454480	Condition	( insn >> 5 ) & 7	1163:20:18752:18766	2451210	0	True				
ANR	2454481	BitAndExpression	( insn >> 5 ) & 7		2451210	0		&			
ANR	2454482	ShiftExpression	insn >> 5		2451210	0		>>			
ANR	2454483	Identifier	insn		2451210	0					
ANR	2454484	PrimaryExpression	5		2451210	1					
ANR	2454485	PrimaryExpression	7		2451210	1					
ANR	2454486	CompoundStatement		1161:37:18703:18703	2451210	1					
ANR	2454487	Label	case 2 :	1165:12:18784:18790	2451210	0	True				
ANR	2454488	ExpressionStatement	ARCH ( 6 )	1169:16:18839:18846	2451210	1	True				
ANR	2454489	CallExpression	ARCH ( 6 )		2451210	0					
ANR	2454490	Callee	ARCH		2451210	0					
ANR	2454491	Identifier	ARCH		2451210	0					
ANR	2454492	ArgumentList	6		2451210	1					
ANR	2454493	Argument	6		2451210	0					
ANR	2454494	PrimaryExpression	6		2451210	0					
ANR	2454495	IfStatement	if ( ( ( insn >> 3 ) & 1 ) != s -> bswap_code )		2451210	2					
ANR	2454496	Condition	( ( insn >> 3 ) & 1 ) != s -> bswap_code	1171:20:18869:18902	2451210	0	True				
ANR	2454497	EqualityExpression	( ( insn >> 3 ) & 1 ) != s -> bswap_code		2451210	0		!=			
ANR	2454498	BitAndExpression	( insn >> 3 ) & 1		2451210	0		&			
ANR	2454499	ShiftExpression	insn >> 3		2451210	0		>>			
ANR	2454500	Identifier	insn		2451210	0					
ANR	2454501	PrimaryExpression	3		2451210	1					
ANR	2454502	PrimaryExpression	1		2451210	1					
ANR	2454503	PtrMemberAccess	s -> bswap_code		2451210	1					
ANR	2454504	Identifier	s		2451210	0					
ANR	2454505	Identifier	bswap_code		2451210	1					
ANR	2454506	CompoundStatement		1169:56:18839:18839	2451210	1					
ANR	2454507	ExpressionStatement	"qemu_log_mask ( LOG_UNIMP , ""arm: unimplemented setend\\n"" )"	1175:20:19001:19056	2451210	0	True				
ANR	2454508	CallExpression	"qemu_log_mask ( LOG_UNIMP , ""arm: unimplemented setend\\n"" )"		2451210	0					
ANR	2454509	Callee	qemu_log_mask		2451210	0					
ANR	2454510	Identifier	qemu_log_mask		2451210	0					
ANR	2454511	ArgumentList	LOG_UNIMP		2451210	1					
ANR	2454512	Argument	LOG_UNIMP		2451210	0					
ANR	2454513	Identifier	LOG_UNIMP		2451210	0					
ANR	2454514	Argument	"""arm: unimplemented setend\\n"""		2451210	1					
ANR	2454515	PrimaryExpression	"""arm: unimplemented setend\\n"""		2451210	0					
ANR	2454516	GotoStatement	goto illegal_op ;	1177:20:19079:19094	2451210	1	True				
ANR	2454517	Identifier	illegal_op		2451210	0					
ANR	2454518	BreakStatement	break ;	1181:16:19132:19137	2451210	3	True				
ANR	2454519	Label	case 3 :	1183:12:19152:19158	2451210	4	True				
ANR	2454520	ExpressionStatement	ARCH ( 6 )	1187:16:19204:19211	2451210	5	True				
ANR	2454521	CallExpression	ARCH ( 6 )		2451210	0					
ANR	2454522	Callee	ARCH		2451210	0					
ANR	2454523	Identifier	ARCH		2451210	0					
ANR	2454524	ArgumentList	6		2451210	1					
ANR	2454525	Argument	6		2451210	0					
ANR	2454526	PrimaryExpression	6		2451210	0					
ANR	2454527	IfStatement	if ( IS_USER ( s ) )		2451210	6					
ANR	2454528	Condition	IS_USER ( s )	1189:20:19234:19243	2451210	0	True				
ANR	2454529	CallExpression	IS_USER ( s )		2451210	0					
ANR	2454530	Callee	IS_USER		2451210	0					
ANR	2454531	Identifier	IS_USER		2451210	0					
ANR	2454532	ArgumentList	s		2451210	1					
ANR	2454533	Argument	s		2451210	0					
ANR	2454534	Identifier	s		2451210	0					
ANR	2454535	CompoundStatement		1187:32:19180:19180	2451210	1					
ANR	2454536	BreakStatement	break ;	1191:20:19269:19274	2451210	0	True				
ANR	2454537	IfStatement	if ( IS_M ( env ) )		2451210	7					
ANR	2454538	Condition	IS_M ( env )	1195:20:19316:19324	2451210	0	True				
ANR	2454539	CallExpression	IS_M ( env )		2451210	0					
ANR	2454540	Callee	IS_M		2451210	0					
ANR	2454541	Identifier	IS_M		2451210	0					
ANR	2454542	ArgumentList	env		2451210	1					
ANR	2454543	Argument	env		2451210	0					
ANR	2454544	Identifier	env		2451210	0					
ANR	2454545	CompoundStatement		1193:31:19261:19261	2451210	1					
ANR	2454546	ExpressionStatement	tmp = tcg_const_i32 ( ( insn & ( 1 << 4 ) ) != 0 )	1197:20:19350:19393	2451210	0	True				
ANR	2454547	AssignmentExpression	tmp = tcg_const_i32 ( ( insn & ( 1 << 4 ) ) != 0 )		2451210	0		=			
ANR	2454548	Identifier	tmp		2451210	0					
ANR	2454549	CallExpression	tcg_const_i32 ( ( insn & ( 1 << 4 ) ) != 0 )		2451210	1					
ANR	2454550	Callee	tcg_const_i32		2451210	0					
ANR	2454551	Identifier	tcg_const_i32		2451210	0					
ANR	2454552	ArgumentList	( insn & ( 1 << 4 ) ) != 0		2451210	1					
ANR	2454553	Argument	( insn & ( 1 << 4 ) ) != 0		2451210	0					
ANR	2454554	EqualityExpression	( insn & ( 1 << 4 ) ) != 0		2451210	0		!=			
ANR	2454555	BitAndExpression	insn & ( 1 << 4 )		2451210	0		&			
ANR	2454556	Identifier	insn		2451210	0					
ANR	2454557	ShiftExpression	1 << 4		2451210	1		<<			
ANR	2454558	PrimaryExpression	1		2451210	0					
ANR	2454559	PrimaryExpression	4		2451210	1					
ANR	2454560	PrimaryExpression	0		2451210	1					
ANR	2454561	IfStatement	if ( insn & 1 )		2451210	1					
ANR	2454562	Condition	insn & 1	1201:24:19457:19464	2451210	0	True				
ANR	2454563	BitAndExpression	insn & 1		2451210	0		&			
ANR	2454564	Identifier	insn		2451210	0					
ANR	2454565	PrimaryExpression	1		2451210	1					
ANR	2454566	CompoundStatement		1199:34:19401:19401	2451210	1					
ANR	2454567	ExpressionStatement	addr = tcg_const_i32 ( 19 )	1203:24:19494:19518	2451210	0	True				
ANR	2454568	AssignmentExpression	addr = tcg_const_i32 ( 19 )		2451210	0		=			
ANR	2454569	Identifier	addr		2451210	0					
ANR	2454570	CallExpression	tcg_const_i32 ( 19 )		2451210	1					
ANR	2454571	Callee	tcg_const_i32		2451210	0					
ANR	2454572	Identifier	tcg_const_i32		2451210	0					
ANR	2454573	ArgumentList	19		2451210	1					
ANR	2454574	Argument	19		2451210	0					
ANR	2454575	PrimaryExpression	19		2451210	0					
ANR	2454576	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1205:24:19545:19583	2451210	1	True				
ANR	2454577	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2451210	0					
ANR	2454578	Callee	gen_helper_v7m_msr		2451210	0					
ANR	2454579	Identifier	gen_helper_v7m_msr		2451210	0					
ANR	2454580	ArgumentList	cpu_env		2451210	1					
ANR	2454581	Argument	cpu_env		2451210	0					
ANR	2454582	Identifier	cpu_env		2451210	0					
ANR	2454583	Argument	addr		2451210	1					
ANR	2454584	Identifier	addr		2451210	0					
ANR	2454585	Argument	tmp		2451210	2					
ANR	2454586	Identifier	tmp		2451210	0					
ANR	2454587	ExpressionStatement	tcg_temp_free_i32 ( addr )	1207:24:19610:19633	2451210	2	True				
ANR	2454588	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2454589	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454590	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454591	ArgumentList	addr		2451210	1					
ANR	2454592	Argument	addr		2451210	0					
ANR	2454593	Identifier	addr		2451210	0					
ANR	2454594	IfStatement	if ( insn & 2 )		2451210	2					
ANR	2454595	Condition	insn & 2	1213:24:19718:19725	2451210	0	True				
ANR	2454596	BitAndExpression	insn & 2		2451210	0		&			
ANR	2454597	Identifier	insn		2451210	0					
ANR	2454598	PrimaryExpression	2		2451210	1					
ANR	2454599	CompoundStatement		1211:34:19662:19662	2451210	1					
ANR	2454600	ExpressionStatement	addr = tcg_const_i32 ( 16 )	1215:24:19755:19779	2451210	0	True				
ANR	2454601	AssignmentExpression	addr = tcg_const_i32 ( 16 )		2451210	0		=			
ANR	2454602	Identifier	addr		2451210	0					
ANR	2454603	CallExpression	tcg_const_i32 ( 16 )		2451210	1					
ANR	2454604	Callee	tcg_const_i32		2451210	0					
ANR	2454605	Identifier	tcg_const_i32		2451210	0					
ANR	2454606	ArgumentList	16		2451210	1					
ANR	2454607	Argument	16		2451210	0					
ANR	2454608	PrimaryExpression	16		2451210	0					
ANR	2454609	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1217:24:19806:19844	2451210	1	True				
ANR	2454610	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2451210	0					
ANR	2454611	Callee	gen_helper_v7m_msr		2451210	0					
ANR	2454612	Identifier	gen_helper_v7m_msr		2451210	0					
ANR	2454613	ArgumentList	cpu_env		2451210	1					
ANR	2454614	Argument	cpu_env		2451210	0					
ANR	2454615	Identifier	cpu_env		2451210	0					
ANR	2454616	Argument	addr		2451210	1					
ANR	2454617	Identifier	addr		2451210	0					
ANR	2454618	Argument	tmp		2451210	2					
ANR	2454619	Identifier	tmp		2451210	0					
ANR	2454620	ExpressionStatement	tcg_temp_free_i32 ( addr )	1219:24:19871:19894	2451210	2	True				
ANR	2454621	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2454622	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454623	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454624	ArgumentList	addr		2451210	1					
ANR	2454625	Argument	addr		2451210	0					
ANR	2454626	Identifier	addr		2451210	0					
ANR	2454627	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1223:20:19940:19962	2451210	3	True				
ANR	2454628	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2454629	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454630	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454631	ArgumentList	tmp		2451210	1					
ANR	2454632	Argument	tmp		2451210	0					
ANR	2454633	Identifier	tmp		2451210	0					
ANR	2454634	ExpressionStatement	gen_lookup_tb ( s )	1225:20:19985:20001	2451210	4	True				
ANR	2454635	CallExpression	gen_lookup_tb ( s )		2451210	0					
ANR	2454636	Callee	gen_lookup_tb		2451210	0					
ANR	2454637	Identifier	gen_lookup_tb		2451210	0					
ANR	2454638	ArgumentList	s		2451210	1					
ANR	2454639	Argument	s		2451210	0					
ANR	2454640	Identifier	s		2451210	0					
ANR	2454641	ElseStatement	else		2451210	0					
ANR	2454642	CompoundStatement		1225:23:19961:19961	2451210	0					
ANR	2454643	IfStatement	if ( insn & ( 1 << 4 ) )		2451210	0					
ANR	2454644	Condition	insn & ( 1 << 4 )	1229:24:20054:20068	2451210	0	True				
ANR	2454645	BitAndExpression	insn & ( 1 << 4 )		2451210	0		&			
ANR	2454646	Identifier	insn		2451210	0					
ANR	2454647	ShiftExpression	1 << 4		2451210	1		<<			
ANR	2454648	PrimaryExpression	1		2451210	0					
ANR	2454649	PrimaryExpression	4		2451210	1					
ANR	2454650	CompoundStatement		1227:41:20005:20005	2451210	1					
ANR	2454651	ExpressionStatement	shift = CPSR_A | CPSR_I | CPSR_F	1231:24:20098:20130	2451210	0	True				
ANR	2454652	AssignmentExpression	shift = CPSR_A | CPSR_I | CPSR_F		2451210	0		=			
ANR	2454653	Identifier	shift		2451210	0					
ANR	2454654	InclusiveOrExpression	CPSR_A | CPSR_I | CPSR_F		2451210	1		|			
ANR	2454655	Identifier	CPSR_A		2451210	0					
ANR	2454656	InclusiveOrExpression	CPSR_I | CPSR_F		2451210	1		|			
ANR	2454657	Identifier	CPSR_I		2451210	0					
ANR	2454658	Identifier	CPSR_F		2451210	1					
ANR	2454659	ElseStatement	else		2451210	0					
ANR	2454660	CompoundStatement		1231:27:20094:20094	2451210	0					
ANR	2454661	ExpressionStatement	shift = 0	1235:24:20187:20196	2451210	0	True				
ANR	2454662	AssignmentExpression	shift = 0		2451210	0		=			
ANR	2454663	Identifier	shift		2451210	0					
ANR	2454664	PrimaryExpression	0		2451210	1					
ANR	2454665	ExpressionStatement	"gen_set_psr_im ( s , ( ( insn & 7 ) << 6 ) , 0 , shift )"	1239:20:20242:20288	2451210	1	True				
ANR	2454666	CallExpression	"gen_set_psr_im ( s , ( ( insn & 7 ) << 6 ) , 0 , shift )"		2451210	0					
ANR	2454667	Callee	gen_set_psr_im		2451210	0					
ANR	2454668	Identifier	gen_set_psr_im		2451210	0					
ANR	2454669	ArgumentList	s		2451210	1					
ANR	2454670	Argument	s		2451210	0					
ANR	2454671	Identifier	s		2451210	0					
ANR	2454672	Argument	( insn & 7 ) << 6		2451210	1					
ANR	2454673	ShiftExpression	( insn & 7 ) << 6		2451210	0		<<			
ANR	2454674	BitAndExpression	insn & 7		2451210	0		&			
ANR	2454675	Identifier	insn		2451210	0					
ANR	2454676	PrimaryExpression	7		2451210	1					
ANR	2454677	PrimaryExpression	6		2451210	1					
ANR	2454678	Argument	0		2451210	2					
ANR	2454679	PrimaryExpression	0		2451210	0					
ANR	2454680	Argument	shift		2451210	3					
ANR	2454681	Identifier	shift		2451210	0					
ANR	2454682	BreakStatement	break ;	1243:16:20326:20331	2451210	8	True				
ANR	2454683	Label	default :	1245:12:20346:20353	2451210	9	True				
ANR	2454684	Identifier	default		2451210	0					
ANR	2454685	GotoStatement	goto undef ;	1247:16:20372:20382	2451210	10	True				
ANR	2454686	Identifier	undef		2451210	0					
ANR	2454687	BreakStatement	break ;	1251:12:20412:20417	2451210	64	True				
ANR	2454688	Label	default :	1255:8:20430:20437	2451210	65	True				
ANR	2454689	Identifier	default		2451210	0					
ANR	2454690	GotoStatement	goto undef ;	1257:12:20452:20462	2451210	66	True				
ANR	2454691	Identifier	undef		2451210	0					
ANR	2454692	BreakStatement	break ;	1261:8:20484:20489	2451210	83	True				
ANR	2454693	Label	case 12 :	1265:4:20498:20505	2451210	84	True				
ANR	2454694	CompoundStatement		1269:8:20492:20511	2451210	85					
ANR	2454695	IdentifierDeclStatement	TCGv_i32 loaded_var ;	1271:8:20558:20577	2451210	0	True				
ANR	2454696	IdentifierDecl	loaded_var		2451210	0					
ANR	2454697	IdentifierDeclType	TCGv_i32		2451210	0					
ANR	2454698	Identifier	loaded_var		2451210	1					
ANR	2454699	ExpressionStatement	TCGV_UNUSED_I32 ( loaded_var )	1273:8:20588:20615	2451210	1	True				
ANR	2454700	CallExpression	TCGV_UNUSED_I32 ( loaded_var )		2451210	0					
ANR	2454701	Callee	TCGV_UNUSED_I32		2451210	0					
ANR	2454702	Identifier	TCGV_UNUSED_I32		2451210	0					
ANR	2454703	ArgumentList	loaded_var		2451210	1					
ANR	2454704	Argument	loaded_var		2451210	0					
ANR	2454705	Identifier	loaded_var		2451210	0					
ANR	2454706	ExpressionStatement	rn = ( insn >> 8 ) & 0x7	1275:8:20626:20648	2451210	2	True				
ANR	2454707	AssignmentExpression	rn = ( insn >> 8 ) & 0x7		2451210	0		=			
ANR	2454708	Identifier	rn		2451210	0					
ANR	2454709	BitAndExpression	( insn >> 8 ) & 0x7		2451210	1		&			
ANR	2454710	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2454711	Identifier	insn		2451210	0					
ANR	2454712	PrimaryExpression	8		2451210	1					
ANR	2454713	PrimaryExpression	0x7		2451210	1					
ANR	2454714	ExpressionStatement	"addr = load_reg ( s , rn )"	1277:8:20659:20681	2451210	3	True				
ANR	2454715	AssignmentExpression	"addr = load_reg ( s , rn )"		2451210	0		=			
ANR	2454716	Identifier	addr		2451210	0					
ANR	2454717	CallExpression	"load_reg ( s , rn )"		2451210	1					
ANR	2454718	Callee	load_reg		2451210	0					
ANR	2454719	Identifier	load_reg		2451210	0					
ANR	2454720	ArgumentList	s		2451210	1					
ANR	2454721	Argument	s		2451210	0					
ANR	2454722	Identifier	s		2451210	0					
ANR	2454723	Argument	rn		2451210	1					
ANR	2454724	Identifier	rn		2451210	0					
ANR	2454725	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		2451210	4					
ANR	2454726	ForInit	i = 0 ;	1279:13:20697:20702	2451210	0	True				
ANR	2454727	AssignmentExpression	i = 0		2451210	0		=			
ANR	2454728	Identifier	i		2451210	0					
ANR	2454729	PrimaryExpression	0		2451210	1					
ANR	2454730	Condition	i < 8	1279:20:20704:20708	2451210	1	True				
ANR	2454731	RelationalExpression	i < 8		2451210	0		<			
ANR	2454732	Identifier	i		2451210	0					
ANR	2454733	PrimaryExpression	8		2451210	1					
ANR	2454734	PostIncDecOperationExpression	i ++	1279:27:20711:20713	2451210	2	True				
ANR	2454735	Identifier	i		2451210	0					
ANR	2454736	IncDec	++		2451210	1					
ANR	2454737	CompoundStatement		1277:32:20650:20650	2451210	3					
ANR	2454738	IfStatement	if ( insn & ( 1 << i ) )		2451210	0					
ANR	2454739	Condition	insn & ( 1 << i )	1281:16:20735:20749	2451210	0	True				
ANR	2454740	BitAndExpression	insn & ( 1 << i )		2451210	0		&			
ANR	2454741	Identifier	insn		2451210	0					
ANR	2454742	ShiftExpression	1 << i		2451210	1		<<			
ANR	2454743	PrimaryExpression	1		2451210	0					
ANR	2454744	Identifier	i		2451210	1					
ANR	2454745	CompoundStatement		1279:33:20686:20686	2451210	1					
ANR	2454746	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	0					
ANR	2454747	Condition	insn & ( 1 << 11 )	1283:20:20775:20790	2451210	0	True				
ANR	2454748	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2454749	Identifier	insn		2451210	0					
ANR	2454750	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2454751	PrimaryExpression	1		2451210	0					
ANR	2454752	PrimaryExpression	11		2451210	1					
ANR	2454753	CompoundStatement		1281:38:20727:20727	2451210	1					
ANR	2454754	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1287:20:20848:20872	2451210	0	True				
ANR	2454755	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2451210	0		=			
ANR	2454756	Identifier	tmp		2451210	0					
ANR	2454757	CallExpression	tcg_temp_new_i32 ( )		2451210	1					
ANR	2454758	Callee	tcg_temp_new_i32		2451210	0					
ANR	2454759	Identifier	tcg_temp_new_i32		2451210	0					
ANR	2454760	ArgumentList			2451210	1					
ANR	2454761	ExpressionStatement	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"	1289:20:20895:20932	2451210	1	True				
ANR	2454762	CallExpression	"gen_aa32_ld32u ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2454763	Callee	gen_aa32_ld32u		2451210	0					
ANR	2454764	Identifier	gen_aa32_ld32u		2451210	0					
ANR	2454765	ArgumentList	tmp		2451210	1					
ANR	2454766	Argument	tmp		2451210	0					
ANR	2454767	Identifier	tmp		2451210	0					
ANR	2454768	Argument	addr		2451210	1					
ANR	2454769	Identifier	addr		2451210	0					
ANR	2454770	Argument	IS_USER ( s )		2451210	2					
ANR	2454771	CallExpression	IS_USER ( s )		2451210	0					
ANR	2454772	Callee	IS_USER		2451210	0					
ANR	2454773	Identifier	IS_USER		2451210	0					
ANR	2454774	ArgumentList	s		2451210	1					
ANR	2454775	Argument	s		2451210	0					
ANR	2454776	Identifier	s		2451210	0					
ANR	2454777	IfStatement	if ( i == rn )		2451210	2					
ANR	2454778	Condition	i == rn	1291:24:20959:20965	2451210	0	True				
ANR	2454779	EqualityExpression	i == rn		2451210	0		==			
ANR	2454780	Identifier	i		2451210	0					
ANR	2454781	Identifier	rn		2451210	1					
ANR	2454782	CompoundStatement		1289:33:20902:20902	2451210	1					
ANR	2454783	ExpressionStatement	loaded_var = tmp	1293:24:20995:21011	2451210	0	True				
ANR	2454784	AssignmentExpression	loaded_var = tmp		2451210	0		=			
ANR	2454785	Identifier	loaded_var		2451210	0					
ANR	2454786	Identifier	tmp		2451210	1					
ANR	2454787	ElseStatement	else		2451210	0					
ANR	2454788	CompoundStatement		1293:27:20975:20975	2451210	0					
ANR	2454789	ExpressionStatement	"store_reg ( s , i , tmp )"	1297:24:21068:21088	2451210	0	True				
ANR	2454790	CallExpression	"store_reg ( s , i , tmp )"		2451210	0					
ANR	2454791	Callee	store_reg		2451210	0					
ANR	2454792	Identifier	store_reg		2451210	0					
ANR	2454793	ArgumentList	s		2451210	1					
ANR	2454794	Argument	s		2451210	0					
ANR	2454795	Identifier	s		2451210	0					
ANR	2454796	Argument	i		2451210	1					
ANR	2454797	Identifier	i		2451210	0					
ANR	2454798	Argument	tmp		2451210	2					
ANR	2454799	Identifier	tmp		2451210	0					
ANR	2454800	ElseStatement	else		2451210	0					
ANR	2454801	CompoundStatement		1299:23:21071:21071	2451210	0					
ANR	2454802	ExpressionStatement	"tmp = load_reg ( s , i )"	1305:20:21193:21213	2451210	0	True				
ANR	2454803	AssignmentExpression	"tmp = load_reg ( s , i )"		2451210	0		=			
ANR	2454804	Identifier	tmp		2451210	0					
ANR	2454805	CallExpression	"load_reg ( s , i )"		2451210	1					
ANR	2454806	Callee	load_reg		2451210	0					
ANR	2454807	Identifier	load_reg		2451210	0					
ANR	2454808	ArgumentList	s		2451210	1					
ANR	2454809	Argument	s		2451210	0					
ANR	2454810	Identifier	s		2451210	0					
ANR	2454811	Argument	i		2451210	1					
ANR	2454812	Identifier	i		2451210	0					
ANR	2454813	ExpressionStatement	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"	1307:20:21236:21272	2451210	1	True				
ANR	2454814	CallExpression	"gen_aa32_st32 ( tmp , addr , IS_USER ( s ) )"		2451210	0					
ANR	2454815	Callee	gen_aa32_st32		2451210	0					
ANR	2454816	Identifier	gen_aa32_st32		2451210	0					
ANR	2454817	ArgumentList	tmp		2451210	1					
ANR	2454818	Argument	tmp		2451210	0					
ANR	2454819	Identifier	tmp		2451210	0					
ANR	2454820	Argument	addr		2451210	1					
ANR	2454821	Identifier	addr		2451210	0					
ANR	2454822	Argument	IS_USER ( s )		2451210	2					
ANR	2454823	CallExpression	IS_USER ( s )		2451210	0					
ANR	2454824	Callee	IS_USER		2451210	0					
ANR	2454825	Identifier	IS_USER		2451210	0					
ANR	2454826	ArgumentList	s		2451210	1					
ANR	2454827	Argument	s		2451210	0					
ANR	2454828	Identifier	s		2451210	0					
ANR	2454829	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1309:20:21295:21317	2451210	2	True				
ANR	2454830	CallExpression	tcg_temp_free_i32 ( tmp )		2451210	0					
ANR	2454831	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454832	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454833	ArgumentList	tmp		2451210	1					
ANR	2454834	Argument	tmp		2451210	0					
ANR	2454835	Identifier	tmp		2451210	0					
ANR	2454836	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1315:16:21406:21437	2451210	1	True				
ANR	2454837	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2451210	0					
ANR	2454838	Callee	tcg_gen_addi_i32		2451210	0					
ANR	2454839	Identifier	tcg_gen_addi_i32		2451210	0					
ANR	2454840	ArgumentList	addr		2451210	1					
ANR	2454841	Argument	addr		2451210	0					
ANR	2454842	Identifier	addr		2451210	0					
ANR	2454843	Argument	addr		2451210	1					
ANR	2454844	Identifier	addr		2451210	0					
ANR	2454845	Argument	4		2451210	2					
ANR	2454846	PrimaryExpression	4		2451210	0					
ANR	2454847	IfStatement	if ( ( insn & ( 1 << rn ) ) == 0 )		2451210	5					
ANR	2454848	Condition	( insn & ( 1 << rn ) ) == 0	1321:12:21478:21500	2451210	0	True				
ANR	2454849	EqualityExpression	( insn & ( 1 << rn ) ) == 0		2451210	0		==			
ANR	2454850	BitAndExpression	insn & ( 1 << rn )		2451210	0		&			
ANR	2454851	Identifier	insn		2451210	0					
ANR	2454852	ShiftExpression	1 << rn		2451210	1		<<			
ANR	2454853	PrimaryExpression	1		2451210	0					
ANR	2454854	Identifier	rn		2451210	1					
ANR	2454855	PrimaryExpression	0		2451210	1					
ANR	2454856	CompoundStatement		1319:37:21437:21437	2451210	1					
ANR	2454857	ExpressionStatement	"store_reg ( s , rn , addr )"	1325:12:21583:21605	2451210	0	True				
ANR	2454858	CallExpression	"store_reg ( s , rn , addr )"		2451210	0					
ANR	2454859	Callee	store_reg		2451210	0					
ANR	2454860	Identifier	store_reg		2451210	0					
ANR	2454861	ArgumentList	s		2451210	1					
ANR	2454862	Argument	s		2451210	0					
ANR	2454863	Identifier	s		2451210	0					
ANR	2454864	Argument	rn		2451210	1					
ANR	2454865	Identifier	rn		2451210	0					
ANR	2454866	Argument	addr		2451210	2					
ANR	2454867	Identifier	addr		2451210	0					
ANR	2454868	ElseStatement	else		2451210	0					
ANR	2454869	CompoundStatement		1325:15:21557:21557	2451210	0					
ANR	2454870	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	0					
ANR	2454871	Condition	insn & ( 1 << 11 )	1331:16:21704:21719	2451210	0	True				
ANR	2454872	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2454873	Identifier	insn		2451210	0					
ANR	2454874	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2454875	PrimaryExpression	1		2451210	0					
ANR	2454876	PrimaryExpression	11		2451210	1					
ANR	2454877	CompoundStatement		1329:34:21656:21656	2451210	1					
ANR	2454878	ExpressionStatement	"store_reg ( s , rn , loaded_var )"	1333:16:21741:21769	2451210	0	True				
ANR	2454879	CallExpression	"store_reg ( s , rn , loaded_var )"		2451210	0					
ANR	2454880	Callee	store_reg		2451210	0					
ANR	2454881	Identifier	store_reg		2451210	0					
ANR	2454882	ArgumentList	s		2451210	1					
ANR	2454883	Argument	s		2451210	0					
ANR	2454884	Identifier	s		2451210	0					
ANR	2454885	Argument	rn		2451210	1					
ANR	2454886	Identifier	rn		2451210	0					
ANR	2454887	Argument	loaded_var		2451210	2					
ANR	2454888	Identifier	loaded_var		2451210	0					
ANR	2454889	ExpressionStatement	tcg_temp_free_i32 ( addr )	1337:12:21799:21822	2451210	1	True				
ANR	2454890	CallExpression	tcg_temp_free_i32 ( addr )		2451210	0					
ANR	2454891	Callee	tcg_temp_free_i32		2451210	0					
ANR	2454892	Identifier	tcg_temp_free_i32		2451210	0					
ANR	2454893	ArgumentList	addr		2451210	1					
ANR	2454894	Argument	addr		2451210	0					
ANR	2454895	Identifier	addr		2451210	0					
ANR	2454896	BreakStatement	break ;	1341:8:21844:21849	2451210	6	True				
ANR	2454897	Label	case 13 :	1345:4:21863:21870	2451210	86	True				
ANR	2454898	ExpressionStatement	cond = ( insn >> 8 ) & 0xf	1349:8:21922:21946	2451210	87	True				
ANR	2454899	AssignmentExpression	cond = ( insn >> 8 ) & 0xf		2451210	0		=			
ANR	2454900	Identifier	cond		2451210	0					
ANR	2454901	BitAndExpression	( insn >> 8 ) & 0xf		2451210	1		&			
ANR	2454902	ShiftExpression	insn >> 8		2451210	0		>>			
ANR	2454903	Identifier	insn		2451210	0					
ANR	2454904	PrimaryExpression	8		2451210	1					
ANR	2454905	PrimaryExpression	0xf		2451210	1					
ANR	2454906	IfStatement	if ( cond == 0xe )		2451210	88					
ANR	2454907	Condition	cond == 0xe	1351:12:21961:21971	2451210	0	True				
ANR	2454908	EqualityExpression	cond == 0xe		2451210	0		==			
ANR	2454909	Identifier	cond		2451210	0					
ANR	2454910	PrimaryExpression	0xe		2451210	1					
ANR	2454911	GotoStatement	goto undef ;	1353:12:21987:21997	2451210	1	True				
ANR	2454912	Identifier	undef		2451210	0					
ANR	2454913	IfStatement	if ( cond == 0xf )		2451210	89					
ANR	2454914	Condition	cond == 0xf	1357:12:22014:22024	2451210	0	True				
ANR	2454915	EqualityExpression	cond == 0xf		2451210	0		==			
ANR	2454916	Identifier	cond		2451210	0					
ANR	2454917	PrimaryExpression	0xf		2451210	1					
ANR	2454918	CompoundStatement		1355:25:21961:21961	2451210	1					
ANR	2454919	ExpressionStatement	"gen_set_pc_im ( s , s -> pc )"	1361:12:22065:22088	2451210	0	True				
ANR	2454920	CallExpression	"gen_set_pc_im ( s , s -> pc )"		2451210	0					
ANR	2454921	Callee	gen_set_pc_im		2451210	0					
ANR	2454922	Identifier	gen_set_pc_im		2451210	0					
ANR	2454923	ArgumentList	s		2451210	1					
ANR	2454924	Argument	s		2451210	0					
ANR	2454925	Identifier	s		2451210	0					
ANR	2454926	Argument	s -> pc		2451210	1					
ANR	2454927	PtrMemberAccess	s -> pc		2451210	0					
ANR	2454928	Identifier	s		2451210	0					
ANR	2454929	Identifier	pc		2451210	1					
ANR	2454930	ExpressionStatement	s -> is_jmp = DISAS_SWI	1363:12:22103:22124	2451210	1	True				
ANR	2454931	AssignmentExpression	s -> is_jmp = DISAS_SWI		2451210	0		=			
ANR	2454932	PtrMemberAccess	s -> is_jmp		2451210	0					
ANR	2454933	Identifier	s		2451210	0					
ANR	2454934	Identifier	is_jmp		2451210	1					
ANR	2454935	Identifier	DISAS_SWI		2451210	1					
ANR	2454936	BreakStatement	break ;	1365:12:22139:22144	2451210	2	True				
ANR	2454937	ExpressionStatement	s -> condlabel = gen_new_label ( )	1371:8:22229:22259	2451210	90	True				
ANR	2454938	AssignmentExpression	s -> condlabel = gen_new_label ( )		2451210	0		=			
ANR	2454939	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2454940	Identifier	s		2451210	0					
ANR	2454941	Identifier	condlabel		2451210	1					
ANR	2454942	CallExpression	gen_new_label ( )		2451210	1					
ANR	2454943	Callee	gen_new_label		2451210	0					
ANR	2454944	Identifier	gen_new_label		2451210	0					
ANR	2454945	ArgumentList			2451210	1					
ANR	2454946	ExpressionStatement	"gen_test_cc ( cond ^ 1 , s -> condlabel )"	1373:8:22270:22305	2451210	91	True				
ANR	2454947	CallExpression	"gen_test_cc ( cond ^ 1 , s -> condlabel )"		2451210	0					
ANR	2454948	Callee	gen_test_cc		2451210	0					
ANR	2454949	Identifier	gen_test_cc		2451210	0					
ANR	2454950	ArgumentList	cond ^ 1		2451210	1					
ANR	2454951	Argument	cond ^ 1		2451210	0					
ANR	2454952	ExclusiveOrExpression	cond ^ 1		2451210	0		^			
ANR	2454953	Identifier	cond		2451210	0					
ANR	2454954	PrimaryExpression	1		2451210	1					
ANR	2454955	Argument	s -> condlabel		2451210	1					
ANR	2454956	PtrMemberAccess	s -> condlabel		2451210	0					
ANR	2454957	Identifier	s		2451210	0					
ANR	2454958	Identifier	condlabel		2451210	1					
ANR	2454959	ExpressionStatement	s -> condjmp = 1	1375:8:22316:22330	2451210	92	True				
ANR	2454960	AssignmentExpression	s -> condjmp = 1		2451210	0		=			
ANR	2454961	PtrMemberAccess	s -> condjmp		2451210	0					
ANR	2454962	Identifier	s		2451210	0					
ANR	2454963	Identifier	condjmp		2451210	1					
ANR	2454964	PrimaryExpression	1		2451210	1					
ANR	2454965	ExpressionStatement	val = ( uint32_t ) s -> pc + 2	1381:8:22377:22402	2451210	93	True				
ANR	2454966	AssignmentExpression	val = ( uint32_t ) s -> pc + 2		2451210	0		=			
ANR	2454967	Identifier	val		2451210	0					
ANR	2454968	AdditiveExpression	( uint32_t ) s -> pc + 2		2451210	1		+			
ANR	2454969	CastExpression	( uint32_t ) s -> pc		2451210	0					
ANR	2454970	CastTarget	uint32_t		2451210	0					
ANR	2454971	PtrMemberAccess	s -> pc		2451210	1					
ANR	2454972	Identifier	s		2451210	0					
ANR	2454973	Identifier	pc		2451210	1					
ANR	2454974	PrimaryExpression	2		2451210	1					
ANR	2454975	ExpressionStatement	offset = ( ( int32_t ) insn << 24 ) >> 24	1383:8:22413:22449	2451210	94	True				
ANR	2454976	AssignmentExpression	offset = ( ( int32_t ) insn << 24 ) >> 24		2451210	0		=			
ANR	2454977	Identifier	offset		2451210	0					
ANR	2454978	ShiftExpression	( ( int32_t ) insn << 24 ) >> 24		2451210	1		>>			
ANR	2454979	ShiftExpression	( int32_t ) insn << 24		2451210	0		<<			
ANR	2454980	CastExpression	( int32_t ) insn		2451210	0					
ANR	2454981	CastTarget	int32_t		2451210	0					
ANR	2454982	Identifier	insn		2451210	1					
ANR	2454983	PrimaryExpression	24		2451210	1					
ANR	2454984	PrimaryExpression	24		2451210	1					
ANR	2454985	ExpressionStatement	val += offset << 1	1385:8:22460:22478	2451210	95	True				
ANR	2454986	AssignmentExpression	val += offset << 1		2451210	0		+=			
ANR	2454987	Identifier	val		2451210	0					
ANR	2454988	ShiftExpression	offset << 1		2451210	1		<<			
ANR	2454989	Identifier	offset		2451210	0					
ANR	2454990	PrimaryExpression	1		2451210	1					
ANR	2454991	ExpressionStatement	"gen_jmp ( s , val )"	1387:8:22489:22504	2451210	96	True				
ANR	2454992	CallExpression	"gen_jmp ( s , val )"		2451210	0					
ANR	2454993	Callee	gen_jmp		2451210	0					
ANR	2454994	Identifier	gen_jmp		2451210	0					
ANR	2454995	ArgumentList	s		2451210	1					
ANR	2454996	Argument	s		2451210	0					
ANR	2454997	Identifier	s		2451210	0					
ANR	2454998	Argument	val		2451210	1					
ANR	2454999	Identifier	val		2451210	0					
ANR	2455000	BreakStatement	break ;	1389:8:22515:22520	2451210	97	True				
ANR	2455001	Label	case 14 :	1393:4:22529:22536	2451210	98	True				
ANR	2455002	IfStatement	if ( insn & ( 1 << 11 ) )		2451210	99					
ANR	2455003	Condition	insn & ( 1 << 11 )	1395:12:22551:22566	2451210	0	True				
ANR	2455004	BitAndExpression	insn & ( 1 << 11 )		2451210	0		&			
ANR	2455005	Identifier	insn		2451210	0					
ANR	2455006	ShiftExpression	1 << 11		2451210	1		<<			
ANR	2455007	PrimaryExpression	1		2451210	0					
ANR	2455008	PrimaryExpression	11		2451210	1					
ANR	2455009	CompoundStatement		1393:30:22503:22503	2451210	1					
ANR	2455010	IfStatement	"if ( disas_thumb2_insn ( env , s , insn ) )"		2451210	0					
ANR	2455011	Condition	"disas_thumb2_insn ( env , s , insn )"	1397:16:22588:22618	2451210	0	True				
ANR	2455012	CallExpression	"disas_thumb2_insn ( env , s , insn )"		2451210	0					
ANR	2455013	Callee	disas_thumb2_insn		2451210	0					
ANR	2455014	Identifier	disas_thumb2_insn		2451210	0					
ANR	2455015	ArgumentList	env		2451210	1					
ANR	2455016	Argument	env		2451210	0					
ANR	2455017	Identifier	env		2451210	0					
ANR	2455018	Argument	s		2451210	1					
ANR	2455019	Identifier	s		2451210	0					
ANR	2455020	Argument	insn		2451210	2					
ANR	2455021	Identifier	insn		2451210	0					
ANR	2455022	GotoStatement	goto undef32 ;	1399:14:22636:22648	2451210	1	True				
ANR	2455023	Identifier	undef32		2451210	0					
ANR	2455024	BreakStatement	break ;	1401:12:22663:22668	2451210	1	True				
ANR	2455025	ExpressionStatement	val = ( uint32_t ) s -> pc	1407:8:22726:22747	2451210	100	True				
ANR	2455026	AssignmentExpression	val = ( uint32_t ) s -> pc		2451210	0		=			
ANR	2455027	Identifier	val		2451210	0					
ANR	2455028	CastExpression	( uint32_t ) s -> pc		2451210	1					
ANR	2455029	CastTarget	uint32_t		2451210	0					
ANR	2455030	PtrMemberAccess	s -> pc		2451210	1					
ANR	2455031	Identifier	s		2451210	0					
ANR	2455032	Identifier	pc		2451210	1					
ANR	2455033	ExpressionStatement	offset = ( ( int32_t ) insn << 21 ) >> 21	1409:8:22758:22794	2451210	101	True				
ANR	2455034	AssignmentExpression	offset = ( ( int32_t ) insn << 21 ) >> 21		2451210	0		=			
ANR	2455035	Identifier	offset		2451210	0					
ANR	2455036	ShiftExpression	( ( int32_t ) insn << 21 ) >> 21		2451210	1		>>			
ANR	2455037	ShiftExpression	( int32_t ) insn << 21		2451210	0		<<			
ANR	2455038	CastExpression	( int32_t ) insn		2451210	0					
ANR	2455039	CastTarget	int32_t		2451210	0					
ANR	2455040	Identifier	insn		2451210	1					
ANR	2455041	PrimaryExpression	21		2451210	1					
ANR	2455042	PrimaryExpression	21		2451210	1					
ANR	2455043	ExpressionStatement	val += ( offset << 1 ) + 2	1411:8:22805:22829	2451210	102	True				
ANR	2455044	AssignmentExpression	val += ( offset << 1 ) + 2		2451210	0		+=			
ANR	2455045	Identifier	val		2451210	0					
ANR	2455046	AdditiveExpression	( offset << 1 ) + 2		2451210	1		+			
ANR	2455047	ShiftExpression	offset << 1		2451210	0		<<			
ANR	2455048	Identifier	offset		2451210	0					
ANR	2455049	PrimaryExpression	1		2451210	1					
ANR	2455050	PrimaryExpression	2		2451210	1					
ANR	2455051	ExpressionStatement	"gen_jmp ( s , val )"	1413:8:22840:22855	2451210	103	True				
ANR	2455052	CallExpression	"gen_jmp ( s , val )"		2451210	0					
ANR	2455053	Callee	gen_jmp		2451210	0					
ANR	2455054	Identifier	gen_jmp		2451210	0					
ANR	2455055	ArgumentList	s		2451210	1					
ANR	2455056	Argument	s		2451210	0					
ANR	2455057	Identifier	s		2451210	0					
ANR	2455058	Argument	val		2451210	1					
ANR	2455059	Identifier	val		2451210	0					
ANR	2455060	BreakStatement	break ;	1415:8:22866:22871	2451210	104	True				
ANR	2455061	Label	case 15 :	1419:4:22880:22887	2451210	105	True				
ANR	2455062	IfStatement	"if ( disas_thumb2_insn ( env , s , insn ) )"		2451210	106					
ANR	2455063	Condition	"disas_thumb2_insn ( env , s , insn )"	1421:12:22902:22932	2451210	0	True				
ANR	2455064	CallExpression	"disas_thumb2_insn ( env , s , insn )"		2451210	0					
ANR	2455065	Callee	disas_thumb2_insn		2451210	0					
ANR	2455066	Identifier	disas_thumb2_insn		2451210	0					
ANR	2455067	ArgumentList	env		2451210	1					
ANR	2455068	Argument	env		2451210	0					
ANR	2455069	Identifier	env		2451210	0					
ANR	2455070	Argument	s		2451210	1					
ANR	2455071	Identifier	s		2451210	0					
ANR	2455072	Argument	insn		2451210	2					
ANR	2455073	Identifier	insn		2451210	0					
ANR	2455074	GotoStatement	goto undef32 ;	1423:12:22948:22960	2451210	1	True				
ANR	2455075	Identifier	undef32		2451210	0					
ANR	2455076	BreakStatement	break ;	1425:8:22971:22976	2451210	107	True				
ANR	2455077	ReturnStatement	return ;	1429:4:22990:22996	2451210	10	True				
ANR	2455078	Label	undef32 :	1431:0:22999:23006	2451210	11	True				
ANR	2455079	Identifier	undef32		2451210	0					
ANR	2455080	ExpressionStatement	"gen_exception_insn ( s , 4 , EXCP_UDEF )"	1433:4:23013:23048	2451210	12	True				
ANR	2455081	CallExpression	"gen_exception_insn ( s , 4 , EXCP_UDEF )"		2451210	0					
ANR	2455082	Callee	gen_exception_insn		2451210	0					
ANR	2455083	Identifier	gen_exception_insn		2451210	0					
ANR	2455084	ArgumentList	s		2451210	1					
ANR	2455085	Argument	s		2451210	0					
ANR	2455086	Identifier	s		2451210	0					
ANR	2455087	Argument	4		2451210	1					
ANR	2455088	PrimaryExpression	4		2451210	0					
ANR	2455089	Argument	EXCP_UDEF		2451210	2					
ANR	2455090	Identifier	EXCP_UDEF		2451210	0					
ANR	2455091	ReturnStatement	return ;	1435:4:23055:23061	2451210	13	True				
ANR	2455092	Label	illegal_op :	1437:0:23064:23074	2451210	14	True				
ANR	2455093	Identifier	illegal_op		2451210	0					
ANR	2455094	Label	undef :	1439:0:23077:23082	2451210	15	True				
ANR	2455095	Identifier	undef		2451210	0					
ANR	2455096	ExpressionStatement	"gen_exception_insn ( s , 2 , EXCP_UDEF )"	1441:4:23089:23124	2451210	16	True				
ANR	2455097	CallExpression	"gen_exception_insn ( s , 2 , EXCP_UDEF )"		2451210	0					
ANR	2455098	Callee	gen_exception_insn		2451210	0					
ANR	2455099	Identifier	gen_exception_insn		2451210	0					
ANR	2455100	ArgumentList	s		2451210	1					
ANR	2455101	Argument	s		2451210	0					
ANR	2455102	Identifier	s		2451210	0					
ANR	2455103	Argument	2		2451210	1					
ANR	2455104	PrimaryExpression	2		2451210	0					
ANR	2455105	Argument	EXCP_UDEF		2451210	2					
ANR	2455106	Identifier	EXCP_UDEF		2451210	0					
ANR	2455107	ReturnType	static void		2451210	1					
ANR	2455108	Identifier	disas_thumb_insn		2451210	2					
ANR	2455109	ParameterList	"CPUARMState * env , DisasContext * s"		2451210	3					
ANR	2455110	Parameter	CPUARMState * env	1:29:29:44	2451210	0	True				
ANR	2455111	ParameterType	CPUARMState *		2451210	0					
ANR	2455112	Identifier	env		2451210	1					
ANR	2455113	Parameter	DisasContext * s	1:47:47:61	2451210	1	True				
ANR	2455114	ParameterType	DisasContext *		2451210	0					
ANR	2455115	Identifier	s		2451210	1					
ANR	2455116	CFGEntryNode	ENTRY		2451210		True				
ANR	2455117	CFGExitNode	EXIT		2451210		True				
ANR	2455118	Symbol	shift		2451210						
ANR	2455119	Symbol	tcg_temp_new_i32		2451210						
ANR	2455120	Symbol	s -> pc		2451210						
ANR	2455121	Symbol	cond		2451210						
ANR	2455122	Symbol	tmp2		2451210						
ANR	2455123	Symbol	LOG_UNIMP		2451210						
ANR	2455124	Symbol	cpu_env		2451210						
ANR	2455125	Symbol	disas_thumb2_insn		2451210						
ANR	2455126	Symbol	tmp		2451210						
ANR	2455127	Symbol	IS_M		2451210						
ANR	2455128	Symbol	addr		2451210						
ANR	2455129	Symbol	loaded_var		2451210						
ANR	2455130	Symbol	val		2451210						
ANR	2455131	Symbol	op		2451210						
ANR	2455132	Symbol	s -> bswap_code		2451210						
ANR	2455133	Symbol	offset		2451210						
ANR	2455134	Symbol	TCG_COND_NE		2451210						
ANR	2455135	Symbol	arm_lduw_code		2451210						
ANR	2455136	Symbol	s -> condlabel		2451210						
ANR	2455137	Symbol	i		2451210						
ANR	2455138	Symbol	s -> is_jmp		2451210						
ANR	2455139	Symbol	s -> condexec_cond		2451210						
ANR	2455140	Symbol	IS_USER		2451210						
ANR	2455141	Symbol	TCG_COND_EQ		2451210						
ANR	2455142	Symbol	env		2451210						
ANR	2455143	Symbol	CPSR_A		2451210						
ANR	2455144	Symbol	tcg_const_i32		2451210						
ANR	2455145	Symbol	EXCP_UDEF		2451210						
ANR	2455146	Symbol	CPSR_F		2451210						
ANR	2455147	Symbol	insn		2451210						
ANR	2455148	Symbol	rd		2451210						
ANR	2455149	Symbol	s		2451210						
ANR	2455150	Symbol	EXCP_BKPT		2451210						
ANR	2455151	Symbol	gen_new_label		2451210						
ANR	2455152	Symbol	CPSR_I		2451210						
ANR	2455153	Symbol	DISAS_SWI		2451210						
ANR	2455154	Symbol	s -> condexec_mask		2451210						
ANR	2455155	Symbol	rm		2451210						
ANR	2455156	Symbol	rn		2451210						
ANR	2455157	Symbol	s -> condjmp		2451210						
ANR	2455158	Symbol	* s		2451210						
ANR	2455159	Symbol	load_reg		2451210						
