◆ 結果與討論 
(1) TiO2 記憶元件 
圖2(a) 為 TiO2 氧化完成前後，且尚未沉積上電極前所作的 XRD 分析，發現經氧化製程之後，
Ti 氧化成為具有多晶 Rutile 結構之 TiO2，Rutile 結構之 TiO2 已被證明具有電阻轉換之特性 [4]。圖2(b) 
則為 TiO2 氧化完成之後的 SEM 分析，氧化完成後的 TiO2 厚度約為 115nm。 
 
 
 
(a) (b) 
圖2  TiO2 薄膜之材料特性分析： (a) XRD；(b) SEM。 
 
圖3 為 Al/TiO2/Pt 結構記憶元件之 I-V 特性曲線，元件製作完成後 TiO2 的電阻值高，稱為高電
阻態 (High Resistance State, HRS)，當施加正偏壓於上電極，記憶元件的電流值在 6V 左右急劇上
升，如圖3(a) 所示，記憶狀態即由 HRS 轉變為低電阻態 (Low Resistance State, LRS)，該過程稱為
 Set，記憶元件 Set 完成之後即穩定的處於 LRS，無論施加任何偏壓都不會改變其電阻值；剛製作
完成的記憶元件亦可施加負偏壓將其記憶狀態由 HRS 轉換為 LRS，Set 完成之後亦可穩定的處於 
LRS，不再受外加的偏壓而改變其記憶狀態，如圖3(b) 所示。 
 
圖3  TiO2 記憶元件之電阻轉換特性： (a) Positive Set；(b) Negative Set。 
 
 
2
 
(2) CuO 記憶元件 
圖6(a) 為試片氧化完成後尚未沉積上電極前所作的 XRD 分析，發現經氧化製程之後，Cu 氧化
成為具有多晶結構之 CuO，圖6(b) 則為 CuO 氧化完成之後的 SEM 分析，氧化完成後的 CuO 厚度約為 
135nm。 
 
  
(a) (b) 
圖6  CuO 薄膜之材料特性分析： (a) XRD；(b) SEM。 
 
圖7(a) 為 Al/CuO/Pt 結構記憶元件之 I-V 特性曲線，該元件呈現典型的 Nonpolar 電阻轉換，亦
即該元件可藉由施加足夠大的正或負偏壓，即可讓元件的記憶狀態由 HRS 轉換為 LRS (Set)，此
時可導電的 CFs 於薄膜內產生，我們推測 CuO 薄膜中的 CFs 是由氧空缺及其他缺陷所組成；另一
方面，該元件可藉由施加正或負偏壓，當流經記憶元件的電流夠大，利用局部的焦耳熱讓氧離子
擴散，並將 CFs 路徑上的部份氧空缺補滿，即可將 CFs 打斷，讓記憶狀態 Reset 回到 HRS，由於
讓電阻轉換發生的偏壓並無正負極性，因此稱為 Nonpolar 電阻轉換。為了更容易區分 Set 及 Reset 
發生的電壓，在本計畫中我們採用施加正電壓 Set、施加負電壓 Reset 的方式來操作 CuO 記憶元
件，或稱為 Bipolar 電阻轉換，如圖7(b) 所示。 
 
圖7  CuO 記憶元件之電阻轉換特性： (a) Nonpolar 電阻轉換；(b) Bipolar 電阻轉換。 
 
4
 
6
 
表1 為本計畫所製作的 CuO 記憶元件，與國外其他單位利用熱氧化法製作之 CuO 記憶元件之
特性比較表，本計畫所製作的 CuO 記憶元件具有良好的 HRS / LRS Ratio，且其他的元件特性亦
不輸給另外兩個單位所呈現的結果，是可能取代 Flash 的新型非揮發性記憶體。 
 
表1  熱氧化法製作之 CuO 記憶元件特性比較表 
Structure Switching VSet / VReset (V) HRS / LRS Ratio Endurance Retention (s) Reference
Al/CuO/Pt Nonpolar 4.5 / -1 500 800 104 本計畫 
Al/CuO/Cu Nonpolar 1.5 / -0.7 10 8000 NA [5] 
Mo/CuO/Pt Bipolar -1.2 / 0.6 40 1000 105 at 85oC [6] 
 
◆ 結論 
本計畫利用成本十分低廉的熱氧化法，成功製作出具有良好電阻轉換特性之 CuO 電阻式記憶
元件，該元件具有 Nonpolar 電阻轉換特性，可適用於各種記憶體電路之設計，該元件之操作電壓
可控制在 6V 以內，並具有良好的 Memory Window、Endurance 及 Retention。本計畫所採用的熱
氧化法具有可大批製作的優勢，此外若將 Cu 製作於栓塞內，並利用熱氧化法來成長電阻轉換層，
將具有 Self-alignment 的特性，可減少製程光罩的數目，因此本計畫所研究之 RRAM 是可能取代 
Flash 的新型非揮發性記憶體，並更容易整合於傳統的 CMOS 製程中。 
 
◆ 參考文獻 
[1] W. W. Zhuang, W. Pan, B. D. Ulrich, J. J. Lee, L. Stecker, A. Burmaster, D. R. Evans, S. T. Hsu, M. 
Tajiri, A. Shimaoka, K. Inoue, T. Naka, N. Awaya, K. Sakiyama, Y. Wang, S. Q. Liu, N. J. Wu, and A. 
Ignatiev, “Novell colossal magnetoresistive thin film nonvolatile resistance random access memory 
(RRAM),” in IEDM Tech. Dig., 2002, pp. 193-196. 
[2] I. G. Baek, M. S. Lee, S. Seo, M. J. Lee, D. H. Seo, D.-S. Suh, J. C. Park, S. O. Park, H. S. Kim, I. K. 
Yoo, U.-I. Chung, and J. T. Moon, “Highly scalable non-volatile resistive memory using simple binary 
oxide driven by asymmetric unipolar voltage pulses,” in IEDM Tech. Dig., 2004, pp. 587-590. 
[3] I. G. Baek, D. C. Kim, M. J. Lee, H.-J. Kim, E. K. Yim, M. S. Lee, J. E. Lee, S. E. Ahn, S. Seo, J. H. 
Lee, J. C. Park, Y. K. Cha, S. O. Park, H. S. Kim, I. K. Yoo, U.-I. Chung, J. T. Moon, and B. I. Ryu, 
“Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage 
application,” in IEDM Tech. Dig., 2005, pp. 750-753. 
[4] Y. H. Do, J. S. Kwak, Y. C. Bae, K. Jung, H. Im, and J. P. Hong “Hysteretic bipolar resistive switching 
characteristics in TiO2/TiO2-x multilayer homojunctions,” Appl. Phys. Lett., vol. 95, 2007, # 093507. 
[5] M. Yin, P. Zhou, H. B. Lv, J. Xu, Y. L. Song, X. F. Fu, T. A. Tang, B. A. Chen, and Y. Y. Lin, 
“Improvement of resistive switching in CuxO using new RESET mode,” IEEE Electron Device Lett., 
vol. 29, no. 7, pp. 681-683, May 2007. 
[6] R. Dong, D. S. Lee, W. F. Xiang, S. J. Oh, D. J. Seong, S. H. Heo, H. J. Choi, M. J. Kwon, S. N. Seo, 
M. B. Pyun, M. Hasan, and H. Hwang, “Reproducible hysteresis and resistive switching in 
metal-CuxO-metal heterostructures,” Appl. Phys. Lett., vol. 90, 2007, # 042107. 
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：100年01月25日 
計畫編號 NSC 98-2221-E-259-029 
計畫名稱 過渡金屬氧化物作為電阻式非揮發性記憶體之特性研究(I) 
出國人員 
姓名 林群傑 
服務機構
及職稱 國立東華大學電機系 助理教授 
會議時間 99 年 4 月 26 日 至 99 年 4 月 30 日 會議地點 San Diego, USA 
會議名稱 The 37th International Conference on Metallurgical Coatings and Thin Films 
發表論文 
題目 
Effects of Embedded Cr Metal Layer and Rapid Thermal Annealing on SrZrO3 Resistive 
Switching Memory Films 
附件四 
一、參加會議經過 
The International Conference on Metallurgical Coatings and Thin Films (ICMCTF) 是薄膜沉積技
術及分析領域在全球最具規模的研討會，每年的春天都會在風光明媚的 San Diego 舉行，會議期間
包括美國本地、日本、德國、英國、法國、澳洲等來自世界各地超過 30 個國家的學術研究單位及
工業界技術人員，發表超過 500 篇的學術論文，提出與薄膜沉積技術及分析領域最新的研究成果，
並彼此提問交流，來自台灣的研究人員亦有超過 20 篇的學術論文發表於該會議，共同朝國際學術
交流及與世界接軌的目標邁進。 
該會議的議程主要分為 12 個領域，與本研究群研究相關的領域有兩個，包括 Fundamentals and 
Technology of Multifunctional Thin Films 及 Applications, Manufacturing, and Equipment，在這兩個領
域發表的論文主要是薄膜沉積技術在各種電子產品上的應用，包括奈米管在光電元件的應用等，
而本研究群在本次會議發表的學術論文為內嵌金屬薄膜對電阻式記憶體特性的改進研究，利用內
嵌金屬薄膜的沉積、移動及重新分佈，達到電阻式記憶體轉態電壓及電阻值均勻化的目標，並發
表不同熱處理溫度對電阻式記憶體特性的影響，提出最佳的熱處理溫度，並再次說明電阻轉換發
生的原因。 
 
 1
投稿全文 
Effects of Embedded Cr Metal Layer and Rapid Thermal Annealing on SrZrO3 
Resistive Switching Memory Films 
Chun-Chieh Lin a,*, Wei-Ting Ho a, and Chih-Yang Lin b 
a Department of Electrical Engineering, National Dong Hwa University, Hualien 974, Taiwan 
b Department of Electronics Engineering and Institute of Electronics, National Chiao Tung 
University, Hsinchu 300, Taiwan 
* Tel: +886-3-8634096; Fax: +886-3-8634060; E-mail: chunchieh@mail.ndhu.edu.tw
 
Abstract 
 SrZrO3 (SZO) resistive switching memory films have been extensively studied due to 
their possible application in nonvolatile memory. However, pure SZO memory films with 
unstable resistive switching characteristics, such as a variation of switching voltages, could 
restrict their application. In this study, we propose the improvement of resistive switching 
characteristics in SZO films by embedding a Cr metal layer. The device with embedded Cr 
layer and rapid thermal annealing (RTA) treatment performs uniformly resistive switching 
voltages and two stable resistance states. The effect of RTA treatment on this device is also 
proposed that the device with 600oC RTA, leading to an appropriate Cr diffusion, shows 
stably resistive switching. The memory tests, such as retention and endurance, of the device 
are also investigated. Based on our experimental results, the SZO-based memory device with 
embedded Cr layer is expected to a possible candidate for next generation nonvolatile 
 
1
 
3
Introduction 
  Resistive random access memory (RRAM), a promising candidate of next generation 
nonvolatile memory, has drew much attention due to its fast operation speed, low power 
consumption, high scalability, and easy process integration in comparison with the 
conventional flash memory [1]. Basically, RRAM utilizes memory states with different 
resistance values to store digital data, where the memory states can be reproducibly altered by 
applying bias voltage. Moreover, because RRAM can be fabricated with back-end of CMOS 
process, the potential in embedded memory application makes RRAM more attractive, which 
not only increases the chip functions but also reduces the manufacturing cost [2]. 
Although the detailed resistive switching mechanism of RRAM remains an open mystery, 
many reports indicate that the distribution and the statuses of the defects within the resistive 
switching films significantly influence the resistive switching characteristics. Several methods 
have been proposed to modify the inner defects. Liu et al. modified the resistive switching 
characteristics and introduced extrinsic defects by implanting Zr+ into the ZrO2 films [3]. In 
our previous study, the defects within the SrZrO3 (SZO) memory film were controlled by the 
dopant species and concentration [4]. The defect-healing caused by thermal annealing process 
changing the resistive switching characteristics was also proposed [5-6]. A mixture of H2SO4 
and H2O2, TCE, BOE, and O2 plasma were performed on the Nb-doped SrTiO3 (STO) films to 
modify the resistance uniformity and reliability, coming into the conclusion of the oxidizing 
surface treatment significantly improving the resistive switching properties [1]. However, 
 
5
radio-frequency magnetron sputtering. Subsequently, a 40-nm-thick SZO resistive switching 
film was deposited by the sol-gel method interpreted below. Acetic acid (FLUKA, 99.8%) 
solvent was heated at 80oC for 10 min to evaporate the water. Then, the strontium acetate 
(ALDRICH, 99.995%) was added into the solvent, and dissolved after being stirred at 80oC 
for 30 min. After that, the zirconium n-propoxide (ALDRICH 70 wt.% solution in 1-propanol) 
and acetylacetone (FLUKA, 99.5%) were added into the above solution, which was further 
being stirred at 80oC for 60 min. The stoichiometrically prepared 0.1M precursor solution was 
spin-coated on the LNO/Pt/Ti/SiO2/Si substrate to form the SZO film. The spin-coated SZO 
film was then baked at 125 and 200oC respectively for 10 min, and then annealed at 400oC for 
30 min. The above spin-coating steps were repeated for four times to control the thickness of 
SZO film. In addition, between four spin-coating processes, embedded Cr metal layers with 5, 
10, 15 nm were deposited using the electron beam evaporation. Therefore, the SZO film with 
embedded Cr layer is about 45 to 55nm in thickness. After that, RTA was carried out at 500, 
600, or 700oC in O2 ambient for 1 min. Finally, 300-nm-thick Al top electrodes with 250μm in 
diameter were deposited using thermal evaporator to form the Al/Cr:SZO-LNO/Pt memory 
device. In contrast, a memory device without an embedded Cr layer, Al/pure SZO-LNO/Pt, 
was also fabricated to demonstrate the effect of the embedded metal layer. The electrical 
properties of the devices were recorded by Agilent 4155C semiconductor parameter analyzer 
as shown in Fig. 1. 
 
 
7
switching voltages of these two devices, showing that the Turn-ON voltages of the 
Al/Cr:SZO-LNO/Pt device is more uniform than that of the Al/pure SZO-LNO/Pt device. In 
addition, the OFF-state resistance of the Al/Cr:SZO-LNO/Pt device is also more stable than 
that of the Al/pure SZO-LNO/Pt device as shown in Fig. 4(b). The resistance ratio of two 
resistance states is over 104 times. In summary, the Al/Cr:SZO-LNO/Pt device performs 
uniformly resistive switching voltages and two stable resistance states, which can be 
convinced that the resistive switching characteristics of the Al/Cr:SZO-LNO/Pt device are 
stabilized by embedding a Cr metal layer. 
For the Al/Cr:SZO-LNO/Pt device, the SZO film with an embedded Cr layer was 
thermally treated at 600oC by RTA. The embedded Cr metal layer was expected to diffuse into 
the SZO to form the Cr:SZO film, where the Cr doping could stable the resistive switching 
characteristics of the SZO-based memory device. As a result, the influence of the RTA 
temperature on the SZO-based memory device was further studied. Fig. 5 depicts the 
secondary ion mass spectrometry (SIMS) analysis of Cr elements, demonstrating the result of 
Cr diffusion caused by RTA treatment. 
Fig. 6(a)-(d) shows the I-V curves of the Al/Cr:SZO-LNO/Pt devices where the Cr:SZO 
films were as-deposited and with 500, 600, and 700oC RTA, respectively. The resistive 
switching behavior of the as-deposited SZO device is very unstable as shown in Fig 6(a), 
indicating that the Turn-ON voltages are widely from -6 to -23V. Besides, the resistive 
switching behavior disappears after performing six resistive switching cycles, which could be 
 
9
applying 1012 of 10ns read pulses. Hence, the nondestructive readout property of the device is 
demonstrated. Fig. 7(b) shows the retention test of the device carried out at room temperature 
for 105 s, and no data loss is found. 
Fig. 8(a) and (b) depicts the I-V curves of the Al/Cr:SZO-LNO/Pt devices with 600oC 
RTA, where the thicknesses of the embedded Cr layer were increased to about 10 and 15 nm, 
respectively. The thickness of the Cr layer increases, the Cr diffusion and dopping within the 
SZO film is considered to be more extensive. However, the thicker the embedded Cr layer is, 
the more unstable the property of the SZO film exhibits. It indicates that higher concentration 
of Cr doping might influence the formation and rupture of conducting filaments, causing the 
degradation of resistive switching behavior. Therefore, a suitable and well-controlled defect 
distribution and statuses indeed play important roles in RRAM performance. 
 
Conclusions 
The effects of embedded Cr metal layer and RTA treatment on SZO resistive switching 
memory films are demonstrated in this study. The proposed Al/Cr:SZO-LNO/Pt device with 
600oC RTA performs uniformly resistive switching voltages and two stable resistance states, 
causing by embedding a Cr metal layer. The effect of RTA treatment on the 
Al/Cr:SZO-LNO/Pt device is also proposed that the device with 600oC RTA, leading to an 
appropriate Cr diffusion, shows stably resistive switching. The memory tests, including 
endurance, retention, and nondestructive readout properties, of the device are also 
 
11
References 
[1] H. Sim, H. Choi, D. Lee, M. Chang, D. Choi, Y. Son, E. H. Lee, W. Kim, Y. Park, I. K. 
Yoo, and H. Hwang, Int. Electron Devices Meet. Tech. Dig., (2005) 758. 
[2] K. Aratani, K. Ohba, T. Mizuguchi, S. Yasuda, T. Shiimoto, T. Tsushima, T. Sone, K. 
Endo, A. Kouchiyama, S. Sasaki, A. Maesaka, N. Yamada, and H. Narisawa, Int. 
Electron Devices Meet. Tech. Dig., (2007) 783. 
[3] Q. Liu, W. Guan, S. Long, R. Jia, M. Liu, and J. Chen, Appl. Phys. Lett., 92 (2008) 
012117. 
[4] C. C. Lin, C. C. Lin, B. C. Tu, J. S. Yu, C. H. Lin, and T. Y. Tseng, Jpn. J. Appl. Phys., 46 
(2007) 2153. 
[5] Y. S. Shen, B. S. Chiou, and C. C. Ho, Thin Solid Films, 517 (2008) 1209. 
[6] S. Kim, H. Moon, D. Gupta, S. Yoo, and Y. K. Choi, IEEE Trans. Electron Devices, 56 
(2009) 696. 
[7] D. Seong, M. Jo, D. Lee, and H. Hwang, Electrochem. Solid State Lett., 10 (2007) H168. 
[8] C. Y. Liu, A. Wang, W. Y. Jang, and T. Y. Tseng, J. Phys. D, 39 (2006) 1156. 
[9] I. G. Baek, M. S. Lee, S. Seo, M. J. Lee, D. H. Seo, D.-S. Suh, J. C. Park, S. O. Park, H. 
S. Kim, I. K. Yoo, U.-I. Chung, and J. T. Moon, Int. Electron Devices Meet. Tech. Dig., 
(2004) 587. 
[10] I. G. Baek, D. C. Kim, M. J. Lee, H. J. Kim, E. K. Yim, M. S. Lee, J. E. Lee, S. E. Ahn, S. 
Seo, J. H. Lee, J. C. Park, Y. K. Cha, S. O. Park, H. S. Kim, I. K. Yoo, U. I. Chung, J. T. 
Moon, and B. I. Ryu, Int. Electron Devices Meet. Tech. Dig., (2005) 750. 
[11] C. C. Lin, B. C. Tu, C. C. Lin, C. H. Lin, and T. Y. Tseng, IEEE Electron Device Lett., 27 
(2006) 725. 
[12] C. C. Lin, C. Y. Lin, M. H. Lin, C. H. Lin, and T. Y. Tseng, IEEE Trans. Electron Devices, 
54 (2007) 3146. 
[13] M. Janousch, G. I. Meijer, U. Staub, B. Delley, S. F. Karg, and B. P. Andreasson, Adv. 
 
13
Figure Captions 
Fig. 1 Schematic view of device structure and electrical measurement system. 
Fig. 2 XRD patterns of the as-deposited pure SZO and Cr:SZO films and them with 600oC 
RTA. 
Fig. 3 Typical I-V curve of SZO-based memory devices. 
Fig. 4 (a) Resistive switching voltages and (b) ON- and OFF-state resistance of both 
Al/Cr:SZO-LNO/Pt and Al/pure SZO-LNO/Pt devices. 
Fig. 5 SIMS analysis of Cr elements of the Cr:SZO films with various RTA temperatures. 
Fig. 6 Resistive switching characteristics of the Al/Cr:SZO-LNO/Pt devices where the 
Cr:SZO films were (a) as-deposited, and with (b) 500, (c)600, and (d) 700oC RTA. 
Fig. 7 (a) Nondestructive readout property, and (b) retention of the Al/Cr:SZO-LNO/Pt device 
with 600oC RTA. 
Fig. 8 I-V curves of the Al/Cr:SZO-LNO/Pt devices with 600oC RTA, where the thickness of 
embedded Cr metal layer are (a) 10 and (b) 15nm. 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
Figure 2  Lin et al. 
 
15
  
 
 
 
 
Figure 4  Lin et al. 
 
17
  
 
 
 
 
Continued... 
 
19
  
 
 
 
 
Figure 7  Lin et al. 
 
21
國科會補助計畫衍生研發成果推廣資料表
日期:2011/01/18
國科會補助計畫
計畫名稱: 過渡金屬氧化物作為電阻式非揮發性記憶體之特性研究(I)
計畫主持人: 林群傑
計畫編號: 98-2221-E-259-029- 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
