<li class="quit">[<a href="#T00:00:03" id="T00:00:03"><abbr title="2010-10-29T00:00:03+00:00">00:00:03</abbr></a>] <span>* fischer (~fischer1@fischerfamily.org) Quit (Remote host closed the connection)</span></li>
<li class="join">[<a href="#T00:00:53" id="T00:00:53"><abbr title="2010-10-29T00:00:53+00:00">00:00:53</abbr></a>] <span>* djlewis (~djlewis@75.15.67.127) has joined #beagle</span></li>
<li class="join">[<a href="#T00:03:42" id="T00:03:42"><abbr title="2010-10-29T00:03:42+00:00">00:03:42</abbr></a>] <span>* espindola_ (~espindola@CPE001a704e2b6d-CM001225dd5348.cpe.net.cable.rogers.com) has joined #beagle</span></li>
<li class="part">[<a href="#T00:03:47" id="T00:03:47"><abbr title="2010-10-29T00:03:47+00:00">00:03:47</abbr></a>] <span>* espindola_ (~espindola@CPE001a704e2b6d-CM001225dd5348.cpe.net.cable.rogers.com) has left #beagle</span></li>
<li class="join">[<a href="#T00:07:35" id="T00:07:35"><abbr title="2010-10-29T00:07:35+00:00">00:07:35</abbr></a>] <span>* topfs2 (~topfs2@xbmc/staff/topfs2) has joined #beagle</span></li>
<li class="message">[<a href="#T00:10:14" id="T00:10:14"><abbr title="2010-10-29T00:10:14+00:00">00:10:14</abbr></a>] &lt;<cite>bernard_</cite>&gt; <q>bummer. thumb2 kernel now compiles but does nay boot.</q></li>
<li class="action">[<a href="#T00:10:21" id="T00:10:21"><abbr title="2010-10-29T00:10:21+00:00">00:10:21</abbr></a>] <span>* bernard_ ponders breaking out jtag.</span></li>
<li class="message">[<a href="#T00:11:49" id="T00:11:49"><abbr title="2010-10-29T00:11:49+00:00">00:11:49</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>ooh, somebody's gonna get down and dirty ;)</q></li>
<li class="join">[<a href="#T00:12:26" id="T00:12:26"><abbr title="2010-10-29T00:12:26+00:00">00:12:26</abbr></a>] <span>* mrj101 (~mrj10@63.252.64.254) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:12:45" id="T00:12:45"><abbr title="2010-10-29T00:12:45+00:00">00:12:45</abbr></a>] <span>* mrj10 (~mrj10@63.252.64.254) Quit (Read error: Connection reset by peer)</span></li>
<li class="action">[<a href="#T00:14:16" id="T00:14:16"><abbr title="2010-10-29T00:14:16+00:00">00:14:16</abbr></a>] <span>* bernard_ pulls up his sleeves</span></li>
<li class="message">[<a href="#T00:14:28" id="T00:14:28"><abbr title="2010-10-29T00:14:28+00:00">00:14:28</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>hey...</q></li>
<li class="message">[<a href="#T00:16:25" id="T00:16:25"><abbr title="2010-10-29T00:16:25+00:00">00:16:25</abbr></a>] &lt;<cite>mru</cite>&gt; <q>thumb2 on omap35xx can be a bit tricky</q></li>
<li class="message">[<a href="#T00:19:01" id="T00:19:01"><abbr title="2010-10-29T00:19:01+00:00">00:19:01</abbr></a>] &lt;<cite>bernard_</cite>&gt; <q>why so?</q></li>
<li class="message">[<a href="#T00:20:05" id="T00:20:05"><abbr title="2010-10-29T00:20:05+00:00">00:20:05</abbr></a>] &lt;<cite>mru</cite>&gt; <q>hardware bugs</q></li>
<li class="message">[<a href="#T00:20:49" id="T00:20:49"><abbr title="2010-10-29T00:20:49+00:00">00:20:49</abbr></a>] &lt;<cite>bernard_</cite>&gt; <q>ugh. so people have tried?</q></li>
<li class="part">[<a href="#T00:21:17" id="T00:21:17"><abbr title="2010-10-29T00:21:17+00:00">00:21:17</abbr></a>] <span>* Sog (~sog@111-248-50-105.dynamic.hinet.net) has left #beagle</span></li>
<li class="quit">[<a href="#T00:26:40" id="T00:26:40"><abbr title="2010-10-29T00:26:40+00:00">00:26:40</abbr></a>] <span>* CMoH (~cipi@unaffiliated/c-moh) Quit (Ping timeout: 272 seconds)</span></li>
<li class="join">[<a href="#T00:27:00" id="T00:27:00"><abbr title="2010-10-29T00:27:00+00:00">00:27:00</abbr></a>] <span>* rcranetx (~rcranetx@nat/ti/x-zomzgcphoqcjshsg) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:29:46" id="T00:29:46"><abbr title="2010-10-29T00:29:46+00:00">00:29:46</abbr></a>] <span>* peabody124 (~peabody12@128.249.96.124) Quit (Quit: peabody124)</span></li>
<li class="message">[<a href="#T00:30:50" id="T00:30:50"><abbr title="2010-10-29T00:30:50+00:00">00:30:50</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>emeb, you around?</q></li>
<li class="join">[<a href="#T00:34:28" id="T00:34:28"><abbr title="2010-10-29T00:34:28+00:00">00:34:28</abbr></a>] <span>* pcacjr (~pcacjr@187.78.24.252) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:34:43" id="T00:34:43"><abbr title="2010-10-29T00:34:43+00:00">00:34:43</abbr></a>] <span>* pcacjr (~pcacjr@187.78.24.252) Quit (Remote host closed the connection)</span></li>
<li class="join">[<a href="#T00:35:03" id="T00:35:03"><abbr title="2010-10-29T00:35:03+00:00">00:35:03</abbr></a>] <span>* pcacjr (~pcacjr@187.78.24.252) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:38:19" id="T00:38:19"><abbr title="2010-10-29T00:38:19+00:00">00:38:19</abbr></a>] <span>* gdm (~gdm@186.18.69.144) Quit (Ping timeout: 240 seconds)</span></li>
<li class="join">[<a href="#T00:39:08" id="T00:39:08"><abbr title="2010-10-29T00:39:08+00:00">00:39:08</abbr></a>] <span>* gdm (~gdm@186.18.69.144) has joined #beagle</span></li>
<li class="message">[<a href="#T00:40:18" id="T00:40:18"><abbr title="2010-10-29T00:40:18+00:00">00:40:18</abbr></a>] &lt;<cite>emeb</cite>&gt; <q>jonpry: I'm here</q></li>
<li class="message">[<a href="#T00:45:47" id="T00:45:47"><abbr title="2010-10-29T00:45:47+00:00">00:45:47</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i was wondering if you had any idea what would happen is one tried to swap the address lines to an sdram chip</q></li>
<li class="message">[<a href="#T00:47:25" id="T00:47:25"><abbr title="2010-10-29T00:47:25+00:00">00:47:25</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>it's complicated by the fact that pins for bank, row, and column addressing are multiplexed spatially and temporally</q></li>
<li class="message">[<a href="#T00:48:03" id="T00:48:03"><abbr title="2010-10-29T00:48:03+00:00">00:48:03</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i figure there are problems, and that many cannot be swapped, but is there some subset?</q></li>
<li class="message">[<a href="#T00:48:12" id="T00:48:12"><abbr title="2010-10-29T00:48:12+00:00">00:48:12</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>have a chip in mind?</q></li>
<li class="quit">[<a href="#T00:48:38" id="T00:48:38"><abbr title="2010-10-29T00:48:38+00:00">00:48:38</abbr></a>] <span>* gunter (~gunter@nat/ti/x-dobipbhsplgjflla) Quit (Quit: Leaving)</span></li>
<li class="message">[<a href="#T00:48:50" id="T00:48:50"><abbr title="2010-10-29T00:48:50+00:00">00:48:50</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>all the pins that have the same function in all 3 (bank, row, and column) addressing scenarios can be swapped freely</q></li>
<li class="message">[<a href="#T00:49:13" id="T00:49:13"><abbr title="2010-10-29T00:49:13+00:00">00:49:13</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>MT46H128M32L2</q></li>
<li class="message">[<a href="#T00:50:08" id="T00:50:08"><abbr title="2010-10-29T00:50:08+00:00">00:50:08</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>x16 or 32?</q></li>
<li class="message">[<a href="#T00:50:14" id="T00:50:14"><abbr title="2010-10-29T00:50:14+00:00">00:50:14</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>x32</q></li>
<li class="message">[<a href="#T00:50:34" id="T00:50:34"><abbr title="2010-10-29T00:50:34+00:00">00:50:34</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i was worried about bursts and the lower address bits</q></li>
<li class="quit">[<a href="#T00:52:16" id="T00:52:16"><abbr title="2010-10-29T00:52:16+00:00">00:52:16</abbr></a>] <span>* CMoH-notebook (~cipi@unaffiliated/c-moh) Quit (Ping timeout: 240 seconds)</span></li>
<li class="message">[<a href="#T00:52:27" id="T00:52:27"><abbr title="2010-10-29T00:52:27+00:00">00:52:27</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>that does require some thought, are you thinking of using the mode register to change the interleaving of beats in a burst?</q></li>
<li class="message">[<a href="#T00:52:56" id="T00:52:56"><abbr title="2010-10-29T00:52:56+00:00">00:52:56</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>or changing burst length of the fly?  what burst length are you looking at?</q></li>
<li class="message">[<a href="#T00:53:00" id="T00:53:00"><abbr title="2010-10-29T00:53:00+00:00">00:53:00</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>*on</q></li>
<li class="join">[<a href="#T00:53:26" id="T00:53:26"><abbr title="2010-10-29T00:53:26+00:00">00:53:26</abbr></a>] <span>* _pseudonym (~Timothy@adsl-208-191-158-89.dsl.hstntx.swbell.net) has joined #beagle</span></li>
<li class="message">[<a href="#T00:54:08" id="T00:54:08"><abbr title="2010-10-29T00:54:08+00:00">00:54:08</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>well its dm3730. i haven't checked what bursts it used. but presumably it is critical word first 64 byte burst for cacheline. dma might cause something different</q></li>
<li class="message">[<a href="#T00:54:52" id="T00:54:52"><abbr title="2010-10-29T00:54:52+00:00">00:54:52</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>the nice thing about it is that it does things burst-aligned, so if you do something screwy with your low address bits it only affects you if you change burst size</q></li>
<li class="join">[<a href="#T00:54:53" id="T00:54:53"><abbr title="2010-10-29T00:54:53+00:00">00:54:53</abbr></a>] <span>* Openfree` (~Openfreer@116.228.88.131) has joined #beagle</span></li>
<li class="message">[<a href="#T00:54:54" id="T00:54:54"><abbr title="2010-10-29T00:54:54+00:00">00:54:54</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i haven't done a great deal of digging because i've found nothing to suggest it is possible to swap the address line</q></li>
<li class="message">[<a href="#T00:55:52" id="T00:55:52"><abbr title="2010-10-29T00:55:52+00:00">00:55:52</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, at a high level you want a cache line at a time, but lpddr supports burst lengths of 2, 4, 8, and 16 (for x32, 8, 16, 32, and 64 bytes)</q></li>
<li class="message">[<a href="#T00:55:54" id="T00:55:54"><abbr title="2010-10-29T00:55:54+00:00">00:55:54</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i don't understand, if there are bursts, then address bits that are "changed" during the burst cannot be swapped</q></li>
<li class="message">[<a href="#T00:56:24" id="T00:56:24"><abbr title="2010-10-29T00:56:24+00:00">00:56:24</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>because the internal counter wouldn't match external counter so to speak</q></li>
<li class="message">[<a href="#T00:56:31" id="T00:56:31"><abbr title="2010-10-29T00:56:31+00:00">00:56:31</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>and as for critical-word first, you probably don't want to reprogram your beat ordering for individual reads and writes, it's a whole other command to write the mode register</q></li>
<li class="message">[<a href="#T00:56:57" id="T00:56:57"><abbr title="2010-10-29T00:56:57+00:00">00:56:57</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>the way it works is that you specify the starting address of the burst</q></li>
<li class="message">[<a href="#T00:57:09" id="T00:57:09"><abbr title="2010-10-29T00:57:09+00:00">00:57:09</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i know</q></li>
<li class="message">[<a href="#T00:57:22" id="T00:57:22"><abbr title="2010-10-29T00:57:22+00:00">00:57:22</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>but say some memory is written without burst, then read back with burst</q></li>
<li class="message">[<a href="#T00:57:34" id="T00:57:34"><abbr title="2010-10-29T00:57:34+00:00">00:57:34</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>and based on your programmed burst length and interleaving, it fetches a certain amount of data and strobes it out over the pins in a certain order.  you don't change the address pins for each beat in the burst</q></li>
<li class="message">[<a href="#T00:57:47" id="T00:57:47"><abbr title="2010-10-29T00:57:47+00:00">00:57:47</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>all manner of nastiness will happen </q></li>
<li class="message">[<a href="#T00:57:54" id="T00:57:54"><abbr title="2010-10-29T00:57:54+00:00">00:57:54</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>"without burst"?</q></li>
<li class="message">[<a href="#T00:58:27" id="T00:58:27"><abbr title="2010-10-29T00:58:27+00:00">00:58:27</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>for the sake of argument, lets say we swap adr(0-3) with adr(8-11)</q></li>
<li class="message">[<a href="#T00:58:44" id="T00:58:44"><abbr title="2010-10-29T00:58:44+00:00">00:58:44</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>then write the first 16 words</q></li>
<li class="quit">[<a href="#T00:59:04" id="T00:59:04"><abbr title="2010-10-29T00:59:04+00:00">00:59:04</abbr></a>] <span>* Openfree` (~Openfreer@116.228.88.131) Quit (Read error: Connection reset by peer)</span></li>
<li class="message">[<a href="#T00:59:15" id="T00:59:15"><abbr title="2010-10-29T00:59:15+00:00">00:59:15</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>these will end up in the rams word 256+16</q></li>
<li class="message">[<a href="#T00:59:21" id="T00:59:21"><abbr title="2010-10-29T00:59:21+00:00">00:59:21</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>er no</q></li>
<li class="message">[<a href="#T00:59:42" id="T00:59:42"><abbr title="2010-10-29T00:59:42+00:00">00:59:42</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>end up at adr*256 words</q></li>
<li class="message">[<a href="#T01:00:02" id="T01:00:02"><abbr title="2010-10-29T01:00:02+00:00">01:00:02</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>then a burst on address 0, will return the first word, then 15 not correct</q></li>
<li class="message">[<a href="#T01:00:49" id="T01:00:49"><abbr title="2010-10-29T01:00:49+00:00">01:00:49</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>there is no way to read or write individual words</q></li>
<li class="message">[<a href="#T01:01:13" id="T01:01:13"><abbr title="2010-10-29T01:01:13+00:00">01:01:13</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>so on your write command, the address pins would read 0x000</q></li>
<li class="message">[<a href="#T01:01:31" id="T01:01:31"><abbr title="2010-10-29T01:01:31+00:00">01:01:31</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>and the read command would be the same</q></li>
<li class="message">[<a href="#T01:01:37" id="T01:01:37"><abbr title="2010-10-29T01:01:37+00:00">01:01:37</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>it must change burst length for writethrough</q></li>
<li class="message">[<a href="#T01:02:06" id="T01:02:06"><abbr title="2010-10-29T01:02:06+00:00">01:02:06</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>it might, but typically you just do a big read-modify-write</q></li>
<li class="message">[<a href="#T01:02:40" id="T01:02:40"><abbr title="2010-10-29T01:02:40+00:00">01:02:40</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i see, it is ddr, so burst of 1 makes no sense</q></li>
<li class="message">[<a href="#T01:02:51" id="T01:02:51"><abbr title="2010-10-29T01:02:51+00:00">01:02:51</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>which is wasteful, but if you look at the costs of programming the mode register in the midst of a stream of reads and writes, you'll see that it's not worth it as often as you'd think</q></li>
<li class="message">[<a href="#T01:04:04" id="T01:04:04"><abbr title="2010-10-29T01:04:04+00:00">01:04:04</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, you could do it, but really the issue is that you want to sustain high throughput, and the latency to grab a piece of data out of the dram array hasn't changed very much in a long time, so you have to make the chunk of data you fetch larger and larger over time (which translates into longer burst lengths)</q></li>
<li class="quit">[<a href="#T01:04:47" id="T01:04:47"><abbr title="2010-10-29T01:04:47+00:00">01:04:47</abbr></a>] <span>* gdm (~gdm@186.18.69.144) Quit (Ping timeout: 276 seconds)</span></li>
<li class="message">[<abbr title="2010-10-29T01:04:47+00:00">01:04:47</abbr>] &lt;<cite>mrj101</cite>&gt; <q>if you were only grabbing a word of data with each command, you'd need a ton of banks on the chip to be able to sustain high throughput, due to the per-bank latency</q></li>
<li class="message">[<a href="#T01:04:48" id="T01:04:48"><abbr title="2010-10-29T01:04:48+00:00">01:04:48</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>so is the ddr controller  capable to being programmed on how to switch modes, or is it going to get the transfer mode stuff wrong because the address bits are swapped?</q></li>
<li class="message">[<a href="#T01:05:35" id="T01:05:35"><abbr title="2010-10-29T01:05:35+00:00">01:05:35</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>i don't know much about the reprogrammability of the DM3730 (yet, i'm keen on learning for my own purposes), but i think some bits can be swapped completely transparently if you know that it doesn't change burst lengths, for instance</q></li>
<li class="join">[<a href="#T01:05:44" id="T01:05:44"><abbr title="2010-10-29T01:05:44+00:00">01:05:44</abbr></a>] <span>* gdm (~gdm@186.18.69.144) has joined #beagle</span></li>
<li class="quit">[<a href="#T01:05:56" id="T01:05:56"><abbr title="2010-10-29T01:05:56+00:00">01:05:56</abbr></a>] <span>* alancam (~a-campbel@nat/ti/x-rqavtzhkobngbrwe) Quit (Ping timeout: 272 seconds)</span></li>
<li class="message">[<a href="#T01:06:13" id="T01:06:13"><abbr title="2010-10-29T01:06:13+00:00">01:06:13</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>for instance, i think BA1 and BA0 can be swapped without any issue</q></li>
<li class="message">[<a href="#T01:06:25" id="T01:06:25"><abbr title="2010-10-29T01:06:25+00:00">01:06:25</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>that would really solve a lot of problems for me</q></li>
<li class="message">[<a href="#T01:06:38" id="T01:06:38"><abbr title="2010-10-29T01:06:38+00:00">01:06:38</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, neither of them serve any other special function</q></li>
<li class="message">[<a href="#T01:06:57" id="T01:06:57"><abbr title="2010-10-29T01:06:57+00:00">01:06:57</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>leaving A10 alone is a good idea, in case the controller does any funky autoprecharge scheme</q></li>
<li class="message">[<a href="#T01:07:08" id="T01:07:08"><abbr title="2010-10-29T01:07:08+00:00">01:07:08</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>(which it probably doesnt, but dont know if you have time to verify that)</q></li>
<li class="message">[<a href="#T01:08:07" id="T01:08:07"><abbr title="2010-10-29T01:08:07+00:00">01:08:07</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i have time, just don't want to waste it</q></li>
<li class="message">[<a href="#T01:09:12" id="T01:09:12"><abbr title="2010-10-29T01:09:12+00:00">01:09:12</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>hmm.. so you want the L2 parts, which seems to be a dual-die package?</q></li>
<li class="join">[<a href="#T01:09:29" id="T01:09:29"><abbr title="2010-10-29T01:09:29+00:00">01:09:29</abbr></a>] <span>* Ceriand|desktop (~Ceriand@unaffiliated/ceriand) has joined #beagle</span></li>
<li class="message">[<a href="#T01:09:34" id="T01:09:34"><abbr title="2010-10-29T01:09:34+00:00">01:09:34</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>those are bigger</q></li>
<li class="message">[<a href="#T01:09:54" id="T01:09:54"><abbr title="2010-10-29T01:09:54+00:00">01:09:54</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>but now i confused. looks like those might only be pop</q></li>
<li class="message">[<a href="#T01:10:19" id="T01:10:19"><abbr title="2010-10-29T01:10:19+00:00">01:10:19</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i ordered something lol</q></li>
<li class="message">[<a href="#T01:11:20" id="T01:11:20"><abbr title="2010-10-29T01:11:20+00:00">01:11:20</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>they shouldn't be POP-only, should they?  does anything prevent you from just soldering it down to a board instead of the pads on the topside of the bottom POP die?</q></li>
<li class="message">[<a href="#T01:11:45" id="T01:11:45"><abbr title="2010-10-29T01:11:45+00:00">01:11:45</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>only one cs in the 90bga</q></li>
<li class="message">[<a href="#T01:11:53" id="T01:11:53"><abbr title="2010-10-29T01:11:53+00:00">01:11:53</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>oh, i see, some of the packages in the micron datasheet are called out as pop</q></li>
<li class="message">[<a href="#T01:12:20" id="T01:12:20"><abbr title="2010-10-29T01:12:20+00:00">01:12:20</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>guess i ordered MT46H32M32LFCM. that would explain why i couldn't find the l2</q></li>
<li class="message">[<a href="#T01:12:54" id="T01:12:54"><abbr title="2010-10-29T01:12:54+00:00">01:12:54</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>hmm, is that in this datasheet?</q></li>
<li class="join">[<a href="#T01:13:41" id="T01:13:41"><abbr title="2010-10-29T01:13:41+00:00">01:13:41</abbr></a>] <span>* peabody124 (~peabody12@adsl-99-41-234-41.dsl.hstntx.sbcglobal.net) has joined #beagle</span></li>
<li class="message">[<a href="#T01:13:49" id="T01:13:49"><abbr title="2010-10-29T01:13:49+00:00">01:13:49</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>? </q></li>
<li class="message">[<a href="#T01:14:10" id="T01:14:10"><abbr title="2010-10-29T01:14:10+00:00">01:14:10</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>oh, i got the datasheet for the other part number you mentioned</q></li>
<li class="message">[<a href="#T01:15:09" id="T01:15:09"><abbr title="2010-10-29T01:15:09+00:00">01:15:09</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>oic, MT46H32M32LFCM, is 1 gb chip. yeah sorry</q></li>
<li class="message">[<a href="#T01:15:41" id="T01:15:41"><abbr title="2010-10-29T01:15:41+00:00">01:15:41</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>no big deal</q></li>
<li class="message">[<a href="#T01:16:09" id="T01:16:09"><abbr title="2010-10-29T01:16:09+00:00">01:16:09</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>the 2gb is a bit expensive to be putting on first pcb</q></li>
<li class="message">[<a href="#T01:16:39" id="T01:16:39"><abbr title="2010-10-29T01:16:39+00:00">01:16:39</abbr></a>] &lt;<cite>emeb</cite>&gt; <q>whew! good thing I was away and mrj101 was here</q></li>
<li class="message">[<a href="#T01:16:49" id="T01:16:49"><abbr title="2010-10-29T01:16:49+00:00">01:16:49</abbr></a>] &lt;<cite>emeb</cite>&gt; <q>he knows a lot more about this than I do...</q></li>
<li class="message">[<a href="#T01:17:14" id="T01:17:14"><abbr title="2010-10-29T01:17:14+00:00">01:17:14</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>mrj101 seems to understand this problem</q></li>
<li class="message">[<a href="#T01:17:41" id="T01:17:41"><abbr title="2010-10-29T01:17:41+00:00">01:17:41</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>better than me at least</q></li>
<li class="message">[<a href="#T01:18:03" id="T01:18:03"><abbr title="2010-10-29T01:18:03+00:00">01:18:03</abbr></a>] &lt;<cite>emeb</cite>&gt; <q>All I could tell you is that it should be safe to swap data bits around. :)</q></li>
<li class="message">[<a href="#T01:18:07" id="T01:18:07"><abbr title="2010-10-29T01:18:07+00:00">01:18:07</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>heh.. glad this crap is useful to someone</q></li>
<li class="message">[<a href="#T01:18:38" id="T01:18:38"><abbr title="2010-10-29T01:18:38+00:00">01:18:38</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, data bits are completely fair game for DDRx.  graphics memory is a different beast because they have CRCs for error detection, but you should be fine there</q></li>
<li class="message">[<a href="#T01:18:47" id="T01:18:47"><abbr title="2010-10-29T01:18:47+00:00">01:18:47</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>its good reading :)</q></li>
<li class="message">[<a href="#T01:18:57" id="T01:18:57"><abbr title="2010-10-29T01:18:57+00:00">01:18:57</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i swapped all the data bits. got it so i can route without a single twiddle</q></li>
<li class="message">[<a href="#T01:19:18" id="T01:19:18"><abbr title="2010-10-29T01:19:18+00:00">01:19:18</abbr></a>] &lt;<cite>emeb</cite>&gt; <q>I guess I'd be wary of swapping address bits just because the commands are sent on the address bus</q></li>
<li class="message">[<abbr title="2010-10-29T01:19:18+00:00">01:19:18</abbr>] &lt;<cite>mrj101</cite>&gt; <q>i used to work for micron, but i really only learned this stuff when it became the focus of my research</q></li>
<li class="action">[<a href="#T01:19:26" id="T01:19:26"><abbr title="2010-10-29T01:19:26+00:00">01:19:26</abbr></a>] <span>* mrj101 is a poor graduate student :(</span></li>
<li class="message">[<a href="#T01:19:51" id="T01:19:51"><abbr title="2010-10-29T01:19:51+00:00">01:19:51</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i'm wary, but if it can be done, there's no reason not to do it</q></li>
<li class="message">[<a href="#T01:19:52" id="T01:19:52"><abbr title="2010-10-29T01:19:52+00:00">01:19:52</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>well, the commands themselves use CS, RAS, CAS, WE</q></li>
<li class="message">[<a href="#T01:20:08" id="T01:20:08"><abbr title="2010-10-29T01:20:08+00:00">01:20:08</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>so swap BA1 and BA0 to your heart's content</q></li>
<li class="message">[<a href="#T01:20:24" id="T01:20:24"><abbr title="2010-10-29T01:20:24+00:00">01:20:24</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>A10 is special because it lets you autoprecharge all banks with a single PRE</q></li>
<li class="message">[<a href="#T01:20:28" id="T01:20:28"><abbr title="2010-10-29T01:20:28+00:00">01:20:28</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>swap A12 and A11</q></li>
<li class="message">[<a href="#T01:20:40" id="T01:20:40"><abbr title="2010-10-29T01:20:40+00:00">01:20:40</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>and fiddle around with A9:A0 as much as you want</q></li>
<li class="message">[<a href="#T01:20:45" id="T01:20:45"><abbr title="2010-10-29T01:20:45+00:00">01:20:45</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>a13/</q></li>
<li class="message">[<a href="#T01:20:47" id="T01:20:47"><abbr title="2010-10-29T01:20:47+00:00">01:20:47</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>?</q></li>
<li class="message">[<a href="#T01:21:07" id="T01:21:07"><abbr title="2010-10-29T01:21:07+00:00">01:21:07</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>thats probably not on the 1gb</q></li>
<li class="message">[<a href="#T01:21:22" id="T01:21:22"><abbr title="2010-10-29T01:21:22+00:00">01:21:22</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>it's not in the x32 mode</q></li>
<li class="message">[<a href="#T01:22:08" id="T01:22:08"><abbr title="2010-10-29T01:22:08+00:00">01:22:08</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>(pages 11 and 12 of the datasheet show ballouts for the x16 and x32 packages)</q></li>
<li class="message">[<a href="#T01:22:49" id="T01:22:49"><abbr title="2010-10-29T01:22:49+00:00">01:22:49</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>you need another address bit on the x16 version because it treats each half of a row in the physical device as its own logical row</q></li>
<li class="message">[<a href="#T01:23:01" id="T01:23:01"><abbr title="2010-10-29T01:23:01+00:00">01:23:01</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>so it has 16k rows per bank vs. 8k for the x32</q></li>
<li class="message">[<a href="#T01:23:10" id="T01:23:10"><abbr title="2010-10-29T01:23:10+00:00">01:23:10</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>ok. so i'll leave a13 alone in order to get contiguous memory on both 1gb and 2gb</q></li>
<li class="message">[<a href="#T01:23:58" id="T01:23:58"><abbr title="2010-10-29T01:23:58+00:00">01:23:58</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, if you plan on migrating to larger parts later, there are other concerns</q></li>
<li class="message">[<a href="#T01:24:17" id="T01:24:17"><abbr title="2010-10-29T01:24:17+00:00">01:24:17</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>i'm not convinced about A3:A0 because of 16 word burst</q></li>
<li class="message">[<a href="#T01:24:50" id="T01:24:50"><abbr title="2010-10-29T01:24:50+00:00">01:24:50</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, it depends on whether you think they change burst size dynamically or not</q></li>
<li class="message">[<a href="#T01:25:04" id="T01:25:04"><abbr title="2010-10-29T01:25:04+00:00">01:25:04</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>if they don't, i convinced myself that it works because</q></li>
<li class="message">[<a href="#T01:25:25" id="T01:25:25"><abbr title="2010-10-29T01:25:25+00:00">01:25:25</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>if you specify a burst starting address of say 14 (with a burst size of 16)</q></li>
<li class="message">[<a href="#T01:25:38" id="T01:25:38"><abbr title="2010-10-29T01:25:38+00:00">01:25:38</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>if you have sequential burst addressing on instead of interleaved</q></li>
<li class="message">[<a href="#T01:25:41" id="T01:25:41"><abbr title="2010-10-29T01:25:41+00:00">01:25:41</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>it will give you words</q></li>
<li class="message">[<a href="#T01:25:51" id="T01:25:51"><abbr title="2010-10-29T01:25:51+00:00">01:25:51</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>14 15 16 0 1 2 3 4 5 6 7 8 9 10 11 12 13</q></li>
<li class="message">[<a href="#T01:26:01" id="T01:26:01"><abbr title="2010-10-29T01:26:01+00:00">01:26:01</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>ok</q></li>
<li class="message">[<a href="#T01:26:10" id="T01:26:10"><abbr title="2010-10-29T01:26:10+00:00">01:26:10</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>not 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29</q></li>
<li class="message">[<a href="#T01:26:35" id="T01:26:35"><abbr title="2010-10-29T01:26:35+00:00">01:26:35</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>burst wrap around</q></li>
<li class="message">[<a href="#T01:27:04" id="T01:27:04"><abbr title="2010-10-29T01:27:04+00:00">01:27:04</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>because if you think of how it works behind the scenes, it fetches the whole burst in one shot from the DRAM array, stores it in a little flop array, and has a set of bits that control the addressing sequence on that flop array</q></li>
<li class="message">[<a href="#T01:27:17" id="T01:27:17"><abbr title="2010-10-29T01:27:17+00:00">01:27:17</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>the big assumption that burst size is not changed</q></li>
<li class="message">[<a href="#T01:27:37" id="T01:27:37"><abbr title="2010-10-29T01:27:37+00:00">01:27:37</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah.  if it is, leave a3-a0 alone and you should be fine</q></li>
<li class="message">[<a href="#T01:27:54" id="T01:27:54"><abbr title="2010-10-29T01:27:54+00:00">01:27:54</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>those happen to be easy to route</q></li>
<li class="message">[<a href="#T01:28:03" id="T01:28:03"><abbr title="2010-10-29T01:28:03+00:00">01:28:03</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>giving you BA0-BA1, A12-A11, and A9-A4 to play with</q></li>
<li class="message">[<a href="#T01:28:18" id="T01:28:18"><abbr title="2010-10-29T01:28:18+00:00">01:28:18</abbr></a>] &lt;<cite>emeb</cite>&gt; <q>heh - sounds simple to me :P</q></li>
<li class="message">[<a href="#T01:28:34" id="T01:28:34"><abbr title="2010-10-29T01:28:34+00:00">01:28:34</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>oooo, just what i've always wanted</q></li>
<li class="message">[<a href="#T01:28:37" id="T01:28:37"><abbr title="2010-10-29T01:28:37+00:00">01:28:37</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>what's causing your routing to be constrained?  layer count, trace/space, escape from under the BGA?</q></li>
<li class="message">[<a href="#T01:28:59" id="T01:28:59"><abbr title="2010-10-29T01:28:59+00:00">01:28:59</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>mrj101: thanks a bunch. you are the only other person who thought this was possible</q></li>
<li class="message">[<a href="#T01:29:09" id="T01:29:09"><abbr title="2010-10-29T01:29:09+00:00">01:29:09</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>well my tools suck</q></li>
<li class="message">[<a href="#T01:29:27" id="T01:29:27"><abbr title="2010-10-29T01:29:27+00:00">01:29:27</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>its all escaped fine</q></li>
<li class="message">[<a href="#T01:29:43" id="T01:29:43"><abbr title="2010-10-29T01:29:43+00:00">01:29:43</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>no problem man, glad to help</q></li>
<li class="message">[<a href="#T01:29:48" id="T01:29:48"><abbr title="2010-10-29T01:29:48+00:00">01:29:48</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>but i find that if there is any twittling, then some line will get long</q></li>
<li class="message">[<a href="#T01:30:13" id="T01:30:13"><abbr title="2010-10-29T01:30:13+00:00">01:30:13</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>then the others will all need massive amount of delay tuning, which takes up more and more space, then it explodes</q></li>
<li class="message">[<a href="#T01:30:48" id="T01:30:48"><abbr title="2010-10-29T01:30:48+00:00">01:30:48</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah, deskewing is a pain.  more exotic sdram controllers will have a bunch of per-pin deskew on chip to give you more slop, but it probably doesnt make sense on an embedded chip</q></li>
<li class="message">[<a href="#T01:31:07" id="T01:31:07"><abbr title="2010-10-29T01:31:07+00:00">01:31:07</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>how closely matched do they have to be anyway, given that you're at 133/266 mhz?</q></li>
<li class="message">[<a href="#T01:31:14" id="T01:31:14"><abbr title="2010-10-29T01:31:14+00:00">01:31:14</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>putting the ddr far away from the processor might work except that it gets too long for a non terminated scheme</q></li>
<li class="message">[<a href="#T01:31:43" id="T01:31:43"><abbr title="2010-10-29T01:31:43+00:00">01:31:43</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>i guess that's still pretty fast, i'm just using to my head exploding talking to people about 5gbps gddr5 designs</q></li>
<li class="message">[<a href="#T01:32:02" id="T01:32:02"><abbr title="2010-10-29T01:32:02+00:00">01:32:02</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>datasheet seem to say +/- 20 mils for command, and in a byte group. but +/- 2.5 inches between groups</q></li>
<li class="message">[<a href="#T01:32:10" id="T01:32:10"><abbr title="2010-10-29T01:32:10+00:00">01:32:10</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yeah</q></li>
<li class="message">[<a href="#T01:32:31" id="T01:32:31"><abbr title="2010-10-29T01:32:31+00:00">01:32:31</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>all the separately-clocked groups give you a lot of slack, but intra-group you have to be pretty picky</q></li>
<li class="message">[<a href="#T01:32:41" id="T01:32:41"><abbr title="2010-10-29T01:32:41+00:00">01:32:41</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>alright, i'd best be off</q></li>
<li class="message">[<a href="#T01:32:43" id="T01:32:43"><abbr title="2010-10-29T01:32:43+00:00">01:32:43</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>good luck man</q></li>
<li class="message">[<a href="#T01:32:47" id="T01:32:47"><abbr title="2010-10-29T01:32:47+00:00">01:32:47</abbr></a>] &lt;<cite>jonpry</cite>&gt; <q>thanks again</q></li>
<li class="message">[<a href="#T01:32:52" id="T01:32:52"><abbr title="2010-10-29T01:32:52+00:00">01:32:52</abbr></a>] &lt;<cite>mrj101</cite>&gt; <q>yup</q></li>
<li class="quit">[<a href="#T01:34:00" id="T01:34:00"><abbr title="2010-10-29T01:34:00+00:00">01:34:00</abbr></a>] <span>* mrj101 (~mrj10@63.252.64.254) Quit (Quit: Leaving.)</span></li>
<li class="join">[<a href="#T01:38:11" id="T01:38:11"><abbr title="2010-10-29T01:38:11+00:00">01:38:11</abbr></a>] <span>* Openfree` (~Openfreer@116.228.88.131) has joined #beagle</span></li>
<li class="quit">[<a href="#T01:38:41" id="T01:38:41"><abbr title="2010-10-29T01:38:41+00:00">01:38:41</abbr></a>] <span>* Openfree` (~Openfreer@116.228.88.131) Quit (Read error: Connection reset by peer)</span></li>
<li class="join">[<a href="#T01:41:48" id="T01:41:48"><abbr title="2010-10-29T01:41:48+00:00">01:41:48</abbr></a>] <span>* kanru (~kanru@61-30-10-70.static.tfn.net.tw) has joined #beagle</span></li>
<li class="join">[<a href="#T01:55:58" id="T01:55:58"><abbr title="2010-10-29T01:55:58+00:00">01:55:58</abbr></a>] <span>* Openfree` (~Openfreer@116.228.88.131) has joined #beagle</span></li>
<li class="quit">[<a href="#T01:56:03" id="T01:56:03"><abbr title="2010-10-29T01:56:03+00:00">01:56:03</abbr></a>] <span>* Openfree` (~Openfreer@116.228.88.131) Quit (Read error: Connection reset by peer)</span></li>
<li class="quit">[<a href="#T02:01:43" id="T02:01:43"><abbr title="2010-10-29T02:01:43+00:00">02:01:43</abbr></a>] <span>* Guest21741 (~Crazymik3@CPE00222d1e4f47-CM00222d1e4f43.cpe.net.cable.rogers.com) Quit (Quit: Leaving)</span></li>
<li class="join">[<a href="#T02:10:32" id="T02:10:32"><abbr title="2010-10-29T02:10:32+00:00">02:10:32</abbr></a>] <span>* russ (~russ@70.99.169.146) has joined #beagle</span></li>
<li class="message">[<a href="#T02:11:28" id="T02:11:28"><abbr title="2010-10-29T02:11:28+00:00">02:11:28</abbr></a>] &lt;<cite>russ</cite>&gt; <q>av500, <a href="http://www.flickr.com/photos/av500/5112199042">http://www.flickr.com/photos/av500/5112199042</a></q></li>
<li class="message">[<a href="#T02:11:35" id="T02:11:35"><abbr title="2010-10-29T02:11:35+00:00">02:11:35</abbr></a>] &lt;<cite>russ</cite>&gt; <q>(see comment)</q></li>
<li class="join">[<a href="#T02:20:57" id="T02:20:57"><abbr title="2010-10-29T02:20:57+00:00">02:20:57</abbr></a>] <span>* emeb|mac (~ericb@ip72-223-86-148.ph.ph.cox.net) has joined #beagle</span></li>
<li class="quit">[<a href="#T02:21:49" id="T02:21:49"><abbr title="2010-10-29T02:21:49+00:00">02:21:49</abbr></a>] <span>* djlewis (~djlewis@75.15.67.127) Quit (Read error: Connection reset by peer)</span></li>
<li class="join">[<a href="#T02:22:07" id="T02:22:07"><abbr title="2010-10-29T02:22:07+00:00">02:22:07</abbr></a>] <span>* djlewis (~djlewis@75.15.67.127) has joined #beagle</span></li>
<li class="join">[<a href="#T02:32:22" id="T02:32:22"><abbr title="2010-10-29T02:32:22+00:00">02:32:22</abbr></a>] <span>* sjhill (~sjhill@home.bethel-hill.org) has joined #beagle</span></li>
<li class="join">[<a href="#T02:40:53" id="T02:40:53"><abbr title="2010-10-29T02:40:53+00:00">02:40:53</abbr></a>] <span>* raster (raster@enlightenment2.osuosl.org) has joined #beagle</span></li>
<li class="quit">[<abbr title="2010-10-29T02:40:53+00:00">02:40:53</abbr>] <span>* raster (raster@enlightenment2.osuosl.org) Quit (Changing host)</span></li>
<li class="join">[<abbr title="2010-10-29T02:40:53+00:00">02:40:53</abbr>] <span>* raster (raster@enlightenment/developer/raster) has joined #beagle</span></li>
<li class="message">[<a href="#T02:43:21" id="T02:43:21"><abbr title="2010-10-29T02:43:21+00:00">02:43:21</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>Hmmmmm</q></li>
<li class="message">[<a href="#T02:44:06" id="T02:44:06"><abbr title="2010-10-29T02:44:06+00:00">02:44:06</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>russ: no. ;)</q></li>
<li class="quit">[<a href="#T02:44:24" id="T02:44:24"><abbr title="2010-10-29T02:44:24+00:00">02:44:24</abbr></a>] <span>* raster (raster@enlightenment/developer/raster) Quit (Client Quit)</span></li>
<li class="message">[<a href="#T02:45:07" id="T02:45:07"><abbr title="2010-10-29T02:45:07+00:00">02:45:07</abbr></a>] &lt;<cite>russ</cite>&gt; <q>bummer</q></li>
<li class="message">[<a href="#T02:45:12" id="T02:45:12"><abbr title="2010-10-29T02:45:12+00:00">02:45:12</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>=)</q></li>
<li class="message">[<abbr title="2010-10-29T02:45:12+00:00">02:45:12</abbr>] &lt;<cite>russ</cite>&gt; <q>too incriminating?</q></li>
<li class="message">[<a href="#T02:45:16" id="T02:45:16"><abbr title="2010-10-29T02:45:16+00:00">02:45:16</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>yes ;)</q></li>
<li class="message">[<a href="#T02:45:41" id="T02:45:41"><abbr title="2010-10-29T02:45:41+00:00">02:45:41</abbr></a>] &lt;<cite>russ</cite>&gt; <q>which immediately tells me who is on the far right</q></li>
<li class="message">[<a href="#T02:46:03" id="T02:46:03"><abbr title="2010-10-29T02:46:03+00:00">02:46:03</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>how's that? :D</q></li>
<li class="message">[<a href="#T02:46:26" id="T02:46:26"><abbr title="2010-10-29T02:46:26+00:00">02:46:26</abbr></a>] &lt;<cite>russ</cite>&gt; <q>just guessing here</q></li>
<li class="message">[<a href="#T02:46:56" id="T02:46:56"><abbr title="2010-10-29T02:46:56+00:00">02:46:56</abbr></a>] &lt;<cite>russ</cite>&gt; <q>I've actually seen pictures of the 2nd and who I will simply refer to as the "5th" individual before</q></li>
<li class="message">[<a href="#T02:47:11" id="T02:47:11"><abbr title="2010-10-29T02:47:11+00:00">02:47:11</abbr></a>] &lt;<cite>russ</cite>&gt; <q>I'm just not sure who the 2nd person actually is</q></li>
<li class="message">[<a href="#T02:47:25" id="T02:47:25"><abbr title="2010-10-29T02:47:25+00:00">02:47:25</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>you can match it up but - "jkridner, ds2, av500, djlewis, mru" are the group</q></li>
<li class="message">[<a href="#T02:47:39" id="T02:47:39"><abbr title="2010-10-29T02:47:39+00:00">02:47:39</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>(in no particular order)</q></li>
<li class="message">[<a href="#T02:47:49" id="T02:47:49"><abbr title="2010-10-29T02:47:49+00:00">02:47:49</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>har har</q></li>
<li class="message">[<a href="#T02:48:46" id="T02:48:46"><abbr title="2010-10-29T02:48:46+00:00">02:48:46</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>russ: should be a few pix of the 1st</q></li>
<li class="join">[<a href="#T02:49:33" id="T02:49:33"><abbr title="2010-10-29T02:49:33+00:00">02:49:33</abbr></a>] <span>* raster (raster@enlightenment2.osuosl.org) has joined #beagle</span></li>
<li class="quit">[<abbr title="2010-10-29T02:49:33+00:00">02:49:33</abbr>] <span>* raster (raster@enlightenment2.osuosl.org) Quit (Changing host)</span></li>
<li class="join">[<abbr title="2010-10-29T02:49:33+00:00">02:49:33</abbr>] <span>* raster (raster@enlightenment/developer/raster) has joined #beagle</span></li>
<li class="message">[<a href="#T02:49:50" id="T02:49:50"><abbr title="2010-10-29T02:49:50+00:00">02:49:50</abbr></a>] &lt;<cite>russ</cite>&gt; <q>ah, ucdavis has given you away</q></li>
<li class="message">[<a href="#T02:49:57" id="T02:49:57"><abbr title="2010-10-29T02:49:57+00:00">02:49:57</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>jkridner, mru, av500,  DJWillis, ds2</q></li>
<li class="message">[<a href="#T02:50:14" id="T02:50:14"><abbr title="2010-10-29T02:50:14+00:00">02:50:14</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>UCD? now I am puzzled</q></li>
<li class="message">[<a href="#T02:50:19" id="T02:50:19"><abbr title="2010-10-29T02:50:19+00:00">02:50:19</abbr></a>] &lt;<cite>russ</cite>&gt; <q>er, wait no, the ucdavis is a different djlewis</q></li>
<li class="message">[<a href="#T02:50:36" id="T02:50:36"><abbr title="2010-10-29T02:50:36+00:00">02:50:36</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>oops, not djlewis but djwillis (sorry)</q></li>
<li class="message">[<a href="#T02:50:44" id="T02:50:44"><abbr title="2010-10-29T02:50:44+00:00">02:50:44</abbr></a>] &lt;<cite>russ</cite>&gt; <q><a href="http://anrcs.ucdavis.edu/Communications_Advisory_Board/?facultyid=1335">http://anrcs.ucdavis.edu/Communications_Advisory_Board/?facultyid=1335</a></q></li>
<li class="message">[<a href="#T02:50:50" id="T02:50:50"><abbr title="2010-10-29T02:50:50+00:00">02:50:50</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>thus the hardy har har</q></li>
<li class="message">[<a href="#T02:51:12" id="T02:51:12"><abbr title="2010-10-29T02:51:12+00:00">02:51:12</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>Oh heh, didn't notice it</q></li>
<li class="message">[<a href="#T02:51:21" id="T02:51:21"><abbr title="2010-10-29T02:51:21+00:00">02:51:21</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>I just type what I see on the screen </q></li>
<li class="message">[<a href="#T02:51:23" id="T02:51:23"><abbr title="2010-10-29T02:51:23+00:00">02:51:23</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>sneaky tab ke</q></li>
<li class="message">[<a href="#T02:51:25" id="T02:51:25"><abbr title="2010-10-29T02:51:25+00:00">02:51:25</abbr></a>] &lt;<cite>russ</cite>&gt; <q>ah, and d is not david, it's don</q></li>
<li class="message">[<a href="#T02:51:26" id="T02:51:26"><abbr title="2010-10-29T02:51:26+00:00">02:51:26</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>key</q></li>
<li class="message">[<a href="#T02:52:27" id="T02:52:27"><abbr title="2010-10-29T02:52:27+00:00">02:52:27</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>djlewis: how did you peice it together?</q></li>
<li class="message">[<a href="#T02:53:04" id="T02:53:04"><abbr title="2010-10-29T02:53:04+00:00">02:53:04</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>i took notes soes i could pictha ya ugly mugs whilst iz talken width yuz..</q></li>
<li class="message">[<a href="#T02:53:34" id="T02:53:34"><abbr title="2010-10-29T02:53:34+00:00">02:53:34</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>uh ok</q></li>
<li class="message">[<a href="#T02:53:52" id="T02:53:52"><abbr title="2010-10-29T02:53:52+00:00">02:53:52</abbr></a>] &lt;<cite>russ</cite>&gt; <q>djlewis, congrats on your team roping?</q></li>
<li class="action">[<a href="#T02:54:00" id="T02:54:00"><abbr title="2010-10-29T02:54:00+00:00">02:54:00</abbr></a>] <span>* russ <a href="http://www.ustrc.com/results/Details2.asp?DL=0&amp;EventUID=6892">http://www.ustrc.com/results/Details2.asp?DL=0&amp;EventUID=6892</a></span></li>
<li class="message">[<a href="#T02:54:44" id="T02:54:44"><abbr title="2010-10-29T02:54:44+00:00">02:54:44</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>what trhe heck is that about?</q></li>
<li class="message">[<a href="#T02:54:53" id="T02:54:53"><abbr title="2010-10-29T02:54:53+00:00">02:54:53</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>oh, the joke</q></li>
<li class="message">[<a href="#T02:55:12" id="T02:55:12"><abbr title="2010-10-29T02:55:12+00:00">02:55:12</abbr></a>] &lt;<cite>russ</cite>&gt; <q>djlewis, you are invisible on the internet, and the only other don j lewis's seem to be involved in a wide variety of strange things</q></li>
<li class="message">[<a href="#T02:56:12" id="T02:56:12"><abbr title="2010-10-29T02:56:12+00:00">02:56:12</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>hehee, and I have only been on it since 1989 or so</q></li>
<li class="message">[<a href="#T02:57:20" id="T02:57:20"><abbr title="2010-10-29T02:57:20+00:00">02:57:20</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>i see me in the seventh link on google</q></li>
<li class="message">[<a href="#T02:57:55" id="T02:57:55"><abbr title="2010-10-29T02:57:55+00:00">02:57:55</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>Hmmm</q></li>
<li class="message">[<a href="#T02:58:59" id="T02:58:59"><abbr title="2010-10-29T02:58:59+00:00">02:58:59</abbr></a>] &lt;<cite>djlewis</cite>&gt; <q>google is handing out info it thinks you want to see per your history of search, argh!</q></li>
