<MODULE>
adc_spi
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0032,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0221,NO
</SEGMENTS>

<LOCALS>
L007015?,R_CSEG,017C,0000
L007014?,R_CSEG,0177,0000
L007011?,R_CSEG,0172,0000
L004004?,R_CSEG,00D6,0000
L004003?,R_CSEG,00AF,0000
L004002?,R_CSEG,00AD,0000
L005009?,R_CSEG,0114,0000
L005007?,R_CSEG,010D,0000
L005005?,R_CSEG,00E2,0000
L005001?,R_CSEG,00EB,0000
L007007?,R_CSEG,0209,0000
L007004?,R_CSEG,0174,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0025,0000
__str_2,R_CONST,0030,0000
L005018?,R_CSEG,00EE,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,0157,0000
_SPIWrite,R_CSEG,0000,0000
__c51_external_startup,R_CSEG,0067,0000
_GetADC,R_CSEG,0115,0000
_wait_us,R_CSEG,0098,0000
_waitms,R_CSEG,00DA,0000
</PUBLICS>

<EXTERNALS>
__mullong,any,0000,0000
___uint2fs,any,0000,0000
___fsmul,any,0000,0000
__mullong_PARM_2,any,0000,0000
_printf,any,0000,0000
_crt0,any,0000,0000
___fsdiv,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
85 82 E0
A2 E7
92 A1
D2 A3
A2 A2
92 F7
C2 A3
A2 E6
92 A1
D2 A3
A2 A2
92 F6
C2 A3
A2 E5
92 A1
D2 A3
A2 A2
92 F5
C2 A3
A2 E4
92 A1
D2 A3
A2 A2
92 F4
C2 A3
A2 E3
92 A1
D2 A3
A2 A2
92 F3
C2 A3
A2 E2
92 A1
D2 A3
A2 A2
92 F2
C2 A3
A2 E1
92 A1
D2 A3
A2 A2
92 F1
C2 A3
A2 E0
92 A1
D2 A3
A2 A2
92 F0
C2 A3
85 F0 82
22
75 8E 11
75 E6 00
75 E7 00
75 D6 00
75 D7 00
75 CE 00
75 CF 00
75 C6 00
75 C7 00
43 87 80
75 98 52
75 9B 00
75 9A F4
75 9B 1E
75 AE 00
75 82 00
22
AA 82
C2 8C
53 89 F0
43 89 01
EA
24 FA
50 rel2(L004002?;)
EA
24 FB
FA
80 rel2(L004003?;)
7A 01
8A data8(__mullong_PARM_2;)
75 data8(__mullong_PARM_2;0x0001;+;) 00
75 data8(__mullong_PARM_2;0x0002;+;) 00
75 data8(__mullong_PARM_2;0x0003;+;) 00
90 FF EA
74 FF
F5 F0
12 addr16(__mullong;)  
AA 82
AB 83
C2 8D
8B 04
7D 00
8C 8C
7B 00
8A 8A
D2 8C
30 8D rel3(L004004?;)
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L005009?;)
7E 00
BE 04 rel3(L005018?;)
50 rel2(L005007?;)
75 82 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_wait_us;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L005001?;)
0C
BC 00 rel3(L005005?;)
0D
80 rel2(L005005?;)
22
AA 82
C2 A0
75 82 01
C0 02
12 addr16(_SPIWrite;)  
D0 02
EA
C4
54 F0
FA
74 80
4A
F5 82
12 addr16(_SPIWrite;)  
AA 82
74 03
5A
FC
7B 00
75 82 00
C0 03
C0 04
12 addr16(_SPIWrite;)  
AA 82
D0 04
D0 03
7D 00
EA
2B
FB
ED
3C
FC
D2 A0
8B 82
8C 83
22
90 01 F4
12 addr16(_waitms;)  
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
7A 00
BA 08 rel3(L007014?;)
40 rel2(L007015?;)
02 addr16(L007007?;)  
8A 82
C0 02
12 addr16(_GetADC;)  
12 addr16(___uint2fs;)  
AB 82
AC 83
AD F0
FE
74 3C
C0 E0
74 14
C0 E0
74 83
C0 E0
74 40
C0 E0
8B 82
8C 83
8D F0
EE
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
E4
C0 E0
74 C0
C0 E0
74 7F
C0 E0
74 44
C0 E0
8B 82
8C 83
8D F0
EE
12 addr16(___fsdiv;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
D0 02
8A 07
78 00
C0 02
C0 03
C0 04
C0 05
C0 06
C0 07
C0 00
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F7
F5 81
D0 02
0A
02 addr16(L007004?;)  
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
02 addr16(L007011?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
0A
0A
41 54 38 39 4C 50 35 31 52 78 32 20 53 50 49 20 41
44 43 20 74 65 73 74 20 70 72 6F 67 72 61 6D 2E

0A
00
56 25 64 3D 25 35 2E 33 66 20 
00
0D
00
</CODE>

<CODE AT 0003>
</CODE>
