#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Apr 22 10:24:46 2024
# Process ID: 4005
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 7715.102 ; gain = 182.016 ; free physical = 7770 ; free virtual = 14481
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 10000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7909.371 ; gain = 104.594 ; free physical = 3693 ; free virtual = 12441
set_property -name {xsim.simulate.runtime} -value {20000000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [0]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [0]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [0]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [0]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [0]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [0]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [0]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [0]
SAMPLE = 1, Real result ht[0][17]= [0]
SAMPLE = 1, Real result ht[0][18]= [0]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [0]
SAMPLE = 1, Real result ht[0][22]= [0]
SAMPLE = 1, Real result ht[0][23]= [0]
SAMPLE = 1, Real result ht[1][16]= [0]
SAMPLE = 1, Real result ht[1][17]= [0]
SAMPLE = 1, Real result ht[1][18]= [0]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [0]
SAMPLE = 1, Real result ht[1][22]= [0]
SAMPLE = 1, Real result ht[1][23]= [0]
SAMPLE = 1, Real result ht[2][16]= [0]
SAMPLE = 1, Real result ht[2][17]= [0]
SAMPLE = 1, Real result ht[2][18]= [0]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [0]
SAMPLE = 1, Real result ht[2][22]= [0]
SAMPLE = 1, Real result ht[2][23]= [0]
SAMPLE = 1, Real result ht[3][16]= [0]
SAMPLE = 1, Real result ht[3][17]= [0]
SAMPLE = 1, Real result ht[3][18]= [0]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [0]
SAMPLE = 1, Real result ht[3][22]= [0]
SAMPLE = 1, Real result ht[3][23]= [0]
SAMPLE = 1, Real result ht[4][16]= [0]
SAMPLE = 1, Real result ht[4][17]= [0]
SAMPLE = 1, Real result ht[4][18]= [0]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [0]
SAMPLE = 1, Real result ht[4][22]= [0]
SAMPLE = 1, Real result ht[4][23]= [0]
SAMPLE = 1, Real result ht[5][16]= [0]
SAMPLE = 1, Real result ht[5][17]= [0]
SAMPLE = 1, Real result ht[5][18]= [0]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [0]
SAMPLE = 1, Real result ht[5][22]= [0]
SAMPLE = 1, Real result ht[5][23]= [0]
SAMPLE = 1, Real result ht[6][16]= [0]
SAMPLE = 1, Real result ht[6][17]= [0]
SAMPLE = 1, Real result ht[6][18]= [0]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [0]
SAMPLE = 1, Real result ht[6][22]= [0]
SAMPLE = 1, Real result ht[6][23]= [0]
SAMPLE = 1, Real result ht[7][16]= [0]
SAMPLE = 1, Real result ht[7][17]= [0]
SAMPLE = 1, Real result ht[7][18]= [0]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [0]
SAMPLE = 1, Real result ht[7][22]= [0]
SAMPLE = 1, Real result ht[7][23]= [0]
SAMPLE = 1, Real result ht[8][16]= [0]
SAMPLE = 1, Real result ht[8][17]= [0]
SAMPLE = 1, Real result ht[8][18]= [0]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [0]
SAMPLE = 1, Real result ht[8][22]= [0]
SAMPLE = 1, Real result ht[8][23]= [0]
SAMPLE = 1, Real result ht[9][16]= [0]
SAMPLE = 1, Real result ht[9][17]= [0]
SAMPLE = 1, Real result ht[9][18]= [0]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [0]
SAMPLE = 1, Real result ht[9][22]= [0]
SAMPLE = 1, Real result ht[9][23]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8055.395 ; gain = 16.105 ; free physical = 3599 ; free virtual = 12341
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Mon Apr 22 10:36:47 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Apr 22 10:37:49 2024] Launched impl_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 8423.793 ; gain = 0.000 ; free physical = 3469 ; free virtual = 12379
INFO: [Netlist 29-17] Analyzing 4146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9213.301 ; gain = 70.938 ; free physical = 2781 ; free virtual = 11663
Restored from archive | CPU: 2.070000 secs | Memory: 61.600021 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9213.301 ; gain = 70.938 ; free physical = 2781 ; free virtual = 11663
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9213.301 ; gain = 0.000 ; free physical = 2781 ; free virtual = 11662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 9495.398 ; gain = 1402.965 ; free physical = 2555 ; free virtual = 11488
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
ERROR: [VRFC 10-4982] syntax error near '\' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:224]
ERROR: [VRFC 10-8530] module 'controller' is ignored due to previous errors [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
ERROR: [VRFC 10-4982] syntax error near '\' [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:224]
ERROR: [VRFC 10-8530] module 'controller' is ignored due to previous errors [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controller_lstm_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controller_lstm_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_controller_lstm_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/sigmoid_appro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_appro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sources_1/new/tanh_appr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_appr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller_lstm_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_controller_lstm_unit_behav xil_defaultlib.tb_controller_lstm_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 22, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 27, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 32, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4468] File : /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/sim_1/new/tb_controller_lstm_unit.sv, Line : 37, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MAC_sv_3593291254
Compiling module xil_defaultlib.MAC_default
Compiling module xil_defaultlib.tanh_appr(OUT_BITWIDTH=32,IN_BIT...
Compiling module xil_defaultlib.sigmoid_appro(OUT_BITWIDTH=32,IN...
Compiling module xil_defaultlib.lstm_unit_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.tb_controller_lstm_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controller_lstm_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controller_lstm_unit_behav -key {Behavioral:sim_1:Functional:tb_controller_lstm_unit} -tclbatch {tb_controller_lstm_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controller_lstm_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_in_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_for_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_cell_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/r_out_weight_matrix" to the wave window because it has 73728 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controller_lstm_unit/fc_weight" to the wave window because it has 76800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_controller_lstm_unit/input_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/weight_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/bias_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_controller_lstm_unit/cell_pkt was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 20000000ns
///////////////////////////////////////////////////////////
//////////////////// Test No[240] Start /////////////////////
///////////////////////////////////////////////////////////

SAMPLE = 0, Real result ht[0][0]= [0]
SAMPLE = 0, Real result ht[0][1]= [0]
SAMPLE = 0, Real result ht[0][2]= [0]
SAMPLE = 0, Real result ht[0][3]= [0]
SAMPLE = 0, Real result ht[0][4]= [0]
SAMPLE = 0, Real result ht[0][5]= [0]
SAMPLE = 0, Real result ht[0][6]= [0]
SAMPLE = 0, Real result ht[0][7]= [0]
SAMPLE = 0, Real result ht[1][0]= [0]
SAMPLE = 0, Real result ht[1][1]= [0]
SAMPLE = 0, Real result ht[1][2]= [0]
SAMPLE = 0, Real result ht[1][3]= [0]
SAMPLE = 0, Real result ht[1][4]= [0]
SAMPLE = 0, Real result ht[1][5]= [0]
SAMPLE = 0, Real result ht[1][6]= [0]
SAMPLE = 0, Real result ht[1][7]= [0]
SAMPLE = 0, Real result ht[2][0]= [0]
SAMPLE = 0, Real result ht[2][1]= [0]
SAMPLE = 0, Real result ht[2][2]= [0]
SAMPLE = 0, Real result ht[2][3]= [0]
SAMPLE = 0, Real result ht[2][4]= [0]
SAMPLE = 0, Real result ht[2][5]= [0]
SAMPLE = 0, Real result ht[2][6]= [0]
SAMPLE = 0, Real result ht[2][7]= [0]
SAMPLE = 0, Real result ht[3][0]= [0]
SAMPLE = 0, Real result ht[3][1]= [0]
SAMPLE = 0, Real result ht[3][2]= [0]
SAMPLE = 0, Real result ht[3][3]= [0]
SAMPLE = 0, Real result ht[3][4]= [0]
SAMPLE = 0, Real result ht[3][5]= [0]
SAMPLE = 0, Real result ht[3][6]= [0]
SAMPLE = 0, Real result ht[3][7]= [0]
SAMPLE = 0, Real result ht[4][0]= [0]
SAMPLE = 0, Real result ht[4][1]= [0]
SAMPLE = 0, Real result ht[4][2]= [0]
SAMPLE = 0, Real result ht[4][3]= [0]
SAMPLE = 0, Real result ht[4][4]= [0]
SAMPLE = 0, Real result ht[4][5]= [0]
SAMPLE = 0, Real result ht[4][6]= [0]
SAMPLE = 0, Real result ht[4][7]= [0]
SAMPLE = 0, Real result ht[5][0]= [0]
SAMPLE = 0, Real result ht[5][1]= [0]
SAMPLE = 0, Real result ht[5][2]= [0]
SAMPLE = 0, Real result ht[5][3]= [0]
SAMPLE = 0, Real result ht[5][4]= [0]
SAMPLE = 0, Real result ht[5][5]= [0]
SAMPLE = 0, Real result ht[5][6]= [0]
SAMPLE = 0, Real result ht[5][7]= [0]
SAMPLE = 0, Real result ht[6][0]= [0]
SAMPLE = 0, Real result ht[6][1]= [0]
SAMPLE = 0, Real result ht[6][2]= [0]
SAMPLE = 0, Real result ht[6][3]= [0]
SAMPLE = 0, Real result ht[6][4]= [0]
SAMPLE = 0, Real result ht[6][5]= [0]
SAMPLE = 0, Real result ht[6][6]= [0]
SAMPLE = 0, Real result ht[6][7]= [0]
SAMPLE = 0, Real result ht[7][0]= [0]
SAMPLE = 0, Real result ht[7][1]= [0]
SAMPLE = 0, Real result ht[7][2]= [0]
SAMPLE = 0, Real result ht[7][3]= [0]
SAMPLE = 0, Real result ht[7][4]= [0]
SAMPLE = 0, Real result ht[7][5]= [0]
SAMPLE = 0, Real result ht[7][6]= [0]
SAMPLE = 0, Real result ht[7][7]= [0]
SAMPLE = 0, Real result ht[8][0]= [0]
SAMPLE = 0, Real result ht[8][1]= [0]
SAMPLE = 0, Real result ht[8][2]= [0]
SAMPLE = 0, Real result ht[8][3]= [0]
SAMPLE = 0, Real result ht[8][4]= [0]
SAMPLE = 0, Real result ht[8][5]= [0]
SAMPLE = 0, Real result ht[8][6]= [0]
SAMPLE = 0, Real result ht[8][7]= [0]
SAMPLE = 0, Real result ht[9][0]= [0]
SAMPLE = 0, Real result ht[9][1]= [0]
SAMPLE = 0, Real result ht[9][2]= [0]
SAMPLE = 0, Real result ht[9][3]= [0]
SAMPLE = 0, Real result ht[9][4]= [0]
SAMPLE = 0, Real result ht[9][5]= [0]
SAMPLE = 0, Real result ht[9][6]= [0]
SAMPLE = 0, Real result ht[9][7]= [0]
SAMPLE = 0, Real result ht[0][8]= [0]
SAMPLE = 0, Real result ht[0][9]= [0]
SAMPLE = 0, Real result ht[0][10]= [0]
SAMPLE = 0, Real result ht[0][11]= [0]
SAMPLE = 0, Real result ht[0][12]= [0]
SAMPLE = 0, Real result ht[0][13]= [0]
SAMPLE = 0, Real result ht[0][14]= [0]
SAMPLE = 0, Real result ht[0][15]= [0]
SAMPLE = 0, Real result ht[1][8]= [0]
SAMPLE = 0, Real result ht[1][9]= [0]
SAMPLE = 0, Real result ht[1][10]= [0]
SAMPLE = 0, Real result ht[1][11]= [0]
SAMPLE = 0, Real result ht[1][12]= [0]
SAMPLE = 0, Real result ht[1][13]= [0]
SAMPLE = 0, Real result ht[1][14]= [0]
SAMPLE = 0, Real result ht[1][15]= [0]
SAMPLE = 0, Real result ht[2][8]= [0]
SAMPLE = 0, Real result ht[2][9]= [0]
SAMPLE = 0, Real result ht[2][10]= [0]
SAMPLE = 0, Real result ht[2][11]= [0]
SAMPLE = 0, Real result ht[2][12]= [0]
SAMPLE = 0, Real result ht[2][13]= [0]
SAMPLE = 0, Real result ht[2][14]= [0]
SAMPLE = 0, Real result ht[2][15]= [0]
SAMPLE = 0, Real result ht[3][8]= [0]
SAMPLE = 0, Real result ht[3][9]= [0]
SAMPLE = 0, Real result ht[3][10]= [0]
SAMPLE = 0, Real result ht[3][11]= [0]
SAMPLE = 0, Real result ht[3][12]= [0]
SAMPLE = 0, Real result ht[3][13]= [0]
SAMPLE = 0, Real result ht[3][14]= [0]
SAMPLE = 0, Real result ht[3][15]= [0]
SAMPLE = 0, Real result ht[4][8]= [0]
SAMPLE = 0, Real result ht[4][9]= [0]
SAMPLE = 0, Real result ht[4][10]= [0]
SAMPLE = 0, Real result ht[4][11]= [0]
SAMPLE = 0, Real result ht[4][12]= [0]
SAMPLE = 0, Real result ht[4][13]= [0]
SAMPLE = 0, Real result ht[4][14]= [0]
SAMPLE = 0, Real result ht[4][15]= [0]
SAMPLE = 0, Real result ht[5][8]= [0]
SAMPLE = 0, Real result ht[5][9]= [0]
SAMPLE = 0, Real result ht[5][10]= [0]
SAMPLE = 0, Real result ht[5][11]= [0]
SAMPLE = 0, Real result ht[5][12]= [0]
SAMPLE = 0, Real result ht[5][13]= [0]
SAMPLE = 0, Real result ht[5][14]= [0]
SAMPLE = 0, Real result ht[5][15]= [0]
SAMPLE = 0, Real result ht[6][8]= [0]
SAMPLE = 0, Real result ht[6][9]= [0]
SAMPLE = 0, Real result ht[6][10]= [0]
SAMPLE = 0, Real result ht[6][11]= [0]
SAMPLE = 0, Real result ht[6][12]= [0]
SAMPLE = 0, Real result ht[6][13]= [0]
SAMPLE = 0, Real result ht[6][14]= [0]
SAMPLE = 0, Real result ht[6][15]= [0]
SAMPLE = 0, Real result ht[7][8]= [0]
SAMPLE = 0, Real result ht[7][9]= [0]
SAMPLE = 0, Real result ht[7][10]= [0]
SAMPLE = 0, Real result ht[7][11]= [0]
SAMPLE = 0, Real result ht[7][12]= [0]
SAMPLE = 0, Real result ht[7][13]= [0]
SAMPLE = 0, Real result ht[7][14]= [0]
SAMPLE = 0, Real result ht[7][15]= [0]
SAMPLE = 0, Real result ht[8][8]= [0]
SAMPLE = 0, Real result ht[8][9]= [0]
SAMPLE = 0, Real result ht[8][10]= [0]
SAMPLE = 0, Real result ht[8][11]= [0]
SAMPLE = 0, Real result ht[8][12]= [0]
SAMPLE = 0, Real result ht[8][13]= [0]
SAMPLE = 0, Real result ht[8][14]= [0]
SAMPLE = 0, Real result ht[8][15]= [0]
SAMPLE = 0, Real result ht[9][8]= [0]
SAMPLE = 0, Real result ht[9][9]= [0]
SAMPLE = 0, Real result ht[9][10]= [0]
SAMPLE = 0, Real result ht[9][11]= [0]
SAMPLE = 0, Real result ht[9][12]= [0]
SAMPLE = 0, Real result ht[9][13]= [0]
SAMPLE = 0, Real result ht[9][14]= [0]
SAMPLE = 0, Real result ht[9][15]= [0]
SAMPLE = 0, Real result ht[0][16]= [0]
SAMPLE = 0, Real result ht[0][17]= [0]
SAMPLE = 0, Real result ht[0][18]= [0]
SAMPLE = 0, Real result ht[0][19]= [0]
SAMPLE = 0, Real result ht[0][20]= [0]
SAMPLE = 0, Real result ht[0][21]= [0]
SAMPLE = 0, Real result ht[0][22]= [0]
SAMPLE = 0, Real result ht[0][23]= [0]
SAMPLE = 0, Real result ht[1][16]= [0]
SAMPLE = 0, Real result ht[1][17]= [0]
SAMPLE = 0, Real result ht[1][18]= [0]
SAMPLE = 0, Real result ht[1][19]= [0]
SAMPLE = 0, Real result ht[1][20]= [0]
SAMPLE = 0, Real result ht[1][21]= [0]
SAMPLE = 0, Real result ht[1][22]= [0]
SAMPLE = 0, Real result ht[1][23]= [0]
SAMPLE = 0, Real result ht[2][16]= [0]
SAMPLE = 0, Real result ht[2][17]= [0]
SAMPLE = 0, Real result ht[2][18]= [0]
SAMPLE = 0, Real result ht[2][19]= [0]
SAMPLE = 0, Real result ht[2][20]= [0]
SAMPLE = 0, Real result ht[2][21]= [0]
SAMPLE = 0, Real result ht[2][22]= [0]
SAMPLE = 0, Real result ht[2][23]= [0]
SAMPLE = 0, Real result ht[3][16]= [0]
SAMPLE = 0, Real result ht[3][17]= [0]
SAMPLE = 0, Real result ht[3][18]= [0]
SAMPLE = 0, Real result ht[3][19]= [0]
SAMPLE = 0, Real result ht[3][20]= [0]
SAMPLE = 0, Real result ht[3][21]= [0]
SAMPLE = 0, Real result ht[3][22]= [0]
SAMPLE = 0, Real result ht[3][23]= [0]
SAMPLE = 0, Real result ht[4][16]= [0]
SAMPLE = 0, Real result ht[4][17]= [0]
SAMPLE = 0, Real result ht[4][18]= [0]
SAMPLE = 0, Real result ht[4][19]= [0]
SAMPLE = 0, Real result ht[4][20]= [0]
SAMPLE = 0, Real result ht[4][21]= [0]
SAMPLE = 0, Real result ht[4][22]= [0]
SAMPLE = 0, Real result ht[4][23]= [0]
SAMPLE = 0, Real result ht[5][16]= [0]
SAMPLE = 0, Real result ht[5][17]= [0]
SAMPLE = 0, Real result ht[5][18]= [0]
SAMPLE = 0, Real result ht[5][19]= [0]
SAMPLE = 0, Real result ht[5][20]= [0]
SAMPLE = 0, Real result ht[5][21]= [0]
SAMPLE = 0, Real result ht[5][22]= [0]
SAMPLE = 0, Real result ht[5][23]= [0]
SAMPLE = 0, Real result ht[6][16]= [0]
SAMPLE = 0, Real result ht[6][17]= [0]
SAMPLE = 0, Real result ht[6][18]= [0]
SAMPLE = 0, Real result ht[6][19]= [0]
SAMPLE = 0, Real result ht[6][20]= [0]
SAMPLE = 0, Real result ht[6][21]= [0]
SAMPLE = 0, Real result ht[6][22]= [0]
SAMPLE = 0, Real result ht[6][23]= [0]
SAMPLE = 0, Real result ht[7][16]= [0]
SAMPLE = 0, Real result ht[7][17]= [0]
SAMPLE = 0, Real result ht[7][18]= [0]
SAMPLE = 0, Real result ht[7][19]= [0]
SAMPLE = 0, Real result ht[7][20]= [0]
SAMPLE = 0, Real result ht[7][21]= [0]
SAMPLE = 0, Real result ht[7][22]= [0]
SAMPLE = 0, Real result ht[7][23]= [0]
SAMPLE = 0, Real result ht[8][16]= [0]
SAMPLE = 0, Real result ht[8][17]= [0]
SAMPLE = 0, Real result ht[8][18]= [0]
SAMPLE = 0, Real result ht[8][19]= [0]
SAMPLE = 0, Real result ht[8][20]= [0]
SAMPLE = 0, Real result ht[8][21]= [0]
SAMPLE = 0, Real result ht[8][22]= [0]
SAMPLE = 0, Real result ht[8][23]= [0]
SAMPLE = 0, Real result ht[9][16]= [0]
SAMPLE = 0, Real result ht[9][17]= [0]
SAMPLE = 0, Real result ht[9][18]= [0]
SAMPLE = 0, Real result ht[9][19]= [0]
SAMPLE = 0, Real result ht[9][20]= [0]
SAMPLE = 0, Real result ht[9][21]= [0]
SAMPLE = 0, Real result ht[9][22]= [0]
SAMPLE = 0, Real result ht[9][23]= [0]
SAMPLE = 1, Real result ht[0][0]= [0]
SAMPLE = 1, Real result ht[0][1]= [0]
SAMPLE = 1, Real result ht[0][2]= [0]
SAMPLE = 1, Real result ht[0][3]= [0]
SAMPLE = 1, Real result ht[0][4]= [0]
SAMPLE = 1, Real result ht[0][5]= [0]
SAMPLE = 1, Real result ht[0][6]= [0]
SAMPLE = 1, Real result ht[0][7]= [0]
SAMPLE = 1, Real result ht[1][0]= [0]
SAMPLE = 1, Real result ht[1][1]= [0]
SAMPLE = 1, Real result ht[1][2]= [0]
SAMPLE = 1, Real result ht[1][3]= [0]
SAMPLE = 1, Real result ht[1][4]= [0]
SAMPLE = 1, Real result ht[1][5]= [0]
SAMPLE = 1, Real result ht[1][6]= [0]
SAMPLE = 1, Real result ht[1][7]= [0]
SAMPLE = 1, Real result ht[2][0]= [0]
SAMPLE = 1, Real result ht[2][1]= [0]
SAMPLE = 1, Real result ht[2][2]= [0]
SAMPLE = 1, Real result ht[2][3]= [0]
SAMPLE = 1, Real result ht[2][4]= [0]
SAMPLE = 1, Real result ht[2][5]= [0]
SAMPLE = 1, Real result ht[2][6]= [0]
SAMPLE = 1, Real result ht[2][7]= [0]
SAMPLE = 1, Real result ht[3][0]= [0]
SAMPLE = 1, Real result ht[3][1]= [0]
SAMPLE = 1, Real result ht[3][2]= [0]
SAMPLE = 1, Real result ht[3][3]= [0]
SAMPLE = 1, Real result ht[3][4]= [0]
SAMPLE = 1, Real result ht[3][5]= [0]
SAMPLE = 1, Real result ht[3][6]= [0]
SAMPLE = 1, Real result ht[3][7]= [0]
SAMPLE = 1, Real result ht[4][0]= [0]
SAMPLE = 1, Real result ht[4][1]= [0]
SAMPLE = 1, Real result ht[4][2]= [0]
SAMPLE = 1, Real result ht[4][3]= [0]
SAMPLE = 1, Real result ht[4][4]= [0]
SAMPLE = 1, Real result ht[4][5]= [0]
SAMPLE = 1, Real result ht[4][6]= [0]
SAMPLE = 1, Real result ht[4][7]= [0]
SAMPLE = 1, Real result ht[5][0]= [0]
SAMPLE = 1, Real result ht[5][1]= [0]
SAMPLE = 1, Real result ht[5][2]= [0]
SAMPLE = 1, Real result ht[5][3]= [0]
SAMPLE = 1, Real result ht[5][4]= [0]
SAMPLE = 1, Real result ht[5][5]= [0]
SAMPLE = 1, Real result ht[5][6]= [0]
SAMPLE = 1, Real result ht[5][7]= [0]
SAMPLE = 1, Real result ht[6][0]= [0]
SAMPLE = 1, Real result ht[6][1]= [0]
SAMPLE = 1, Real result ht[6][2]= [0]
SAMPLE = 1, Real result ht[6][3]= [0]
SAMPLE = 1, Real result ht[6][4]= [0]
SAMPLE = 1, Real result ht[6][5]= [0]
SAMPLE = 1, Real result ht[6][6]= [0]
SAMPLE = 1, Real result ht[6][7]= [0]
SAMPLE = 1, Real result ht[7][0]= [0]
SAMPLE = 1, Real result ht[7][1]= [0]
SAMPLE = 1, Real result ht[7][2]= [0]
SAMPLE = 1, Real result ht[7][3]= [0]
SAMPLE = 1, Real result ht[7][4]= [0]
SAMPLE = 1, Real result ht[7][5]= [0]
SAMPLE = 1, Real result ht[7][6]= [0]
SAMPLE = 1, Real result ht[7][7]= [0]
SAMPLE = 1, Real result ht[8][0]= [0]
SAMPLE = 1, Real result ht[8][1]= [0]
SAMPLE = 1, Real result ht[8][2]= [0]
SAMPLE = 1, Real result ht[8][3]= [0]
SAMPLE = 1, Real result ht[8][4]= [0]
SAMPLE = 1, Real result ht[8][5]= [0]
SAMPLE = 1, Real result ht[8][6]= [0]
SAMPLE = 1, Real result ht[8][7]= [0]
SAMPLE = 1, Real result ht[9][0]= [0]
SAMPLE = 1, Real result ht[9][1]= [0]
SAMPLE = 1, Real result ht[9][2]= [0]
SAMPLE = 1, Real result ht[9][3]= [0]
SAMPLE = 1, Real result ht[9][4]= [0]
SAMPLE = 1, Real result ht[9][5]= [0]
SAMPLE = 1, Real result ht[9][6]= [0]
SAMPLE = 1, Real result ht[9][7]= [0]
SAMPLE = 1, Real result ht[0][8]= [0]
SAMPLE = 1, Real result ht[0][9]= [0]
SAMPLE = 1, Real result ht[0][10]= [0]
SAMPLE = 1, Real result ht[0][11]= [0]
SAMPLE = 1, Real result ht[0][12]= [0]
SAMPLE = 1, Real result ht[0][13]= [0]
SAMPLE = 1, Real result ht[0][14]= [0]
SAMPLE = 1, Real result ht[0][15]= [0]
SAMPLE = 1, Real result ht[1][8]= [0]
SAMPLE = 1, Real result ht[1][9]= [0]
SAMPLE = 1, Real result ht[1][10]= [0]
SAMPLE = 1, Real result ht[1][11]= [0]
SAMPLE = 1, Real result ht[1][12]= [0]
SAMPLE = 1, Real result ht[1][13]= [0]
SAMPLE = 1, Real result ht[1][14]= [0]
SAMPLE = 1, Real result ht[1][15]= [0]
SAMPLE = 1, Real result ht[2][8]= [0]
SAMPLE = 1, Real result ht[2][9]= [0]
SAMPLE = 1, Real result ht[2][10]= [0]
SAMPLE = 1, Real result ht[2][11]= [0]
SAMPLE = 1, Real result ht[2][12]= [0]
SAMPLE = 1, Real result ht[2][13]= [0]
SAMPLE = 1, Real result ht[2][14]= [0]
SAMPLE = 1, Real result ht[2][15]= [0]
SAMPLE = 1, Real result ht[3][8]= [0]
SAMPLE = 1, Real result ht[3][9]= [0]
SAMPLE = 1, Real result ht[3][10]= [0]
SAMPLE = 1, Real result ht[3][11]= [0]
SAMPLE = 1, Real result ht[3][12]= [0]
SAMPLE = 1, Real result ht[3][13]= [0]
SAMPLE = 1, Real result ht[3][14]= [0]
SAMPLE = 1, Real result ht[3][15]= [0]
SAMPLE = 1, Real result ht[4][8]= [0]
SAMPLE = 1, Real result ht[4][9]= [0]
SAMPLE = 1, Real result ht[4][10]= [0]
SAMPLE = 1, Real result ht[4][11]= [0]
SAMPLE = 1, Real result ht[4][12]= [0]
SAMPLE = 1, Real result ht[4][13]= [0]
SAMPLE = 1, Real result ht[4][14]= [0]
SAMPLE = 1, Real result ht[4][15]= [0]
SAMPLE = 1, Real result ht[5][8]= [0]
SAMPLE = 1, Real result ht[5][9]= [0]
SAMPLE = 1, Real result ht[5][10]= [0]
SAMPLE = 1, Real result ht[5][11]= [0]
SAMPLE = 1, Real result ht[5][12]= [0]
SAMPLE = 1, Real result ht[5][13]= [0]
SAMPLE = 1, Real result ht[5][14]= [0]
SAMPLE = 1, Real result ht[5][15]= [0]
SAMPLE = 1, Real result ht[6][8]= [0]
SAMPLE = 1, Real result ht[6][9]= [0]
SAMPLE = 1, Real result ht[6][10]= [0]
SAMPLE = 1, Real result ht[6][11]= [0]
SAMPLE = 1, Real result ht[6][12]= [0]
SAMPLE = 1, Real result ht[6][13]= [0]
SAMPLE = 1, Real result ht[6][14]= [0]
SAMPLE = 1, Real result ht[6][15]= [0]
SAMPLE = 1, Real result ht[7][8]= [0]
SAMPLE = 1, Real result ht[7][9]= [0]
SAMPLE = 1, Real result ht[7][10]= [0]
SAMPLE = 1, Real result ht[7][11]= [0]
SAMPLE = 1, Real result ht[7][12]= [0]
SAMPLE = 1, Real result ht[7][13]= [0]
SAMPLE = 1, Real result ht[7][14]= [0]
SAMPLE = 1, Real result ht[7][15]= [0]
SAMPLE = 1, Real result ht[8][8]= [0]
SAMPLE = 1, Real result ht[8][9]= [0]
SAMPLE = 1, Real result ht[8][10]= [0]
SAMPLE = 1, Real result ht[8][11]= [0]
SAMPLE = 1, Real result ht[8][12]= [0]
SAMPLE = 1, Real result ht[8][13]= [0]
SAMPLE = 1, Real result ht[8][14]= [0]
SAMPLE = 1, Real result ht[8][15]= [0]
SAMPLE = 1, Real result ht[9][8]= [0]
SAMPLE = 1, Real result ht[9][9]= [0]
SAMPLE = 1, Real result ht[9][10]= [0]
SAMPLE = 1, Real result ht[9][11]= [0]
SAMPLE = 1, Real result ht[9][12]= [0]
SAMPLE = 1, Real result ht[9][13]= [0]
SAMPLE = 1, Real result ht[9][14]= [0]
SAMPLE = 1, Real result ht[9][15]= [0]
SAMPLE = 1, Real result ht[0][16]= [0]
SAMPLE = 1, Real result ht[0][17]= [0]
SAMPLE = 1, Real result ht[0][18]= [0]
SAMPLE = 1, Real result ht[0][19]= [0]
SAMPLE = 1, Real result ht[0][20]= [0]
SAMPLE = 1, Real result ht[0][21]= [0]
SAMPLE = 1, Real result ht[0][22]= [0]
SAMPLE = 1, Real result ht[0][23]= [0]
SAMPLE = 1, Real result ht[1][16]= [0]
SAMPLE = 1, Real result ht[1][17]= [0]
SAMPLE = 1, Real result ht[1][18]= [0]
SAMPLE = 1, Real result ht[1][19]= [0]
SAMPLE = 1, Real result ht[1][20]= [0]
SAMPLE = 1, Real result ht[1][21]= [0]
SAMPLE = 1, Real result ht[1][22]= [0]
SAMPLE = 1, Real result ht[1][23]= [0]
SAMPLE = 1, Real result ht[2][16]= [0]
SAMPLE = 1, Real result ht[2][17]= [0]
SAMPLE = 1, Real result ht[2][18]= [0]
SAMPLE = 1, Real result ht[2][19]= [0]
SAMPLE = 1, Real result ht[2][20]= [0]
SAMPLE = 1, Real result ht[2][21]= [0]
SAMPLE = 1, Real result ht[2][22]= [0]
SAMPLE = 1, Real result ht[2][23]= [0]
SAMPLE = 1, Real result ht[3][16]= [0]
SAMPLE = 1, Real result ht[3][17]= [0]
SAMPLE = 1, Real result ht[3][18]= [0]
SAMPLE = 1, Real result ht[3][19]= [0]
SAMPLE = 1, Real result ht[3][20]= [0]
SAMPLE = 1, Real result ht[3][21]= [0]
SAMPLE = 1, Real result ht[3][22]= [0]
SAMPLE = 1, Real result ht[3][23]= [0]
SAMPLE = 1, Real result ht[4][16]= [0]
SAMPLE = 1, Real result ht[4][17]= [0]
SAMPLE = 1, Real result ht[4][18]= [0]
SAMPLE = 1, Real result ht[4][19]= [0]
SAMPLE = 1, Real result ht[4][20]= [0]
SAMPLE = 1, Real result ht[4][21]= [0]
SAMPLE = 1, Real result ht[4][22]= [0]
SAMPLE = 1, Real result ht[4][23]= [0]
SAMPLE = 1, Real result ht[5][16]= [0]
SAMPLE = 1, Real result ht[5][17]= [0]
SAMPLE = 1, Real result ht[5][18]= [0]
SAMPLE = 1, Real result ht[5][19]= [0]
SAMPLE = 1, Real result ht[5][20]= [0]
SAMPLE = 1, Real result ht[5][21]= [0]
SAMPLE = 1, Real result ht[5][22]= [0]
SAMPLE = 1, Real result ht[5][23]= [0]
SAMPLE = 1, Real result ht[6][16]= [0]
SAMPLE = 1, Real result ht[6][17]= [0]
SAMPLE = 1, Real result ht[6][18]= [0]
SAMPLE = 1, Real result ht[6][19]= [0]
SAMPLE = 1, Real result ht[6][20]= [0]
SAMPLE = 1, Real result ht[6][21]= [0]
SAMPLE = 1, Real result ht[6][22]= [0]
SAMPLE = 1, Real result ht[6][23]= [0]
SAMPLE = 1, Real result ht[7][16]= [0]
SAMPLE = 1, Real result ht[7][17]= [0]
SAMPLE = 1, Real result ht[7][18]= [0]
SAMPLE = 1, Real result ht[7][19]= [0]
SAMPLE = 1, Real result ht[7][20]= [0]
SAMPLE = 1, Real result ht[7][21]= [0]
SAMPLE = 1, Real result ht[7][22]= [0]
SAMPLE = 1, Real result ht[7][23]= [0]
SAMPLE = 1, Real result ht[8][16]= [0]
SAMPLE = 1, Real result ht[8][17]= [0]
SAMPLE = 1, Real result ht[8][18]= [0]
SAMPLE = 1, Real result ht[8][19]= [0]
SAMPLE = 1, Real result ht[8][20]= [0]
SAMPLE = 1, Real result ht[8][21]= [0]
SAMPLE = 1, Real result ht[8][22]= [0]
SAMPLE = 1, Real result ht[8][23]= [0]
SAMPLE = 1, Real result ht[9][16]= [0]
SAMPLE = 1, Real result ht[9][17]= [0]
SAMPLE = 1, Real result ht[9][18]= [0]
SAMPLE = 1, Real result ht[9][19]= [0]
SAMPLE = 1, Real result ht[9][20]= [0]
SAMPLE = 1, Real result ht[9][21]= [0]
SAMPLE = 1, Real result ht[9][22]= [0]
SAMPLE = 1, Real result ht[9][23]= [0]
SAMPLE = 0, Final result[0]= [0]
SAMPLE = 0, Final result[1]= [0]
SAMPLE = 0, Final result[2]= [0]
SAMPLE = 0, Final result[3]= [0]
SAMPLE = 0, Final result[4]= [0]
SAMPLE = 0, Final result[5]= [0]
SAMPLE = 0, Final result[6]= [0]
SAMPLE = 0, Final result[7]= [0]
SAMPLE = 0, Final result[8]= [0]
SAMPLE = 0, Final result[9]= [0]
SAMPLE = 1, Final result[0]= [0]
SAMPLE = 1, Final result[1]= [0]
SAMPLE = 1, Final result[2]= [0]
SAMPLE = 1, Final result[3]= [0]
SAMPLE = 1, Final result[4]= [0]
SAMPLE = 1, Final result[5]= [0]
SAMPLE = 1, Final result[6]= [0]
SAMPLE = 1, Final result[7]= [0]
SAMPLE = 1, Final result[8]= [0]
SAMPLE = 1, Final result[9]= [0]

#####################################################
-----------------------------------------------------

!!!!!!!!!!!!!!!!   TESTCASE PASS   !!!!!!!!!!!!!!!!!!

-----------------------------------------------------
#####################################################

---------------------- END ------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controller_lstm_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9652.516 ; gain = 13.004 ; free physical = 1552 ; free virtual = 9898
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 9697.434 ; gain = 0.000 ; free physical = 8147 ; free virtual = 11524
INFO: [Netlist 29-17] Analyzing 4146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9771.484 ; gain = 0.000 ; free physical = 8010 ; free virtual = 11448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/utils_1/imports/synth_1/controller.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/controller.dcp
launch_runs synth_1 -jobs 8
[Mon Apr 22 14:38:10 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9977.391 ; gain = 0.000 ; free physical = 7011 ; free virtual = 11143
INFO: [Netlist 29-17] Analyzing 3870 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 10099.445 ; gain = 152.703 ; free physical = 7019 ; free virtual = 11148
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 17:51:48 2024...
