Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/Memory.v" in library work
Compiling verilog file "pipe_FSM.v" in library work
Module <Memory> compiled
Module <pipe_FSM> compiled
Compiling verilog file "State_Reg.v" in library work
Module <PC_ENABLE> compiled
Compiling verilog file "Reg_Out.v" in library work
Module <State_Reg> compiled
Compiling verilog file "REG_DIN_MUX.v" in library work
Module <REG_OUT> compiled
Compiling verilog file "RegMux.v" in library work
Module <REG_DIN_MUX> compiled
Compiling verilog file "regfile.v" in library work
Module <Reg_MUX> compiled
Compiling verilog file "PC_Module.v" in library work
Module <REG_FILE> compiled
Compiling verilog file "PC_Gen.v" in library work
Module <PCModule> compiled
Compiling verilog file "global_FSM.v" in library work
Module <PC_Gen> compiled
Compiling verilog file "ALU_OpB.v" in library work
Module <global_FSM> compiled
Compiling verilog file "ALU_OpA.v" in library work
Module <ALU_OpB> compiled
Module <ALU_OpA> compiled
Compiling verilog file "ALU_CONTROL.v" in library work
Module <ForwardMux> compiled
Compiling verilog file "ALU.v" in library work
Module <ALU_CONTROL> compiled
Module <ALU> compiled
Module <SEXT> compiled
Compiling verilog file "AddrMux.v" in library work
Module <ALU_RESULT_REG> compiled
Compiling verilog file "top.v" in library work
Module <AddrMux> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <PCModule> in library <work>.

Analyzing hierarchy for module <PC_Gen> in library <work>.

Analyzing hierarchy for module <AddrMux> in library <work>.

Analyzing hierarchy for module <State_Reg> in library <work>.

Analyzing hierarchy for module <Reg_MUX> in library <work>.

Analyzing hierarchy for module <REG_DIN_MUX> in library <work>.

Analyzing hierarchy for module <REG_FILE> in library <work>.

Analyzing hierarchy for module <REG_OUT> in library <work>.

Analyzing hierarchy for module <SEXT> in library <work>.

Analyzing hierarchy for module <ForwardMux> in library <work>.

Analyzing hierarchy for module <ALU_OpA> in library <work>.

Analyzing hierarchy for module <ALU_OpB> in library <work>.

Analyzing hierarchy for module <ALU_CONTROL> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	A_ADD = "0010"
	A_AND = "0000"
	A_NOP = "1111"
	A_NOR = "1100"
	A_OR = "0001"
	A_SETIFLESS = "0111"
	A_SUB = "0110"
	A_XOR = "0011"

Analyzing hierarchy for module <ALU_RESULT_REG> in library <work>.

Analyzing hierarchy for module <global_FSM> in library <work> with parameters.
	S0 = "00000000000000000000000000000000"
	S1 = "00000000000000000000000000000001"
	S10 = "00000000000000000000000000001010"
	S11 = "00000000000000000000000000001011"
	S11plus = "00000000000000000000000000001101"
	S12 = "00000000000000000000000000010000"
	S12plus = "00000000000000000000000000010010"
	S2 = "00000000000000000000000000000010"
	S3 = "00000000000000000000000000000011"
	S4 = "00000000000000000000000000000100"
	S5 = "00000000000000000000000000000101"
	S5plus = "00000000000000000000000000001110"
	S6 = "00000000000000000000000000000110"
	S7 = "00000000000000000000000000000111"
	S8 = "00000000000000000000000000001000"
	S8plus = "00000000000000000000000000001100"
	S9 = "00000000000000000000000000001001"
	SIDLE = "00000000000000000000000000001111"
	SWAIT = "00000000000000000000000000010001"

Analyzing hierarchy for module <PC_ENABLE> in library <work>.

Analyzing hierarchy for module <pipe_FSM> in library <work> with parameters.
	S0 = "00000000000000000000000000000000"
	S1 = "00000000000000000000000000000001"
	S10 = "00000000000000000000000000001010"
	S11 = "00000000000000000000000000001011"
	S11plus = "00000000000000000000000000001101"
	S12 = "00000000000000000000000000010000"
	S12plus = "00000000000000000000000000010010"
	S2 = "00000000000000000000000000000010"
	S3 = "00000000000000000000000000000011"
	S4 = "00000000000000000000000000000100"
	S5 = "00000000000000000000000000000101"
	S5plus = "00000000000000000000000000001110"
	S6 = "00000000000000000000000000000110"
	S7 = "00000000000000000000000000000111"
	S8 = "00000000000000000000000000001000"
	S8plus = "00000000000000000000000000001100"
	S9 = "00000000000000000000000000001001"
	SIDLE = "00000000000000000000000000001111"
	SWAIT = "00000000000000000000000000010001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <PCModule> in library <work>.
Module <PCModule> is correct for synthesis.
 
Analyzing module <PC_Gen> in library <work>.
Module <PC_Gen> is correct for synthesis.
 
Analyzing module <AddrMux> in library <work>.
Module <AddrMux> is correct for synthesis.
 
Analyzing module <State_Reg> in library <work>.
Module <State_Reg> is correct for synthesis.
 
Analyzing module <Reg_MUX> in library <work>.
Module <Reg_MUX> is correct for synthesis.
 
Analyzing module <REG_DIN_MUX> in library <work>.
Module <REG_DIN_MUX> is correct for synthesis.
 
Analyzing module <REG_FILE> in library <work>.
WARNING:Xst:905 - "regfile.v" line 17: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R>, <r1_addr>
WARNING:Xst:905 - "regfile.v" line 22: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R>, <r2_addr>
Module <REG_FILE> is correct for synthesis.
 
Analyzing module <REG_OUT> in library <work>.
Module <REG_OUT> is correct for synthesis.
 
Analyzing module <SEXT> in library <work>.
Module <SEXT> is correct for synthesis.
 
Analyzing module <ForwardMux> in library <work>.
Module <ForwardMux> is correct for synthesis.
 
Analyzing module <ALU_OpA> in library <work>.
Module <ALU_OpA> is correct for synthesis.
 
Analyzing module <ALU_OpB> in library <work>.
Module <ALU_OpB> is correct for synthesis.
 
Analyzing module <ALU_CONTROL> in library <work>.
Module <ALU_CONTROL> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	A_ADD = 4'b0010
	A_AND = 4'b0000
	A_NOP = 4'b1111
	A_NOR = 4'b1100
	A_OR = 4'b0001
	A_SETIFLESS = 4'b0111
	A_SUB = 4'b0110
	A_XOR = 4'b0011
Module <ALU> is correct for synthesis.
 
Analyzing module <ALU_RESULT_REG> in library <work>.
Module <ALU_RESULT_REG> is correct for synthesis.
 
Analyzing module <global_FSM> in library <work>.
	S0 = 32'sb00000000000000000000000000000000
	S1 = 32'sb00000000000000000000000000000001
	S10 = 32'sb00000000000000000000000000001010
	S11 = 32'sb00000000000000000000000000001011
	S11plus = 32'sb00000000000000000000000000001101
	S12 = 32'sb00000000000000000000000000010000
	S12plus = 32'sb00000000000000000000000000010010
	S2 = 32'sb00000000000000000000000000000010
	S3 = 32'sb00000000000000000000000000000011
	S4 = 32'sb00000000000000000000000000000100
	S5 = 32'sb00000000000000000000000000000101
	S5plus = 32'sb00000000000000000000000000001110
	S6 = 32'sb00000000000000000000000000000110
	S7 = 32'sb00000000000000000000000000000111
	S8 = 32'sb00000000000000000000000000001000
	S8plus = 32'sb00000000000000000000000000001100
	S9 = 32'sb00000000000000000000000000001001
	SIDLE = 32'sb00000000000000000000000000001111
	SWAIT = 32'sb00000000000000000000000000010001
Module <global_FSM> is correct for synthesis.
 
Analyzing module <pipe_FSM> in library <work>.
	S0 = 32'sb00000000000000000000000000000000
	S1 = 32'sb00000000000000000000000000000001
	S10 = 32'sb00000000000000000000000000001010
	S11 = 32'sb00000000000000000000000000001011
	S11plus = 32'sb00000000000000000000000000001101
	S12 = 32'sb00000000000000000000000000010000
	S12plus = 32'sb00000000000000000000000000010010
	S2 = 32'sb00000000000000000000000000000010
	S3 = 32'sb00000000000000000000000000000011
	S4 = 32'sb00000000000000000000000000000100
	S5 = 32'sb00000000000000000000000000000101
	S5plus = 32'sb00000000000000000000000000001110
	S6 = 32'sb00000000000000000000000000000110
	S7 = 32'sb00000000000000000000000000000111
	S8 = 32'sb00000000000000000000000000001000
	S8plus = 32'sb00000000000000000000000000001100
	S9 = 32'sb00000000000000000000000000001001
	SIDLE = 32'sb00000000000000000000000000001111
	SWAIT = 32'sb00000000000000000000000000010001
Module <pipe_FSM> is correct for synthesis.
 
Analyzing module <PC_ENABLE> in library <work>.
Module <PC_ENABLE> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <REG_FILE> has a constant value of 100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ALU_SrcA> in unit <pipe_FSM> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PCModule>.
    Related source file is "PC_Module.v".
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PCModule> synthesized.


Synthesizing Unit <PC_Gen>.
    Related source file is "PC_Gen.v".
WARNING:Xst:647 - Input <alu_out_reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <next_PC>.
    Found 32-bit adder for signal <next_PC$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <PC_Gen> synthesized.


Synthesizing Unit <AddrMux>.
    Related source file is "AddrMux.v".
Unit <AddrMux> synthesized.


Synthesizing Unit <State_Reg>.
    Related source file is "State_Reg.v".
    Found 32-bit register for signal <instruction>.
    Found 32-bit register for signal <data>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <State_Reg> synthesized.


Synthesizing Unit <Reg_MUX>.
    Related source file is "RegMux.v".
Unit <Reg_MUX> synthesized.


Synthesizing Unit <REG_DIN_MUX>.
    Related source file is "REG_DIN_MUX.v".
Unit <REG_DIN_MUX> synthesized.


Synthesizing Unit <REG_FILE>.
    Related source file is "regfile.v".
    Found 32-bit 32-to-1 multiplexer for signal <r1_dout>.
    Found 32-bit 32-to-1 multiplexer for signal <r2_dout>.
    Found 1024-bit register for signal <R>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <R>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <REG_FILE> synthesized.


Synthesizing Unit <REG_OUT>.
    Related source file is "Reg_Out.v".
    Found 32-bit register for signal <r1_dout>.
    Found 32-bit register for signal <r2_dout>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <REG_OUT> synthesized.


Synthesizing Unit <SEXT>.
    Related source file is "ALU.v".
Unit <SEXT> synthesized.


Synthesizing Unit <ForwardMux>.
    Related source file is "ALU_OpA.v".
Unit <ForwardMux> synthesized.


Synthesizing Unit <ALU_OpA>.
    Related source file is "ALU_OpA.v".
Unit <ALU_OpA> synthesized.


Synthesizing Unit <ALU_OpB>.
    Related source file is "ALU_OpB.v".
    Found 32-bit 4-to-1 multiplexer for signal <alu_opb>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ALU_OpB> synthesized.


Synthesizing Unit <ALU_CONTROL>.
    Related source file is "ALU_CONTROL.v".
    Found 16x4-bit ROM for signal <post_ALUOp$mux0000>.
    Found 4-bit 4-to-1 multiplexer for signal <post_ALUOp>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <ALU_CONTROL> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <alu_out$addsub0000>.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0000> created at line 69.
    Found 32-bit xor2 for signal <alu_out$xor0000> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALU_RESULT_REG>.
    Related source file is "ALU.v".
    Found 32-bit register for signal <alu_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ALU_RESULT_REG> synthesized.


Synthesizing Unit <PC_ENABLE>.
    Related source file is "pipe_FSM.v".
Unit <PC_ENABLE> synthesized.


Synthesizing Unit <pipe_FSM>.
    Related source file is "pipe_FSM.v".
WARNING:Xst:647 - Input <PC_En_Conflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 7-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit register for signal <PC_Src>.
    Found 1-bit register for signal <Branch_gz>.
    Found 7-bit register for signal <state>.
    Found 1-bit register for signal <Branch_ne>.
    Found 1-bit register for signal <IR_in_Write>.
    Found 2-bit register for signal <ALUOp>.
    Found 5-bit register for signal <rs_addr>.
    Found 1-bit register for signal <PCWrite>.
    Found 5-bit register for signal <rd_addr>.
    Found 5-bit register for signal <rt_addr>.
    Found 32-bit register for signal <WB_value>.
    Found 1-bit register for signal <Branch>.
    Found 1-bit register for signal <IR_Write>.
    Found 1-bit register for signal <RegDst>.
    Found 1-bit register for signal <RegWrite>.
    Found 1-bit register for signal <fromWB>.
    Found 2-bit register for signal <ALU_SrcB>.
    Found 1-bit register for signal <MemWrite>.
    Found 3-bit register for signal <stage>.
    Found 1-bit register for signal <next_en>.
    Found 1-bit register for signal <MemtoReg>.
    Found 1-bit register for signal <IorD>.
    Found 3-bit comparator greatequal for signal <bubble_en$cmp_ge0000> created at line 97.
    Found 3-bit comparator greater for signal <flush_en$cmp_gt0000> created at line 98.
    Found 3-bit adder for signal <stage$addsub0000> created at line 211.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <pipe_FSM> synthesized.


Synthesizing Unit <global_FSM>.
    Related source file is "global_FSM.v".
WARNING:Xst:646 - Signal <opcode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_Src5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_Src4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_Src3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_Src2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PC_Src1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCWrite5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCWrite4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCWrite3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCWrite2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCWrite1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemWrite5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemWrite4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemWrite3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemWrite2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemWrite1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IorD5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IorD4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IorD3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IorD2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IorD1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IR_in_Write5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IR_in_Write4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IR_in_Write3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IR_in_Write2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IR_in_Write1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMemVisitState> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ALU_SrcA5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ALU_SrcA4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ALU_SrcA3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ALU_SrcA2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ALU_SrcA1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 1-of-6 priority encoder for signal <WB_value>.
    Found 2-bit down counter for signal <JmpSigEn>.
    Found 1-bit register for signal <JmpSig>.
    Found 2-bit down counter for signal <BrSigEn>.
    Found 1-bit register for signal <BranchSig>.
    Found 5-bit comparator equal for signal <SelectA1$cmp_eq0003> created at line 292.
    Found 5-bit comparator equal for signal <SelectA2$cmp_eq0001> created at line 293.
    Found 5-bit comparator equal for signal <SelectA5$cmp_eq0001> created at line 296.
    Found 5-bit comparator equal for signal <SelectB1$cmp_eq0000> created at line 302.
    Found 5-bit comparator equal for signal <SelectB2$cmp_eq0000> created at line 303.
    Found 5-bit comparator equal for signal <SelectB3$cmp_eq0000> created at line 304.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Priority encoder(s).
Unit <global_FSM> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1306 - Output <state> is never assigned.
WARNING:Xst:1306 - Output <next_state> is never assigned.
WARNING:Xst:646 - Signal <rt_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rs_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 5
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Counters                                             : 2
 2-bit down counter                                    : 2
# Registers                                            : 150
 1-bit register                                        : 67
 2-bit register                                        : 15
 3-bit register                                        : 5
 32-bit register                                       : 43
 5-bit register                                        : 15
 7-bit register                                        : 5
# Latches                                              : 5
 7-bit latch                                           : 5
# Comparators                                          : 17
 3-bit comparator greatequal                           : 5
 3-bit comparator greater                              : 5
 32-bit comparator less                                : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 5
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
# Priority Encoders                                    : 1
 32-bit 1-of-6 priority encoder                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Memory.ngc>.
Loading core <Memory> for timing and area information for instance <myMemory>.
WARNING:Xst:1710 - FF/Latch <ALU_SrcB_0> (without init value) has a constant value of 0 in block <FSM5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_SrcB_0> (without init value) has a constant value of 0 in block <FSM4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_SrcB_0> (without init value) has a constant value of 0 in block <FSM3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_SrcB_0> (without init value) has a constant value of 0 in block <FSM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_SrcB_0> (without init value) has a constant value of 0 in block <FSM1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 5
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Counters                                             : 2
 2-bit down counter                                    : 2
# Registers                                            : 1598
 Flip-Flops                                            : 1598
# Latches                                              : 5
 7-bit latch                                           : 5
# Comparators                                          : 17
 3-bit comparator greatequal                           : 5
 3-bit comparator greater                              : 5
 32-bit comparator less                                : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 67
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
# Priority Encoders                                    : 1
 32-bit 1-of-6 priority encoder                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALU_SrcB_0> (without init value) has a constant value of 0 in block <pipe_FSM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <next_state_5> in Unit <pipe_FSM> is equivalent to the following FF/Latch, which will be removed : <next_state_6> 
WARNING:Xst:1710 - FF/Latch <next_state_5> (without init value) has a constant value of 0 in block <pipe_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_5> (without init value) has a constant value of 0 in block <pipe_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_6> (without init value) has a constant value of 0 in block <pipe_FSM>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <PCModule> ...

Optimizing unit <PC_Gen> ...

Optimizing unit <State_Reg> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <REG_OUT> ...

Optimizing unit <ALU> ...

Optimizing unit <ALU_RESULT_REG> ...

Optimizing unit <pipe_FSM> ...

Optimizing unit <global_FSM> ...
WARNING:Xst:2677 - Node <CONTROL/FSM1/MemWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM1/PCWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM1/PC_Src_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM1/PC_Src_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM1/IorD> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM1/IR_in_Write> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM2/MemWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM2/PCWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM2/PC_Src_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM2/PC_Src_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM2/IorD> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM2/IR_in_Write> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM3/MemWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM3/PCWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM3/PC_Src_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM3/PC_Src_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM3/IorD> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM3/IR_in_Write> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM4/MemWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM4/PCWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM4/PC_Src_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM4/PC_Src_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM4/IorD> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM4/IR_in_Write> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/next_en> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/MemWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/PCWrite> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/PC_Src_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/PC_Src_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/IorD> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CONTROL/FSM5/IR_in_Write> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 39.
FlipFlop CONTROL/FSM2/state_0 has been replicated 1 time(s)
FlipFlop CONTROL/FSM2/state_2 has been replicated 1 time(s)
FlipFlop CONTROL/FSM3/state_0 has been replicated 1 time(s)
FlipFlop CONTROL/FSM3/state_3 has been replicated 1 time(s)
FlipFlop CONTROL/FSM5/stage_0 has been replicated 1 time(s)
FlipFlop CONTROL/FSM5/stage_1 has been replicated 1 time(s)
FlipFlop CONTROL/FSM5/stage_2 has been replicated 1 time(s)
FlipFlop InstrData/instruction_16 has been replicated 1 time(s)
FlipFlop InstrData/instruction_21 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1565
 Flip-Flops                                            : 1565

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 827

Cell Usage :
# BELS                             : 3745
#      GND                         : 2
#      INV                         : 4
#      LUT2                        : 91
#      LUT2_L                      : 5
#      LUT3                        : 1380
#      LUT3_D                      : 11
#      LUT3_L                      : 36
#      LUT4                        : 917
#      LUT4_D                      : 59
#      LUT4_L                      : 41
#      MUXCY                       : 70
#      MUXF5                       : 615
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 2
#      XORCY                       : 64
# FlipFlops/Latches                : 1590
#      FDC                         : 132
#      FDCE                        : 1398
#      FDPE                        : 35
#      LD                          : 25
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 812
#      IBUF                        : 1
#      OBUF                        : 811
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1843  out of   4656    39%  
 Number of Slice Flip Flops:           1590  out of   9312    17%  
 Number of 4 input LUTs:               2544  out of   9312    27%  
 Number of IOs:                         827
 Number of bonded IOBs:                 813  out of    232   350% (*) 
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)             | Load  |
--------------------------------------------------------------------+-----------------------------------+-------+
clk                                                                 | BUFGP                             | 1566  |
CONTROL/FSM1/next_state_not0001(CONTROL/FSM1/next_state_not000137:O)| NONE(*)(CONTROL/FSM1/next_state_0)| 5     |
CONTROL/FSM2/next_state_not0001(CONTROL/FSM2/next_state_not000137:O)| NONE(*)(CONTROL/FSM2/next_state_0)| 5     |
CONTROL/FSM3/next_state_not0001(CONTROL/FSM3/next_state_not000137:O)| NONE(*)(CONTROL/FSM3/next_state_0)| 5     |
CONTROL/FSM4/next_state_not0001(CONTROL/FSM4/next_state_not000137:O)| NONE(*)(CONTROL/FSM4/next_state_0)| 5     |
CONTROL/FSM5/next_state_not0001(CONTROL/FSM5/next_state_not000137:O)| NONE(*)(CONTROL/FSM5/next_state_0)| 5     |
--------------------------------------------------------------------+-----------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+--------------------------+-------+
Control Signal                                          | Buffer(FF name)          | Load  |
--------------------------------------------------------+--------------------------+-------+
ALURESULT/rst_n_inv(reg_out/rst_n_inv1_INV_0:O)         | NONE(ALURESULT/alu_out_0)| 392   |
reg_out/rst_n_inv1_INV_0_1(reg_out/rst_n_inv1_INV_0_1:O)| NONE(RegFile/R_27_31)    | 391   |
reg_out/rst_n_inv1_INV_0_2(reg_out/rst_n_inv1_INV_0_2:O)| NONE(RegFile/R_16_25)    | 391   |
reg_out/rst_n_inv1_INV_0_3(reg_out/rst_n_inv1_INV_0_3:O)| NONE(InstrData/data_20)  | 391   |
--------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 31.302ns (Maximum Frequency: 31.947MHz)
   Minimum input arrival time before clock: 3.708ns
   Maximum output required time after clock: 34.583ns
   Maximum combinational path delay: 5.092ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 31.302ns (frequency: 31.947MHz)
  Total number of paths / destination ports: 1452006560231 / 3032
-------------------------------------------------------------------------
Delay:               31.302ns (Levels of Logic = 84)
  Source:            CONTROL/FSM1/stage_0 (FF)
  Destination:       PCReg/PC_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CONTROL/FSM1/stage_0 to PCReg/PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  CONTROL/FSM1/stage_0 (CONTROL/FSM1/stage_0)
     LUT3_D:I0->O          8   0.612   0.646  CONTROL/stateofTHREE_cmp_eq00001 (CONTROL/stateofTHREE_cmp_eq0000)
     LUT4_D:I3->O         14   0.612   0.853  CONTROL/rdofTHREE<0>32 (CONTROL/N32)
     LUT4:I3->O            1   0.612   0.360  CONTROL/rdofTHREE<0>41 (CONTROL/rdofTHREE<0>4)
     LUT4:I3->O            2   0.612   0.449  CONTROL/rdofTHREE<0>17 (CONTROL/rdofTHREE<0>)
     LUT4:I1->O            1   0.612   0.509  CONTROL/ALU_SrcA226 (CONTROL/ALU_SrcA226)
     LUT3_D:I0->O          2   0.612   0.383  CONTROL/ALU_SrcA295_SW0 (N521)
     LUT4:I3->O           13   0.612   0.839  CONTROL/ALU_SrcA2141_SW0_1 (CONTROL/ALU_SrcA2141_SW0)
     LUT4_D:I3->O         15   0.612   0.867  CONTROL/ALU_SrcA110_1 (CONTROL/ALU_SrcA110)
     LUT4:I3->O            1   0.612   0.360  myALU/Maddsub_alu_out_addsub0000_lut<2>_SW0 (N328)
     LUT4:I3->O            1   0.612   0.000  myALU/Maddsub_alu_out_addsub0000_lut<2> (myALU/Maddsub_alu_out_addsub0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  myALU/Maddsub_alu_out_addsub0000_cy<2> (myALU/Maddsub_alu_out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<3> (myALU/Maddsub_alu_out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<4> (myALU/Maddsub_alu_out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<5> (myALU/Maddsub_alu_out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<6> (myALU/Maddsub_alu_out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<7> (myALU/Maddsub_alu_out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<8> (myALU/Maddsub_alu_out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<9> (myALU/Maddsub_alu_out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<10> (myALU/Maddsub_alu_out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<11> (myALU/Maddsub_alu_out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<12> (myALU/Maddsub_alu_out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<13> (myALU/Maddsub_alu_out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<14> (myALU/Maddsub_alu_out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<15> (myALU/Maddsub_alu_out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<16> (myALU/Maddsub_alu_out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<17> (myALU/Maddsub_alu_out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<18> (myALU/Maddsub_alu_out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<19> (myALU/Maddsub_alu_out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<20> (myALU/Maddsub_alu_out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<21> (myALU/Maddsub_alu_out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<22> (myALU/Maddsub_alu_out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<23> (myALU/Maddsub_alu_out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<24> (myALU/Maddsub_alu_out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<25> (myALU/Maddsub_alu_out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<26> (myALU/Maddsub_alu_out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<27> (myALU/Maddsub_alu_out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<28> (myALU/Maddsub_alu_out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<29> (myALU/Maddsub_alu_out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<30> (myALU/Maddsub_alu_out_addsub0000_cy<30>)
     XORCY:CI->O           7   0.699   0.605  myALU/Maddsub_alu_out_addsub0000_xor<31> (alu_result_31_OBUF)
     LUT4:I3->O            1   0.612   0.000  myALU/ALU_ZERO_wg_lut<7> (myALU/ALU_ZERO_wg_lut<7>)
     MUXCY:S->O            8   0.752   0.646  myALU/ALU_ZERO_wg_cy<7> (ALU_ZERO_OBUF)
     LUT4_D:I3->O          7   0.612   0.632  CONTROL/Branch2Occur27 (CONTROL/Branch2Occur27)
     LUT4_D:I2->O          7   0.612   0.632  CONTROL/PC_En_Conflict2 (CONTROL/PC_En_Conflict2)
     LUT3:I2->O            1   0.612   0.426  CONTROL/PC_En_Conflictstate<1>35_SW0_F (N1052)
     LUT3_L:I1->LO         1   0.612   0.103  CONTROL/PC_En_Conflictstate<1>35_SW01 (N653)
     LUT4:I3->O            3   0.612   0.481  CONTROL/PC_En_Conflictstate<1>75 (CONTROL/PC_En_Conflictstate<1>)
     LUT3_L:I2->LO         1   0.612   0.103  CONTROL/PC_Src_and000221_SW0 (N718)
     LUT4:I3->O            6   0.612   0.572  CONTROL/PC_Src_and00023 (CONTROL/PC_Src_and0002)
     LUT4:I3->O           15   0.612   0.867  CONTROL/PC_Src<0>_1 (CONTROL/PC_Src<0>)
     LUT4:I3->O            1   0.612   0.000  PC_Generator/Madd_next_PC_addsub0000_lut<0> (PC_Generator/Madd_next_PC_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<0> (PC_Generator/Madd_next_PC_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<1> (PC_Generator/Madd_next_PC_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<2> (PC_Generator/Madd_next_PC_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<3> (PC_Generator/Madd_next_PC_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<4> (PC_Generator/Madd_next_PC_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<5> (PC_Generator/Madd_next_PC_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<6> (PC_Generator/Madd_next_PC_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<7> (PC_Generator/Madd_next_PC_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<8> (PC_Generator/Madd_next_PC_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<9> (PC_Generator/Madd_next_PC_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<10> (PC_Generator/Madd_next_PC_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<11> (PC_Generator/Madd_next_PC_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<12> (PC_Generator/Madd_next_PC_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<13> (PC_Generator/Madd_next_PC_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<14> (PC_Generator/Madd_next_PC_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<15> (PC_Generator/Madd_next_PC_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<16> (PC_Generator/Madd_next_PC_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<17> (PC_Generator/Madd_next_PC_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<18> (PC_Generator/Madd_next_PC_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<19> (PC_Generator/Madd_next_PC_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<20> (PC_Generator/Madd_next_PC_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<21> (PC_Generator/Madd_next_PC_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<22> (PC_Generator/Madd_next_PC_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<23> (PC_Generator/Madd_next_PC_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<24> (PC_Generator/Madd_next_PC_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<25> (PC_Generator/Madd_next_PC_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<26> (PC_Generator/Madd_next_PC_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<27> (PC_Generator/Madd_next_PC_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<28> (PC_Generator/Madd_next_PC_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<29> (PC_Generator/Madd_next_PC_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<30> (PC_Generator/Madd_next_PC_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.387  PC_Generator/Madd_next_PC_addsub0000_xor<31> (PC_Generator/next_PC_addsub0000<31>)
     LUT3:I2->O            2   0.612   0.000  PC_Generator/Mmux_next_PC48 (next_PC_31_OBUF)
     FDCE:D                    0.268          PCReg/PC_31
    ----------------------------------------
    Total                     31.302ns (19.579ns logic, 11.723ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL/FSM1/next_state_not0001'
  Clock period: 10.953ns (frequency: 91.297MHz)
  Total number of paths / destination ports: 75 / 5
-------------------------------------------------------------------------
Delay:               10.953ns (Levels of Logic = 9)
  Source:            CONTROL/FSM1/next_state_1 (LATCH)
  Destination:       CONTROL/FSM1/next_state_4 (LATCH)
  Source Clock:      CONTROL/FSM1/next_state_not0001 falling
  Destination Clock: CONTROL/FSM1/next_state_not0001 falling

  Data Path: CONTROL/FSM1/next_state_1 to CONTROL/FSM1/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM1/next_state_1 (CONTROL/FSM1/next_state_1)
     LUT4:I0->O            1   0.612   0.387  CONTROL/JmpOccur72 (CONTROL/JmpOccur72)
     LUT4:I2->O            1   0.612   0.387  CONTROL/JmpOccur90 (CONTROL/JmpOccur90)
     LUT4:I2->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.796  CONTROL/flush (flush_OBUF)
     LUT4:I3->O            1   0.612   0.000  CONTROL/FSM1/flush_en_F (N800)
     MUXF5:I0->O           9   0.278   0.849  CONTROL/FSM1/flush_en (CONTROL/FSM1/flush_en)
     LUT4:I0->O            1   0.612   0.509  CONTROL/FSM1/next_state_mux0000<4>17 (CONTROL/FSM1/next_state_mux0000<4>17)
     LUT2:I0->O            1   0.612   0.000  CONTROL/FSM1/next_state_mux0000<4>138 (CONTROL/FSM1/next_state_mux0000<4>)
     LD:D                      0.268          CONTROL/FSM1/next_state_4
    ----------------------------------------
    Total                     10.953ns (6.030ns logic, 4.923ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL/FSM2/next_state_not0001'
  Clock period: 11.128ns (frequency: 89.864MHz)
  Total number of paths / destination ports: 90 / 5
-------------------------------------------------------------------------
Delay:               11.128ns (Levels of Logic = 9)
  Source:            CONTROL/FSM2/next_state_1 (LATCH)
  Destination:       CONTROL/FSM2/next_state_4 (LATCH)
  Source Clock:      CONTROL/FSM2/next_state_not0001 falling
  Destination Clock: CONTROL/FSM2/next_state_not0001 falling

  Data Path: CONTROL/FSM2/next_state_1 to CONTROL/FSM2/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM2/next_state_1 (CONTROL/FSM2/next_state_1)
     LUT4:I0->O            1   0.612   0.509  CONTROL/JmpOccur29 (CONTROL/JmpOccur29)
     LUT4:I0->O            1   0.612   0.387  CONTROL/JmpOccur90 (CONTROL/JmpOccur90)
     LUT4:I2->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.796  CONTROL/flush (flush_OBUF)
     LUT4:I3->O            1   0.612   0.000  CONTROL/FSM2/flush_en_F (N798)
     MUXF5:I0->O          10   0.278   0.902  CONTROL/FSM2/flush_en (CONTROL/FSM2/flush_en)
     LUT4:I0->O            1   0.612   0.509  CONTROL/FSM2/next_state_mux0000<4>17 (CONTROL/FSM2/next_state_mux0000<4>17)
     LUT2:I0->O            1   0.612   0.000  CONTROL/FSM2/next_state_mux0000<4>138 (CONTROL/FSM2/next_state_mux0000<4>)
     LD:D                      0.268          CONTROL/FSM2/next_state_4
    ----------------------------------------
    Total                     11.128ns (6.030ns logic, 5.098ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL/FSM3/next_state_not0001'
  Clock period: 10.926ns (frequency: 91.523MHz)
  Total number of paths / destination ports: 75 / 5
-------------------------------------------------------------------------
Delay:               10.926ns (Levels of Logic = 9)
  Source:            CONTROL/FSM3/next_state_1 (LATCH)
  Destination:       CONTROL/FSM3/next_state_4 (LATCH)
  Source Clock:      CONTROL/FSM3/next_state_not0001 falling
  Destination Clock: CONTROL/FSM3/next_state_not0001 falling

  Data Path: CONTROL/FSM3/next_state_1 to CONTROL/FSM3/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM3/next_state_1 (CONTROL/FSM3/next_state_1)
     LUT4:I0->O            1   0.612   0.387  CONTROL/JmpOccur229 (CONTROL/JmpOccur229)
     LUT4:I2->O            1   0.612   0.360  CONTROL/JmpOccur247 (CONTROL/JmpOccur247)
     LUT4:I3->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.796  CONTROL/flush (flush_OBUF)
     LUT4:I3->O            1   0.612   0.000  CONTROL/FSM3/flush_en_F (N796)
     MUXF5:I0->O           9   0.278   0.849  CONTROL/FSM3/flush_en (CONTROL/FSM3/flush_en)
     LUT4:I0->O            1   0.612   0.509  CONTROL/FSM3/next_state_mux0000<4>17 (CONTROL/FSM3/next_state_mux0000<4>17)
     LUT2:I0->O            1   0.612   0.000  CONTROL/FSM3/next_state_mux0000<4>138 (CONTROL/FSM3/next_state_mux0000<4>)
     LD:D                      0.268          CONTROL/FSM3/next_state_4
    ----------------------------------------
    Total                     10.926ns (6.030ns logic, 4.896ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL/FSM4/next_state_not0001'
  Clock period: 11.101ns (frequency: 90.082MHz)
  Total number of paths / destination ports: 90 / 5
-------------------------------------------------------------------------
Delay:               11.101ns (Levels of Logic = 9)
  Source:            CONTROL/FSM4/next_state_1 (LATCH)
  Destination:       CONTROL/FSM4/next_state_4 (LATCH)
  Source Clock:      CONTROL/FSM4/next_state_not0001 falling
  Destination Clock: CONTROL/FSM4/next_state_not0001 falling

  Data Path: CONTROL/FSM4/next_state_1 to CONTROL/FSM4/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM4/next_state_1 (CONTROL/FSM4/next_state_1)
     LUT4:I0->O            1   0.612   0.509  CONTROL/JmpOccur186 (CONTROL/JmpOccur186)
     LUT4:I0->O            1   0.612   0.360  CONTROL/JmpOccur247 (CONTROL/JmpOccur247)
     LUT4:I3->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.796  CONTROL/flush (flush_OBUF)
     LUT4:I3->O            1   0.612   0.000  CONTROL/FSM4/flush_en_F (N794)
     MUXF5:I0->O          10   0.278   0.902  CONTROL/FSM4/flush_en (CONTROL/FSM4/flush_en)
     LUT4:I0->O            1   0.612   0.509  CONTROL/FSM4/next_state_mux0000<4>17 (CONTROL/FSM4/next_state_mux0000<4>17)
     LUT2:I0->O            1   0.612   0.000  CONTROL/FSM4/next_state_mux0000<4>138 (CONTROL/FSM4/next_state_mux0000<4>)
     LD:D                      0.268          CONTROL/FSM4/next_state_4
    ----------------------------------------
    Total                     11.101ns (6.030ns logic, 5.071ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CONTROL/FSM5/next_state_not0001'
  Clock period: 10.076ns (frequency: 99.243MHz)
  Total number of paths / destination ports: 75 / 5
-------------------------------------------------------------------------
Delay:               10.076ns (Levels of Logic = 8)
  Source:            CONTROL/FSM5/next_state_1 (LATCH)
  Destination:       CONTROL/FSM5/next_state_4 (LATCH)
  Source Clock:      CONTROL/FSM5/next_state_not0001 falling
  Destination Clock: CONTROL/FSM5/next_state_not0001 falling

  Data Path: CONTROL/FSM5/next_state_1 to CONTROL/FSM5/next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM5/next_state_1 (CONTROL/FSM5/next_state_1)
     LUT4:I0->O            1   0.612   0.509  CONTROL/JmpOccur129 (CONTROL/JmpOccur129)
     LUT4:I0->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.796  CONTROL/flush (flush_OBUF)
     LUT4:I3->O            1   0.612   0.000  CONTROL/FSM5/flush_en_F (N792)
     MUXF5:I0->O           9   0.278   0.849  CONTROL/FSM5/flush_en (CONTROL/FSM5/flush_en)
     LUT4:I0->O            1   0.612   0.509  CONTROL/FSM5/next_state_mux0000<4>17 (CONTROL/FSM5/next_state_mux0000<4>17)
     LUT2:I0->O            1   0.612   0.000  CONTROL/FSM5/next_state_mux0000<4>138 (CONTROL/FSM5/next_state_mux0000<4>)
     LD:D                      0.268          CONTROL/FSM5/next_state_4
    ----------------------------------------
    Total                     10.076ns (5.418ns logic, 4.658ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.708ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       CONTROL/FSM1/state_4 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to CONTROL/FSM1/state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            5   0.612   0.538  CONTROL/FSM1/state_ClkEn_inv1 (CONTROL/FSM1/state_ClkEn_inv)
     FDPE:CE                   0.483          CONTROL/FSM1/state_0
    ----------------------------------------
    Total                      3.708ns (2.201ns logic, 1.507ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1341371170974 / 789
-------------------------------------------------------------------------
Offset:              34.583ns (Levels of Logic = 85)
  Source:            CONTROL/FSM1/stage_0 (FF)
  Destination:       next_PC<31> (PAD)
  Source Clock:      clk rising

  Data Path: CONTROL/FSM1/stage_0 to next_PC<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  CONTROL/FSM1/stage_0 (CONTROL/FSM1/stage_0)
     LUT3_D:I0->O          8   0.612   0.646  CONTROL/stateofTHREE_cmp_eq00001 (CONTROL/stateofTHREE_cmp_eq0000)
     LUT4_D:I3->O         14   0.612   0.853  CONTROL/rdofTHREE<0>32 (CONTROL/N32)
     LUT4:I3->O            1   0.612   0.360  CONTROL/rdofTHREE<0>41 (CONTROL/rdofTHREE<0>4)
     LUT4:I3->O            2   0.612   0.449  CONTROL/rdofTHREE<0>17 (CONTROL/rdofTHREE<0>)
     LUT4:I1->O            1   0.612   0.509  CONTROL/ALU_SrcA226 (CONTROL/ALU_SrcA226)
     LUT3_D:I0->O          2   0.612   0.383  CONTROL/ALU_SrcA295_SW0 (N521)
     LUT4:I3->O           13   0.612   0.839  CONTROL/ALU_SrcA2141_SW0_1 (CONTROL/ALU_SrcA2141_SW0)
     LUT4_D:I3->O         15   0.612   0.867  CONTROL/ALU_SrcA110_1 (CONTROL/ALU_SrcA110)
     LUT4:I3->O            1   0.612   0.360  myALU/Maddsub_alu_out_addsub0000_lut<2>_SW0 (N328)
     LUT4:I3->O            1   0.612   0.000  myALU/Maddsub_alu_out_addsub0000_lut<2> (myALU/Maddsub_alu_out_addsub0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  myALU/Maddsub_alu_out_addsub0000_cy<2> (myALU/Maddsub_alu_out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<3> (myALU/Maddsub_alu_out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<4> (myALU/Maddsub_alu_out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<5> (myALU/Maddsub_alu_out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<6> (myALU/Maddsub_alu_out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<7> (myALU/Maddsub_alu_out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<8> (myALU/Maddsub_alu_out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<9> (myALU/Maddsub_alu_out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<10> (myALU/Maddsub_alu_out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<11> (myALU/Maddsub_alu_out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<12> (myALU/Maddsub_alu_out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<13> (myALU/Maddsub_alu_out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<14> (myALU/Maddsub_alu_out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<15> (myALU/Maddsub_alu_out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<16> (myALU/Maddsub_alu_out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<17> (myALU/Maddsub_alu_out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<18> (myALU/Maddsub_alu_out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<19> (myALU/Maddsub_alu_out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<20> (myALU/Maddsub_alu_out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<21> (myALU/Maddsub_alu_out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<22> (myALU/Maddsub_alu_out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<23> (myALU/Maddsub_alu_out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<24> (myALU/Maddsub_alu_out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<25> (myALU/Maddsub_alu_out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<26> (myALU/Maddsub_alu_out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<27> (myALU/Maddsub_alu_out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<28> (myALU/Maddsub_alu_out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<29> (myALU/Maddsub_alu_out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  myALU/Maddsub_alu_out_addsub0000_cy<30> (myALU/Maddsub_alu_out_addsub0000_cy<30>)
     XORCY:CI->O           7   0.699   0.605  myALU/Maddsub_alu_out_addsub0000_xor<31> (alu_result_31_OBUF)
     LUT4:I3->O            1   0.612   0.000  myALU/ALU_ZERO_wg_lut<7> (myALU/ALU_ZERO_wg_lut<7>)
     MUXCY:S->O            8   0.752   0.646  myALU/ALU_ZERO_wg_cy<7> (ALU_ZERO_OBUF)
     LUT4_D:I3->O          7   0.612   0.632  CONTROL/Branch2Occur27 (CONTROL/Branch2Occur27)
     LUT4_D:I2->O          7   0.612   0.632  CONTROL/PC_En_Conflict2 (CONTROL/PC_En_Conflict2)
     LUT3:I2->O            1   0.612   0.426  CONTROL/PC_En_Conflictstate<1>35_SW0_F (N1052)
     LUT3_L:I1->LO         1   0.612   0.103  CONTROL/PC_En_Conflictstate<1>35_SW01 (N653)
     LUT4:I3->O            3   0.612   0.481  CONTROL/PC_En_Conflictstate<1>75 (CONTROL/PC_En_Conflictstate<1>)
     LUT3_L:I2->LO         1   0.612   0.103  CONTROL/PC_Src_and000221_SW0 (N718)
     LUT4:I3->O            6   0.612   0.572  CONTROL/PC_Src_and00023 (CONTROL/PC_Src_and0002)
     LUT4:I3->O           15   0.612   0.867  CONTROL/PC_Src<0>_1 (CONTROL/PC_Src<0>)
     LUT4:I3->O            1   0.612   0.000  PC_Generator/Madd_next_PC_addsub0000_lut<0> (PC_Generator/Madd_next_PC_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<0> (PC_Generator/Madd_next_PC_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<1> (PC_Generator/Madd_next_PC_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<2> (PC_Generator/Madd_next_PC_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<3> (PC_Generator/Madd_next_PC_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<4> (PC_Generator/Madd_next_PC_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<5> (PC_Generator/Madd_next_PC_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<6> (PC_Generator/Madd_next_PC_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<7> (PC_Generator/Madd_next_PC_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<8> (PC_Generator/Madd_next_PC_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<9> (PC_Generator/Madd_next_PC_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<10> (PC_Generator/Madd_next_PC_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<11> (PC_Generator/Madd_next_PC_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<12> (PC_Generator/Madd_next_PC_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<13> (PC_Generator/Madd_next_PC_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<14> (PC_Generator/Madd_next_PC_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<15> (PC_Generator/Madd_next_PC_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<16> (PC_Generator/Madd_next_PC_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<17> (PC_Generator/Madd_next_PC_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<18> (PC_Generator/Madd_next_PC_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<19> (PC_Generator/Madd_next_PC_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<20> (PC_Generator/Madd_next_PC_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<21> (PC_Generator/Madd_next_PC_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<22> (PC_Generator/Madd_next_PC_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<23> (PC_Generator/Madd_next_PC_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<24> (PC_Generator/Madd_next_PC_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<25> (PC_Generator/Madd_next_PC_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<26> (PC_Generator/Madd_next_PC_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<27> (PC_Generator/Madd_next_PC_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<28> (PC_Generator/Madd_next_PC_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<29> (PC_Generator/Madd_next_PC_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  PC_Generator/Madd_next_PC_addsub0000_cy<30> (PC_Generator/Madd_next_PC_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.387  PC_Generator/Madd_next_PC_addsub0000_xor<31> (PC_Generator/next_PC_addsub0000<31>)
     LUT3:I2->O            2   0.612   0.380  PC_Generator/Mmux_next_PC48 (next_PC_31_OBUF)
     OBUF:I->O                 3.169          next_PC_31_OBUF (next_PC<31>)
    ----------------------------------------
    Total                     34.583ns (22.480ns logic, 12.103ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CONTROL/FSM5/next_state_not0001'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              9.502ns (Levels of Logic = 5)
  Source:            CONTROL/FSM5/next_state_1 (LATCH)
  Destination:       flush (PAD)
  Source Clock:      CONTROL/FSM5/next_state_not0001 falling

  Data Path: CONTROL/FSM5/next_state_1 to flush
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM5/next_state_1 (CONTROL/FSM5/next_state_1)
     LUT4:I0->O            1   0.612   0.509  CONTROL/JmpOccur129 (CONTROL/JmpOccur129)
     LUT4:I0->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.793  CONTROL/flush (flush_OBUF)
     OBUF:I->O                 3.169          flush_OBUF (flush)
    ----------------------------------------
    Total                      9.502ns (6.205ns logic, 3.297ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CONTROL/FSM2/next_state_not0001'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              10.501ns (Levels of Logic = 6)
  Source:            CONTROL/FSM2/next_state_1 (LATCH)
  Destination:       flush (PAD)
  Source Clock:      CONTROL/FSM2/next_state_not0001 falling

  Data Path: CONTROL/FSM2/next_state_1 to flush
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM2/next_state_1 (CONTROL/FSM2/next_state_1)
     LUT4:I0->O            1   0.612   0.509  CONTROL/JmpOccur29 (CONTROL/JmpOccur29)
     LUT4:I0->O            1   0.612   0.387  CONTROL/JmpOccur90 (CONTROL/JmpOccur90)
     LUT4:I2->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.793  CONTROL/flush (flush_OBUF)
     OBUF:I->O                 3.169          flush_OBUF (flush)
    ----------------------------------------
    Total                     10.501ns (6.817ns logic, 3.684ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CONTROL/FSM1/next_state_not0001'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              10.379ns (Levels of Logic = 6)
  Source:            CONTROL/FSM1/next_state_1 (LATCH)
  Destination:       flush (PAD)
  Source Clock:      CONTROL/FSM1/next_state_not0001 falling

  Data Path: CONTROL/FSM1/next_state_1 to flush
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM1/next_state_1 (CONTROL/FSM1/next_state_1)
     LUT4:I0->O            1   0.612   0.387  CONTROL/JmpOccur72 (CONTROL/JmpOccur72)
     LUT4:I2->O            1   0.612   0.387  CONTROL/JmpOccur90 (CONTROL/JmpOccur90)
     LUT4:I2->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.793  CONTROL/flush (flush_OBUF)
     OBUF:I->O                 3.169          flush_OBUF (flush)
    ----------------------------------------
    Total                     10.379ns (6.817ns logic, 3.562ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CONTROL/FSM4/next_state_not0001'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              10.474ns (Levels of Logic = 6)
  Source:            CONTROL/FSM4/next_state_1 (LATCH)
  Destination:       flush (PAD)
  Source Clock:      CONTROL/FSM4/next_state_not0001 falling

  Data Path: CONTROL/FSM4/next_state_1 to flush
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM4/next_state_1 (CONTROL/FSM4/next_state_1)
     LUT4:I0->O            1   0.612   0.509  CONTROL/JmpOccur186 (CONTROL/JmpOccur186)
     LUT4:I0->O            1   0.612   0.360  CONTROL/JmpOccur247 (CONTROL/JmpOccur247)
     LUT4:I3->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.793  CONTROL/flush (flush_OBUF)
     OBUF:I->O                 3.169          flush_OBUF (flush)
    ----------------------------------------
    Total                     10.474ns (6.817ns logic, 3.657ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CONTROL/FSM3/next_state_not0001'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              10.352ns (Levels of Logic = 6)
  Source:            CONTROL/FSM3/next_state_1 (LATCH)
  Destination:       flush (PAD)
  Source Clock:      CONTROL/FSM3/next_state_not0001 falling

  Data Path: CONTROL/FSM3/next_state_1 to flush
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.588   1.045  CONTROL/FSM3/next_state_1 (CONTROL/FSM3/next_state_1)
     LUT4:I0->O            1   0.612   0.387  CONTROL/JmpOccur229 (CONTROL/JmpOccur229)
     LUT4:I2->O            1   0.612   0.360  CONTROL/JmpOccur247 (CONTROL/JmpOccur247)
     LUT4:I3->O           12   0.612   0.847  CONTROL/JmpOccur258 (CONTROL/JmpOccur)
     LUT4_L:I2->LO         1   0.612   0.103  CONTROL/flush_SW0 (N166)
     LUT4:I3->O           11   0.612   0.793  CONTROL/flush (flush_OBUF)
     OBUF:I->O                 3.169          flush_OBUF (flush)
    ----------------------------------------
    Total                     10.352ns (6.817ns logic, 3.535ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.092ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       en0 (PAD)

  Data Path: rst_n to en0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.817  rst_n_IBUF (rst_n_IBUF)
     OBUF:I->O                 3.169          en0_OBUF (en0)
    ----------------------------------------
    Total                      5.092ns (4.275ns logic, 0.817ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.21 secs
 
--> 

Total memory usage is 362448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :    7 (   0 filtered)

