// Seed: 90231518
module module_0 (
    input supply0 id_0
);
  wire id_2;
  id_3 :
  assert property (@(1'd0) 1)
  else;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wire id_7,
    input wor id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input supply1 id_17
);
  initial begin
    #1 #(1 ^ |"" - 1);
  end
  module_0(
      id_4
  );
endmodule
