--21EDA
library ieee;
use ieee.std_logic_1164.all;

entity div_f is
port(clk      :in std_logic;  --输入系统时钟
     miao_out :out std_logic);  --输出1hz时钟信号  led display
     end div_f ;
     
architecture miao of div_f is
begin 
 process(clk)
variable cnt:integer range 0 to 24999999;  --分频系数为24999999
variable ff:std_logic;
begin
    if clk'event and clk='1' then
    if cnt<24999999 then
      cnt:=cnt+1;
    else
    cnt:=0;
    ff:=not ff;  --反向

    end if;
   end if;
    miao_out<= not ff ;  --反向
end process ;
end miao ;