--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml wr_spec_tdc.twx wr_spec_tdc.ncd -o wr_spec_tdc.twr
wr_spec_tdc.pcf

Design file:              wr_spec_tdc.ncd
Physical constraint file: wr_spec_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_dmtd_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: pllout_clk_fb_dmtd
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9018 paths analyzed, 1707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.910ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2 (SLICE_X43Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y96.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X36Y92.A6      net (fanout=7)        0.782   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X36Y92.A       Tilo                  0.205   cmp_gn4124_core/cmp_p2l_des/p2l_data_o<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X43Y106.SR     net (fanout=26)       2.173   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X43Y106.CLK    Trck                  0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (0.941ns logic, 2.955ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync1 (SLICE_X43Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y96.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X36Y92.A6      net (fanout=7)        0.782   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X36Y92.A       Tilo                  0.205   cmp_gn4124_core/cmp_p2l_des/p2l_data_o<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X43Y106.SR     net (fanout=26)       2.173   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X43Y106.CLK    Trck                  0.269   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync1
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (0.921ns logic, 2.955ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X43Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y96.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X36Y92.A6      net (fanout=7)        0.782   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X36Y92.A       Tilo                  0.205   cmp_gn4124_core/cmp_p2l_des/p2l_data_o<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv1_INV_0
    SLICE_X43Y106.SR     net (fanout=26)       2.173   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_inv
    SLICE_X43Y106.CLK    Trck                  0.267   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.919ns logic, 2.955ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1 (SLICE_X8Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y72.CQ       Tcko                  0.200   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0
    SLICE_X8Y72.DX       net (fanout=1)        0.131   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync0
    SLICE_X8Y72.CLK      Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_escr_tm_valid_sync1
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o (SLICE_X8Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y73.CQ       Tcko                  0.200   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1
    SLICE_X8Y73.DX       net (fanout=1)        0.131   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_sync1
    SLICE_X8Y73.CLK      Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_en_o
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_GTP/ch1_disp_pipe_1 (SLICE_X33Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/ch1_disp_pipe_0 (FF)
  Destination:          U_GTP/ch1_disp_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/ch1_disp_pipe_0 to U_GTP/ch1_disp_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y109.AQ     Tcko                  0.198   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_0
    SLICE_X33Y109.BX     net (fanout=1)        0.136   U_GTP/ch1_disp_pipe<0>
    SLICE_X33Y109.CLK    Tckdi       (-Th)    -0.059   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X2Y43.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X3Y46.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y52.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460621 paths analyzed, 10017 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.972ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27 (SLICE_X39Y81.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_27 (FF)
  Destination:          cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.552 - 0.600)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_27 to cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.DQ      Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    SLICE_X39Y81.B6      net (fanout=1)        6.713   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
    SLICE_X39Y81.B       Tilo                  0.259   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<28>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/slave_o[0]_dat<27>_SW0
    SLICE_X39Y81.A5      net (fanout=1)        0.187   N1034
    SLICE_X39Y81.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<28>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/slave_o[0]_dat<27>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (0.989ns logic, 6.900ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_27 (FF)
  Destination:          cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.552 - 0.606)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_27 to cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   cmp_tdc_mezz/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat<31>
                                                       cmp_tdc_mezz/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_27
    SLICE_X39Y81.B1      net (fanout=1)        3.686   cmp_tdc_mezz/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat<27>
    SLICE_X39Y81.B       Tilo                  0.259   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<28>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/slave_o[0]_dat<27>_SW0
    SLICE_X39Y81.A5      net (fanout=1)        0.187   N1034
    SLICE_X39Y81.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<28>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/slave_o[0]_dat<27>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.972ns logic, 3.873ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.552 - 0.602)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_0 to cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<0>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_0
    SLICE_X39Y81.B5      net (fanout=94)       3.493   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<0>
    SLICE_X39Y81.B       Tilo                  0.259   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<28>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/slave_o[0]_dat<27>_SW0
    SLICE_X39Y81.A5      net (fanout=1)        0.187   N1034
    SLICE_X39Y81.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<28>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/slave_o[0]_dat<27>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_27
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (0.989ns logic, 3.680ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15 (SLICE_X34Y22.D2), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.902ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y27.AQ      Tcko                  0.447   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X33Y20.C6      net (fanout=11)       0.944   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X33Y20.C       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X30Y31.A6      net (fanout=13)       1.164   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X30Y31.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_3<30>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out10711
    SLICE_X33Y35.D2      net (fanout=24)       1.425   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1071
    SLICE_X33Y35.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_inputs_en<26>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out842
    SLICE_X34Y31.A2      net (fanout=2)        0.843   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out841
    SLICE_X34Y31.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_0<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out8417_SW0
    SLICE_X34Y22.D2      net (fanout=1)        1.866   N1366
    SLICE_X34Y22.CLK     Tas                   0.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out8418
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15
    -------------------------------------------------  ---------------------------
    Total                                      7.902ns (1.660ns logic, 6.242ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.859ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.DQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X33Y20.C4      net (fanout=65)       0.957   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X33Y20.C       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X30Y31.A6      net (fanout=13)       1.164   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X30Y31.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_3<30>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out10711
    SLICE_X33Y35.D2      net (fanout=24)       1.425   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1071
    SLICE_X33Y35.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_inputs_en<26>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out842
    SLICE_X34Y31.A2      net (fanout=2)        0.843   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out841
    SLICE_X34Y31.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_0<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out8417_SW0
    SLICE_X34Y22.D2      net (fanout=1)        1.866   N1366
    SLICE_X34Y22.CLK     Tas                   0.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out8418
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15
    -------------------------------------------------  ---------------------------
    Total                                      7.859ns (1.604ns logic, 6.255ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.235 - 0.252)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.AQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X33Y20.C3      net (fanout=11)       0.922   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X33Y20.C       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X30Y31.A6      net (fanout=13)       1.164   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X30Y31.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_3<30>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out10711
    SLICE_X33Y35.D2      net (fanout=24)       1.425   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1071
    SLICE_X33Y35.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_inputs_en<26>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out842
    SLICE_X34Y31.A2      net (fanout=2)        0.843   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out841
    SLICE_X34Y31.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_0<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out8417_SW0
    SLICE_X34Y22.D2      net (fanout=1)        1.866   N1366
    SLICE_X34Y22.CLK     Tas                   0.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out8418
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_15
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (1.604ns logic, 6.220ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (SLICE_X26Y29.D5), 602 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.909ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y27.AQ      Tcko                  0.447   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X34Y25.B5      net (fanout=11)       0.589   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X34Y25.B       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X27Y15.B5      net (fanout=37)       1.770   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X27Y15.BMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0696
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out10311
    SLICE_X25Y17.B1      net (fanout=30)       1.079   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1031
    SLICE_X25Y17.B       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_9<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1926
    SLICE_X29Y16.C3      net (fanout=2)        0.726   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1925
    SLICE_X29Y16.C       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19215_SW0_F
    SLICE_X26Y29.C4      net (fanout=1)        1.576   N1695
    SLICE_X26Y29.C       Tilo                  0.204   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out192161
    SLICE_X26Y29.D5      net (fanout=1)        0.195   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X26Y29.CLK     Tas                   0.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19218
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    -------------------------------------------------  ---------------------------
    Total                                      7.909ns (1.974ns logic, 5.935ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.911ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.485 - 0.482)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.AQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X34Y25.B2      net (fanout=11)       0.647   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X34Y25.B       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X27Y15.B5      net (fanout=37)       1.770   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X27Y15.BMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0696
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out10311
    SLICE_X25Y17.B1      net (fanout=30)       1.079   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1031
    SLICE_X25Y17.B       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_9<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1926
    SLICE_X29Y16.C3      net (fanout=2)        0.726   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1925
    SLICE_X29Y16.C       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19215_SW0_F
    SLICE_X26Y29.C4      net (fanout=1)        1.576   N1695
    SLICE_X26Y29.C       Tilo                  0.204   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out192161
    SLICE_X26Y29.D5      net (fanout=1)        0.195   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X26Y29.CLK     Tas                   0.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19218
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (1.918ns logic, 5.993ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.840ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.485 - 0.482)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.DQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X35Y21.B3      net (fanout=65)       2.223   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X35Y21.B       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0658<7>1
    SLICE_X35Y19.A3      net (fanout=30)       0.699   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0658
    SLICE_X35Y19.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1929
    SLICE_X32Y27.B3      net (fanout=1)        2.057   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1928
    SLICE_X32Y27.B       Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_3<21>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X32Y27.A5      net (fanout=1)        0.169   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19213
    SLICE_X32Y27.A       Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_3<21>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19215_SW0_SW0
    SLICE_X26Y29.C6      net (fanout=1)        0.685   N1788
    SLICE_X26Y29.C       Tilo                  0.204   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out192161
    SLICE_X26Y29.D5      net (fanout=1)        0.195   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X26Y29.CLK     Tas                   0.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out19218
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    -------------------------------------------------  ---------------------------
    Total                                      7.840ns (1.812ns logic, 6.028ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/ram/Mram_ram (RAMB8_X2Y42.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_13 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_13 to cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y85.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<14>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_13
    RAMB8_X2Y42.DIBDI0   net (fanout=1)        0.157   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<13>
    RAMB8_X2Y42.CLKAWRCLKTrckd_DIB   (-Th)     0.053   cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
                                                       cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.145ns logic, 0.157ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1 (SLICE_X31Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 to cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0
    SLICE_X31Y59.BX      net (fanout=1)        0.136   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<0>
    SLICE_X31Y59.CLK     Tckdi       (-Th)    -0.059   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/ram/Mram_ram (RAMB8_X2Y42.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_15 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.070 - 0.062)
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_15 to cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y87.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<16>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat_15
    RAMB8_X2Y42.DIBDI2   net (fanout=1)        0.257   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<15>
    RAMB8_X2Y42.CLKAWRCLKTrckd_DIB   (-Th)     0.053   cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
                                                       cmp_tdc_clk_crossing/sfifo/ram/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.145ns logic, 0.257ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X2Y43.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X3Y46.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y52.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP         
"cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" 
TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.862ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X33Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.BQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X33Y57.AX      net (fanout=5)        5.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X33Y57.CLK     Tdick                 0.063   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (0.471ns logic, 5.391ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 (SLICE_X31Y59.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o to cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y98.AQ      Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X31Y59.A4      net (fanout=3)        4.832   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X31Y59.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (0.730ns logic, 4.832ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X0Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A2       net (fanout=64)       1.027   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A        Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X0Y100.SR      net (fanout=457)      2.534   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X0Y100.CLK     Trck                  0.232   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (0.845ns logic, 3.561ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0 (SLICE_X25Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en to cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.CQ      Tcko                  0.198   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en
    SLICE_X25Y57.AX      net (fanout=2)        0.290   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_clk_aux_lock_en
    SLICE_X25Y57.CLK     Tckdi       (-Th)    -0.059   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_0
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.257ns logic, 0.290ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X48Y74.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_1 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.CQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_1
    SLICE_X48Y74.DI      net (fanout=2)        0.586   cmp_tdc_clk_crossing/mfifo/w_idx_gray<1>
    SLICE_X48Y74.CLK     Tdh         (-Th)    -0.033   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.231ns logic, 0.586ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X48Y74.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_bnry_4 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.BQ      Tcko                  0.234   cmp_tdc_clk_crossing/mfifo/w_idx_bnry<4>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_bnry_4
    SLICE_X48Y74.AI      net (fanout=3)        0.587   cmp_tdc_clk_crossing/mfifo/w_idx_bnry<4>
    SLICE_X48Y74.CLK     Tdh         (-Th)    -0.030   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.264ns logic, 0.587ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP 
"tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.763ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1 (SLICE_X16Y91.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.BQ      Tcko                  0.391   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en_1
    SLICE_X16Y91.D5      net (fanout=2)        2.708   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_lock_en<1>
    SLICE_X16Y91.D       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT143
    SLICE_X16Y91.C6      net (fanout=1)        0.118   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT<1>
    SLICE_X16Y91.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1_dpot
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.937ns logic, 2.826ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0 (SLICE_X24Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 to cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0
    SLICE_X24Y54.CX      net (fanout=3)        1.741   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<0>
    SLICE_X24Y54.CLK     Tdick                 0.136   cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/wrabbit_en_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (0.527ns logic, 1.741ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point fmc_eic_irq_synch_0 (SLICE_X53Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          fmc_eic_irq_synch_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o to fmc_eic_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.AQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
                                                       cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X53Y64.AX      net (fanout=1)        1.685   cmp_tdc_mezz/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X53Y64.CLK     Tdick                 0.063   fmc_eic_irq_synch<1>
                                                       fmc_eic_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.454ns logic, 1.685ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP "tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y71.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y71.BQ      Tcko                  0.198   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_bnry_4
    SLICE_X56Y71.CI      net (fanout=2)        0.129   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<4>
    SLICE_X56Y71.CLK     Tdh         (-Th)    -0.050   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.248ns logic, 0.129ns route)
                                                       (65.8% logic, 34.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X56Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_gray_0 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y71.CMUX    Tshcko                0.244   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_gray_0
    SLICE_X56Y71.DX      net (fanout=1)        0.245   cmp_tdc_clk_crossing/sfifo/w_idx_gray<0>
    SLICE_X56Y71.CLK     Tdh         (-Th)     0.100   cmp_tdc_clk_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.144ns logic, 0.245ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_16 (SLICE_X41Y32.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_16 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_16 to cmp_tdc_clks_rsts_mgment/dac_word_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.BQ      Tcko                  0.200   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<18>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_16
    SLICE_X41Y32.A5      net (fanout=2)        0.078   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<16>
    SLICE_X41Y32.CLK     Tah         (-Th)    -0.155   cmp_tdc_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT81
                                                       cmp_tdc_clks_rsts_mgment/dac_word_16
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.355ns logic, 0.078ns route)
                                                       (82.0% logic, 18.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1097 paths analyzed, 291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.619ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (SLICE_X22Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X30Y102.A1     net (fanout=64)       3.137   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X30Y102.AMUX   Tilo                  0.261   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_clear_n
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y105.SR     net (fanout=10)       1.585   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y105.CLK    Trck                  0.228   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (0.897ns logic, 4.722ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X30Y102.A5     net (fanout=5)        0.909   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X30Y102.AMUX   Tilo                  0.261   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_clear_n
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y105.SR     net (fanout=10)       1.585   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y105.CLK    Trck                  0.228   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (0.880ns logic, 2.494ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (SLICE_X22Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X30Y102.A1     net (fanout=64)       3.137   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X30Y102.AMUX   Tilo                  0.261   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_clear_n
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y105.SR     net (fanout=10)       1.585   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y105.CLK    Trck                  0.225   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (0.894ns logic, 4.722ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X30Y102.A5     net (fanout=5)        0.909   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X30Y102.AMUX   Tilo                  0.261   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_clear_n
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y105.SR     net (fanout=10)       1.585   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y105.CLK    Trck                  0.225   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (0.877ns logic, 2.494ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4 (SLICE_X22Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X30Y102.A1     net (fanout=64)       3.137   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X30Y102.AMUX   Tilo                  0.261   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_clear_n
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y105.SR     net (fanout=10)       1.585   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y105.CLK    Trck                  0.217   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (0.886ns logic, 4.722ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X30Y102.A5     net (fanout=5)        0.909   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X30Y102.AMUX   Tilo                  0.261   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/fifo_clear_n
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X22Y105.SR     net (fanout=10)       1.585   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X22Y105.CLK    Trck                  0.217   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.869ns logic, 2.494ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_0 (SLICE_X0Y77.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_0 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_0 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y78.AQ       Tcko                  0.200   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<4>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec_0
    SLICE_X0Y77.D5       net (fanout=1)        0.158   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<0>
    SLICE_X0Y77.CLK      Tah         (-Th)    -0.121   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/ppsg_cr_cnt_set_p_ppsg_escr_nsec_set_OR_33_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/mux281301
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_0
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.321ns logic, 0.158ns route)
                                                       (67.0% logic, 33.0% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_26 (SLICE_X9Y79.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_26 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_26 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y79.CQ      Tcko                  0.198   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_26
    SLICE_X9Y79.D6       net (fanout=3)        0.134   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<26>
    SLICE_X9Y79.CLK      Tah         (-Th)    -0.215   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<26>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Mmux_cntr_utc[39]_adj_utc[39]_mux_34_OUT191
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_26
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.413ns logic, 0.134ns route)
                                                       (75.5% logic, 24.5% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24 (SLICE_X9Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y79.AQ      Tcko                  0.198   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc_24
    SLICE_X9Y79.B6       net (fanout=3)        0.138   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_utc<24>
    SLICE_X9Y79.CLK      Tah         (-Th)    -0.215   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<26>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Mmux_cntr_utc[39]_adj_utc[39]_mux_34_OUT171
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_24
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (0.413ns logic, 0.138ns route)
                                                       (75.0% logic, 25.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP 
"clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.916ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (SLICE_X57Y79.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int
    SLICE_X57Y79.A3      net (fanout=7)        4.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int
    SLICE_X57Y79.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_busy1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (0.713ns logic, 4.203ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (SLICE_X57Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd3
    SLICE_X57Y79.A5      net (fanout=33)       4.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd3
    SLICE_X57Y79.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_busy1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (0.713ns logic, 4.156ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (SLICE_X57Y79.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
    SLICE_X57Y79.A4      net (fanout=29)       4.096   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
    SLICE_X57Y79.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_busy1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (0.713ns logic, 4.096ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync0 (SLICE_X29Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y98.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay<4>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay_0
    SLICE_X29Y97.AX      net (fanout=2)        0.195   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_sync_delay<0>
    SLICE_X29Y97.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/tx_done_gen/sync0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.257ns logic, 0.195ns route)
                                                       (56.9% logic, 43.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o (SLICE_X25Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/valid_tx (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/valid_tx to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/valid_tx
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/valid_tx
    SLICE_X25Y79.AX      net (fanout=2)        0.212   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/valid_tx
    SLICE_X25Y79.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_valid_o
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.259ns logic, 0.212ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_22 (SLICE_X32Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_22 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_22 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.CQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_22
    SLICE_X32Y95.CX      net (fanout=1)        0.230   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<22>
    SLICE_X32Y95.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_22
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.248ns logic, 0.230ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP 
"U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 192 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.710ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_5 (SLICE_X58Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A2       net (fanout=64)       1.027   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A        Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X58Y104.SR     net (fanout=457)      6.827   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X58Y104.CLK    Trck                  0.243   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      8.710ns (0.856ns logic, 7.854ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_4 (SLICE_X58Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A2       net (fanout=64)       1.027   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A        Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X58Y104.SR     net (fanout=457)      6.827   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X58Y104.CLK    Trck                  0.232   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (0.845ns logic, 7.854ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_6 (SLICE_X58Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A2       net (fanout=64)       1.027   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y83.A        Tilo                  0.205   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/adj_nsec<27>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X58Y104.SR     net (fanout=457)      6.827   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X58Y104.CLK    Trck                  0.209   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wcb_bin_6
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (0.822ns logic, 7.854ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP "U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7 (SLICE_X59Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y101.DQ     Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7
    SLICE_X59Y102.DX     net (fanout=4)        0.210   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin<7>
    SLICE_X59Y102.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.259ns logic, 0.210ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/Mshreg_sync2 (SLICE_X44Y102.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/Mshreg_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y101.AQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
    SLICE_X44Y102.BI     net (fanout=4)        0.252   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
    SLICE_X44Y102.CLK    Tdh         (-Th)    -0.029   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_power_down/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.227ns logic, 0.252ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0 (SLICE_X41Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y108.AQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
    SLICE_X41Y108.AX     net (fanout=1)        0.268   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
    SLICE_X41Y108.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.293ns logic, 0.268ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO 
TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 141 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.358ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1 (SLICE_X48Y52.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y109.CQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
    SLICE_X48Y52.DI      net (fanout=9)        4.922   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/synced_o
    SLICE_X48Y52.CLK     Tds                   0.028   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/Mshreg_sync1
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (0.436ns logic, 4.922ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (SLICE_X40Y106.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y107.DQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_3
    SLICE_X42Y107.B2     net (fanout=1)        1.278   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
    SLICE_X42Y107.B      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X42Y107.A5     net (fanout=1)        0.169   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X42Y107.A      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X38Y105.A3     net (fanout=1)        0.803   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X38Y105.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X40Y106.C3     net (fanout=6)        0.552   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X40Y106.CLK    Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (1.416ns logic, 2.802ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_10 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_10 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y107.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_10
    SLICE_X42Y107.A3     net (fanout=1)        1.039   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<10>
    SLICE_X42Y107.A      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X38Y105.A3     net (fanout=1)        0.803   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X38Y105.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X40Y106.C3     net (fanout=6)        0.552   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X40Y106.CLK    Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.211ns logic, 2.394ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_5
    SLICE_X42Y107.B3     net (fanout=2)        0.661   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<5>
    SLICE_X42Y107.B      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X42Y107.A5     net (fanout=1)        0.169   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X42Y107.A      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X38Y105.A3     net (fanout=1)        0.803   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X38Y105.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X40Y106.C3     net (fanout=6)        0.552   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X40Y106.CLK    Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.416ns logic, 2.185ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (SLICE_X40Y106.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_3 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y107.DQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_3
    SLICE_X42Y107.B2     net (fanout=1)        1.278   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
    SLICE_X42Y107.B      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X42Y107.A5     net (fanout=1)        0.169   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X42Y107.A      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X38Y105.A3     net (fanout=1)        0.803   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X38Y105.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X40Y106.D3     net (fanout=6)        0.515   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X40Y106.CLK    Tas                   0.407   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_F
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.411ns logic, 2.765ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_10 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_10 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y107.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_10
    SLICE_X42Y107.A3     net (fanout=1)        1.039   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<10>
    SLICE_X42Y107.A      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X38Y105.A3     net (fanout=1)        0.803   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X38Y105.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X40Y106.D3     net (fanout=6)        0.515   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X40Y106.CLK    Tas                   0.407   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_F
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (1.206ns logic, 2.357ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_5
    SLICE_X42Y107.B3     net (fanout=2)        0.661   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<5>
    SLICE_X42Y107.B      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X42Y107.A5     net (fanout=1)        0.169   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X42Y107.A      Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X38Y105.A3     net (fanout=1)        0.803   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X38Y105.A      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X40Y106.D3     net (fanout=6)        0.515   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X40Y106.CLK    Tas                   0.407   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_F
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.411ns logic, 2.148ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_10_0 (SLICE_X56Y101.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_10_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.DQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_7
    SLICE_X56Y101.BI     net (fanout=1)        0.113   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<7>
    SLICE_X56Y101.CLK    Tdh         (-Th)    -0.029   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_10_0
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.263ns logic, 0.113ns route)
                                                       (69.9% logic, 30.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_9_0 (SLICE_X56Y101.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_9_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.CQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_6
    SLICE_X56Y101.CI     net (fanout=1)        0.113   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<6>
    SLICE_X56Y101.CLK    Tdh         (-Th)    -0.050   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_9_0
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.284ns logic, 0.113ns route)
                                                       (71.5% logic, 28.5% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_1_0 (SLICE_X44Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_early_addr_match/match_is_pause_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_early_addr_match/match_is_pause_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.AQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_early_addr_match/match_is_pause_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_early_addr_match/match_is_pause_o
    SLICE_X44Y101.CX     net (fanout=2)        0.220   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_early_addr_match/match_is_pause_o
    SLICE_X44Y101.CLK    Tdh         (-Th)     0.045   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.189ns logic, 0.220ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP 
"U_GTP/ch1_gtp_clkout_int<1>"         125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP "U_GTP/ch1_gtp_clkout_int<1>"
        125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Logical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: U_GTP/ch1_gtp_clkout_int<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.061ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X2Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.AQ       Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X2Y91.AX       net (fanout=2)        0.528   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X2Y91.CLK      Tdick                 0.086   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.533ns logic, 0.528ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (SLICE_X0Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y106.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X0Y104.AX      net (fanout=2)        0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X0Y104.CLK     Tdick                 0.136   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d1
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.527ns logic, 0.421ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X0Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.AQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X0Y99.AX       net (fanout=2)        0.392   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X0Y99.CLK      Tdick                 0.136   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.544ns logic, 0.392ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X0Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X0Y100.A6      net (fanout=2)        0.022   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X0Y100.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (SLICE_X1Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y106.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X1Y106.A6      net (fanout=2)        0.026   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X1Y106.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X0Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X0Y99.AX       net (fanout=2)        0.204   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X0Y99.CLK      Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.248ns logic, 0.204ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP 
"FFS" 2 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.920ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X43Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D5     net (fanout=2)        0.593   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X43Y106.AX     net (fanout=2)        0.614   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X43Y106.CLK    Tdick                 0.063   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.713ns logic, 1.207ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X44Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D5     net (fanout=2)        0.593   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X44Y105.AX     net (fanout=2)        0.448   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X44Y105.CLK    Tdick                 0.086   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.736ns logic, 1.041ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X45Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X45Y106.A6     net (fanout=2)        0.128   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X45Y106.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.713ns logic, 0.128ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP "FFS" 2 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X45Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X45Y106.A6     net (fanout=2)        0.026   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X45Y106.CLK    Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X44Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D5     net (fanout=2)        0.325   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D      Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X44Y105.AX     net (fanout=2)        0.228   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X44Y105.CLK    Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.395ns logic, 0.553ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X43Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D5     net (fanout=2)        0.325   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X43Y105.D      Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X43Y106.AX     net (fanout=2)        0.332   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X43Y106.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.413ns logic, 0.657ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" 
TS_clk_20m_vcxo_i /         3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9425 paths analyzed, 1520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.869ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3 (SLICE_X59Y107.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2
    SLICE_X8Y104.A1      net (fanout=4)        0.936   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<2>
    SLICE_X8Y104.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.362   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (1.739ns logic, 5.941ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1
    SLICE_X8Y104.A2      net (fanout=4)        0.879   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<1>
    SLICE_X8Y104.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.362   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (1.739ns logic, 5.884ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3
    SLICE_X8Y104.B3      net (fanout=4)        0.810   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
    SLICE_X8Y104.COUT    Topcyb                0.375   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.362   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (1.719ns logic, 5.815ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1 (SLICE_X59Y107.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2
    SLICE_X8Y104.A1      net (fanout=4)        0.936   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<2>
    SLICE_X8Y104.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.360   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.678ns (1.737ns logic, 5.941ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1
    SLICE_X8Y104.A2      net (fanout=4)        0.879   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<1>
    SLICE_X8Y104.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.360   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (1.737ns logic, 5.884ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3
    SLICE_X8Y104.B3      net (fanout=4)        0.810   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
    SLICE_X8Y104.COUT    Topcyb                0.375   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.360   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (1.717ns logic, 5.815ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4 (SLICE_X59Y107.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.CQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_2
    SLICE_X8Y104.A1      net (fanout=4)        0.936   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<2>
    SLICE_X8Y104.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.340   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (1.717ns logic, 5.941ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.BQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1
    SLICE_X8Y104.A2      net (fanout=4)        0.879   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<1>
    SLICE_X8Y104.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.340   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.717ns logic, 5.884ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 3)
  Clock Path Skew:      -1.430ns (3.533 - 4.963)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.DQ      Tcko                  0.447   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_3
    SLICE_X8Y104.B3      net (fanout=4)        0.810   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
    SLICE_X8Y104.COUT    Topcyb                0.375   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X8Y105.BMUX    Tcinb                 0.222   U_DAC_ARB/d1<7>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X59Y107.C1     net (fanout=19)       4.283   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X59Y107.CMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv1
    SLICE_X59Y107.CE     net (fanout=1)        0.719   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/_n0170_inv
    SLICE_X59Y107.CLK    Tceck                 0.340   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/new_edge_sreg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (1.697ns logic, 5.815ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X9Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.123ns (2.182 - 2.305)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y102.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X9Y103.A5      net (fanout=3)        0.379   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X9Y103.CLK     Tah         (-Th)    -0.155   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/out_ext
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext_rt
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.353ns logic, 0.379ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X8Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (2.182 - 2.305)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y102.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X8Y103.BX      net (fanout=3)        0.687   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X8Y103.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.246ns logic, 0.687ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3 (SLICE_X0Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.CQ       Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d2
    SLICE_X0Y99.DX       net (fanout=1)        0.131   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d2
    SLICE_X0Y99.CLK      Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_clk_dmtd_buf/I0
  Logical resource: cmp_clk_dmtd_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pllout_clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2/CLK
  Location pin: SLICE_X10Y110.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.570ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr<3>/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr_0/CK
  Location pin: SLICE_X32Y105.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" 
TS_clk_20m_vcxo_i / 3.125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1673267 paths analyzed, 25665 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.962ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41 (RAMB16_X3Y40.WEA3), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_stb_t (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.831ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_stb_t to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.BMUX    Tshcko                0.455   cmp_gn4124_core/cmp_wbmaster32/_n0165
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_stb_t
    SLICE_X18Y80.D2      net (fanout=16)       2.161   cmp_gn4124_core/cmp_wbmaster32/wb_stb_t
    SLICE_X18Y80.D       Tilo                  0.203   cmp_sdb_crossbar/crossbar/matrix_old_0_4_3
                                                       cmp_sdb_crossbar/crossbar/master_oe[4]_stb1
    SLICE_X21Y68.C4      net (fanout=5)        1.324   cnx_master_out[4]_stb
    SLICE_X21Y68.C       Tilo                  0.259   U_DAC_ARB/U_DAC/rst_n_i_inv
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_stb1
    SLICE_X21Y65.A4      net (fanout=2)        0.629   U_WR_CORE/WRPC/cbar_master_o[0]_stb
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X43Y83.A4      net (fanout=44)       5.832   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X43Y83.A       Tilo                  0.259   N2030
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl163
    RAMB16_X3Y40.WEA3    net (fanout=1)        1.028   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl163
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
    -------------------------------------------------  ---------------------------
    Total                                     14.831ns (1.940ns logic, 12.891ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3 (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.460ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.458 - 0.519)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3 to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y71.CQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
                                                       U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
    SLICE_X5Y61.B5       net (fanout=1)        1.365   U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
    SLICE_X5Y61.B        Tilo                  0.259   U_WR_CORE/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2
                                                       U_WR_CORE/WRPC/LM32_CORE/I_STB_O1
    SLICE_X21Y68.C5      net (fanout=25)       1.757   U_WR_CORE/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2
    SLICE_X21Y68.C       Tilo                  0.259   U_DAC_ARB/U_DAC/rst_n_i_inv
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_stb1
    SLICE_X21Y65.A4      net (fanout=2)        0.629   U_WR_CORE/WRPC/cbar_master_o[0]_stb
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X43Y83.A4      net (fanout=44)       5.832   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X43Y83.A       Tilo                  0.259   N2030
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl163
    RAMB16_X3Y40.WEA3    net (fanout=1)        1.028   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl163
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
    -------------------------------------------------  ---------------------------
    Total                                     14.460ns (1.932ns logic, 12.528ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.550 - 0.621)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
    SLICE_X23Y71.A6      net (fanout=72)       2.793   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
    SLICE_X23Y71.A       Tilo                  0.259   U_WR_CORE/WRPC/cbar_master_o[0]_cyc
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_cyc1
    SLICE_X21Y65.A3      net (fanout=5)        0.907   U_WR_CORE/WRPC/cbar_master_o[0]_cyc
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X43Y83.A4      net (fanout=44)       5.832   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X43Y83.A       Tilo                  0.259   N2030
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl163
    RAMB16_X3Y40.WEA3    net (fanout=1)        1.028   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl163
    RAMB16_X3Y40.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41
    -------------------------------------------------  ---------------------------
    Total                                     14.150ns (1.673ns logic, 12.477ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44 (RAMB16_X3Y38.WEA3), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_stb_t (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.204ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.483 - 0.486)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_stb_t to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.BMUX    Tshcko                0.455   cmp_gn4124_core/cmp_wbmaster32/_n0165
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_stb_t
    SLICE_X18Y80.D2      net (fanout=16)       2.161   cmp_gn4124_core/cmp_wbmaster32/wb_stb_t
    SLICE_X18Y80.D       Tilo                  0.203   cmp_sdb_crossbar/crossbar/matrix_old_0_4_3
                                                       cmp_sdb_crossbar/crossbar/master_oe[4]_stb1
    SLICE_X21Y68.C4      net (fanout=5)        1.324   cnx_master_out[4]_stb
    SLICE_X21Y68.C       Tilo                  0.259   U_DAC_ARB/U_DAC/rst_n_i_inv
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_stb1
    SLICE_X21Y65.A4      net (fanout=2)        0.629   U_WR_CORE/WRPC/cbar_master_o[0]_stb
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X20Y69.C1      net (fanout=44)       3.922   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X20Y69.C       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF_5
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl175
    RAMB16_X3Y38.WEA3    net (fanout=1)        2.365   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl175
    RAMB16_X3Y38.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
    -------------------------------------------------  ---------------------------
    Total                                     14.204ns (1.886ns logic, 12.318ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3 (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.833ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.483 - 0.519)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3 to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y71.CQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
                                                       U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
    SLICE_X5Y61.B5       net (fanout=1)        1.365   U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
    SLICE_X5Y61.B        Tilo                  0.259   U_WR_CORE/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2
                                                       U_WR_CORE/WRPC/LM32_CORE/I_STB_O1
    SLICE_X21Y68.C5      net (fanout=25)       1.757   U_WR_CORE/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2
    SLICE_X21Y68.C       Tilo                  0.259   U_DAC_ARB/U_DAC/rst_n_i_inv
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_stb1
    SLICE_X21Y65.A4      net (fanout=2)        0.629   U_WR_CORE/WRPC/cbar_master_o[0]_stb
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X20Y69.C1      net (fanout=44)       3.922   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X20Y69.C       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF_5
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl175
    RAMB16_X3Y38.WEA3    net (fanout=1)        2.365   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl175
    RAMB16_X3Y38.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
    -------------------------------------------------  ---------------------------
    Total                                     13.833ns (1.878ns logic, 11.955ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.523ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.575 - 0.621)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
    SLICE_X23Y71.A6      net (fanout=72)       2.793   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
    SLICE_X23Y71.A       Tilo                  0.259   U_WR_CORE/WRPC/cbar_master_o[0]_cyc
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_cyc1
    SLICE_X21Y65.A3      net (fanout=5)        0.907   U_WR_CORE/WRPC/cbar_master_o[0]_cyc
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X20Y69.C1      net (fanout=44)       3.922   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X20Y69.C       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF_5
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl175
    RAMB16_X3Y38.WEA3    net (fanout=1)        2.365   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl175
    RAMB16_X3Y38.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44
    -------------------------------------------------  ---------------------------
    Total                                     13.523ns (1.619ns logic, 11.904ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAMB16_X0Y42.WEA3), 210 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_stb_t (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.142ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.474 - 0.486)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_stb_t to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.BMUX    Tshcko                0.455   cmp_gn4124_core/cmp_wbmaster32/_n0165
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_stb_t
    SLICE_X18Y80.D2      net (fanout=16)       2.161   cmp_gn4124_core/cmp_wbmaster32/wb_stb_t
    SLICE_X18Y80.D       Tilo                  0.203   cmp_sdb_crossbar/crossbar/matrix_old_0_4_3
                                                       cmp_sdb_crossbar/crossbar/master_oe[4]_stb1
    SLICE_X21Y68.C4      net (fanout=5)        1.324   cnx_master_out[4]_stb
    SLICE_X21Y68.C       Tilo                  0.259   U_DAC_ARB/U_DAC/rst_n_i_inv
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_stb1
    SLICE_X21Y65.A4      net (fanout=2)        0.629   U_WR_CORE/WRPC/cbar_master_o[0]_stb
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X4Y87.B2       net (fanout=44)       5.788   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X4Y87.B        Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl116
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl119
    RAMB16_X0Y42.WEA3    net (fanout=1)        0.437   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl119
    RAMB16_X0Y42.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    -------------------------------------------------  ---------------------------
    Total                                     14.142ns (1.886ns logic, 12.256ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3 (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.474 - 0.519)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3 to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y71.CQ      Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
                                                       U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
    SLICE_X5Y61.B5       net (fanout=1)        1.365   U_WR_CORE/WRPC/LM32_CORE/inst_was_busy_3
    SLICE_X5Y61.B        Tilo                  0.259   U_WR_CORE/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2
                                                       U_WR_CORE/WRPC/LM32_CORE/I_STB_O1
    SLICE_X21Y68.C5      net (fanout=25)       1.757   U_WR_CORE/WRPC/LM32_CORE/Mmux_inst_addr_reg[31]_inst_addr_reg[31]_mux_11_OUT2
    SLICE_X21Y68.C       Tilo                  0.259   U_DAC_ARB/U_DAC/rst_n_i_inv
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_stb1
    SLICE_X21Y65.A4      net (fanout=2)        0.629   U_WR_CORE/WRPC/cbar_master_o[0]_stb
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X4Y87.B2       net (fanout=44)       5.788   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X4Y87.B        Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl116
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl119
    RAMB16_X0Y42.WEA3    net (fanout=1)        0.437   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl119
    RAMB16_X0Y42.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    -------------------------------------------------  ---------------------------
    Total                                     13.771ns (1.878ns logic, 11.893ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o (FF)
  Destination:          U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.461ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.566 - 0.621)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o to U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.391   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
                                                       U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
    SLICE_X23Y71.A6      net (fanout=72)       2.793   U_WR_CORE/WRPC/LM32_CORE/gen_profile_medium_icache_debug.U_Wrapped_LM32/cpu/instruction_unit/i_cyc_o
    SLICE_X23Y71.A       Tilo                  0.259   U_WR_CORE/WRPC/cbar_master_o[0]_cyc
                                                       U_WR_CORE/WRPC/WB_CON/crossbar/master_oe[0]_cyc1
    SLICE_X21Y65.A3      net (fanout=5)        0.907   U_WR_CORE/WRPC/cbar_master_o[0]_cyc
    SLICE_X21Y65.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl134
                                                       U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A2      net (fanout=4)        1.917   U_WR_CORE/WRPC/DPRAM/s_wea
    SLICE_X36Y51.A       Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl143
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>1
    SLICE_X4Y87.B2       net (fanout=44)       5.788   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_a<3>
    SLICE_X4Y87.B        Tilo                  0.205   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl116
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl119
    RAMB16_X0Y42.WEA3    net (fanout=1)        0.437   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/write_ctrl119
    RAMB16_X0Y42.CLKA    Trcck_WEA             0.300   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30
    -------------------------------------------------  ---------------------------
    Total                                     13.461ns (1.619ns logic, 11.842ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2 (SLICE_X8Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 1)
  Clock Path Skew:      1.422ns (4.965 - 3.543)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y110.DQ     Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X5Y107.D6      net (fanout=10)       0.753   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X5Y107.D       Tilo                  0.244   U_DAC_ARB/U_DAC/cs_sel_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X8Y107.SR      net (fanout=9)        0.701   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X8Y107.CLK     Tremck      (-Th)    -0.170   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_2
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.835ns logic, 1.454ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1 (SLICE_X8Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Clock Path Skew:      1.422ns (4.965 - 3.543)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y110.DQ     Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X5Y107.D6      net (fanout=10)       0.753   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X5Y107.D       Tilo                  0.244   U_DAC_ARB/U_DAC/cs_sel_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X8Y107.SR      net (fanout=9)        0.701   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X8Y107.CLK     Tremck      (-Th)    -0.183   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_1
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.848ns logic, 1.454ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0 (SLICE_X8Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      1.422ns (4.965 - 3.543)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y110.DQ     Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X5Y107.D6      net (fanout=10)       0.753   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X5Y107.D       Tilo                  0.244   U_DAC_ARB/U_DAC/cs_sel_reg<1>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X8Y107.SR      net (fanout=9)        0.701   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X8Y107.CLK     Tremck      (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.880ns logic, 1.454ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Location pin: RAMB8_X2Y43.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Location pin: RAMB8_X3Y46.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Location pin: RAMB16_X3Y50.CLKA
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"         
TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"
        TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP 
"U_GTP_ch1_rx_divclk"         TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20096 paths analyzed, 1911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.684ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17 (SLICE_X55Y102.C4), 407 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y107.AQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4
    SLICE_X56Y107.D1     net (fanout=12)       1.620   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<4>
    SLICE_X56Y107.D      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
    SLICE_X50Y108.D2     net (fanout=1)        1.505   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
    SLICE_X50Y108.CMUX   Topdc                 0.338   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_2_f7
    SLICE_X55Y106.B3     net (fanout=1)        0.802   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_rd[4]_regs[31]_Mux_33_o
    SLICE_X55Y106.BMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/rx_even
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW0
    SLICE_X57Y105.B2     net (fanout=1)        1.009   N1306
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X55Y102.C4     net (fanout=32)       0.848   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X55Y102.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<18>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[17]_rd_MUX_1287_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.843ns logic, 5.784ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9
    SLICE_X51Y108.C1     net (fanout=5)        1.923   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<9>
    SLICE_X51Y108.C      Tilo                  0.259   U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_cdr_rst_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_92
    SLICE_X52Y107.D1     net (fanout=1)        0.894   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_92
    SLICE_X52Y107.CMUX   Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_2_f7
    SLICE_X55Y108.D3     net (fanout=2)        0.562   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/rc
    SLICE_X55Y108.D      Tilo                  0.259   U_GTP/gen_with_channel1.U_bitslide_ch1/cur_slide<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW1
    SLICE_X57Y105.B3     net (fanout=1)        1.064   N1586
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X55Y102.C4     net (fanout=32)       0.848   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X55Y102.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<18>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[17]_rd_MUX_1287_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.858ns logic, 5.291ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.232 - 0.245)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y103.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11
    SLICE_X51Y107.C1     net (fanout=5)        1.914   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<11>
    SLICE_X51Y107.C      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_sync_tag_strobe/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_92
    SLICE_X50Y107.D2     net (fanout=1)        0.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_92
    SLICE_X50Y107.CMUX   Topdc                 0.338   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_2_f7
    SLICE_X55Y106.B1     net (fanout=1)        0.932   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_rb[4]_regs[31]_Mux_34_o
    SLICE_X55Y106.BMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/rx_even
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW0
    SLICE_X57Y105.B2     net (fanout=1)        1.009   N1306
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X55Y102.C4     net (fanout=32)       0.848   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X55Y102.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<18>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[17]_rd_MUX_1287_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_17
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (1.882ns logic, 5.148ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13 (SLICE_X59Y103.C4), 407 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y107.AQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4
    SLICE_X56Y107.D1     net (fanout=12)       1.620   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<4>
    SLICE_X56Y107.D      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
    SLICE_X50Y108.D2     net (fanout=1)        1.505   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
    SLICE_X50Y108.CMUX   Topdc                 0.338   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_2_f7
    SLICE_X55Y106.B3     net (fanout=1)        0.802   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_rd[4]_regs[31]_Mux_33_o
    SLICE_X55Y106.BMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/rx_even
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW0
    SLICE_X57Y105.B2     net (fanout=1)        1.009   N1306
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X59Y103.C4     net (fanout=32)       0.812   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X59Y103.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[13]_rd_MUX_1291_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (1.843ns logic, 5.748ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.113ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9
    SLICE_X51Y108.C1     net (fanout=5)        1.923   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<9>
    SLICE_X51Y108.C      Tilo                  0.259   U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_cdr_rst_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_92
    SLICE_X52Y107.D1     net (fanout=1)        0.894   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_92
    SLICE_X52Y107.CMUX   Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_2_f7
    SLICE_X55Y108.D3     net (fanout=2)        0.562   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/rc
    SLICE_X55Y108.D      Tilo                  0.259   U_GTP/gen_with_channel1.U_bitslide_ch1/cur_slide<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW1
    SLICE_X57Y105.B3     net (fanout=1)        1.064   N1586
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X59Y103.C4     net (fanout=32)       0.812   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X59Y103.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[13]_rd_MUX_1291_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13
    -------------------------------------------------  ---------------------------
    Total                                      7.113ns (1.858ns logic, 5.255ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y103.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11
    SLICE_X51Y107.C1     net (fanout=5)        1.914   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<11>
    SLICE_X51Y107.C      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_sync_tag_strobe/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_92
    SLICE_X50Y107.D2     net (fanout=1)        0.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_92
    SLICE_X50Y107.CMUX   Topdc                 0.338   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_2_f7
    SLICE_X55Y106.B1     net (fanout=1)        0.932   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_rb[4]_regs[31]_Mux_34_o
    SLICE_X55Y106.BMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/rx_even
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW0
    SLICE_X57Y105.B2     net (fanout=1)        1.009   N1306
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X59Y103.C4     net (fanout=32)       0.812   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X59Y103.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[13]_rd_MUX_1291_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_13
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (1.882ns logic, 5.112ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14 (SLICE_X59Y103.D4), 407 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.531ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.231 - 0.254)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y107.AQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir_4
    SLICE_X56Y107.D1     net (fanout=12)       1.620   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<4>
    SLICE_X56Y107.D      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
    SLICE_X50Y108.D2     net (fanout=1)        1.505   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_92
    SLICE_X50Y108.CMUX   Topdc                 0.338   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rd[4]_regs[31]_Mux_33_o_2_f7
    SLICE_X55Y106.B3     net (fanout=1)        0.802   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_rd[4]_regs[31]_Mux_33_o
    SLICE_X55Y106.BMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/rx_even
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW0
    SLICE_X57Y105.B2     net (fanout=1)        1.009   N1306
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X59Y103.D4     net (fanout=32)       0.752   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X59Y103.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[14]_rd_MUX_1290_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (1.843ns logic, 5.688ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_9
    SLICE_X51Y108.C1     net (fanout=5)        1.923   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<9>
    SLICE_X51Y108.C      Tilo                  0.259   U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_cdr_rst_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_92
    SLICE_X52Y107.D1     net (fanout=1)        0.894   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_92
    SLICE_X52Y107.CMUX   Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_rc_2_f7
    SLICE_X55Y108.D3     net (fanout=2)        0.562   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/rc
    SLICE_X55Y108.D      Tilo                  0.259   U_GTP/gen_with_channel1.U_bitslide_ch1/cur_slide<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW1
    SLICE_X57Y105.B3     net (fanout=1)        1.064   N1586
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X59Y103.D4     net (fanout=32)       0.752   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X59Y103.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[14]_rd_MUX_1290_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (1.858ns logic, 5.195ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.934ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y103.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_11
    SLICE_X51Y107.C1     net (fanout=5)        1.914   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<11>
    SLICE_X51Y107.C      Tilo                  0.259   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_sync_tag_strobe/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_92
    SLICE_X50Y107.D2     net (fanout=1)        0.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_92
    SLICE_X50Y107.CMUX   Topdc                 0.338   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_rb[4]_regs[31]_Mux_34_o_2_f7
    SLICE_X55Y106.B1     net (fanout=1)        0.932   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_rb[4]_regs[31]_Mux_34_o
    SLICE_X55Y106.BMUX   Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_SYNC_DET/rx_even
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_result1_2_f7_SW0
    SLICE_X57Y105.B2     net (fanout=1)        1.009   N1306
    SLICE_X57Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X59Y103.D4     net (fanout=32)       0.752   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X59Y103.CLK    Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<14>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[14]_rd_MUX_1290_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_14
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (1.882ns logic, 5.052ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2 (SLICE_X44Y107.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0 (FF)
  Destination:          U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0 to U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y107.AQ     Tcko                  0.234   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync2
                                                       U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0
    SLICE_X44Y107.BI     net (fanout=1)        0.059   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync0
    SLICE_X44Y107.CLK    Tdh         (-Th)    -0.029   U_GTP/gen_with_channel1.U_sync_oen_ch1/sync2
                                                       U_GTP/gen_with_channel1.U_sync_oen_ch1/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.263ns logic, 0.059ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync2 (SLICE_X50Y106.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y106.CQ     Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync1
    SLICE_X50Y106.DX     net (fanout=2)        0.136   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync1
    SLICE_X50Y106.CLK    Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_cal_crst_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.248ns logic, 0.136ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram (RAMB16_X3Y48.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y96.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_5
    RAMB16_X3Y48.ADDRA10 net (fanout=3)        0.268   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<5>
    RAMB16_X3Y48.CLKA    Trckc_ADDRA (-Th)     0.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.132ns logic, 0.268ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK21
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK1
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X3Y52.CLKAWRCLK
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5838 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.745ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_23 (SLICE_X50Y78.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.575 - 0.570)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt to cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
    SLICE_X50Y78.B3      net (fanout=69)       3.943   cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
    SLICE_X50Y78.CLK     Tas                   0.341   cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o<25>
                                                       cmp_gn4124_core/cmp_wbmaster32/Mmux_l2p_read_cpl_current_state[1]_X_176_o_wide_mux_11_OUT161
                                                       cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_23
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.732ns logic, 3.943ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2 (SLICE_X55Y76.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.573 - 0.570)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt to cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
    SLICE_X55Y76.B6      net (fanout=69)       3.933   cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
    SLICE_X55Y76.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2-In1
                                                       cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (0.713ns logic, 3.933ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_22 (SLICE_X50Y78.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.575 - 0.570)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt to cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
    SLICE_X50Y78.A4      net (fanout=69)       3.857   cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt
    SLICE_X50Y78.CLK     Tas                   0.341   cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o<25>
                                                       cmp_gn4124_core/cmp_wbmaster32/Mmux_l2p_read_cpl_current_state[1]_X_176_o_wide_mux_11_OUT151
                                                       cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_22
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.732ns logic, 3.857ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m (OLOGIC_X27Y43.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_4 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.253 - 0.230)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_4 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y40.AMUX    Tshcko                0.428   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<7>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_4
    OLOGIC_X27Y43.D1     net (fanout=1)        0.963   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<4>
    OLOGIC_X27Y43.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (-0.885ns logic, 0.963ns route)
                                                       (-1134.6% logic, 1234.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m (OLOGIC_X27Y43.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_20 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.253 - 0.230)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_20 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<23>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_20
    OLOGIC_X27Y43.D2     net (fanout=1)        0.971   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<20>
    OLOGIC_X27Y43.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[4].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (-0.888ns logic, 0.971ns route)
                                                       (-1069.9% logic, 1169.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m (OLOGIC_X27Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.253 - 0.230)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AMUX    Tshcko                0.460   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<15>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12
    OLOGIC_X27Y42.D1     net (fanout=1)        0.955   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<12>
    OLOGIC_X27Y42.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (-0.853ns logic, 0.955ns route)
                                                       (-836.3% logic, 936.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_20m_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_20m_vcxo_i              |     50.000ns|     20.000ns|     46.756ns|            0|            0|            0|      1682692|
| TS_pllout_clk_dmtd            |     16.000ns|      9.869ns|          N/A|            0|            0|         9425|            0|
| TS_pllout_clk_sys             |     16.000ns|     14.962ns|          N/A|            0|            0|      1673267|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cmp_gn4124_core_cmp_clk_in_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cmp_gn4124_core_cmp_clk_in_P|      5.000ns|      0.925ns|      4.745ns|            0|            0|            0|         5838|
|_clk                           |             |             |             |             |             |             |             |
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.745ns|            0|            0|            0|         5838|
| buf_P_clk_1                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_1          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.745ns|          N/A|            0|            0|         5838|            0|
|  _rx_pllout_x1_1              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_U_GTP_ch1_gtp_clkout_int_1_
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_U_GTP_ch1_gtp_clkout_int_1_ |      8.000ns|      0.925ns|      7.684ns|            0|            0|            0|        20096|
| TS_U_GTP_ch1_rx_divclk        |      8.000ns|      7.684ns|          N/A|            0|            0|        20096|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |   14.962|         |         |         |
clk_125m_pllref_n_i|    4.916|    1.055|         |         |
clk_125m_pllref_p_i|    4.916|    1.055|         |         |
tdc_clk_125m_n_i   |    3.763|         |         |         |
tdc_clk_125m_p_i   |    3.763|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    5.619|         |         |         |
clk_125m_pllref_n_i|    7.178|         |    3.955|    1.758|
clk_125m_pllref_p_i|    7.178|         |    3.955|    1.758|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    5.619|         |         |         |
clk_125m_pllref_n_i|    7.178|         |    3.955|    1.758|
clk_125m_pllref_p_i|    7.178|         |    3.955|    1.758|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.745|         |         |         |
p2l_clk_p_i    |    4.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.745|         |         |         |
p2l_clk_p_i    |    4.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    5.862|         |         |         |
tdc_clk_125m_n_i|    7.972|         |         |         |
tdc_clk_125m_p_i|    7.972|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    5.862|         |         |         |
tdc_clk_125m_n_i|    7.972|         |         |         |
tdc_clk_125m_p_i|    7.972|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2180004 paths, 0 nets, and 62840 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   8.710ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 17 20:04:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



