[[Digital Logic]]: transistors, gates, and combinatorial circuits; 
clocks; 
registers and register banks; 
arithmetic-logic units;
data representation - [[Conventions, Units, Terminology]]: big-endian and lible-endian integers; 
ones and twos complement arithmetic; 
signed and unsigned values; 
Von-Neumann architecture and bottleneck; 
[[Instruction Sets]]; 
RISC and CISC designs; 
instruction pipelines and stalls; 
rearranging code; 
[[Memory]] and [[Address Spaces]]; 
physical and virtual memory; 
interleaving; 
page tables;  
memory caches; 
bus architecture; 
polling and interrupts; 
DMA; 
device programming; 
assembly language; s;  optimizations;
parallelism; data pipelining.


## Chapter 1 ğŸŸ¡
1.1 - 1.12 (revised 11/29)
## Chapter 2 ğŸŸ¡
2.1 - 2.19 (revised 12/01)
## Chapter 3 ğŸ”´
3.1-3.6
Reread 3.1 - 3.2
## Chapter 4 ğŸ”´
4.1-4.7
## Chapter 5 ğŸ”´
## Chapter 6 ğŸŸ¡ğŸ”´
Read 6.1 - 6.2
## Chapter 7 ğŸ”´
7.1 - 7.3
7.5 - 7.10
7.12-7.13


## Diagrams to revisit

### Chp 2
Instruction tables and encoding tables [[Instruction Sets]]
2.13 

### Chp 4
4.1.1
4.2.2 4.2.3
4.3.3
4.4.5
4.5.3 - both diagrams
## sections i still idk abt
4.2 
4.4 - ALUOp
The Basics of Logic Design


# Lectures ğŸ”´
1. d

# Labs ğŸ”´
1. d

# Midterms ğŸ”´
Practice midterm 1
Midterm 1

Practice midterm 2
Midterm 2

# Chapters that have been reviewed and notes revised

1.1 - 1.6
2.1-2.12 2.14 - 2.19