// Seed: 3542701609
module module_0 (
    input tri   id_0,
    input tri0  id_1
    , id_7,
    input tri   id_2,
    input tri0  id_3,
    input uwire id_4
    , id_8,
    input wor   id_5
);
  always @(-1'b0 ? 1'd0 : -1 or id_3);
  assign module_1._id_2 = 0;
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    input supply1 id_0,
    input wor id_1,
    input tri0 _id_2,
    input wand id_3
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1
  );
  logic [id_2  &&  -1 'h0 : id_2] id_5;
endmodule
