;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #712, @200
	ADD 381, 40
	SUB <0, 0
	SUB @127, 100
	SUB @127, 100
	SUB @0, @2
	SUB 12, @10
	SUB 1, <-2
	SUB 12, @10
	SUB 12, @10
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB @38, @4
	SUB #12, @200
	SUB @0, @2
	ADD 381, 40
	SPL 0, <-22
	SUB <721, 206
	SUB @121, 109
	SUB @121, 109
	SUB 1, <-2
	SPL 0, <-22
	SUB @0, 62
	SUB 1, <-2
	SUB 12, @10
	SUB @121, 109
	SUB -7, <-420
	ADD 381, 40
	ADD 210, 60
	SUB @0, @2
	SUB @121, 109
	ADD 240, 60
	ADD 240, 60
	ADD 381, 40
	ADD 3, @220
	ADD 381, 40
	SUB 1, <-2
	SUB @127, 100
	CMP -207, <-120
	ADD 270, 0
	MOV -1, <-20
	ADD 270, 0
	MOV -1, <-20
	MOV -4, <-20
	MOV -1, <-20
	SUB #12, @200
	SUB <0, 0
