library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity eq is 
	port (A,B : in std_logic_vector(3 downto 0);
			Y : out std_logic_vector(5 downto 0));
end entity eq;