<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.12.0" xml:lang="tr">
  <compounddef id="system__stm32f4xx_8c" kind="file" language="C++">
    <compoundname>system_stm32f4xx.c</compoundname>
    <includes refid="stm32f4xx_8h" local="yes">stm32f4xx.h</includes>
    <incdepgraph>
      <node id="2">
        <label>stm32f4xx.h</label>
        <link refid="stm32f4xx_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="1">
        <label>Core_BlackPill/system_stm32f4xx.c</label>
        <link refid="system__stm32f4xx_8c"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>system_stm32f4xx.h</label>
        <link refid="system__stm32f4xx_8h"/>
      </node>
      <node id="3">
        <label>core_cm4.h</label>
      </node>
      <node id="5">
        <label>stdint.h</label>
      </node>
    </incdepgraph>
    <sectiondef kind="define">
      <member refid="group___s_t_m32_f4xx___system___private___defines_1ga40e1495541cbb4acbe3f1819bd87a9fe" kind="define"><name>VECT_TAB_OFFSET</name></member>
      <member refid="group___s_t_m32_f4xx___system___private___defines_1gac958257ddb2537c539cffdb3a4543067" kind="define"><name>PLL_Q</name></member>
    </sectiondef>
    <sectiondef kind="var">
      <member refid="group___s_t_m32_f4xx___system___private___variables_1gacdc3ef54c0704c90e69a8a84fb2d970d" kind="variable"><name>AHBPrescTable</name></member>
    </sectiondef>
    <sectiondef kind="func">
      <member refid="group___s_t_m32_f4xx___system___private___function_prototypes_1ga1ee14ac28e60198cc998586807b51e4c" kind="function"><name>SetSysClock</name></member>
      <member refid="group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2" kind="function"><name>SystemInit</name></member>
      <member refid="group___s_t_m32_f4xx___system___private___functions_1gae0c36a9591fe6e9c45ecb21a794f0f0f" kind="function"><name>SystemCoreClockUpdate</name></member>
    </sectiondef>
    <briefdescription>
<para>CMSIS Cortex-M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32F4xx devices. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="author"><para>MCD Application Team </para>
</simplesect>
<simplesect kind="version"><para>V1.8.1 </para>
</simplesect>
<simplesect kind="date"><para>27-January-2022 </para>
</simplesect>
<orderedlist>
<listitem><para>This file provides two functions and one global variable to be called from user application:<itemizedlist>
<listitem><para><ref refid="group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2" kindref="member">SystemInit()</ref>: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the &quot;startup_stm32f4xx.s&quot; file.</para>
</listitem><listitem><para>SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.</para>
</listitem><listitem><para><ref refid="group___s_t_m32_f4xx___system___private___functions_1gae0c36a9591fe6e9c45ecb21a794f0f0f" kindref="member">SystemCoreClockUpdate()</ref>: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.</para>
</listitem></itemizedlist>
</para>
</listitem><listitem><para>After each device reset the HSI (16 MHz) is used as system clock source. Then <ref refid="group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2" kindref="member">SystemInit()</ref> function is called, in &quot;startup_stm32f4xx.s&quot; file, to configure the system clock before to branch to main program.</para>
</listitem><listitem><para>If the system clock source selected by user fails to startup, the <ref refid="group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2" kindref="member">SystemInit()</ref> function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the SetSysClock() function.</para>
</listitem><listitem><para>The default value of HSE crystal is set to 25MHz, refer to &quot;HSE_VALUE&quot; define in &quot;stm32f4xx.h&quot; file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.</para>
</listitem></orderedlist>
</para>
<sect1 id="system__stm32f4xx_8c_1autotoc_md0">
<title>5. This file configures the system clock as follows:</title><para>============================================================================= </para>
<sect2 id="system__stm32f4xx_8c_1autotoc_md1">
<title>Supported STM32F40xxx/41xxx devices</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md2">
<title>System Clock source | PLL (HSE)</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md3">
<title>SYSCLK(Hz) | 168000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md4">
<title>HCLK(Hz) | 168000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md5">
<title>AHB Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md6">
<title>APB1 Prescaler | 4</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md7">
<title>APB2 Prescaler | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md8">
<title>HSE Frequency(Hz) | 25000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md9">
<title>PLL_M | 25</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md10">
<title>PLL_N | 336</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md11">
<title>PLL_P | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md12">
<title>PLL_Q | 7</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md13">
<title>PLLI2S_N | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md14">
<title>PLLI2S_R | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md15">
<title>I2S input clock | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md16">
<title>VDD(V) | 3.3</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md17">
<title>Main regulator output voltage | Scale1 mode</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md18">
<title>Flash Latency(WS) | 5</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md19">
<title>Prefetch Buffer | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md20">
<title>Instruction cache | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md21">
<title>Data cache | ON</title><para>Require 48MHz for USB OTG FS, | Disabled </para>
</sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md22">
<title>SDIO and RNG clock |</title></sect2>
</sect1>
<sect1 id="system__stm32f4xx_8c_1autotoc_md23">
<title>=============================================================================</title><sect2 id="system__stm32f4xx_8c_1autotoc_md24">
<title>Supported STM32F42xxx/43xxx devices</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md25">
<title>System Clock source | PLL (HSE)</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md26">
<title>SYSCLK(Hz) | 180000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md27">
<title>HCLK(Hz) | 180000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md28">
<title>AHB Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md29">
<title>APB1 Prescaler | 4</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md30">
<title>APB2 Prescaler | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md31">
<title>HSE Frequency(Hz) | 25000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md32">
<title>PLL_M | 25</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md33">
<title>PLL_N | 360</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md34">
<title>PLL_P | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md35">
<title>PLL_Q | 7</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md36">
<title>PLLI2S_N | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md37">
<title>PLLI2S_R | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md38">
<title>I2S input clock | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md39">
<title>VDD(V) | 3.3</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md40">
<title>Main regulator output voltage | Scale1 mode</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md41">
<title>Flash Latency(WS) | 5</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md42">
<title>Prefetch Buffer | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md43">
<title>Instruction cache | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md44">
<title>Data cache | ON</title><para>Require 48MHz for USB OTG FS, | Disabled </para>
</sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md45">
<title>SDIO and RNG clock |</title></sect2>
</sect1>
<sect1 id="system__stm32f4xx_8c_1autotoc_md46">
<title>=============================================================================</title><sect2 id="system__stm32f4xx_8c_1autotoc_md47">
<title>Supported STM32F401xx devices</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md48">
<title>System Clock source | PLL (HSE)</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md49">
<title>SYSCLK(Hz) | 84000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md50">
<title>HCLK(Hz) | 84000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md51">
<title>AHB Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md52">
<title>APB1 Prescaler | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md53">
<title>APB2 Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md54">
<title>HSE Frequency(Hz) | 25000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md55">
<title>PLL_M | 25</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md56">
<title>PLL_N | 336</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md57">
<title>PLL_P | 4</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md58">
<title>PLL_Q | 7</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md59">
<title>PLLI2S_N | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md60">
<title>PLLI2S_R | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md61">
<title>I2S input clock | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md62">
<title>VDD(V) | 3.3</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md63">
<title>Main regulator output voltage | Scale1 mode</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md64">
<title>Flash Latency(WS) | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md65">
<title>Prefetch Buffer | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md66">
<title>Instruction cache | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md67">
<title>Data cache | ON</title><para>Require 48MHz for USB OTG FS, | Disabled </para>
</sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md68">
<title>SDIO and RNG clock |</title></sect2>
</sect1>
<sect1 id="system__stm32f4xx_8c_1autotoc_md69">
<title>=============================================================================</title><sect2 id="system__stm32f4xx_8c_1autotoc_md70">
<title>Supported STM32F411xx/STM32F410xx devices</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md71">
<title>System Clock source | PLL (HSI)</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md72">
<title>SYSCLK(Hz) | 100000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md73">
<title>HCLK(Hz) | 100000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md74">
<title>AHB Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md75">
<title>APB1 Prescaler | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md76">
<title>APB2 Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md77">
<title>HSI Frequency(Hz) | 16000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md78">
<title>PLL_M | 16</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md79">
<title>PLL_N | 400</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md80">
<title>PLL_P | 4</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md81">
<title>PLL_Q | 7</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md82">
<title>PLLI2S_N | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md83">
<title>PLLI2S_R | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md84">
<title>I2S input clock | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md85">
<title>VDD(V) | 3.3</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md86">
<title>Main regulator output voltage | Scale1 mode</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md87">
<title>Flash Latency(WS) | 3</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md88">
<title>Prefetch Buffer | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md89">
<title>Instruction cache | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md90">
<title>Data cache | ON</title><para>Require 48MHz for USB OTG FS, | Disabled </para>
</sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md91">
<title>SDIO and RNG clock |</title></sect2>
</sect1>
<sect1 id="system__stm32f4xx_8c_1autotoc_md92">
<title>=============================================================================</title><sect2 id="system__stm32f4xx_8c_1autotoc_md93">
<title>Supported STM32F446xx devices</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md94">
<title>System Clock source | PLL (HSE)</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md95">
<title>SYSCLK(Hz) | 180000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md96">
<title>HCLK(Hz) | 180000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md97">
<title>AHB Prescaler | 1</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md98">
<title>APB1 Prescaler | 4</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md99">
<title>APB2 Prescaler | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md100">
<title>HSE Frequency(Hz) | 8000000</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md101">
<title>PLL_M | 8</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md102">
<title>PLL_N | 360</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md103">
<title>PLL_P | 2</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md104">
<title>PLL_Q | 7</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md105">
<title>PLL_R | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md106">
<title>PLLI2S_M | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md107">
<title>PLLI2S_N | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md108">
<title>PLLI2S_P | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md109">
<title>PLLI2S_Q | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md110">
<title>PLLI2S_R | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md111">
<title>I2S input clock | NA</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md112">
<title>VDD(V) | 3.3</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md113">
<title>Main regulator output voltage | Scale1 mode</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md114">
<title>Flash Latency(WS) | 5</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md115">
<title>Prefetch Buffer | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md116">
<title>Instruction cache | ON</title></sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md117">
<title>Data cache | ON</title><para>Require 48MHz for USB OTG FS, | Disabled </para>
</sect2>
<sect2 id="system__stm32f4xx_8c_1autotoc_md118">
<title>SDIO and RNG clock |</title><para>=============================================================================</para>
<para><simplesect kind="attention"><para></para>
</simplesect>
Copyright (c) 2016 STMicroelectronics. All rights reserved.</para>
<para>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </para>
</sect2>
</sect1>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="310"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32f4xx_8h" kindref="compound">stm32f4xx.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight></codeline>
<codeline lineno="328"><highlight class="normal"></highlight><highlight class="comment">/*************************<sp/>Miscellaneous<sp/>Configuration<sp/>************************/</highlight></codeline>
<codeline lineno="331"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/>||<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F469_479xx)<sp/>||<sp/>defined(STM32F413_423xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>#define<sp/>DATA_IN_ExtSRAM<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="333"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>||<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F469_479xx<sp/>||<sp/>STM32F413_423xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="334"><highlight class="normal"></highlight></codeline>
<codeline lineno="335"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>#define<sp/>DATA_IN_ExtSDRAM<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="337"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"></highlight></codeline>
<codeline lineno="339"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F410xx)<sp/>||<sp/>defined(STM32F411xE)</highlight></codeline>
<codeline lineno="347"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>#define<sp/>USE_HSE_BYPASS<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="348"><highlight class="normal"></highlight></codeline>
<codeline lineno="349"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_HSE_BYPASS)<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="350"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HSE_BYPASS_INPUT_FREQUENCY<sp/><sp/><sp/>8000000</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="351"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_HSE_BYPASS<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="352"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F410xx<sp/>||<sp/>STM32F411xE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="353"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="356"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>#define<sp/>VECT_TAB_SRAM<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="357"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>VECT_TAB_OFFSET<sp/><sp/>0x00<sp/></highlight></codeline>
<codeline lineno="359"><highlight class="normal"></highlight><highlight class="comment">/******************************************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="360"><highlight class="normal"></highlight></codeline>
<codeline lineno="361"><highlight class="normal"></highlight><highlight class="comment">/*************************<sp/>PLL<sp/>Parameters<sp/>*************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="362"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/>||<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F401xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="363"><highlight class="normal"><sp/></highlight><highlight class="comment">/*<sp/>PLL_VCO<sp/>=<sp/>(HSE_VALUE<sp/>or<sp/>HSI_VALUE<sp/>/<sp/>PLL_M)<sp/>*<sp/>PLL_N<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="364"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/>#define<sp/>PLL_M<sp/><sp/><sp/><sp/><sp/><sp/>25</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="365"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)<sp/>||<sp/>defined<sp/>(STM32F446xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="366"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/>#define<sp/>PLL_M<sp/><sp/><sp/><sp/><sp/><sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="367"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(STM32F410xx)<sp/>||<sp/>defined<sp/>(STM32F411xE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="368"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/>#if<sp/>defined(USE_HSE_BYPASS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="369"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>PLL_M<sp/><sp/><sp/><sp/><sp/><sp/>8<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="370"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/>#else<sp/></highlight><highlight class="comment">/*<sp/>!USE_HSE_BYPASS<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="371"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#define<sp/>PLL_M<sp/><sp/><sp/><sp/><sp/><sp/>16</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="372"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/>#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_HSE_BYPASS<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="373"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="374"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>||<sp/>STM32F427_437xx<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F401xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="375"><highlight class="normal"></highlight></codeline>
<codeline lineno="376"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>USB<sp/>OTG<sp/>FS,<sp/>SDIO<sp/>and<sp/>RNG<sp/>Clock<sp/>=<sp/><sp/>PLL_VCO<sp/>/<sp/>PLLQ<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_Q<sp/><sp/><sp/><sp/><sp/><sp/>7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="378"><highlight class="normal"></highlight></codeline>
<codeline lineno="379"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F446xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="380"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>PLL<sp/>division<sp/>factor<sp/>for<sp/>I2S,<sp/>SAI,<sp/>SYSTEM<sp/>and<sp/>SPDIF:<sp/>Clock<sp/>=<sp/><sp/>PLL_VCO<sp/>/<sp/>PLLR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="381"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_R<sp/><sp/><sp/><sp/><sp/><sp/>7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="382"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="383"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_R<sp/><sp/><sp/><sp/><sp/><sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="384"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="385"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F446xx<sp/>*/</highlight><highlight class="preprocessor"><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="386"><highlight class="normal"></highlight></codeline>
<codeline lineno="387"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="388"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_N<sp/><sp/><sp/><sp/><sp/><sp/>360</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="389"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SYSCLK<sp/>=<sp/>PLL_VCO<sp/>/<sp/>PLL_P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="390"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_P<sp/><sp/><sp/><sp/><sp/><sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="391"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"></highlight></codeline>
<codeline lineno="393"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(STM32F40_41xxx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="394"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_N<sp/><sp/><sp/><sp/><sp/><sp/>336</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="395"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SYSCLK<sp/>=<sp/>PLL_VCO<sp/>/<sp/>PLL_P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="396"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_P<sp/><sp/><sp/><sp/><sp/><sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="397"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="398"><highlight class="normal"></highlight></codeline>
<codeline lineno="399"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F401xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="400"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_N<sp/><sp/><sp/><sp/><sp/><sp/>336</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="401"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SYSCLK<sp/>=<sp/>PLL_VCO<sp/>/<sp/>PLL_P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="402"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_P<sp/><sp/><sp/><sp/><sp/><sp/>4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="403"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F401xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="404"><highlight class="normal"></highlight></codeline>
<codeline lineno="405"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F410xx)<sp/>||<sp/>defined(STM32F411xE)<sp/>||<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="406"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_N<sp/><sp/><sp/><sp/><sp/><sp/>400</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>SYSCLK<sp/>=<sp/>PLL_VCO<sp/>/<sp/>PLL_P<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="408"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PLL_P<sp/><sp/><sp/><sp/><sp/><sp/>4<sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="409"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F410xx<sp/>||<sp/>STM32F411xE<sp/>||<sp/>STM32F412xG<sp/>||<sp/>STM32F413_423xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="normal"></highlight></codeline>
<codeline lineno="411"><highlight class="normal"></highlight><highlight class="comment">/******************************************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="412"><highlight class="normal"></highlight></codeline>
<codeline lineno="429"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="430"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>168000000;</highlight></codeline>
<codeline lineno="431"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="432"><highlight class="normal"></highlight></codeline>
<codeline lineno="433"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="434"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>180000000;</highlight></codeline>
<codeline lineno="435"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="436"><highlight class="normal"></highlight></codeline>
<codeline lineno="437"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F401xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="438"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>84000000;</highlight></codeline>
<codeline lineno="439"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F401xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="440"><highlight class="normal"></highlight></codeline>
<codeline lineno="441"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F410xx)<sp/>||<sp/>defined(STM32F411xE)<sp/>||<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="442"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>100000000;</highlight></codeline>
<codeline lineno="443"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F410xx<sp/>||<sp/>STM32F401xE<sp/>||<sp/>STM32F412xG<sp/>||<sp/>STM32F413_423xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="444"><highlight class="normal"></highlight></codeline>
<codeline lineno="445"><highlight class="normal">__I<sp/>uint8_t<sp/><ref refid="group___s_t_m32_f4xx___system___private___variables_1gacdc3ef54c0704c90e69a8a84fb2d970d" kindref="member">AHBPrescTable</ref>[16]<sp/>=<sp/>{0,<sp/>0,<sp/>0,<sp/>0,<sp/>0,<sp/>0,<sp/>0,<sp/>0,<sp/>1,<sp/>2,<sp/>3,<sp/>4,<sp/>6,<sp/>7,<sp/>8,<sp/>9};</highlight></codeline>
<codeline lineno="446"><highlight class="normal"></highlight></codeline>
<codeline lineno="455"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>SetSysClock(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="456"><highlight class="normal"></highlight></codeline>
<codeline lineno="457"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(DATA_IN_ExtSRAM)<sp/>||<sp/>defined(DATA_IN_ExtSDRAM)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="458"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>SystemInit_ExtMemCtl(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);<sp/></highlight></codeline>
<codeline lineno="459"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>DATA_IN_ExtSRAM<sp/>||<sp/>DATA_IN_ExtSDRAM<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="460"><highlight class="normal"></highlight></codeline>
<codeline lineno="476"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___s_t_m32_f4xx___system___private___functions_1ga93f514700ccf00d08dbdcff7f1224eb2" kindref="member">SystemInit</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="477"><highlight class="normal">{</highlight></codeline>
<codeline lineno="478"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>FPU<sp/>settings<sp/>------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="479"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#if<sp/>(__FPU_PRESENT<sp/>==<sp/>1)<sp/>&amp;&amp;<sp/>(__FPU_USED<sp/>==<sp/>1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="480"><highlight class="normal"><sp/><sp/><sp/><sp/>SCB-&gt;CPACR<sp/>|=<sp/>((3UL<sp/>&lt;&lt;<sp/>10*2)|(3UL<sp/>&lt;&lt;<sp/>11*2));<sp/><sp/></highlight><highlight class="comment">/*<sp/>set<sp/>CP10<sp/>and<sp/>CP11<sp/>Full<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="481"><highlight class="normal"></highlight><highlight class="preprocessor"><sp/><sp/>#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="482"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>the<sp/>RCC<sp/>clock<sp/>configuration<sp/>to<sp/>the<sp/>default<sp/>reset<sp/>state<sp/>------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="483"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>HSION<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="484"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>|=<sp/>(uint32_t)0x00000001;</highlight></codeline>
<codeline lineno="485"><highlight class="normal"></highlight></codeline>
<codeline lineno="486"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>CFGR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="487"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="488"><highlight class="normal"></highlight></codeline>
<codeline lineno="489"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>HSEON,<sp/>CSSON<sp/>and<sp/>PLLON<sp/>bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="490"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;=<sp/>(uint32_t)0xFEF6FFFF;</highlight></codeline>
<codeline lineno="491"><highlight class="normal"></highlight></codeline>
<codeline lineno="492"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>PLLCFGR<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="493"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>=<sp/>0x24003010;</highlight></codeline>
<codeline lineno="494"><highlight class="normal"></highlight></codeline>
<codeline lineno="495"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Reset<sp/>HSEBYP<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="496"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;=<sp/>(uint32_t)0xFFFBFFFF;</highlight></codeline>
<codeline lineno="497"><highlight class="normal"></highlight></codeline>
<codeline lineno="498"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>all<sp/>interrupts<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="499"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CIR<sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="500"><highlight class="normal"></highlight></codeline>
<codeline lineno="501"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(DATA_IN_ExtSRAM)<sp/>||<sp/>defined(DATA_IN_ExtSDRAM)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="502"><highlight class="normal"><sp/><sp/>SystemInit_ExtMemCtl();<sp/></highlight></codeline>
<codeline lineno="503"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>DATA_IN_ExtSRAM<sp/>||<sp/>DATA_IN_ExtSDRAM<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="504"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="505"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>System<sp/>clock<sp/>source,<sp/>PLL<sp/>Multiplier<sp/>and<sp/>Divider<sp/>factors,<sp/></highlight></codeline>
<codeline lineno="506"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/>AHB/APBx<sp/>prescalers<sp/>and<sp/>Flash<sp/>settings<sp/>----------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="507"><highlight class="normal"><sp/><sp/>SetSysClock();</highlight></codeline>
<codeline lineno="508"><highlight class="normal"></highlight></codeline>
<codeline lineno="509"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>Vector<sp/>Table<sp/>location<sp/>add<sp/>offset<sp/>address<sp/>------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="510"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>VECT_TAB_SRAM</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="511"><highlight class="normal"><sp/><sp/>SCB-&gt;VTOR<sp/>=<sp/><ref refid="group___peripheral__memory__map_1ga05e8f3d2e5868754a7cd88614955aecc" kindref="member">SRAM_BASE</ref><sp/>|<sp/><ref refid="group___s_t_m32_f4xx___system___private___defines_1ga40e1495541cbb4acbe3f1819bd87a9fe" kindref="member">VECT_TAB_OFFSET</ref>;<sp/></highlight><highlight class="comment">/*<sp/>Vector<sp/>Table<sp/>Relocation<sp/>in<sp/>Internal<sp/>SRAM<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="512"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="513"><highlight class="normal"><sp/><sp/>SCB-&gt;VTOR<sp/>=<sp/><ref refid="group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db" kindref="member">FLASH_BASE</ref><sp/>|<sp/><ref refid="group___s_t_m32_f4xx___system___private___defines_1ga40e1495541cbb4acbe3f1819bd87a9fe" kindref="member">VECT_TAB_OFFSET</ref>;<sp/></highlight><highlight class="comment">/*<sp/>Vector<sp/>Table<sp/>Relocation<sp/>in<sp/>Internal<sp/>FLASH<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="514"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="515"><highlight class="normal">}</highlight></codeline>
<codeline lineno="516"><highlight class="normal"></highlight></codeline>
<codeline lineno="553"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___s_t_m32_f4xx___system___private___functions_1gae0c36a9591fe6e9c45ecb21a794f0f0f" kindref="member">SystemCoreClockUpdate</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="554"><highlight class="normal">{</highlight></codeline>
<codeline lineno="555"><highlight class="normal"><sp/><sp/>uint32_t<sp/>tmp<sp/>=<sp/>0,<sp/>pllvco<sp/>=<sp/>0,<sp/>pllp<sp/>=<sp/>2,<sp/>pllsource<sp/>=<sp/>0,<sp/>pllm<sp/>=<sp/>2;</highlight></codeline>
<codeline lineno="556"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)<sp/>||<sp/>defined(STM32F446xx)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="557"><highlight class="normal"><sp/><sp/>uint32_t<sp/>pllr<sp/>=<sp/>2;</highlight></codeline>
<codeline lineno="558"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F412xG<sp/>||<sp/>STM32F413_423xx<sp/>||<sp/>STM32F446xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="559"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>SYSCLK<sp/>source<sp/>-------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="560"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9" kindref="member">RCC_CFGR_SWS</ref>;</highlight></codeline>
<codeline lineno="561"><highlight class="normal"></highlight></codeline>
<codeline lineno="562"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">switch</highlight><highlight class="normal"><sp/>(tmp)</highlight></codeline>
<codeline lineno="563"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="564"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">case</highlight><highlight class="normal"><sp/>0x00:<sp/><sp/></highlight><highlight class="comment">/*<sp/>HSI<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="565"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/><ref refid="group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37" kindref="member">HSI_VALUE</ref>;</highlight></codeline>
<codeline lineno="566"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="567"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">case</highlight><highlight class="normal"><sp/>0x04:<sp/><sp/></highlight><highlight class="comment">/*<sp/>HSE<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="568"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>HSE_VALUE;</highlight></codeline>
<codeline lineno="569"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="570"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">case</highlight><highlight class="normal"><sp/>0x08:<sp/><sp/></highlight><highlight class="comment">/*<sp/>PLL<sp/>P<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="571"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PLL_VCO<sp/>=<sp/>(HSE_VALUE<sp/>or<sp/>HSI_VALUE<sp/>/<sp/>PLL_M)<sp/>*<sp/>PLL_N</highlight></codeline>
<codeline lineno="572"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SYSCLK<sp/>=<sp/>PLL_VCO<sp/>/<sp/>PLL_P</highlight></codeline>
<codeline lineno="573"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="574"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>pllsource<sp/>=<sp/>(<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e" kindref="member">RCC_PLLCFGR_PLLSRC</ref>)<sp/>&gt;&gt;<sp/>22;</highlight></codeline>
<codeline lineno="575"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>pllm<sp/>=<sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga9a42e8b9ee60126976d9be056e5e66b1" kindref="member">RCC_PLLCFGR_PLLM</ref>;</highlight></codeline>
<codeline lineno="576"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="577"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/>||<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F401xx)<sp/>||<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="578"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(pllsource<sp/>!=<sp/>0)</highlight></codeline>
<codeline lineno="579"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="580"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HSE<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="581"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>pllvco<sp/>=<sp/>(HSE_VALUE<sp/>/<sp/>pllm)<sp/>*<sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a" kindref="member">RCC_PLLCFGR_PLLN</ref>)<sp/>&gt;&gt;<sp/>6);</highlight></codeline>
<codeline lineno="582"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="583"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="584"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="585"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HSI<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="586"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>pllvco<sp/>=<sp/>(<ref refid="group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37" kindref="member">HSI_VALUE</ref><sp/>/<sp/>pllm)<sp/>*<sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a" kindref="member">RCC_PLLCFGR_PLLN</ref>)<sp/>&gt;&gt;<sp/>6);</highlight></codeline>
<codeline lineno="587"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="588"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(STM32F410xx)<sp/>||<sp/>defined(STM32F411xE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="589"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_HSE_BYPASS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="590"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(pllsource<sp/>!=<sp/>0)</highlight></codeline>
<codeline lineno="591"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="592"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HSE<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="593"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>pllvco<sp/>=<sp/>(HSE_BYPASS_INPUT_FREQUENCY<sp/>/<sp/>pllm)<sp/>*<sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a" kindref="member">RCC_PLLCFGR_PLLN</ref>)<sp/>&gt;&gt;<sp/>6);</highlight></codeline>
<codeline lineno="594"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="595"><highlight class="normal"></highlight><highlight class="preprocessor">#else<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="596"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(pllsource<sp/>==<sp/>0)</highlight></codeline>
<codeline lineno="597"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="598"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HSI<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="599"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>pllvco<sp/>=<sp/>(<ref refid="group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37" kindref="member">HSI_VALUE</ref><sp/>/<sp/>pllm)<sp/>*<sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a" kindref="member">RCC_PLLCFGR_PLLN</ref>)<sp/>&gt;&gt;<sp/>6);</highlight></codeline>
<codeline lineno="600"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/><sp/></highlight></codeline>
<codeline lineno="601"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_HSE_BYPASS<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>||<sp/>STM32F427_437xx<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F401xx<sp/>||<sp/>STM32F412xG<sp/>||<sp/>STM32F413_423xx<sp/>||<sp/><sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="603"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>pllp<sp/>=<sp/>(((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2561745be271ee828e26de601f72162d" kindref="member">RCC_PLLCFGR_PLLP</ref>)<sp/>&gt;&gt;16)<sp/>+<sp/>1<sp/>)<sp/>*2;</highlight></codeline>
<codeline lineno="604"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>pllvco/pllp;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="605"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="606"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)<sp/>||<sp/>defined(STM32F446xx)<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="607"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">case</highlight><highlight class="normal"><sp/>0x0C:<sp/><sp/></highlight><highlight class="comment">/*<sp/>PLL<sp/>R<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="608"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PLL_VCO<sp/>=<sp/>(HSE_VALUE<sp/>or<sp/>HSI_VALUE<sp/>/<sp/>PLL_M)<sp/>*<sp/>PLL_N</highlight></codeline>
<codeline lineno="609"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SYSCLK<sp/>=<sp/>PLL_VCO<sp/>/<sp/>PLL_R</highlight></codeline>
<codeline lineno="610"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="611"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>pllsource<sp/>=<sp/>(<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e" kindref="member">RCC_PLLCFGR_PLLSRC</ref>)<sp/>&gt;&gt;<sp/>22;</highlight></codeline>
<codeline lineno="612"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>pllm<sp/>=<sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga9a42e8b9ee60126976d9be056e5e66b1" kindref="member">RCC_PLLCFGR_PLLM</ref>;</highlight></codeline>
<codeline lineno="613"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(pllsource<sp/>!=<sp/>0)</highlight></codeline>
<codeline lineno="614"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="615"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HSE<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="616"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>pllvco<sp/>=<sp/>(HSE_VALUE<sp/>/<sp/>pllm)<sp/>*<sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a" kindref="member">RCC_PLLCFGR_PLLN</ref>)<sp/>&gt;&gt;<sp/>6);</highlight></codeline>
<codeline lineno="617"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="618"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="619"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="620"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HSI<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="621"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>pllvco<sp/>=<sp/>(<ref refid="group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37" kindref="member">HSI_VALUE</ref><sp/>/<sp/>pllm)<sp/>*<sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a" kindref="member">RCC_PLLCFGR_PLLN</ref>)<sp/>&gt;&gt;<sp/>6);<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="622"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="623"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="624"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/>pllr<sp/>=<sp/>(((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>&amp;<sp/>RCC_PLLCFGR_PLLR)<sp/>&gt;&gt;28)<sp/>+<sp/>1<sp/>)<sp/>*2;</highlight></codeline>
<codeline lineno="625"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/>pllvco/pllr;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="626"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="627"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F412xG<sp/>||<sp/>STM32F413_423xx<sp/>||<sp/>STM32F446xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="628"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">default</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="629"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>=<sp/><ref refid="group___library__configuration__section_1gaaa8c76e274d0f6dd2cefb5d0b17fbc37" kindref="member">HSI_VALUE</ref>;</highlight></codeline>
<codeline lineno="630"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="631"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="632"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Compute<sp/>HCLK<sp/>frequency<sp/>--------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Get<sp/>HCLK<sp/>prescaler<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="634"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/><ref refid="group___s_t_m32_f4xx___system___private___variables_1gacdc3ef54c0704c90e69a8a84fb2d970d" kindref="member">AHBPrescTable</ref>[((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea" kindref="member">RCC_CFGR_HPRE</ref>)<sp/>&gt;&gt;<sp/>4)];</highlight></codeline>
<codeline lineno="635"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>HCLK<sp/>frequency<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="636"><highlight class="normal"><sp/><sp/><ref refid="group___s_t_m32_f4xx___system___exported__types_1gaa3cd3e43291e81e795d642b79b6088e6" kindref="member">SystemCoreClock</ref><sp/>&gt;&gt;=<sp/>tmp;</highlight></codeline>
<codeline lineno="637"><highlight class="normal">}</highlight></codeline>
<codeline lineno="638"><highlight class="normal"></highlight></codeline>
<codeline lineno="647"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>SetSysClock(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="648"><highlight class="normal">{</highlight></codeline>
<codeline lineno="649"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/>||<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F401xx)<sp/>||<sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)<sp/>||<sp/>defined(STM32F446xx)||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="650"><highlight class="normal"></highlight><highlight class="comment">/******************************************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="651"><highlight class="normal"></highlight><highlight class="comment">/*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>PLL<sp/>(clocked<sp/>by<sp/>HSE)<sp/>used<sp/>as<sp/>System<sp/>clock<sp/>source<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="652"><highlight class="normal"></highlight><highlight class="comment">/******************************************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="653"><highlight class="normal"><sp/><sp/>__IO<sp/>uint32_t<sp/>StartUpCounter<sp/>=<sp/>0,<sp/>HSEStatus<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="654"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="655"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>HSE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="656"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>|=<sp/>((uint32_t)<ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref>);</highlight></codeline>
<codeline lineno="657"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="658"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>HSE<sp/>is<sp/>ready<sp/>and<sp/>if<sp/>Time<sp/>out<sp/>is<sp/>reached<sp/>exit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="659"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="660"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="661"><highlight class="normal"><sp/><sp/><sp/><sp/>HSEStatus<sp/>=<sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4" kindref="member">RCC_CR_HSERDY</ref>;</highlight></codeline>
<codeline lineno="662"><highlight class="normal"><sp/><sp/><sp/><sp/>StartUpCounter++;</highlight></codeline>
<codeline lineno="663"><highlight class="normal"><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((HSEStatus<sp/>==<sp/>0)<sp/>&amp;&amp;<sp/>(StartUpCounter<sp/>!=<sp/><ref refid="group___library__configuration__section_1ga68ecbc9b0a1a40a1ec9d18d5e9747c4f" kindref="member">HSE_STARTUP_TIMEOUT</ref>));</highlight></codeline>
<codeline lineno="664"><highlight class="normal"></highlight></codeline>
<codeline lineno="665"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4" kindref="member">RCC_CR_HSERDY</ref>)<sp/>!=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>)</highlight></codeline>
<codeline lineno="666"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="667"><highlight class="normal"><sp/><sp/><sp/><sp/>HSEStatus<sp/>=<sp/>(uint32_t)0x01;</highlight></codeline>
<codeline lineno="668"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="669"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="670"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="671"><highlight class="normal"><sp/><sp/><sp/><sp/>HSEStatus<sp/>=<sp/>(uint32_t)0x00;</highlight></codeline>
<codeline lineno="672"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="673"><highlight class="normal"></highlight></codeline>
<codeline lineno="674"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(HSEStatus<sp/>==<sp/>(uint32_t)0x01)</highlight></codeline>
<codeline lineno="675"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="676"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>regulator<sp/>voltage<sp/>output<sp/>Scale<sp/>1<sp/>mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="677"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;APB1ENR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>;</highlight></codeline>
<codeline lineno="678"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030" kindref="member">PWR_CR_VOS</ref>;</highlight></codeline>
<codeline lineno="679"><highlight class="normal"></highlight></codeline>
<codeline lineno="680"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HCLK<sp/>=<sp/>SYSCLK<sp/>/<sp/>1*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="681"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84" kindref="member">RCC_CFGR_HPRE_DIV1</ref>;</highlight></codeline>
<codeline lineno="682"><highlight class="normal"></highlight></codeline>
<codeline lineno="683"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/>||<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/><sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="684"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK2<sp/>=<sp/>HCLK<sp/>/<sp/>2*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="685"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b" kindref="member">RCC_CFGR_PPRE2_DIV2</ref>;</highlight></codeline>
<codeline lineno="686"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="687"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK1<sp/>=<sp/>HCLK<sp/>/<sp/>4*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="688"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae" kindref="member">RCC_CFGR_PPRE1_DIV4</ref>;</highlight></codeline>
<codeline lineno="689"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>||<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/><sp/>||<sp/>STM32F412xG<sp/>||<sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="690"><highlight class="normal"></highlight></codeline>
<codeline lineno="691"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F401xx)<sp/>||<sp/>defined(STM32F413_423xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="692"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK2<sp/>=<sp/>HCLK<sp/>/<sp/>1*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="693"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a" kindref="member">RCC_CFGR_PPRE2_DIV1</ref>;</highlight></codeline>
<codeline lineno="694"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="695"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK1<sp/>=<sp/>HCLK<sp/>/<sp/>2*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="696"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d" kindref="member">RCC_CFGR_PPRE1_DIV2</ref>;</highlight></codeline>
<codeline lineno="697"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F401xx<sp/>||<sp/>STM32F413_423xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="698"><highlight class="normal"></highlight></codeline>
<codeline lineno="699"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/>||<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F401xx)<sp/>||<sp/>defined(STM32F469_479xx)<sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="700"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="701"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>=<sp/>PLL_M<sp/>|<sp/>(PLL_N<sp/>&lt;&lt;<sp/>6)<sp/>|<sp/>(((PLL_P<sp/>&gt;&gt;<sp/>1)<sp/>-1)<sp/>&lt;&lt;<sp/>16)<sp/>|</highlight></codeline>
<codeline lineno="702"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(<ref refid="group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587" kindref="member">RCC_PLLCFGR_PLLSRC_HSE</ref>)<sp/>|<sp/>(<ref refid="group___s_t_m32_f4xx___system___private___defines_1gac958257ddb2537c539cffdb3a4543067" kindref="member">PLL_Q</ref><sp/>&lt;&lt;<sp/>24);</highlight></codeline>
<codeline lineno="703"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>||<sp/>STM32F401xx<sp/>||<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="704"><highlight class="normal"></highlight></codeline>
<codeline lineno="705"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/><sp/>defined(STM32F412xG)<sp/>||<sp/>defined(STM32F413_423xx)<sp/>||<sp/>defined(STM32F446xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="706"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="707"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>=<sp/>PLL_M<sp/>|<sp/>(PLL_N<sp/>&lt;&lt;<sp/>6)<sp/>|<sp/>(((PLL_P<sp/>&gt;&gt;<sp/>1)<sp/>-1)<sp/>&lt;&lt;<sp/>16)<sp/>|</highlight></codeline>
<codeline lineno="708"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(<ref refid="group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587" kindref="member">RCC_PLLCFGR_PLLSRC_HSE</ref>)<sp/>|<sp/>(<ref refid="group___s_t_m32_f4xx___system___private___defines_1gac958257ddb2537c539cffdb3a4543067" kindref="member">PLL_Q</ref><sp/>&lt;&lt;<sp/>24)<sp/>|<sp/>(PLL_R<sp/>&lt;&lt;<sp/>28);</highlight></codeline>
<codeline lineno="709"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F412xG<sp/>||<sp/>STM32F413_423xx<sp/>||<sp/>STM32F446xx<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="710"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="711"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="712"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e" kindref="member">RCC_CR_PLLON</ref>;</highlight></codeline>
<codeline lineno="713"><highlight class="normal"></highlight></codeline>
<codeline lineno="714"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>the<sp/>main<sp/>PLL<sp/>is<sp/>ready<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="715"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888" kindref="member">RCC_CR_PLLRDY</ref>)<sp/>==<sp/>0)</highlight></codeline>
<codeline lineno="716"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="717"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="718"><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="719"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="720"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>Over-drive<sp/>to<sp/>extend<sp/>the<sp/>clock<sp/>frequency<sp/>to<sp/>180<sp/>Mhz<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="721"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gadbb849c6c4908d6f08f4fdc28d702522" kindref="member">PWR_CR_ODEN</ref>;</highlight></codeline>
<codeline lineno="722"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((<ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CSR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1gae35dfabd53bc335d95d330442cdfac6d" kindref="member">PWR_CSR_ODRDY</ref>)<sp/>==<sp/>0)</highlight></codeline>
<codeline lineno="723"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="724"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="725"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf1e865d13e084ed53bded37c3cdea173" kindref="member">PWR_CR_ODSWEN</ref>;</highlight></codeline>
<codeline lineno="726"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((<ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CSR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1gabb55eb15d71248b59e36a158039f9b54" kindref="member">PWR_CSR_ODSWRDY</ref>)<sp/>==<sp/>0)</highlight></codeline>
<codeline lineno="727"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="728"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="729"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>Flash<sp/>prefetch,<sp/>Instruction<sp/>cache,<sp/>Data<sp/>cache<sp/>and<sp/>wait<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="730"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b" kindref="member">FLASH</ref>-&gt;ACR<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0" kindref="member">FLASH_ACR_PRFTEN</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711" kindref="member">FLASH_ACR_ICEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896" kindref="member">FLASH_ACR_DCEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga67e55ca49f028a701d0c81420a6e2918" kindref="member">FLASH_ACR_LATENCY_5WS</ref>;</highlight></codeline>
<codeline lineno="731"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427_437x<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="732"><highlight class="normal"></highlight></codeline>
<codeline lineno="733"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)<sp/><sp/>||<sp/>defined(STM32F412xG)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="734"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>Flash<sp/>prefetch,<sp/>Instruction<sp/>cache,<sp/>Data<sp/>cache<sp/>and<sp/>wait<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="735"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b" kindref="member">FLASH</ref>-&gt;ACR<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0" kindref="member">FLASH_ACR_PRFTEN</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711" kindref="member">FLASH_ACR_ICEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896" kindref="member">FLASH_ACR_DCEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga67e55ca49f028a701d0c81420a6e2918" kindref="member">FLASH_ACR_LATENCY_5WS</ref>;</highlight></codeline>
<codeline lineno="736"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/><sp/>||<sp/>STM32F412xG<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="737"><highlight class="normal"></highlight></codeline>
<codeline lineno="738"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F413_423xx)<sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="739"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>Flash<sp/>prefetch,<sp/>Instruction<sp/>cache,<sp/>Data<sp/>cache<sp/>and<sp/>wait<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="740"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b" kindref="member">FLASH</ref>-&gt;ACR<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0" kindref="member">FLASH_ACR_PRFTEN</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711" kindref="member">FLASH_ACR_ICEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896" kindref="member">FLASH_ACR_DCEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063" kindref="member">FLASH_ACR_LATENCY_3WS</ref>;</highlight></codeline>
<codeline lineno="741"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F413_423xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="742"><highlight class="normal"></highlight></codeline>
<codeline lineno="743"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F401xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="744"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>Flash<sp/>prefetch,<sp/>Instruction<sp/>cache,<sp/>Data<sp/>cache<sp/>and<sp/>wait<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="745"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b" kindref="member">FLASH</ref>-&gt;ACR<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0" kindref="member">FLASH_ACR_PRFTEN</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711" kindref="member">FLASH_ACR_ICEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896" kindref="member">FLASH_ACR_DCEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1gad9b09ca8db6df455d0b8f810f8521257" kindref="member">FLASH_ACR_LATENCY_2WS</ref>;</highlight></codeline>
<codeline lineno="746"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F401xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="747"><highlight class="normal"></highlight></codeline>
<codeline lineno="748"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>main<sp/>PLL<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="749"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;=<sp/>(uint32_t)((uint32_t)~(<ref refid="group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1" kindref="member">RCC_CFGR_SW</ref>));</highlight></codeline>
<codeline lineno="750"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487" kindref="member">RCC_CFGR_SW_PLL</ref>;</highlight></codeline>
<codeline lineno="751"><highlight class="normal"></highlight></codeline>
<codeline lineno="752"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>the<sp/>main<sp/>PLL<sp/>is<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="753"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;<sp/>(uint32_t)<ref refid="group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9" kindref="member">RCC_CFGR_SWS</ref><sp/>)<sp/>!=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c" kindref="member">RCC_CFGR_SWS_PLL</ref>);</highlight></codeline>
<codeline lineno="754"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="755"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="756"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="757"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="758"><highlight class="normal"><sp/><sp/>{<sp/></highlight><highlight class="comment">/*<sp/>If<sp/>HSE<sp/>fails<sp/>to<sp/>start-up,<sp/>the<sp/>application<sp/>will<sp/>have<sp/>wrong<sp/>clock</highlight></codeline>
<codeline lineno="759"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>configuration.<sp/>User<sp/>can<sp/>add<sp/>here<sp/>some<sp/>code<sp/>to<sp/>deal<sp/>with<sp/>this<sp/>error<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="760"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="761"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(STM32F410xx)<sp/>||<sp/>defined(STM32F411xE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="762"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(USE_HSE_BYPASS)<sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="763"><highlight class="normal"></highlight><highlight class="comment">/******************************************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="764"><highlight class="normal"></highlight><highlight class="comment">/*<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>PLL<sp/>(clocked<sp/>by<sp/>HSE)<sp/>used<sp/>as<sp/>System<sp/>clock<sp/>source<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="765"><highlight class="normal"></highlight><highlight class="comment">/******************************************************************************/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="766"><highlight class="normal"><sp/><sp/>__IO<sp/>uint32_t<sp/>StartUpCounter<sp/>=<sp/>0,<sp/>HSEStatus<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="767"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="768"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>HSE<sp/>and<sp/>HSE<sp/>BYPASS<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="769"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>|=<sp/>((uint32_t)<ref refid="group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d" kindref="member">RCC_CR_HSEON</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55" kindref="member">RCC_CR_HSEBYP</ref>);</highlight></codeline>
<codeline lineno="770"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="771"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>HSE<sp/>is<sp/>ready<sp/>and<sp/>if<sp/>Time<sp/>out<sp/>is<sp/>reached<sp/>exit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="772"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="773"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="774"><highlight class="normal"><sp/><sp/><sp/><sp/>HSEStatus<sp/>=<sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4" kindref="member">RCC_CR_HSERDY</ref>;</highlight></codeline>
<codeline lineno="775"><highlight class="normal"><sp/><sp/><sp/><sp/>StartUpCounter++;</highlight></codeline>
<codeline lineno="776"><highlight class="normal"><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((HSEStatus<sp/>==<sp/>0)<sp/>&amp;&amp;<sp/>(StartUpCounter<sp/>!=<sp/><ref refid="group___library__configuration__section_1ga68ecbc9b0a1a40a1ec9d18d5e9747c4f" kindref="member">HSE_STARTUP_TIMEOUT</ref>));</highlight></codeline>
<codeline lineno="777"><highlight class="normal"></highlight></codeline>
<codeline lineno="778"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4" kindref="member">RCC_CR_HSERDY</ref>)<sp/>!=<sp/><ref refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" kindref="member">RESET</ref>)</highlight></codeline>
<codeline lineno="779"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="780"><highlight class="normal"><sp/><sp/><sp/><sp/>HSEStatus<sp/>=<sp/>(uint32_t)0x01;</highlight></codeline>
<codeline lineno="781"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="782"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="783"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="784"><highlight class="normal"><sp/><sp/><sp/><sp/>HSEStatus<sp/>=<sp/>(uint32_t)0x00;</highlight></codeline>
<codeline lineno="785"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="786"><highlight class="normal"></highlight></codeline>
<codeline lineno="787"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(HSEStatus<sp/>==<sp/>(uint32_t)0x01)</highlight></codeline>
<codeline lineno="788"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="789"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>regulator<sp/>voltage<sp/>output<sp/>Scale<sp/>1<sp/>mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="790"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;APB1ENR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>;</highlight></codeline>
<codeline lineno="791"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030" kindref="member">PWR_CR_VOS</ref>;</highlight></codeline>
<codeline lineno="792"><highlight class="normal"></highlight></codeline>
<codeline lineno="793"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>HCLK<sp/>=<sp/>SYSCLK<sp/>/<sp/>1*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="794"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84" kindref="member">RCC_CFGR_HPRE_DIV1</ref>;</highlight></codeline>
<codeline lineno="795"><highlight class="normal"></highlight></codeline>
<codeline lineno="796"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK2<sp/>=<sp/>HCLK<sp/>/<sp/>2*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="797"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a" kindref="member">RCC_CFGR_PPRE2_DIV1</ref>;</highlight></codeline>
<codeline lineno="798"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="799"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK1<sp/>=<sp/>HCLK<sp/>/<sp/>4*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="800"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d" kindref="member">RCC_CFGR_PPRE1_DIV2</ref>;</highlight></codeline>
<codeline lineno="801"><highlight class="normal"></highlight></codeline>
<codeline lineno="802"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="803"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>=<sp/>PLL_M<sp/>|<sp/>(PLL_N<sp/>&lt;&lt;<sp/>6)<sp/>|<sp/>(((PLL_P<sp/>&gt;&gt;<sp/>1)<sp/>-1)<sp/>&lt;&lt;<sp/>16)<sp/>|</highlight></codeline>
<codeline lineno="804"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(<ref refid="group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587" kindref="member">RCC_PLLCFGR_PLLSRC_HSE</ref>)<sp/>|<sp/>(<ref refid="group___s_t_m32_f4xx___system___private___defines_1gac958257ddb2537c539cffdb3a4543067" kindref="member">PLL_Q</ref><sp/>&lt;&lt;<sp/>24);</highlight></codeline>
<codeline lineno="805"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="806"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="807"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e" kindref="member">RCC_CR_PLLON</ref>;</highlight></codeline>
<codeline lineno="808"><highlight class="normal"></highlight></codeline>
<codeline lineno="809"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>the<sp/>main<sp/>PLL<sp/>is<sp/>ready<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="810"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888" kindref="member">RCC_CR_PLLRDY</ref>)<sp/>==<sp/>0)</highlight></codeline>
<codeline lineno="811"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="812"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="813"><highlight class="normal"></highlight></codeline>
<codeline lineno="814"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>Flash<sp/>prefetch,<sp/>Instruction<sp/>cache,<sp/>Data<sp/>cache<sp/>and<sp/>wait<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="815"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b" kindref="member">FLASH</ref>-&gt;ACR<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0" kindref="member">FLASH_ACR_PRFTEN</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711" kindref="member">FLASH_ACR_ICEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896" kindref="member">FLASH_ACR_DCEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063" kindref="member">FLASH_ACR_LATENCY_3WS</ref>;</highlight></codeline>
<codeline lineno="816"><highlight class="normal"></highlight></codeline>
<codeline lineno="817"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>main<sp/>PLL<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="818"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;=<sp/>(uint32_t)((uint32_t)~(<ref refid="group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1" kindref="member">RCC_CFGR_SW</ref>));</highlight></codeline>
<codeline lineno="819"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487" kindref="member">RCC_CFGR_SW_PLL</ref>;</highlight></codeline>
<codeline lineno="820"><highlight class="normal"></highlight></codeline>
<codeline lineno="821"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>the<sp/>main<sp/>PLL<sp/>is<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="822"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;<sp/>(uint32_t)<ref refid="group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9" kindref="member">RCC_CFGR_SWS</ref><sp/>)<sp/>!=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c" kindref="member">RCC_CFGR_SWS_PLL</ref>);</highlight></codeline>
<codeline lineno="823"><highlight class="normal"><sp/><sp/><sp/><sp/>{</highlight></codeline>
<codeline lineno="824"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="825"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="826"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="827"><highlight class="normal"><sp/><sp/>{<sp/></highlight><highlight class="comment">/*<sp/>If<sp/>HSE<sp/>fails<sp/>to<sp/>start-up,<sp/>the<sp/>application<sp/>will<sp/>have<sp/>wrong<sp/>clock</highlight></codeline>
<codeline lineno="828"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>configuration.<sp/>User<sp/>can<sp/>add<sp/>here<sp/>some<sp/>code<sp/>to<sp/>deal<sp/>with<sp/>this<sp/>error<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="829"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="830"><highlight class="normal"></highlight><highlight class="preprocessor">#else<sp/></highlight><highlight class="comment">/*<sp/>HSI<sp/>will<sp/>be<sp/>used<sp/>as<sp/>PLL<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="831"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>regulator<sp/>voltage<sp/>output<sp/>Scale<sp/>1<sp/>mode<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="832"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;APB1ENR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60" kindref="member">RCC_APB1ENR_PWREN</ref>;</highlight></codeline>
<codeline lineno="833"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga04651c526497822a859942b928e57f8e" kindref="member">PWR</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030" kindref="member">PWR_CR_VOS</ref>;</highlight></codeline>
<codeline lineno="834"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="835"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>HCLK<sp/>=<sp/>SYSCLK<sp/>/<sp/>1*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="836"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84" kindref="member">RCC_CFGR_HPRE_DIV1</ref>;</highlight></codeline>
<codeline lineno="837"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="838"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK2<sp/>=<sp/>HCLK<sp/>/<sp/>2*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="839"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a" kindref="member">RCC_CFGR_PPRE2_DIV1</ref>;</highlight></codeline>
<codeline lineno="840"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="841"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>PCLK1<sp/>=<sp/>HCLK<sp/>/<sp/>4*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="842"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d" kindref="member">RCC_CFGR_PPRE1_DIV2</ref>;</highlight></codeline>
<codeline lineno="843"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="844"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="845"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;PLLCFGR<sp/>=<sp/>PLL_M<sp/>|<sp/>(PLL_N<sp/>&lt;&lt;<sp/>6)<sp/>|<sp/>(((PLL_P<sp/>&gt;&gt;<sp/>1)<sp/>-1)<sp/>&lt;&lt;<sp/>16)<sp/>|<sp/>(<ref refid="group___s_t_m32_f4xx___system___private___defines_1gac958257ddb2537c539cffdb3a4543067" kindref="member">PLL_Q</ref><sp/>&lt;&lt;<sp/>24);<sp/></highlight></codeline>
<codeline lineno="846"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="847"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>main<sp/>PLL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="848"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e" kindref="member">RCC_CR_PLLON</ref>;</highlight></codeline>
<codeline lineno="849"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="850"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>the<sp/>main<sp/>PLL<sp/>is<sp/>ready<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="851"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CR<sp/>&amp;<sp/><ref refid="group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888" kindref="member">RCC_CR_PLLRDY</ref>)<sp/>==<sp/>0)</highlight></codeline>
<codeline lineno="852"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="853"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="854"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="855"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>Flash<sp/>prefetch,<sp/>Instruction<sp/>cache,<sp/>Data<sp/>cache<sp/>and<sp/>wait<sp/>state<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="856"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b" kindref="member">FLASH</ref>-&gt;ACR<sp/>=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0" kindref="member">FLASH_ACR_PRFTEN</ref><sp/>|<sp/><ref refid="group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711" kindref="member">FLASH_ACR_ICEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896" kindref="member">FLASH_ACR_DCEN</ref><sp/>|<ref refid="group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063" kindref="member">FLASH_ACR_LATENCY_3WS</ref>;</highlight></codeline>
<codeline lineno="857"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="858"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Select<sp/>the<sp/>main<sp/>PLL<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="859"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;=<sp/>(uint32_t)((uint32_t)~(<ref refid="group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1" kindref="member">RCC_CFGR_SW</ref>));</highlight></codeline>
<codeline lineno="860"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>|=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487" kindref="member">RCC_CFGR_SW_PLL</ref>;</highlight></codeline>
<codeline lineno="861"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="862"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Wait<sp/>till<sp/>the<sp/>main<sp/>PLL<sp/>is<sp/>used<sp/>as<sp/>system<sp/>clock<sp/>source<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="863"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>((<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;CFGR<sp/>&amp;<sp/>(uint32_t)<ref refid="group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9" kindref="member">RCC_CFGR_SWS</ref><sp/>)<sp/>!=<sp/><ref refid="group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c" kindref="member">RCC_CFGR_SWS_PLL</ref>);</highlight></codeline>
<codeline lineno="864"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="865"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="866"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>USE_HSE_BYPASS<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="867"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>||<sp/>STM32F427_437xx<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F401xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="868"><highlight class="normal">}</highlight></codeline>
<codeline lineno="869"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined<sp/>(DATA_IN_ExtSRAM)<sp/>&amp;&amp;<sp/>defined<sp/>(DATA_IN_ExtSDRAM)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="870"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427xx)<sp/>||<sp/>defined(STM32F437xx)<sp/>||<sp/>defined(STM32F429xx)<sp/>||<sp/>defined(STM32F439xx)<sp/>||\</highlight></codeline>
<codeline lineno="871"><highlight class="preprocessor"><sp/><sp/><sp/><sp/>defined(STM32F469xx)<sp/>||<sp/>defined(STM32F479xx)</highlight></codeline>
<codeline lineno="880"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>SystemInit_ExtMemCtl(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="881"><highlight class="normal">{</highlight></codeline>
<codeline lineno="882"><highlight class="normal"><sp/><sp/>__IO<sp/>uint32_t<sp/>tmp<sp/>=<sp/>0x00;</highlight></codeline>
<codeline lineno="883"><highlight class="normal"></highlight></codeline>
<codeline lineno="884"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">register</highlight><highlight class="normal"><sp/>uint32_t<sp/>tmpreg<sp/>=<sp/>0,<sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="885"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">register</highlight><highlight class="normal"><sp/>uint32_t<sp/>index;</highlight></codeline>
<codeline lineno="886"><highlight class="normal"></highlight></codeline>
<codeline lineno="887"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>GPIOC,<sp/>GPIOD,<sp/>GPIOE,<sp/>GPIOF,<sp/>GPIOG,<sp/>GPIOH<sp/>and<sp/>GPIOI<sp/>interface<sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="888"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB1ENR<sp/>|=<sp/>0x000001F8;</highlight></codeline>
<codeline lineno="889"><highlight class="normal"></highlight></codeline>
<codeline lineno="890"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="891"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/><ref refid="group___exported__macro_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB1ENR,<sp/><ref refid="group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733" kindref="member">RCC_AHB1ENR_GPIOCEN</ref>);</highlight></codeline>
<codeline lineno="892"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="893"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PDx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="894"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x00CCC0CC;</highlight></codeline>
<codeline lineno="895"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="896"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="897"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAAAA0A8A;</highlight></codeline>
<codeline lineno="898"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>speed<sp/>to<sp/>100<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="899"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;OSPEEDR<sp/>=<sp/>0xFFFF0FCF;</highlight></codeline>
<codeline lineno="900"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="901"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="902"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PDx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="903"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="904"><highlight class="normal"></highlight></codeline>
<codeline lineno="905"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PEx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="906"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xC00CC0CC;</highlight></codeline>
<codeline lineno="907"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="908"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="909"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAAAA828A;</highlight></codeline>
<codeline lineno="910"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>speed<sp/>to<sp/>100<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="911"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;OSPEEDR<sp/>=<sp/>0xFFFFC3CF;</highlight></codeline>
<codeline lineno="912"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="913"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="914"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PEx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="915"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="916"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="917"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PFx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="918"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="919"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="920"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="921"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAA800AAA;</highlight></codeline>
<codeline lineno="922"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="923"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;OSPEEDR<sp/>=<sp/>0xAA800AAA;</highlight></codeline>
<codeline lineno="924"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="925"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="926"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PFx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="927"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="928"><highlight class="normal"></highlight></codeline>
<codeline lineno="929"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PGx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="930"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="931"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="932"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="933"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAAAAAAAA;</highlight></codeline>
<codeline lineno="934"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="935"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;OSPEEDR<sp/>=<sp/>0xAAAAAAAA;</highlight></codeline>
<codeline lineno="936"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="937"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="938"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PGx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="939"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="940"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="941"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PHx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="942"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x00C0CC00;</highlight></codeline>
<codeline lineno="943"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="944"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PHx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="945"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAAAA08A0;</highlight></codeline>
<codeline lineno="946"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PHx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="947"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;OSPEEDR<sp/>=<sp/>0xAAAA08A0;</highlight></codeline>
<codeline lineno="948"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PHx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="949"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="950"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PHx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="951"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="952"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="953"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PIx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="954"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="955"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0x00000CC0;</highlight></codeline>
<codeline lineno="956"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PIx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="957"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0x0028AAAA;</highlight></codeline>
<codeline lineno="958"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PIx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="959"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;OSPEEDR<sp/>=<sp/>0x0028AAAA;</highlight></codeline>
<codeline lineno="960"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PIx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="961"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="962"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PIx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="963"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="964"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="965"><highlight class="normal"></highlight><highlight class="comment">/*--<sp/>FMC<sp/>Configuration<sp/>-------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="966"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>FMC<sp/>interface<sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="967"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB3ENR<sp/>|=<sp/>0x00000001;</highlight></codeline>
<codeline lineno="968"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>after<sp/>an<sp/>RCC<sp/>peripheral<sp/>clock<sp/>enabling<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="969"><highlight class="normal"><sp/><sp/>tmp<sp/>=<sp/><ref refid="group___exported__macro_1ga822bb1bb9710d5f2fa6396b84e583c33" kindref="member">READ_BIT</ref>(<ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB3ENR,<sp/>RCC_AHB3ENR_FMCEN);</highlight></codeline>
<codeline lineno="970"><highlight class="normal"></highlight></codeline>
<codeline lineno="971"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCR[0]<sp/>=<sp/>0x000019E4;</highlight></codeline>
<codeline lineno="972"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDTR[0]<sp/>=<sp/>0x01115351;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="973"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="974"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>SDRAM<sp/>initialization<sp/>sequence<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="975"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Clock<sp/>enable<sp/>command<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="976"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00000011;<sp/></highlight></codeline>
<codeline lineno="977"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="978"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="979"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="980"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="981"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="982"><highlight class="normal"></highlight></codeline>
<codeline lineno="983"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="984"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>(index<sp/>=<sp/>0;<sp/>index&lt;1000;<sp/>index++);</highlight></codeline>
<codeline lineno="985"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="986"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>PALL<sp/>command<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="987"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00000012;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="988"><highlight class="normal"><sp/><sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="989"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="990"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="991"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="992"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="993"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="994"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Auto<sp/>refresh<sp/>command<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="995"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00000073;</highlight></codeline>
<codeline lineno="996"><highlight class="normal"><sp/><sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="997"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="998"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="999"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1000"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1001"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1002"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>MRD<sp/>register<sp/>program<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1003"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00046014;</highlight></codeline>
<codeline lineno="1004"><highlight class="normal"><sp/><sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="1005"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="1006"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1007"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1008"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="1009"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1010"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>refresh<sp/>count<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1011"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDRTR;</highlight></codeline>
<codeline lineno="1012"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDRTR<sp/>=<sp/>(tmpreg<sp/>|<sp/>(0x0000027C&lt;&lt;1));</highlight></codeline>
<codeline lineno="1013"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1014"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>write<sp/>protection<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1015"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDCR[0];<sp/></highlight></codeline>
<codeline lineno="1016"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCR[0]<sp/>=<sp/>(tmpreg<sp/>&amp;<sp/>0xFFFFFDFF);</highlight></codeline>
<codeline lineno="1017"><highlight class="normal"></highlight></codeline>
<codeline lineno="1018"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427xx)<sp/>||<sp/>defined(STM32F437xx)<sp/>||<sp/>defined(STM32F429xx)<sp/>||<sp/>defined(STM32F439xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1019"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>and<sp/>enable<sp/>Bank1_SRAM2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1020"><highlight class="normal"><sp/><sp/>FMC_Bank1-&gt;BTCR[2]<sp/><sp/>=<sp/>0x00001011;</highlight></codeline>
<codeline lineno="1021"><highlight class="normal"><sp/><sp/>FMC_Bank1-&gt;BTCR[3]<sp/><sp/>=<sp/>0x00000201;</highlight></codeline>
<codeline lineno="1022"><highlight class="normal"><sp/><sp/>FMC_Bank1E-&gt;BWTR[2]<sp/>=<sp/>0x0fffffff;</highlight></codeline>
<codeline lineno="1023"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427xx<sp/>||<sp/>STM32F437xx<sp/>||<sp/>STM32F429xx<sp/>||<sp/>STM32F439xx<sp/>*/</highlight><highlight class="preprocessor"><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1024"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F469xx)<sp/>||<sp/>defined(STM32F479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1025"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>and<sp/>enable<sp/>Bank1_SRAM2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1026"><highlight class="normal"><sp/><sp/>FMC_Bank1-&gt;BTCR[2]<sp/><sp/>=<sp/>0x00001091;</highlight></codeline>
<codeline lineno="1027"><highlight class="normal"><sp/><sp/>FMC_Bank1-&gt;BTCR[3]<sp/><sp/>=<sp/>0x00110212;</highlight></codeline>
<codeline lineno="1028"><highlight class="normal"><sp/><sp/>FMC_Bank1E-&gt;BWTR[2]<sp/>=<sp/>0x0fffffff;</highlight></codeline>
<codeline lineno="1029"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F469xx<sp/>||<sp/>STM32F479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1030"><highlight class="normal"></highlight></codeline>
<codeline lineno="1031"><highlight class="normal"><sp/><sp/>(void)(tmp);<sp/></highlight></codeline>
<codeline lineno="1032"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1033"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427xx<sp/>||<sp/>STM32F437xx<sp/>||<sp/>STM32F429xx<sp/>||<sp/>STM32F439xx<sp/>||<sp/>STM32F469xx<sp/>||<sp/>STM32F479xx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1034"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(DATA_IN_ExtSRAM)</highlight></codeline>
<codeline lineno="1049"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>SystemInit_ExtMemCtl(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="1050"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1051"><highlight class="normal"></highlight><highlight class="comment">/*--<sp/>GPIOs<sp/>Configuration<sp/>-----------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1052"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1053"><highlight class="comment"><sp/>+-------------------+--------------------+------------------+--------------+</highlight></codeline>
<codeline lineno="1054"><highlight class="comment"><sp/>+<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SRAM<sp/>pins<sp/>assignment<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>+</highlight></codeline>
<codeline lineno="1055"><highlight class="comment"><sp/>+-------------------+--------------------+------------------+--------------+</highlight></codeline>
<codeline lineno="1056"><highlight class="comment"><sp/>|<sp/>PD0<sp/><sp/>&lt;-&gt;<sp/>FMC_D2<sp/><sp/>|<sp/>PE0<sp/><sp/>&lt;-&gt;<sp/>FMC_NBL0<sp/>|<sp/>PF0<sp/><sp/>&lt;-&gt;<sp/>FMC_A0<sp/>|<sp/>PG0<sp/>&lt;-&gt;<sp/>FMC_A10<sp/>|<sp/></highlight></codeline>
<codeline lineno="1057"><highlight class="comment"><sp/>|<sp/>PD1<sp/><sp/>&lt;-&gt;<sp/>FMC_D3<sp/><sp/>|<sp/>PE1<sp/><sp/>&lt;-&gt;<sp/>FMC_NBL1<sp/>|<sp/>PF1<sp/><sp/>&lt;-&gt;<sp/>FMC_A1<sp/>|<sp/>PG1<sp/>&lt;-&gt;<sp/>FMC_A11<sp/>|<sp/></highlight></codeline>
<codeline lineno="1058"><highlight class="comment"><sp/>|<sp/>PD4<sp/><sp/>&lt;-&gt;<sp/>FMC_NOE<sp/>|<sp/>PE3<sp/><sp/>&lt;-&gt;<sp/>FMC_A19<sp/><sp/>|<sp/>PF2<sp/><sp/>&lt;-&gt;<sp/>FMC_A2<sp/>|<sp/>PG2<sp/>&lt;-&gt;<sp/>FMC_A12<sp/>|<sp/></highlight></codeline>
<codeline lineno="1059"><highlight class="comment"><sp/>|<sp/>PD5<sp/><sp/>&lt;-&gt;<sp/>FMC_NWE<sp/>|<sp/>PE4<sp/><sp/>&lt;-&gt;<sp/>FMC_A20<sp/><sp/>|<sp/>PF3<sp/><sp/>&lt;-&gt;<sp/>FMC_A3<sp/>|<sp/>PG3<sp/>&lt;-&gt;<sp/>FMC_A13<sp/>|<sp/></highlight></codeline>
<codeline lineno="1060"><highlight class="comment"><sp/>|<sp/>PD8<sp/><sp/>&lt;-&gt;<sp/>FMC_D13<sp/>|<sp/>PE7<sp/><sp/>&lt;-&gt;<sp/>FMC_D4<sp/><sp/><sp/>|<sp/>PF4<sp/><sp/>&lt;-&gt;<sp/>FMC_A4<sp/>|<sp/>PG4<sp/>&lt;-&gt;<sp/>FMC_A14<sp/>|<sp/></highlight></codeline>
<codeline lineno="1061"><highlight class="comment"><sp/>|<sp/>PD9<sp/><sp/>&lt;-&gt;<sp/>FMC_D14<sp/>|<sp/>PE8<sp/><sp/>&lt;-&gt;<sp/>FMC_D5<sp/><sp/><sp/>|<sp/>PF5<sp/><sp/>&lt;-&gt;<sp/>FMC_A5<sp/>|<sp/>PG5<sp/>&lt;-&gt;<sp/>FMC_A15<sp/>|<sp/></highlight></codeline>
<codeline lineno="1062"><highlight class="comment"><sp/>|<sp/>PD10<sp/>&lt;-&gt;<sp/>FMC_D15<sp/>|<sp/>PE9<sp/><sp/>&lt;-&gt;<sp/>FMC_D6<sp/><sp/><sp/>|<sp/>PF12<sp/>&lt;-&gt;<sp/>FMC_A6<sp/>|<sp/>PG9<sp/>&lt;-&gt;<sp/>FMC_NE2<sp/>|<sp/></highlight></codeline>
<codeline lineno="1063"><highlight class="comment"><sp/>|<sp/>PD11<sp/>&lt;-&gt;<sp/>FMC_A16<sp/>|<sp/>PE10<sp/>&lt;-&gt;<sp/>FMC_D7<sp/><sp/><sp/>|<sp/>PF13<sp/>&lt;-&gt;<sp/>FMC_A7<sp/>|-----------------+</highlight></codeline>
<codeline lineno="1064"><highlight class="comment"><sp/>|<sp/>PD12<sp/>&lt;-&gt;<sp/>FMC_A17<sp/>|<sp/>PE11<sp/>&lt;-&gt;<sp/>FMC_D8<sp/><sp/><sp/>|<sp/>PF14<sp/>&lt;-&gt;<sp/>FMC_A8<sp/>|<sp/></highlight></codeline>
<codeline lineno="1065"><highlight class="comment"><sp/>|<sp/>PD13<sp/>&lt;-&gt;<sp/>FMC_A18<sp/>|<sp/>PE12<sp/>&lt;-&gt;<sp/>FMC_D9<sp/><sp/><sp/>|<sp/>PF15<sp/>&lt;-&gt;<sp/>FMC_A9<sp/>|<sp/></highlight></codeline>
<codeline lineno="1066"><highlight class="comment"><sp/>|<sp/>PD14<sp/>&lt;-&gt;<sp/>FMC_D0<sp/><sp/>|<sp/>PE13<sp/>&lt;-&gt;<sp/>FMC_D10<sp/><sp/>|-----------------+</highlight></codeline>
<codeline lineno="1067"><highlight class="comment"><sp/>|<sp/>PD15<sp/>&lt;-&gt;<sp/>FMC_D1<sp/><sp/>|<sp/>PE14<sp/>&lt;-&gt;<sp/>FMC_D11<sp/><sp/>|</highlight></codeline>
<codeline lineno="1068"><highlight class="comment"><sp/>|<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|<sp/>PE15<sp/>&lt;-&gt;<sp/>FMC_D12<sp/><sp/>|</highlight></codeline>
<codeline lineno="1069"><highlight class="comment"><sp/>+------------------+------------------+</highlight></codeline>
<codeline lineno="1070"><highlight class="comment">*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1071"><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>GPIOD,<sp/>GPIOE,<sp/>GPIOF<sp/>and<sp/>GPIOG<sp/>interface<sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1072"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB1ENR<sp/><sp/><sp/>|=<sp/>0x00000078;</highlight></codeline>
<codeline lineno="1073"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1074"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PDx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1075"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x00cc00cc;</highlight></codeline>
<codeline lineno="1076"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1077"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1078"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xaaaa0a0a;</highlight></codeline>
<codeline lineno="1079"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>speed<sp/>to<sp/>100<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1080"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;OSPEEDR<sp/>=<sp/>0xffff0f0f;</highlight></codeline>
<codeline lineno="1081"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1082"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1083"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PDx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1084"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1085"><highlight class="normal"></highlight></codeline>
<codeline lineno="1086"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PEx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1087"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1088"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1089"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1090"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xaaaaaaaa;</highlight></codeline>
<codeline lineno="1091"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>speed<sp/>to<sp/>100<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1092"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;OSPEEDR<sp/>=<sp/>0xffffffff;</highlight></codeline>
<codeline lineno="1093"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1094"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1095"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PEx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1096"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1097"><highlight class="normal"></highlight></codeline>
<codeline lineno="1098"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PFx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1099"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x00cccccc;</highlight></codeline>
<codeline lineno="1100"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xcccc0000;</highlight></codeline>
<codeline lineno="1101"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1102"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xaa000aaa;</highlight></codeline>
<codeline lineno="1103"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>speed<sp/>to<sp/>100<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1104"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;OSPEEDR<sp/>=<sp/>0xff000fff;</highlight></codeline>
<codeline lineno="1105"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1106"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1107"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PFx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1108"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1109"><highlight class="normal"></highlight></codeline>
<codeline lineno="1110"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PGx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1111"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x00cccccc;</highlight></codeline>
<codeline lineno="1112"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0x000000c0;</highlight></codeline>
<codeline lineno="1113"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1114"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0x00080aaa;</highlight></codeline>
<codeline lineno="1115"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>speed<sp/>to<sp/>100<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1116"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;OSPEEDR<sp/>=<sp/>0x000c0fff;</highlight></codeline>
<codeline lineno="1117"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1118"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1119"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PGx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1120"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1121"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1122"><highlight class="normal"></highlight><highlight class="comment">/*--<sp/>FMC<sp/>Configuration<sp/>------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1123"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>FMC/FSMC<sp/>interface<sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1124"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB3ENR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>|=<sp/>0x00000001;</highlight></codeline>
<codeline lineno="1125"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1126"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F427_437xx)<sp/>||<sp/>defined(STM32F429_439xx)<sp/>||<sp/>defined(STM32F446xx)<sp/>||<sp/>defined(STM32F469_479xx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1127"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>and<sp/>enable<sp/>Bank1_SRAM2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1128"><highlight class="normal"><sp/><sp/>FMC_Bank1-&gt;BTCR[2]<sp/><sp/>=<sp/>0x00001011;</highlight></codeline>
<codeline lineno="1129"><highlight class="normal"><sp/><sp/>FMC_Bank1-&gt;BTCR[3]<sp/><sp/>=<sp/>0x00000201;</highlight></codeline>
<codeline lineno="1130"><highlight class="normal"><sp/><sp/>FMC_Bank1E-&gt;BWTR[2]<sp/>=<sp/>0x0fffffff;</highlight></codeline>
<codeline lineno="1131"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>STM32F427_437xx<sp/>||<sp/>STM32F429_439xx<sp/>||<sp/>STM32F446xx<sp/>||<sp/>STM32F469_479xx<sp/>*/</highlight><highlight class="preprocessor"><sp/></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1132"><highlight class="normal"></highlight></codeline>
<codeline lineno="1133"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(STM32F40_41xxx)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1134"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>and<sp/>enable<sp/>Bank1_SRAM2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1135"><highlight class="normal"><sp/><sp/>FSMC_Bank1-&gt;BTCR[2]<sp/><sp/>=<sp/>0x00001011;</highlight></codeline>
<codeline lineno="1136"><highlight class="normal"><sp/><sp/>FSMC_Bank1-&gt;BTCR[3]<sp/><sp/>=<sp/>0x00000201;</highlight></codeline>
<codeline lineno="1137"><highlight class="normal"><sp/><sp/>FSMC_Bank1E-&gt;BWTR[2]<sp/>=<sp/>0x0fffffff;</highlight></codeline>
<codeline lineno="1138"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>STM32F40_41xxx<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1139"><highlight class="normal"></highlight></codeline>
<codeline lineno="1140"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1141"><highlight class="comment"><sp/><sp/>Bank1_SRAM2<sp/>is<sp/>configured<sp/>as<sp/>follow:</highlight></codeline>
<codeline lineno="1142"><highlight class="comment"><sp/><sp/>In<sp/>case<sp/>of<sp/>FSMC<sp/>configuration<sp/></highlight></codeline>
<codeline lineno="1143"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_AddressSetupTime<sp/>=<sp/>1;</highlight></codeline>
<codeline lineno="1144"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_AddressHoldTime<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1145"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_DataSetupTime<sp/>=<sp/>2;</highlight></codeline>
<codeline lineno="1146"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_BusTurnAroundDuration<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1147"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_CLKDivision<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1148"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_DataLatency<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1149"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FSMC_AccessMode<sp/>=<sp/>FMC_AccessMode_A;</highlight></codeline>
<codeline lineno="1150"><highlight class="comment"></highlight></codeline>
<codeline lineno="1151"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_Bank<sp/>=<sp/>FSMC_Bank1_NORSRAM2;</highlight></codeline>
<codeline lineno="1152"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_DataAddressMux<sp/>=<sp/>FSMC_DataAddressMux_Disable;</highlight></codeline>
<codeline lineno="1153"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_MemoryType<sp/>=<sp/>FSMC_MemoryType_SRAM;</highlight></codeline>
<codeline lineno="1154"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth<sp/>=<sp/>FSMC_MemoryDataWidth_16b;</highlight></codeline>
<codeline lineno="1155"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode<sp/>=<sp/>FSMC_BurstAccessMode_Disable;</highlight></codeline>
<codeline lineno="1156"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait<sp/>=<sp/>FSMC_AsynchronousWait_Disable;<sp/><sp/></highlight></codeline>
<codeline lineno="1157"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity<sp/>=<sp/>FSMC_WaitSignalPolarity_Low;</highlight></codeline>
<codeline lineno="1158"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WrapMode<sp/>=<sp/>FSMC_WrapMode_Disable;</highlight></codeline>
<codeline lineno="1159"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive<sp/>=<sp/>FSMC_WaitSignalActive_BeforeWaitState;</highlight></codeline>
<codeline lineno="1160"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WriteOperation<sp/>=<sp/>FSMC_WriteOperation_Enable;</highlight></codeline>
<codeline lineno="1161"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WaitSignal<sp/>=<sp/>FSMC_WaitSignal_Disable;</highlight></codeline>
<codeline lineno="1162"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_ExtendedMode<sp/>=<sp/>FSMC_ExtendedMode_Disable;</highlight></codeline>
<codeline lineno="1163"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WriteBurst<sp/>=<sp/>FSMC_WriteBurst_Disable;</highlight></codeline>
<codeline lineno="1164"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct<sp/>=<sp/>&amp;NORSRAMTimingStructure;</highlight></codeline>
<codeline lineno="1165"><highlight class="comment"><sp/><sp/>FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct<sp/>=<sp/>&amp;NORSRAMTimingStructure;</highlight></codeline>
<codeline lineno="1166"><highlight class="comment"></highlight></codeline>
<codeline lineno="1167"><highlight class="comment"><sp/><sp/>In<sp/>case<sp/>of<sp/>FMC<sp/>configuration<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1168"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_AddressSetupTime<sp/>=<sp/>1;</highlight></codeline>
<codeline lineno="1169"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_AddressHoldTime<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1170"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_DataSetupTime<sp/>=<sp/>2;</highlight></codeline>
<codeline lineno="1171"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_BusTurnAroundDuration<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1172"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_CLKDivision<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1173"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_DataLatency<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="1174"><highlight class="comment"><sp/><sp/>NORSRAMTimingStructure.FMC_AccessMode<sp/>=<sp/>FMC_AccessMode_A;</highlight></codeline>
<codeline lineno="1175"><highlight class="comment"></highlight></codeline>
<codeline lineno="1176"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_Bank<sp/>=<sp/>FMC_Bank1_NORSRAM2;</highlight></codeline>
<codeline lineno="1177"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_DataAddressMux<sp/>=<sp/>FMC_DataAddressMux_Disable;</highlight></codeline>
<codeline lineno="1178"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_MemoryType<sp/>=<sp/>FMC_MemoryType_SRAM;</highlight></codeline>
<codeline lineno="1179"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_MemoryDataWidth<sp/>=<sp/>FMC_MemoryDataWidth_16b;</highlight></codeline>
<codeline lineno="1180"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_BurstAccessMode<sp/>=<sp/>FMC_BurstAccessMode_Disable;</highlight></codeline>
<codeline lineno="1181"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_AsynchronousWait<sp/>=<sp/>FMC_AsynchronousWait_Disable;<sp/><sp/></highlight></codeline>
<codeline lineno="1182"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WaitSignalPolarity<sp/>=<sp/>FMC_WaitSignalPolarity_Low;</highlight></codeline>
<codeline lineno="1183"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WrapMode<sp/>=<sp/>FMC_WrapMode_Disable;</highlight></codeline>
<codeline lineno="1184"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WaitSignalActive<sp/>=<sp/>FMC_WaitSignalActive_BeforeWaitState;</highlight></codeline>
<codeline lineno="1185"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WriteOperation<sp/>=<sp/>FMC_WriteOperation_Enable;</highlight></codeline>
<codeline lineno="1186"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WaitSignal<sp/>=<sp/>FMC_WaitSignal_Disable;</highlight></codeline>
<codeline lineno="1187"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_ExtendedMode<sp/>=<sp/>FMC_ExtendedMode_Disable;</highlight></codeline>
<codeline lineno="1188"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WriteBurst<sp/>=<sp/>FMC_WriteBurst_Disable;</highlight></codeline>
<codeline lineno="1189"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_ContinousClock<sp/>=<sp/>FMC_CClock_SyncOnly;</highlight></codeline>
<codeline lineno="1190"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_ReadWriteTimingStruct<sp/>=<sp/>&amp;NORSRAMTimingStructure;</highlight></codeline>
<codeline lineno="1191"><highlight class="comment"><sp/><sp/>FMC_NORSRAMInitStructure.FMC_WriteTimingStruct<sp/>=<sp/>&amp;NORSRAMTimingStructure;</highlight></codeline>
<codeline lineno="1192"><highlight class="comment">*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1193"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1194"><highlight class="normal">}<sp/><sp/></highlight></codeline>
<codeline lineno="1195"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined<sp/>(DATA_IN_ExtSDRAM)</highlight></codeline>
<codeline lineno="1204"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>SystemInit_ExtMemCtl(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="1205"><highlight class="normal">{</highlight></codeline>
<codeline lineno="1206"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">register</highlight><highlight class="normal"><sp/>uint32_t<sp/>tmpreg<sp/>=<sp/>0,<sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="1207"><highlight class="normal"><sp/><sp/></highlight><highlight class="keyword">register</highlight><highlight class="normal"><sp/>uint32_t<sp/>index;</highlight></codeline>
<codeline lineno="1208"><highlight class="normal"></highlight></codeline>
<codeline lineno="1209"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>GPIOC,<sp/>GPIOD,<sp/>GPIOE,<sp/>GPIOF,<sp/>GPIOG,<sp/>GPIOH<sp/>and<sp/>GPIOI<sp/>interface<sp/></highlight></codeline>
<codeline lineno="1210"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1211"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB1ENR<sp/>|=<sp/>0x000001FC;</highlight></codeline>
<codeline lineno="1212"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1213"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PCx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1214"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08" kindref="member">GPIOC</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x0000000c;</highlight></codeline>
<codeline lineno="1215"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08" kindref="member">GPIOC</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0x00007700;</highlight></codeline>
<codeline lineno="1216"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PCx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1217"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08" kindref="member">GPIOC</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0x00a00002;</highlight></codeline>
<codeline lineno="1218"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PCx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1219"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08" kindref="member">GPIOC</ref>-&gt;OSPEEDR<sp/>=<sp/>0x00a00002;</highlight></codeline>
<codeline lineno="1220"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PCx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1221"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08" kindref="member">GPIOC</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1222"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PCx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1223"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga2dca03332d620196ba943bc2346eaa08" kindref="member">GPIOC</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00500000;</highlight></codeline>
<codeline lineno="1224"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1225"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PDx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1226"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x000000CC;</highlight></codeline>
<codeline lineno="1227"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCC000CCC;</highlight></codeline>
<codeline lineno="1228"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1229"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xA02A000A;</highlight></codeline>
<codeline lineno="1230"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1231"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;OSPEEDR<sp/>=<sp/>0xA02A000A;</highlight></codeline>
<codeline lineno="1232"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PDx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1233"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1234"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PDx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1235"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga7580b1a929ea9df59725ba9c18eba6ac" kindref="member">GPIOD</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1236"><highlight class="normal"></highlight></codeline>
<codeline lineno="1237"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PEx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1238"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xC00000CC;</highlight></codeline>
<codeline lineno="1239"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="1240"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1241"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAAAA800A;</highlight></codeline>
<codeline lineno="1242"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1243"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;OSPEEDR<sp/>=<sp/>0xAAAA800A;</highlight></codeline>
<codeline lineno="1244"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PEx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1245"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1246"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PEx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1247"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gae04bdb5e8acc47cab1d0532e6b0d0763" kindref="member">GPIOE</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1248"><highlight class="normal"></highlight></codeline>
<codeline lineno="1249"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PFx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1250"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1251"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1252"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1253"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAA800AAA;</highlight></codeline>
<codeline lineno="1254"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1255"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;OSPEEDR<sp/>=<sp/>0xAA800AAA;</highlight></codeline>
<codeline lineno="1256"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PFx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1257"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1258"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PFx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1259"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga43c3022dede7c9db7a58d3c3409dbc8d" kindref="member">GPIOF</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1260"><highlight class="normal"></highlight></codeline>
<codeline lineno="1261"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PGx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1262"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1263"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xcccccccc;</highlight></codeline>
<codeline lineno="1264"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1265"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xaaaaaaaa;</highlight></codeline>
<codeline lineno="1266"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1267"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;OSPEEDR<sp/>=<sp/>0xaaaaaaaa;</highlight></codeline>
<codeline lineno="1268"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PGx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1269"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1270"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PGx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1271"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga02a2a23a32f9b02166a8c64012842414" kindref="member">GPIOG</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1272"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1273"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PHx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1274"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0x00C0CC00;</highlight></codeline>
<codeline lineno="1275"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="1276"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PHx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1277"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0xAAAA08A0;</highlight></codeline>
<codeline lineno="1278"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PHx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1279"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;OSPEEDR<sp/>=<sp/>0xAAAA08A0;</highlight></codeline>
<codeline lineno="1280"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PHx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1281"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1282"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PHx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1283"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gadeacbb43ae86c879945afe98c679b285" kindref="member">GPIOH</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1284"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1285"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Connect<sp/>PIx<sp/>pins<sp/>to<sp/>FMC<sp/>Alternate<sp/>function<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1286"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;AFR[0]<sp/><sp/>=<sp/>0xCCCCCCCC;</highlight></codeline>
<codeline lineno="1287"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;AFR[1]<sp/><sp/>=<sp/>0x00000CC0;</highlight></codeline>
<codeline lineno="1288"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PIx<sp/>pins<sp/>in<sp/>Alternate<sp/>function<sp/>mode<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1289"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;MODER<sp/><sp/><sp/>=<sp/>0x0028AAAA;</highlight></codeline>
<codeline lineno="1290"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PIx<sp/>pins<sp/>speed<sp/>to<sp/>50<sp/>MHz<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1291"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;OSPEEDR<sp/>=<sp/>0x0028AAAA;</highlight></codeline>
<codeline lineno="1292"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>PIx<sp/>pins<sp/>Output<sp/>type<sp/>to<sp/>push-pull<sp/>*/</highlight><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1293"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;OTYPER<sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1294"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>No<sp/>pull-up,<sp/>pull-down<sp/>for<sp/>PIx<sp/>pins<sp/>*/</highlight><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1295"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1gad15f13545ecdbbabfccf43d5997e5ade" kindref="member">GPIOI</ref>-&gt;PUPDR<sp/><sp/><sp/>=<sp/>0x00000000;</highlight></codeline>
<codeline lineno="1296"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1297"><highlight class="normal"></highlight><highlight class="comment">/*--<sp/>FMC<sp/>Configuration<sp/>------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1298"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>the<sp/>FMC<sp/>interface<sp/>clock<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1299"><highlight class="normal"><sp/><sp/><ref refid="group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4" kindref="member">RCC</ref>-&gt;AHB3ENR<sp/>|=<sp/>0x00000001;</highlight></codeline>
<codeline lineno="1300"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1301"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Configure<sp/>and<sp/>enable<sp/>SDRAM<sp/>bank1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1302"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCR[0]<sp/>=<sp/>0x000039D0;</highlight></codeline>
<codeline lineno="1303"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDTR[0]<sp/>=<sp/>0x01115351;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1304"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1305"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>SDRAM<sp/>initialization<sp/>sequence<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1306"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Clock<sp/>enable<sp/>command<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1307"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00000011;<sp/></highlight></codeline>
<codeline lineno="1308"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1309"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="1310"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1311"><highlight class="normal"><sp/><sp/><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1312"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1313"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1314"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Delay<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1315"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/>(index<sp/>=<sp/>0;<sp/>index&lt;1000;<sp/>index++);</highlight></codeline>
<codeline lineno="1316"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1317"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>PALL<sp/>command<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1318"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00000012;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1319"><highlight class="normal"><sp/><sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="1320"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="1321"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1322"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1323"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1324"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1325"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Auto<sp/>refresh<sp/>command<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1326"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00000073;</highlight></codeline>
<codeline lineno="1327"><highlight class="normal"><sp/><sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="1328"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="1329"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1330"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1331"><highlight class="normal"><sp/><sp/>}</highlight></codeline>
<codeline lineno="1332"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="1333"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>MRD<sp/>register<sp/>program<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1334"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCMR<sp/>=<sp/>0x00046014;</highlight></codeline>
<codeline lineno="1335"><highlight class="normal"><sp/><sp/>timeout<sp/>=<sp/>0xFFFF;</highlight></codeline>
<codeline lineno="1336"><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal">((tmpreg<sp/>!=<sp/>0)<sp/>&amp;<sp/>(timeout--<sp/>&gt;<sp/>0))</highlight></codeline>
<codeline lineno="1337"><highlight class="normal"><sp/><sp/>{</highlight></codeline>
<codeline lineno="1338"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDSR<sp/>&amp;<sp/>0x00000020;<sp/></highlight></codeline>
<codeline lineno="1339"><highlight class="normal"><sp/><sp/>}<sp/></highlight></codeline>
<codeline lineno="1340"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1341"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Set<sp/>refresh<sp/>count<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1342"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDRTR;</highlight></codeline>
<codeline lineno="1343"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDRTR<sp/>=<sp/>(tmpreg<sp/>|<sp/>(0x0000027C&lt;&lt;1));</highlight></codeline>
<codeline lineno="1344"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1345"><highlight class="normal"><sp/><sp/></highlight><highlight class="comment">/*<sp/>Disable<sp/>write<sp/>protection<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1346"><highlight class="normal"><sp/><sp/>tmpreg<sp/>=<sp/>FMC_Bank5_6-&gt;SDCR[0];<sp/></highlight></codeline>
<codeline lineno="1347"><highlight class="normal"><sp/><sp/>FMC_Bank5_6-&gt;SDCR[0]<sp/>=<sp/>(tmpreg<sp/>&amp;<sp/>0xFFFFFDFF);</highlight></codeline>
<codeline lineno="1348"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1349"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="1350"><highlight class="comment"><sp/><sp/>Bank1_SDRAM<sp/>is<sp/>configured<sp/>as<sp/>follow:</highlight></codeline>
<codeline lineno="1351"><highlight class="comment"></highlight></codeline>
<codeline lineno="1352"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay<sp/>=<sp/>2;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1353"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay<sp/>=<sp/>6;<sp/><sp/></highlight></codeline>
<codeline lineno="1354"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime<sp/>=<sp/>4;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1355"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay<sp/>=<sp/>6;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1356"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime<sp/>=<sp/>2;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1357"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_RPDelay<sp/>=<sp/>2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1358"><highlight class="comment"><sp/><sp/>FMC_SDRAMTimingInitStructure.FMC_RCDDelay<sp/>=<sp/>2;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="1359"><highlight class="comment"></highlight></codeline>
<codeline lineno="1360"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_Bank<sp/>=<sp/>SDRAM_BANK;</highlight></codeline>
<codeline lineno="1361"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_ColumnBitsNumber<sp/>=<sp/>FMC_ColumnBits_Number_8b;</highlight></codeline>
<codeline lineno="1362"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_RowBitsNumber<sp/>=<sp/>FMC_RowBits_Number_11b;</highlight></codeline>
<codeline lineno="1363"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth<sp/>=<sp/>FMC_SDMemory_Width_16b;</highlight></codeline>
<codeline lineno="1364"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_InternalBankNumber<sp/>=<sp/>FMC_InternalBank_Number_4;</highlight></codeline>
<codeline lineno="1365"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_CASLatency<sp/>=<sp/>FMC_CAS_Latency_3;<sp/></highlight></codeline>
<codeline lineno="1366"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_WriteProtection<sp/>=<sp/>FMC_Write_Protection_Disable;</highlight></codeline>
<codeline lineno="1367"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_SDClockPeriod<sp/>=<sp/>FMC_SDClock_Period_2;</highlight></codeline>
<codeline lineno="1368"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_ReadBurst<sp/>=<sp/>FMC_Read_Burst_disable;</highlight></codeline>
<codeline lineno="1369"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_ReadPipeDelay<sp/>=<sp/>FMC_ReadPipe_Delay_1;</highlight></codeline>
<codeline lineno="1370"><highlight class="comment"><sp/><sp/>FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct<sp/>=<sp/>&amp;FMC_SDRAMTimingInitStructure;</highlight></codeline>
<codeline lineno="1371"><highlight class="comment">*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1372"><highlight class="normal"><sp/><sp/></highlight></codeline>
<codeline lineno="1373"><highlight class="normal">}</highlight></codeline>
<codeline lineno="1374"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>DATA_IN_ExtSDRAM<sp/>&amp;&amp;<sp/>DATA_IN_ExtSRAM<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="1375"><highlight class="normal"></highlight></codeline>
<codeline lineno="1376"><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="Core_BlackPill/system_stm32f4xx.c"/>
  </compounddef>
</doxygen>
