{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737487821205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737487821206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 22:30:21 2025 " "Processing started: Tue Jan 21 22:30:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737487821206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487821206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul " "Command: quartus_map --read_settings_files=on --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487821206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737487821701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737487821701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omdazz_calcul_top.v 8 8 " "Found 8 design units, including 8 entities, in source file omdazz_calcul_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omdazz_calcul_top " "Found entity 1: Omdazz_calcul_top" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "2 CALCUL " "Found entity 2: CALCUL" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "3 Andei_choto_udumal_chertila " "Found entity 3: Andei_choto_udumal_chertila" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "4 Buzzer " "Found entity 4: Buzzer" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "5 select_seg " "Found entity 5: select_seg" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "6 sevenseg " "Found entity 6: sevenseg" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "7 key_v2 " "Found entity 7: key_v2" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""} { "Info" "ISGN_ENTITY_NAME" "8 invert_data " "Found entity 8: invert_data" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487830820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0 " "Found entity 1: pll_0" {  } { { "pll_0.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/pll_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487830823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487830823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASDO_EPCS4 Omdazz_calcul_top.v(110) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(110): created implicit net for \"ASDO_EPCS4\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487830825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nCSO_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(111): created implicit net for \"nCSO_EPCS4\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487830826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DCLK_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(111): created implicit net for \"DCLK_EPCS4\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487830826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Omdazz_calcul_top " "Elaborating entity \"Omdazz_calcul_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737487830893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ASDO_EPCS4 Omdazz_calcul_top.v(110) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(110): object \"ASDO_EPCS4\" assigned a value but never read" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737487830904 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nCSO_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(111): object \"nCSO_EPCS4\" assigned a value but never read" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737487830905 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DCLK_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(111): object \"DCLK_EPCS4\" assigned a value but never read" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737487830905 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Omdazz_calcul_top.v(28) " "Output port \"VGA_B\" at Omdazz_calcul_top.v(28) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD1_RS Omdazz_calcul_top.v(51) " "Output port \"LCD1_RS\" at Omdazz_calcul_top.v(51) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD2_RW Omdazz_calcul_top.v(52) " "Output port \"LCD2_RW\" at Omdazz_calcul_top.v(52) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD3_E Omdazz_calcul_top.v(53) " "Output port \"LCD3_E\" at Omdazz_calcul_top.v(53) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD4_D0 Omdazz_calcul_top.v(54) " "Output port \"LCD4_D0\" at Omdazz_calcul_top.v(54) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD5_D1 Omdazz_calcul_top.v(55) " "Output port \"LCD5_D1\" at Omdazz_calcul_top.v(55) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD6_D2 Omdazz_calcul_top.v(56) " "Output port \"LCD6_D2\" at Omdazz_calcul_top.v(56) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD7_D3 Omdazz_calcul_top.v(57) " "Output port \"LCD7_D3\" at Omdazz_calcul_top.v(57) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD8_D4 Omdazz_calcul_top.v(58) " "Output port \"LCD8_D4\" at Omdazz_calcul_top.v(58) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD9_D5 Omdazz_calcul_top.v(59) " "Output port \"LCD9_D5\" at Omdazz_calcul_top.v(59) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD10_D6 Omdazz_calcul_top.v(60) " "Output port \"LCD10_D6\" at Omdazz_calcul_top.v(60) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD11_D7 Omdazz_calcul_top.v(61) " "Output port \"LCD11_D7\" at Omdazz_calcul_top.v(61) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487830909 "|Omdazz_calcul_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_v2 key_v2:key_v2_add_inst " "Elaborating entity \"key_v2\" for hierarchy \"key_v2:key_v2_add_inst\"" {  } { { "Omdazz_calcul_top.v" "key_v2_add_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487830961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:Buzzer_440Hz_inst " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:Buzzer_440Hz_inst\"" {  } { { "Omdazz_calcul_top.v" "Buzzer_440Hz_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487830974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Omdazz_calcul_top.v(408) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(408): truncated value with size 32 to match size of target (21)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487830976 "|Omdazz_calcul_top|Buzzer:Buzzer_440Hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CALCUL CALCUL:CALCUL_inst " "Elaborating entity \"CALCUL\" for hierarchy \"CALCUL:CALCUL_inst\"" {  } { { "Omdazz_calcul_top.v" "CALCUL_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487830986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(306) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(306): truncated value with size 32 to match size of target (4)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487830986 "|Omdazz_calcul_top|CALCUL:CALCUL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(309) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(309): truncated value with size 32 to match size of target (4)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487830986 "|Omdazz_calcul_top|CALCUL:CALCUL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert_data invert_data:invert_data_inst " "Elaborating entity \"invert_data\" for hierarchy \"invert_data:invert_data_inst\"" {  } { { "Omdazz_calcul_top.v" "invert_data_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487831010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Omdazz_calcul_top.v(576) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(576): truncated value with size 32 to match size of target (28)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487831010 "|Omdazz_calcul_top|invert_data:invert_data_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_seg select_seg:select_seg_inst " "Elaborating entity \"select_seg\" for hierarchy \"select_seg:select_seg_inst\"" {  } { { "Omdazz_calcul_top.v" "select_seg_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487831022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg_inst " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg_inst\"" {  } { { "Omdazz_calcul_top.v" "sevenseg_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487831031 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Andei_choto_udumal_chetrila_inst Andei_choto_udumal_chetrila " "Node instance \"Andei_choto_udumal_chetrila_inst\" instantiates undefined entity \"Andei_choto_udumal_chetrila\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Omdazz_calcul_top.v" "Andei_choto_udumal_chetrila_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1737487831043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737487831116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 21 22:30:31 2025 " "Processing ended: Tue Jan 21 22:30:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737487831116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737487831116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737487831116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487831116 ""}
