# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../rtl/xilinx_ip/data_ram/sim/data_ram.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/xilinx_ip/inst_ram/sim/inst_ram.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/xilinx_ip/axi_crossbar_0/sim/axi_crossbar_0.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/xilinx_ip/clk_pll/clk_pll.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/LLbit.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/ahb_bus_if.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/CONFREG/confreg.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/cp0_reg.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/ctrl.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/RAM_INTERFACE/data_ram_delay.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/div.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/ex.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/ex_mem.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/hilo_reg.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/id.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/id_ex.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/if_id.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/RAM_INTERFACE/inst_ram_delay.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/mem.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/mem_wb.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/mips_top.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/pc_reg.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/RAM_INTERFACE/random_mask.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/MIPS/regfile.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/TOP/soc_lite_top.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/AMBA/sramlike_to_ahb.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"
verilog xil_defaultlib  "../../../../../rtl/sim/tb_top.v" --include "../../../project_1.ip_user_files/ipstatic/hdl" --include "../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../../rtl/MIPS" --include "../../../../../rtl/CPU_gs132"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
