name: synthesijer
base: core18
version: '3.1.1'
summary: Synthesijer is a compiler from Java to VHDL/Verilog HDL
description: |
  Synthesijer is a compiler from Java to VHDL/Verilog HDL.
grade: stable
confinement: strict
parts:
  synthesijer:
    plugin: dump
    source: pkg.tar.gz # 'sbt assembly;mkdir -p pkg;cp target/synthesijer pkg/; tar cvzf pkg.tar.gz pkg'
    build-packages: [openjdk-11-jdk, ca-certificates-java]
    stage-packages: [openjdk-11-jdk]
 
apps:
  synthesijer:
    command: synthesijer
    plugs:
      - home
    environment:
      LANG : C.UTF-8
      LC_ALL: C.UTF-8
