# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/new/xor_gate.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/new/and_gate.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/CLASTRU.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/new/CLATEST.vhd"

# Do not sort compile order
nosort
