{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711547255983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711547255983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 17:47:35 2024 " "Processing started: Wed Mar 27 17:47:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711547255983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711547255983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711547255983 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "decoder 16.1.0 Lite Edition C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/decoder_assignment_defaults.qdf Prime " "Revision \"decoder\" was previously opened in Quartus Prime software version 16.1.0 Lite Edition. Created Quartus Prime Default Settings File C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/decoder_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 16.1.0 Lite Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Design Software" 0 -1 1711547256208 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1711547256225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711547256477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711547256477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711547262386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711547262386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_83.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_83.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_83 " "Found entity 1: encoder_83" {  } { { "encoder_83.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711547262387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711547262387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_83_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_83_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_83_tb " "Found entity 1: encoder_83_tb" {  } { { "encoder_83_tb.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711547262388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711547262388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline_c5gx " "Elaborating entity \"baseline_c5gx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711547262442 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 baseline_c5gx.v(83) " "Output port \"HEX2\" at baseline_c5gx.v(83) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262442 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 baseline_c5gx.v(86) " "Output port \"HEX3\" at baseline_c5gx.v(86) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262442 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D baseline_c5gx.v(93) " "Output port \"HDMI_TX_D\" at baseline_c5gx.v(93) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 baseline_c5gx.v(100) " "Output port \"HEX0\" at baseline_c5gx.v(100) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 baseline_c5gx.v(103) " "Output port \"HEX1\" at baseline_c5gx.v(103) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n baseline_c5gx.v(111) " "Output port \"HSMC_CLKOUT_n\" at baseline_c5gx.v(111) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p baseline_c5gx.v(112) " "Output port \"HSMC_CLKOUT_p\" at baseline_c5gx.v(112) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG baseline_c5gx.v(132) " "Output port \"LEDG\" at baseline_c5gx.v(132) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR baseline_c5gx.v(135) " "Output port \"LEDR\" at baseline_c5gx.v(135) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_A baseline_c5gx.v(155) " "Output port \"SRAM_A\" at baseline_c5gx.v(155) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST baseline_c5gx.v(41) " "Output port \"ADC_CONVST\" at baseline_c5gx.v(41) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK baseline_c5gx.v(42) " "Output port \"ADC_SCK\" at baseline_c5gx.v(42) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI baseline_c5gx.v(43) " "Output port \"ADC_SDI\" at baseline_c5gx.v(43) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT baseline_c5gx.v(50) " "Output port \"AUD_DACDAT\" at baseline_c5gx.v(50) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK baseline_c5gx.v(52) " "Output port \"AUD_XCK\" at baseline_c5gx.v(52) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK baseline_c5gx.v(92) " "Output port \"HDMI_TX_CLK\" at baseline_c5gx.v(92) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE baseline_c5gx.v(94) " "Output port \"HDMI_TX_DE\" at baseline_c5gx.v(94) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS baseline_c5gx.v(95) " "Output port \"HDMI_TX_HS\" at baseline_c5gx.v(95) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS baseline_c5gx.v(97) " "Output port \"HDMI_TX_VS\" at baseline_c5gx.v(97) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 baseline_c5gx.v(110) " "Output port \"HSMC_CLKOUT0\" at baseline_c5gx.v(110) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCL baseline_c5gx.v(125) " "Output port \"I2C_SCL\" at baseline_c5gx.v(125) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK baseline_c5gx.v(144) " "Output port \"SD_CLK\" at baseline_c5gx.v(144) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_n baseline_c5gx.v(156) " "Output port \"SRAM_CE_n\" at baseline_c5gx.v(156) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_n baseline_c5gx.v(158) " "Output port \"SRAM_LB_n\" at baseline_c5gx.v(158) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_n baseline_c5gx.v(159) " "Output port \"SRAM_OE_n\" at baseline_c5gx.v(159) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_n baseline_c5gx.v(160) " "Output port \"SRAM_UB_n\" at baseline_c5gx.v(160) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_n baseline_c5gx.v(161) " "Output port \"SRAM_WE_n\" at baseline_c5gx.v(161) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX baseline_c5gx.v(171) " "Output port \"UART_TX\" at baseline_c5gx.v(171) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/baseline_c5gx.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711547262443 "|baseline_c5gx"}
{ "Warning" "WSGN_EMPTY_SHELL" "baseline_c5gx " "Entity \"baseline_c5gx\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1711547262444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711547262486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 17:47:42 2024 " "Processing ended: Wed Mar 27 17:47:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711547262486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711547262486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711547262486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711547262486 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 30 s " "Quartus Prime Flow was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711547263140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711547264497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711547264497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 17:47:44 2024 " "Processing started: Wed Mar 27 17:47:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711547264497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1711547264497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim decoder decoder " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim decoder decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1711547264497 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim decoder decoder " "Quartus(args): --rtl_sim decoder decoder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1711547264497 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1711547264815 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Shell" 0 -1 1711547264853 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1711547264889 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1711547264891 ""}
{ "Error" "0" "" "Error: You selected ModelSim-Altera as Simulation Software in EDA Tool Settings, however NativeLink found ModelSim in the path -- correct path or change EDA Tool Settings and try again" {  } {  } 0 0 "Error: You selected ModelSim-Altera as Simulation Software in EDA Tool Settings, however NativeLink found ModelSim in the path -- correct path or change EDA Tool Settings and try again" 0 0 "Shell" 0 0 1711547265403 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1711547267686 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/decoder_nativelink_simulation.rpt" {  } { { "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/decoder_nativelink_simulation.rpt" "0" { Text "C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/decoder_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/decoder_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1711547267687 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1711547267687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 3 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711547267687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 17:47:47 2024 " "Processing ended: Wed Mar 27 17:47:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711547267687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711547267687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711547267687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711547267687 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 5 s 30 s " "Quartus Prime Flow was unsuccessful. 5 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711547268306 ""}
