#! /home/shay/a/ece270/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1556-g542da1166)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/shay/a/ece270/lib/ivl/system.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2005_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/va_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2009.vpi";
S_0x55cec6e6af10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55cec6e6ab40 .scope module, "t04_datapath_tb" "t04_datapath_tb" 3 3;
 .timescale -9 -12;
v0x55cec6ef4780_0 .var "clk", 0 0;
v0x55cec6ef4840_0 .var "d_ack", 0 0;
v0x55cec6ef4900_0 .net "final_address", 31 0, v0x55cec6ef1c80_0;  1 drivers
v0x55cec6ef49f0_0 .var "i_ack", 0 0;
v0x55cec6ef4ae0_0 .var "instruction", 31 0;
v0x55cec6ef4c20_0 .net "mem_store", 31 0, v0x55cec6ef22a0_0;  1 drivers
v0x55cec6ef4d30_0 .var "memload", 31 0;
v0x55cec6ef4df0_0 .var "rst", 0 0;
E_0x55cec6d11c30 .event posedge, v0x55cec6eeff50_0;
S_0x55cec6e86b60 .scope autotask, "apply_instr" "apply_instr" 3 30, 3 30 0, S_0x55cec6e6ab40;
 .timescale -9 -12;
v0x55cec6d474f0_0 .var "instr", 31 0;
v0x55cec6ee08c0_0 .var/2u "is_loadstore", 0 0;
v0x55cec6ecdc40_0 .var/str "label";
v0x55cec6ecdce0_0 .var "load_val", 31 0;
TD_t04_datapath_tb.apply_instr ;
    %vpi_call/w 3 31 "$display", "\012[Cycle %0t] --- %s ---", $time, v0x55cec6ecdc40_0 {0 0 0};
    %vpi_call/w 3 32 "$display", "  PC    = %0d", v0x55cec6ef33d0_0 {0 0 0};
    %load/vec4 v0x55cec6d474f0_0;
    %store/vec4 v0x55cec6ef4ae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %load/vec4 v0x55cec6ee08c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef4840_0, 0, 1;
    %load/vec4 v0x55cec6ecdce0_0;
    %store/vec4 v0x55cec6ef4d30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef4840_0, 0, 1;
T_0.0 ;
    %delay 10000, 0;
    %vpi_call/w 3 47 "$display", "  RegD  = x%0d", v0x55cec6ef3990_0 {0 0 0};
    %vpi_call/w 3 48 "$display", "  WB    = %0d", v0x55cec6ef45c0_0 {0 0 0};
    %vpi_call/w 3 49 "$display", "  Freeze= %0b", v0x55cec6ef2bf0_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "is branch taken from pc_module = %0d", v0x55cec6eefb90_0 {0 0 0};
    %vpi_call/w 3 51 "$display", "ALU output of branch condition = %0d", v0x55cec6dc5310_0 {0 0 0};
    %vpi_call/w 3 52 "$display", "sub result = %0d", v0x55cec6dce470_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "src A = %0d", v0x55cec6dce2f0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "src B = %0d", v0x55cec6dce3b0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "ALU SOURCE = %0d", v0x55cec6ef26d0_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "reg1 coming from control= %0d", v0x55cec6ef3770_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "reg2 coming from control = %0d", v0x55cec6ef3880_0 {0 0 0};
    %vpi_call/w 3 58 "$display", "reg1 coming from regFile= %0d", v0x55cec6ef4430_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "reg2 coming from regFile = %0d", v0x55cec6ef44d0_0 {0 0 0};
    %vpi_call/w 3 60 "$display", "imm = %0d", v0x55cec6ef2ce0_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "  PC    = %0d", v0x55cec6ef33d0_0 {0 0 0};
    %vpi_call/w 3 62 "$display", " NEXT PC    = %0d", v0x55cec6ef0090_0 {0 0 0};
    %end;
S_0x55cec6e87390 .scope autotask, "check_pc" "check_pc" 3 65, 3 65 0, S_0x55cec6e6ab40;
 .timescale -9 -12;
v0x55cec6e614a0_0 .var "expected_pc", 31 0;
v0x55cec6e61540_0 .var/str "label";
TD_t04_datapath_tb.check_pc ;
    %load/vec4 v0x55cec6ef33d0_0;
    %load/vec4 v0x55cec6e614a0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 67 "$display", "  [FAIL] %s: PC = %0d (expected %0d)", v0x55cec6e61540_0, v0x55cec6ef33d0_0, v0x55cec6e614a0_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 69 "$display", "  [PASS] %s: PC = %0d", v0x55cec6e61540_0, v0x55cec6ef33d0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55cec6e83c10 .scope module, "dut" "t04_datapath" 3 15, 4 1 0, S_0x55cec6e6ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ack";
    .port_info 3 /INPUT 1 "d_ack";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 32 "memload";
    .port_info 6 /OUTPUT 32 "final_address";
    .port_info 7 /OUTPUT 32 "mem_store";
    .port_info 8 /OUTPUT 1 "MemRead_O";
    .port_info 9 /OUTPUT 1 "MemWrite_O";
L_0x55cec6d45cf0 .functor OR 1, v0x55cec6d13ea0_0, v0x55cec6d26690_0, C4<0>, C4<0>;
L_0x55cec6f1de60 .functor BUFZ 32, v0x55cec6dc5230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cec6f1dfb0 .functor OR 1, v0x55cec6d265f0_0, v0x55cec6d26690_0, C4<0>, C4<0>;
L_0x55cec6f1e330 .functor BUFZ 1, v0x55cec6d26750_0, C4<0>, C4<0>, C4<0>;
L_0x55cec6f1e3a0 .functor BUFZ 1, v0x55cec6d41b60_0, C4<0>, C4<0>, C4<0>;
v0x55cec6ef26d0_0 .net "ALUSrc", 0 0, v0x55cec6d13ea0_0;  1 drivers
v0x55cec6ef2790_0 .net "ALU_control", 0 0, v0x55cec6d13f80_0;  1 drivers
v0x55cec6ef2880_0 .net "ALU_input_B", 31 0, L_0x55cec6f05ab0;  1 drivers
v0x55cec6ef2920_0 .net "ALU_result", 31 0, v0x55cec6dc5230_0;  1 drivers
v0x55cec6ef29c0_0 .net "Branch", 0 0, v0x55cec6d14140_0;  1 drivers
v0x55cec6ef2b00_0 .net "BranchConditionFlag", 0 0, v0x55cec6dc5310_0;  1 drivers
v0x55cec6ef2bf0_0 .net "Freeze", 0 0, v0x55cec6ef1d20_0;  1 drivers
v0x55cec6ef2ce0_0 .net "Imm", 31 0, v0x55cec6d26550_0;  1 drivers
v0x55cec6ef2dd0_0 .net "Jal", 0 0, v0x55cec6d265f0_0;  1 drivers
v0x55cec6ef2f00_0 .net "Jalr", 0 0, v0x55cec6d26690_0;  1 drivers
v0x55cec6ef2ff0_0 .net "MemRead", 0 0, v0x55cec6d26750_0;  1 drivers
v0x55cec6ef30e0_0 .net "MemRead_O", 0 0, L_0x55cec6f1e330;  1 drivers
v0x55cec6ef31a0_0 .net "MemToReg", 0 0, v0x55cec6d268a0_0;  1 drivers
v0x55cec6ef3240_0 .net "MemWrite", 0 0, v0x55cec6d41b60_0;  1 drivers
v0x55cec6ef3330_0 .net "MemWrite_O", 0 0, L_0x55cec6f1e3a0;  1 drivers
v0x55cec6ef33d0_0 .net "PC", 31 0, v0x55cec6eefe10_0;  1 drivers
v0x55cec6ef34e0_0 .net "PC_Jalr", 31 0, L_0x55cec6f1de60;  1 drivers
v0x55cec6ef36b0_0 .net "PC_plus4", 31 0, L_0x55cec6f04f30;  1 drivers
v0x55cec6ef3770_0 .net "Reg1", 4 0, L_0x55cec6f057f0;  1 drivers
v0x55cec6ef3880_0 .net "Reg2", 4 0, L_0x55cec6f05920;  1 drivers
v0x55cec6ef3990_0 .net "RegD", 4 0, L_0x55cec6f05750;  1 drivers
v0x55cec6ef3aa0_0 .net "RegWrite", 0 0, v0x55cec6d41ec0_0;  1 drivers
L_0x7f59ac4b0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cec6ef3b90_0 .net/2u *"_ivl_0", 31 0, L_0x7f59ac4b0018;  1 drivers
v0x55cec6ef3c70_0 .net *"_ivl_11", 0 0, L_0x55cec6f1dfb0;  1 drivers
v0x55cec6ef3d30_0 .net *"_ivl_5", 0 0, L_0x55cec6d45cf0;  1 drivers
v0x55cec6ef3df0_0 .net "clk", 0 0, v0x55cec6ef4780_0;  1 drivers
v0x55cec6ef3e90_0 .net "d_ack", 0 0, v0x55cec6ef4840_0;  1 drivers
v0x55cec6ef3f30_0 .net "final_address", 31 0, v0x55cec6ef1c80_0;  alias, 1 drivers
v0x55cec6ef3fd0_0 .net "i_ack", 0 0, v0x55cec6ef49f0_0;  1 drivers
v0x55cec6ef4070_0 .net "instruction", 31 0, v0x55cec6ef4ae0_0;  1 drivers
v0x55cec6ef4110_0 .net "instruction_out", 31 0, v0x55cec6ef1ff0_0;  1 drivers
v0x55cec6ef41b0_0 .net "mem_store", 31 0, v0x55cec6ef22a0_0;  alias, 1 drivers
v0x55cec6ef4250_0 .net "memload", 31 0, v0x55cec6ef4d30_0;  1 drivers
v0x55cec6ef42f0_0 .net "result_or_pc4", 31 0, L_0x55cec6f1e0b0;  1 drivers
v0x55cec6ef4390_0 .net "rst", 0 0, v0x55cec6ef4df0_0;  1 drivers
v0x55cec6ef4430_0 .net "src_A", 31 0, L_0x55cec6ecdb20;  1 drivers
v0x55cec6ef44d0_0 .net "src_B", 31 0, L_0x55cec6e61380;  1 drivers
v0x55cec6ef45c0_0 .net "write_back_data", 31 0, L_0x55cec6f1e150;  1 drivers
L_0x55cec6f04f30 .arith/sum 32, v0x55cec6eefe10_0, L_0x7f59ac4b0018;
L_0x55cec6f05ab0 .functor MUXZ 32, L_0x55cec6e61380, v0x55cec6d26550_0, L_0x55cec6d45cf0, C4<>;
L_0x55cec6f1e0b0 .functor MUXZ 32, v0x55cec6dc5230_0, L_0x55cec6f04f30, L_0x55cec6f1dfb0, C4<>;
L_0x55cec6f1e150 .functor MUXZ 32, L_0x55cec6f1e0b0, v0x55cec6ef4d30_0, v0x55cec6d268a0_0, C4<>;
S_0x55cec6e84440 .scope module, "alu" "t04_ALU" 4 73, 5 1 0, S_0x55cec6e83c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src_A";
    .port_info 1 /INPUT 32 "src_B";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "ALU_control";
    .port_info 4 /OUTPUT 32 "ALU_result";
    .port_info 5 /OUTPUT 1 "BranchConditionFlag";
L_0x55cec6f1ddf0 .functor NOT 32, L_0x55cec6f05ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cec6dc5150_0 .net "ALU_control", 0 0, v0x55cec6d13f80_0;  alias, 1 drivers
v0x55cec6dc5230_0 .var "ALU_result", 31 0;
v0x55cec6dc5310_0 .var "BranchConditionFlag", 0 0;
v0x55cec6dc53b0_0 .net "funct3", 2 0, L_0x55cec6f05be0;  1 drivers
v0x55cec6dc5490_0 .net "funct7", 6 0, L_0x55cec6f05c80;  1 drivers
v0x55cec6dce130_0 .net "instruction", 31 0, v0x55cec6ef1ff0_0;  alias, 1 drivers
v0x55cec6dce210_0 .net "opcode", 6 0, L_0x55cec6f05d20;  1 drivers
v0x55cec6dce2f0_0 .net "src_A", 31 0, L_0x55cec6ecdb20;  alias, 1 drivers
v0x55cec6dce3b0_0 .net "src_B", 31 0, L_0x55cec6f05ab0;  alias, 1 drivers
v0x55cec6dce470_0 .net "sub_result", 31 0, L_0x55cec6f1d440;  1 drivers
E_0x55cec6eee5c0/0 .event anyedge, v0x55cec6dc5150_0, v0x55cec6dd7fa0_0, v0x55cec6dc53b0_0, v0x55cec6dd7fa0_0;
E_0x55cec6eee5c0/1 .event anyedge, v0x55cec6dada60_0, v0x55cec6dce3b0_0, v0x55cec6dce210_0, v0x55cec6dc5490_0;
E_0x55cec6eee5c0/2 .event anyedge, v0x55cec6dce3b0_0;
E_0x55cec6eee5c0 .event/or E_0x55cec6eee5c0/0, E_0x55cec6eee5c0/1, E_0x55cec6eee5c0/2;
L_0x55cec6f05be0 .part v0x55cec6ef1ff0_0, 12, 3;
L_0x55cec6f05c80 .part v0x55cec6ef1ff0_0, 25, 7;
L_0x55cec6f05d20 .part v0x55cec6ef1ff0_0, 0, 7;
S_0x55cec6e80cc0 .scope module, "subtractor" "t04_fa32" 5 17, 6 1 0, S_0x55cec6e84440;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 32 "S";
v0x55cec6dada60_0 .net "A", 31 0, L_0x55cec6ecdb20;  alias, 1 drivers
v0x55cec6dd7c90_0 .net "B", 31 0, L_0x55cec6f1ddf0;  1 drivers
v0x55cec6dd7d70_0 .net "C", 30 0, L_0x55cec6f1b340;  1 drivers
L_0x7f59ac4b02e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cec6dd7e30_0 .net "Cin", 0 0, L_0x7f59ac4b02e8;  1 drivers
v0x55cec6dd7f00_0 .net "Cout", 0 0, L_0x55cec6f1bff0;  1 drivers
v0x55cec6dd7fa0_0 .net "S", 31 0, L_0x55cec6f1d440;  alias, 1 drivers
L_0x55cec6f061f0 .part L_0x55cec6ecdb20, 0, 1;
L_0x55cec6f06320 .part L_0x55cec6f1ddf0, 0, 1;
L_0x55cec6f069c0 .part L_0x55cec6f1b340, 0, 1;
L_0x55cec6f06af0 .part L_0x55cec6ecdb20, 1, 1;
L_0x55cec6f06c50 .part L_0x55cec6f1ddf0, 1, 1;
L_0x55cec6f07310 .part L_0x55cec6f1b340, 1, 1;
L_0x55cec6f07480 .part L_0x55cec6ecdb20, 2, 1;
L_0x55cec6f075b0 .part L_0x55cec6f1ddf0, 2, 1;
L_0x55cec6f07c90 .part L_0x55cec6f1b340, 2, 1;
L_0x55cec6f07dc0 .part L_0x55cec6ecdb20, 3, 1;
L_0x55cec6f08060 .part L_0x55cec6f1ddf0, 3, 1;
L_0x55cec6f08600 .part L_0x55cec6f1b340, 3, 1;
L_0x55cec6f08830 .part L_0x55cec6ecdb20, 4, 1;
L_0x55cec6f08960 .part L_0x55cec6f1ddf0, 4, 1;
L_0x55cec6f08f60 .part L_0x55cec6f1b340, 4, 1;
L_0x55cec6f09090 .part L_0x55cec6ecdb20, 5, 1;
L_0x55cec6f09250 .part L_0x55cec6f1ddf0, 5, 1;
L_0x55cec6f09890 .part L_0x55cec6f1b340, 5, 1;
L_0x55cec6f09a60 .part L_0x55cec6ecdb20, 6, 1;
L_0x55cec6f09b00 .part L_0x55cec6f1ddf0, 6, 1;
L_0x55cec6f099c0 .part L_0x55cec6f1b340, 6, 1;
L_0x55cec6f0a2b0 .part L_0x55cec6ecdb20, 7, 1;
L_0x55cec6f0a4a0 .part L_0x55cec6f1ddf0, 7, 1;
L_0x55cec6f0ac20 .part L_0x55cec6f1b340, 7, 1;
L_0x55cec6f0aea0 .part L_0x55cec6ecdb20, 8, 1;
L_0x55cec6f0af40 .part L_0x55cec6f1ddf0, 8, 1;
L_0x55cec6f0b660 .part L_0x55cec6f1b340, 8, 1;
L_0x55cec6f0b790 .part L_0x55cec6ecdb20, 9, 1;
L_0x55cec6f0b9b0 .part L_0x55cec6f1ddf0, 9, 1;
L_0x55cec6f0c020 .part L_0x55cec6f1b340, 9, 1;
L_0x55cec6f0c250 .part L_0x55cec6ecdb20, 10, 1;
L_0x55cec6f0c380 .part L_0x55cec6f1ddf0, 10, 1;
L_0x55cec6f0cad0 .part L_0x55cec6f1b340, 10, 1;
L_0x55cec6f0cc00 .part L_0x55cec6ecdb20, 11, 1;
L_0x55cec6f0d060 .part L_0x55cec6f1ddf0, 11, 1;
L_0x55cec6f0d6d0 .part L_0x55cec6f1b340, 11, 1;
L_0x55cec6f0cf40 .part L_0x55cec6ecdb20, 12, 1;
L_0x55cec6f0d9c0 .part L_0x55cec6f1ddf0, 12, 1;
L_0x55cec6f0e0d0 .part L_0x55cec6f1b340, 12, 1;
L_0x55cec6f0e200 .part L_0x55cec6ecdb20, 13, 1;
L_0x55cec6f0e480 .part L_0x55cec6f1ddf0, 13, 1;
L_0x55cec6f0eaf0 .part L_0x55cec6f1b340, 13, 1;
L_0x55cec6f0ed80 .part L_0x55cec6ecdb20, 14, 1;
L_0x55cec6f0eeb0 .part L_0x55cec6f1ddf0, 14, 1;
L_0x55cec6f0f690 .part L_0x55cec6f1b340, 14, 1;
L_0x55cec6f0f7c0 .part L_0x55cec6ecdb20, 15, 1;
L_0x55cec6f0fa70 .part L_0x55cec6f1ddf0, 15, 1;
L_0x55cec6f102c0 .part L_0x55cec6f1b340, 15, 1;
L_0x55cec6f10790 .part L_0x55cec6ecdb20, 16, 1;
L_0x55cec6f108c0 .part L_0x55cec6f1ddf0, 16, 1;
L_0x55cec6f110d0 .part L_0x55cec6f1b340, 16, 1;
L_0x55cec6f11200 .part L_0x55cec6ecdb20, 17, 1;
L_0x55cec6f114e0 .part L_0x55cec6f1ddf0, 17, 1;
L_0x55cec6f11b50 .part L_0x55cec6f1b340, 17, 1;
L_0x55cec6f11e40 .part L_0x55cec6ecdb20, 18, 1;
L_0x55cec6f11f70 .part L_0x55cec6f1ddf0, 18, 1;
L_0x55cec6f12780 .part L_0x55cec6f1b340, 18, 1;
L_0x55cec6f128b0 .part L_0x55cec6ecdb20, 19, 1;
L_0x55cec6f12bc0 .part L_0x55cec6f1ddf0, 19, 1;
L_0x55cec6f13230 .part L_0x55cec6f1b340, 19, 1;
L_0x55cec6f13550 .part L_0x55cec6ecdb20, 20, 1;
L_0x55cec6f13680 .part L_0x55cec6f1ddf0, 20, 1;
L_0x55cec6f13ec0 .part L_0x55cec6f1b340, 20, 1;
L_0x55cec6f13ff0 .part L_0x55cec6ecdb20, 21, 1;
L_0x55cec6f14330 .part L_0x55cec6f1ddf0, 21, 1;
L_0x55cec6f14970 .part L_0x55cec6f1b340, 21, 1;
L_0x55cec6f14cc0 .part L_0x55cec6ecdb20, 22, 1;
L_0x55cec6f14df0 .part L_0x55cec6f1ddf0, 22, 1;
L_0x55cec6f155a0 .part L_0x55cec6f1b340, 22, 1;
L_0x55cec6f156d0 .part L_0x55cec6ecdb20, 23, 1;
L_0x55cec6f15a40 .part L_0x55cec6f1ddf0, 23, 1;
L_0x55cec6f16060 .part L_0x55cec6f1b340, 23, 1;
L_0x55cec6f163e0 .part L_0x55cec6ecdb20, 24, 1;
L_0x55cec6f16510 .part L_0x55cec6f1ddf0, 24, 1;
L_0x55cec6f16d40 .part L_0x55cec6f1b340, 24, 1;
L_0x55cec6f16e70 .part L_0x55cec6ecdb20, 25, 1;
L_0x55cec6f17210 .part L_0x55cec6f1ddf0, 25, 1;
L_0x55cec6f177e0 .part L_0x55cec6f1b340, 25, 1;
L_0x55cec6f17b90 .part L_0x55cec6ecdb20, 26, 1;
L_0x55cec6f17cc0 .part L_0x55cec6f1ddf0, 26, 1;
L_0x55cec6f18520 .part L_0x55cec6f1b340, 26, 1;
L_0x55cec6f18650 .part L_0x55cec6ecdb20, 27, 1;
L_0x55cec6f18a20 .part L_0x55cec6f1ddf0, 27, 1;
L_0x55cec6f19020 .part L_0x55cec6f1b340, 27, 1;
L_0x55cec6f19400 .part L_0x55cec6ecdb20, 28, 1;
L_0x55cec6f19530 .part L_0x55cec6f1ddf0, 28, 1;
L_0x55cec6f19e80 .part L_0x55cec6f1b340, 28, 1;
L_0x55cec6f19fb0 .part L_0x55cec6ecdb20, 29, 1;
L_0x55cec6f1a3b0 .part L_0x55cec6f1ddf0, 29, 1;
L_0x55cec6f1a9e0 .part L_0x55cec6f1b340, 29, 1;
L_0x55cec6f1adf0 .part L_0x55cec6ecdb20, 30, 1;
L_0x55cec6f1af20 .part L_0x55cec6f1ddf0, 30, 1;
LS_0x55cec6f1b340_0_0 .concat8 [ 1 1 1 1], L_0x55cec6f05f70, L_0x55cec6f06740, L_0x55cec6f07090, L_0x55cec6f07a10;
LS_0x55cec6f1b340_0_4 .concat8 [ 1 1 1 1], L_0x55cec6f08380, L_0x55cec6f08ce0, L_0x55cec6f09610, L_0x55cec6f09fa0;
LS_0x55cec6f1b340_0_8 .concat8 [ 1 1 1 1], L_0x55cec6f0a9a0, L_0x55cec6f0b3e0, L_0x55cec6f0bda0, L_0x55cec6f0c850;
LS_0x55cec6f1b340_0_12 .concat8 [ 1 1 1 1], L_0x55cec6f0d450, L_0x55cec6f0de50, L_0x55cec6f0e870, L_0x55cec6f0f410;
LS_0x55cec6f1b340_0_16 .concat8 [ 1 1 1 1], L_0x55cec6f10040, L_0x55cec6f10e50, L_0x55cec6f118d0, L_0x55cec6f12500;
LS_0x55cec6f1b340_0_20 .concat8 [ 1 1 1 1], L_0x55cec6f12fb0, L_0x55cec6f13c40, L_0x55cec6f146f0, L_0x55cec6f15360;
LS_0x55cec6f1b340_0_24 .concat8 [ 1 1 1 1], L_0x55cec6f15e20, L_0x55cec6f16b00, L_0x55cec6f175a0, L_0x55cec6f182e0;
LS_0x55cec6f1b340_0_28 .concat8 [ 1 1 1 0], L_0x55cec6f18db0, L_0x55cec6f19c40, L_0x55cec6f1a7a0;
LS_0x55cec6f1b340_1_0 .concat8 [ 4 4 4 4], LS_0x55cec6f1b340_0_0, LS_0x55cec6f1b340_0_4, LS_0x55cec6f1b340_0_8, LS_0x55cec6f1b340_0_12;
LS_0x55cec6f1b340_1_4 .concat8 [ 4 4 4 3], LS_0x55cec6f1b340_0_16, LS_0x55cec6f1b340_0_20, LS_0x55cec6f1b340_0_24, LS_0x55cec6f1b340_0_28;
L_0x55cec6f1b340 .concat8 [ 16 15 0 0], LS_0x55cec6f1b340_1_0, LS_0x55cec6f1b340_1_4;
L_0x55cec6f1c280 .part L_0x55cec6f1b340, 30, 1;
L_0x55cec6f1cac0 .part L_0x55cec6ecdb20, 31, 1;
L_0x55cec6f1cbf0 .part L_0x55cec6f1ddf0, 31, 1;
LS_0x55cec6f1d440_0_0 .concat8 [ 1 1 1 1], L_0x55cec6f06130, L_0x55cec6f06900, L_0x55cec6f07250, L_0x55cec6f07bd0;
LS_0x55cec6f1d440_0_4 .concat8 [ 1 1 1 1], L_0x55cec6f08540, L_0x55cec6f08ea0, L_0x55cec6f097d0, L_0x55cec6f0a160;
LS_0x55cec6f1d440_0_8 .concat8 [ 1 1 1 1], L_0x55cec6f0ab60, L_0x55cec6f0b5a0, L_0x55cec6f0bf60, L_0x55cec6f0ca10;
LS_0x55cec6f1d440_0_12 .concat8 [ 1 1 1 1], L_0x55cec6f0d610, L_0x55cec6f0e010, L_0x55cec6f0ea30, L_0x55cec6f0f5d0;
LS_0x55cec6f1d440_0_16 .concat8 [ 1 1 1 1], L_0x55cec6f10200, L_0x55cec6f11010, L_0x55cec6f11a90, L_0x55cec6f126c0;
LS_0x55cec6f1d440_0_20 .concat8 [ 1 1 1 1], L_0x55cec6f13170, L_0x55cec6f13e00, L_0x55cec6f148b0, L_0x55cec6f154e0;
LS_0x55cec6f1d440_0_24 .concat8 [ 1 1 1 1], L_0x55cec6f15fa0, L_0x55cec6f16c80, L_0x55cec6f17720, L_0x55cec6f18460;
LS_0x55cec6f1d440_0_28 .concat8 [ 1 1 1 1], L_0x55cec6f18f30, L_0x55cec6f19dc0, L_0x55cec6f1a920, L_0x55cec6f1c1c0;
LS_0x55cec6f1d440_1_0 .concat8 [ 4 4 4 4], LS_0x55cec6f1d440_0_0, LS_0x55cec6f1d440_0_4, LS_0x55cec6f1d440_0_8, LS_0x55cec6f1d440_0_12;
LS_0x55cec6f1d440_1_4 .concat8 [ 4 4 4 4], LS_0x55cec6f1d440_0_16, LS_0x55cec6f1d440_0_20, LS_0x55cec6f1d440_0_24, LS_0x55cec6f1d440_0_28;
L_0x55cec6f1d440 .concat8 [ 16 16 0 0], LS_0x55cec6f1d440_1_0, LS_0x55cec6f1d440_1_4;
S_0x55cec6e814f0 .scope module, "fa0" "t04_fa" 6 11, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6dba660 .functor AND 1, L_0x55cec6f061f0, L_0x55cec6f06320, C4<1>, C4<1>;
L_0x55cec6d8c300 .functor AND 1, L_0x7f59ac4b02e8, L_0x55cec6f061f0, C4<1>, C4<1>;
L_0x55cec6ed6800 .functor OR 1, L_0x55cec6dba660, L_0x55cec6d8c300, C4<0>, C4<0>;
L_0x55cec6ed6870 .functor AND 1, L_0x7f59ac4b02e8, L_0x55cec6f06320, C4<1>, C4<1>;
L_0x55cec6f05f70 .functor OR 1, L_0x55cec6ed6800, L_0x55cec6ed6870, C4<0>, C4<0>;
L_0x55cec6f06080 .functor XOR 1, L_0x55cec6f061f0, L_0x55cec6f06320, C4<0>, C4<0>;
L_0x55cec6f06130 .functor XOR 1, L_0x55cec6f06080, L_0x7f59ac4b02e8, C4<0>, C4<0>;
v0x55cec6e63ec0_0 .net "A", 0 0, L_0x55cec6f061f0;  1 drivers
v0x55cec6e63980_0 .net "B", 0 0, L_0x55cec6f06320;  1 drivers
v0x55cec6e63250_0 .net "Cin", 0 0, L_0x7f59ac4b02e8;  alias, 1 drivers
v0x55cec6e632f0_0 .net "Cout", 0 0, L_0x55cec6f05f70;  1 drivers
v0x55cec6e62e40_0 .net "S", 0 0, L_0x55cec6f06130;  1 drivers
v0x55cec6e61a30_0 .net *"_ivl_0", 0 0, L_0x55cec6dba660;  1 drivers
v0x55cec6e6b2e0_0 .net *"_ivl_10", 0 0, L_0x55cec6f06080;  1 drivers
v0x55cec6e8aa10_0 .net *"_ivl_2", 0 0, L_0x55cec6d8c300;  1 drivers
v0x55cec6e88790_0 .net *"_ivl_4", 0 0, L_0x55cec6ed6800;  1 drivers
v0x55cec6e87ea0_0 .net *"_ivl_6", 0 0, L_0x55cec6ed6870;  1 drivers
S_0x55cec6e7dd70 .scope module, "fa1" "t04_fa" 6 12, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f06450 .functor AND 1, L_0x55cec6f06af0, L_0x55cec6f06c50, C4<1>, C4<1>;
L_0x55cec6f064c0 .functor AND 1, L_0x55cec6f069c0, L_0x55cec6f06af0, C4<1>, C4<1>;
L_0x55cec6f06590 .functor OR 1, L_0x55cec6f06450, L_0x55cec6f064c0, C4<0>, C4<0>;
L_0x55cec6f06600 .functor AND 1, L_0x55cec6f069c0, L_0x55cec6f06c50, C4<1>, C4<1>;
L_0x55cec6f06740 .functor OR 1, L_0x55cec6f06590, L_0x55cec6f06600, C4<0>, C4<0>;
L_0x55cec6f06850 .functor XOR 1, L_0x55cec6f06af0, L_0x55cec6f06c50, C4<0>, C4<0>;
L_0x55cec6f06900 .functor XOR 1, L_0x55cec6f06850, L_0x55cec6f069c0, C4<0>, C4<0>;
v0x55cec6e70040_0 .net "A", 0 0, L_0x55cec6f06af0;  1 drivers
v0x55cec6e70100_0 .net "B", 0 0, L_0x55cec6f06c50;  1 drivers
v0x55cec6e87ac0_0 .net "Cin", 0 0, L_0x55cec6f069c0;  1 drivers
v0x55cec6e85840_0 .net "Cout", 0 0, L_0x55cec6f06740;  1 drivers
v0x55cec6e85900_0 .net "S", 0 0, L_0x55cec6f06900;  1 drivers
v0x55cec6e84f50_0 .net *"_ivl_0", 0 0, L_0x55cec6f06450;  1 drivers
v0x55cec6e84b70_0 .net *"_ivl_10", 0 0, L_0x55cec6f06850;  1 drivers
v0x55cec6e828f0_0 .net *"_ivl_2", 0 0, L_0x55cec6f064c0;  1 drivers
v0x55cec6e82000_0 .net *"_ivl_4", 0 0, L_0x55cec6f06590;  1 drivers
v0x55cec6e81c20_0 .net *"_ivl_6", 0 0, L_0x55cec6f06600;  1 drivers
S_0x55cec6e7e5a0 .scope module, "fa10" "t04_fa" 6 21, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0bae0 .functor AND 1, L_0x55cec6f0c250, L_0x55cec6f0c380, C4<1>, C4<1>;
L_0x55cec6f0bb50 .functor AND 1, L_0x55cec6f0c020, L_0x55cec6f0c250, C4<1>, C4<1>;
L_0x55cec6f0bbf0 .functor OR 1, L_0x55cec6f0bae0, L_0x55cec6f0bb50, C4<0>, C4<0>;
L_0x55cec6f0bc60 .functor AND 1, L_0x55cec6f0c020, L_0x55cec6f0c380, C4<1>, C4<1>;
L_0x55cec6f0bda0 .functor OR 1, L_0x55cec6f0bbf0, L_0x55cec6f0bc60, C4<0>, C4<0>;
L_0x55cec6f0beb0 .functor XOR 1, L_0x55cec6f0c250, L_0x55cec6f0c380, C4<0>, C4<0>;
L_0x55cec6f0bf60 .functor XOR 1, L_0x55cec6f0beb0, L_0x55cec6f0c020, C4<0>, C4<0>;
v0x55cec6e7f9a0_0 .net "A", 0 0, L_0x55cec6f0c250;  1 drivers
v0x55cec6e7f0b0_0 .net "B", 0 0, L_0x55cec6f0c380;  1 drivers
v0x55cec6e7f170_0 .net "Cin", 0 0, L_0x55cec6f0c020;  1 drivers
v0x55cec6e6dd60_0 .net "Cout", 0 0, L_0x55cec6f0bda0;  1 drivers
v0x55cec6e6de20_0 .net "S", 0 0, L_0x55cec6f0bf60;  1 drivers
v0x55cec6e7ecd0_0 .net *"_ivl_0", 0 0, L_0x55cec6f0bae0;  1 drivers
v0x55cec6e7ca50_0 .net *"_ivl_10", 0 0, L_0x55cec6f0beb0;  1 drivers
v0x55cec6e7c160_0 .net *"_ivl_2", 0 0, L_0x55cec6f0bb50;  1 drivers
v0x55cec6e7bd80_0 .net *"_ivl_4", 0 0, L_0x55cec6f0bbf0;  1 drivers
v0x55cec6e79b00_0 .net *"_ivl_6", 0 0, L_0x55cec6f0bc60;  1 drivers
S_0x55cec6e7ae20 .scope module, "fa11" "t04_fa" 6 22, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0c5c0 .functor AND 1, L_0x55cec6f0cc00, L_0x55cec6f0d060, C4<1>, C4<1>;
L_0x55cec6f0c630 .functor AND 1, L_0x55cec6f0cad0, L_0x55cec6f0cc00, C4<1>, C4<1>;
L_0x55cec6f0c6a0 .functor OR 1, L_0x55cec6f0c5c0, L_0x55cec6f0c630, C4<0>, C4<0>;
L_0x55cec6f0c710 .functor AND 1, L_0x55cec6f0cad0, L_0x55cec6f0d060, C4<1>, C4<1>;
L_0x55cec6f0c850 .functor OR 1, L_0x55cec6f0c6a0, L_0x55cec6f0c710, C4<0>, C4<0>;
L_0x55cec6f0c960 .functor XOR 1, L_0x55cec6f0cc00, L_0x55cec6f0d060, C4<0>, C4<0>;
L_0x55cec6f0ca10 .functor XOR 1, L_0x55cec6f0c960, L_0x55cec6f0cad0, C4<0>, C4<0>;
v0x55cec6e79210_0 .net "A", 0 0, L_0x55cec6f0cc00;  1 drivers
v0x55cec6e792d0_0 .net "B", 0 0, L_0x55cec6f0d060;  1 drivers
v0x55cec6e6d950_0 .net "Cin", 0 0, L_0x55cec6f0cad0;  1 drivers
v0x55cec6e78e30_0 .net "Cout", 0 0, L_0x55cec6f0c850;  1 drivers
v0x55cec6e78ef0_0 .net "S", 0 0, L_0x55cec6f0ca10;  1 drivers
v0x55cec6e76bb0_0 .net *"_ivl_0", 0 0, L_0x55cec6f0c5c0;  1 drivers
v0x55cec6ec7ed0_0 .net *"_ivl_10", 0 0, L_0x55cec6f0c960;  1 drivers
v0x55cec6ec78a0_0 .net *"_ivl_2", 0 0, L_0x55cec6f0c630;  1 drivers
v0x55cec6ec75b0_0 .net *"_ivl_4", 0 0, L_0x55cec6f0c6a0;  1 drivers
v0x55cec6e762c0_0 .net *"_ivl_6", 0 0, L_0x55cec6f0c710;  1 drivers
S_0x55cec6e7b650 .scope module, "fa12" "t04_fa" 6 23, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0d190 .functor AND 1, L_0x55cec6f0cf40, L_0x55cec6f0d9c0, C4<1>, C4<1>;
L_0x55cec6f0d200 .functor AND 1, L_0x55cec6f0d6d0, L_0x55cec6f0cf40, C4<1>, C4<1>;
L_0x55cec6f0d2a0 .functor OR 1, L_0x55cec6f0d190, L_0x55cec6f0d200, C4<0>, C4<0>;
L_0x55cec6f0d310 .functor AND 1, L_0x55cec6f0d6d0, L_0x55cec6f0d9c0, C4<1>, C4<1>;
L_0x55cec6f0d450 .functor OR 1, L_0x55cec6f0d2a0, L_0x55cec6f0d310, C4<0>, C4<0>;
L_0x55cec6f0d560 .functor XOR 1, L_0x55cec6f0cf40, L_0x55cec6f0d9c0, C4<0>, C4<0>;
L_0x55cec6f0d610 .functor XOR 1, L_0x55cec6f0d560, L_0x55cec6f0d6d0, C4<0>, C4<0>;
v0x55cec6ec6030_0 .net "A", 0 0, L_0x55cec6f0cf40;  1 drivers
v0x55cec6e6d690_0 .net "B", 0 0, L_0x55cec6f0d9c0;  1 drivers
v0x55cec6e6d750_0 .net "Cin", 0 0, L_0x55cec6f0d6d0;  1 drivers
v0x55cec6ec5c50_0 .net "Cout", 0 0, L_0x55cec6f0d450;  1 drivers
v0x55cec6ec5d10_0 .net "S", 0 0, L_0x55cec6f0d610;  1 drivers
v0x55cec6ec39d0_0 .net *"_ivl_0", 0 0, L_0x55cec6f0d190;  1 drivers
v0x55cec6ec30e0_0 .net *"_ivl_10", 0 0, L_0x55cec6f0d560;  1 drivers
v0x55cec6e75ee0_0 .net *"_ivl_2", 0 0, L_0x55cec6f0d200;  1 drivers
v0x55cec6ec2d00_0 .net *"_ivl_4", 0 0, L_0x55cec6f0d2a0;  1 drivers
v0x55cec6ec0a80_0 .net *"_ivl_6", 0 0, L_0x55cec6f0d310;  1 drivers
S_0x55cec6e77ed0 .scope module, "fa13" "t04_fa" 6 24, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0cfe0 .functor AND 1, L_0x55cec6f0e200, L_0x55cec6f0e480, C4<1>, C4<1>;
L_0x55cec6f0dc30 .functor AND 1, L_0x55cec6f0e0d0, L_0x55cec6f0e200, C4<1>, C4<1>;
L_0x55cec6f0dca0 .functor OR 1, L_0x55cec6f0cfe0, L_0x55cec6f0dc30, C4<0>, C4<0>;
L_0x55cec6f0dd10 .functor AND 1, L_0x55cec6f0e0d0, L_0x55cec6f0e480, C4<1>, C4<1>;
L_0x55cec6f0de50 .functor OR 1, L_0x55cec6f0dca0, L_0x55cec6f0dd10, C4<0>, C4<0>;
L_0x55cec6f0df60 .functor XOR 1, L_0x55cec6f0e200, L_0x55cec6f0e480, C4<0>, C4<0>;
L_0x55cec6f0e010 .functor XOR 1, L_0x55cec6f0df60, L_0x55cec6f0e0d0, C4<0>, C4<0>;
v0x55cec6ec0190_0 .net "A", 0 0, L_0x55cec6f0e200;  1 drivers
v0x55cec6ec0250_0 .net "B", 0 0, L_0x55cec6f0e480;  1 drivers
v0x55cec6ebfdb0_0 .net "Cin", 0 0, L_0x55cec6f0e0d0;  1 drivers
v0x55cec6ebdb30_0 .net "Cout", 0 0, L_0x55cec6f0de50;  1 drivers
v0x55cec6ebdbd0_0 .net "S", 0 0, L_0x55cec6f0e010;  1 drivers
v0x55cec6ebd240_0 .net *"_ivl_0", 0 0, L_0x55cec6f0cfe0;  1 drivers
v0x55cec6ebce60_0 .net *"_ivl_10", 0 0, L_0x55cec6f0df60;  1 drivers
v0x55cec6ebabe0_0 .net *"_ivl_2", 0 0, L_0x55cec6f0dc30;  1 drivers
v0x55cec6eba2f0_0 .net *"_ivl_4", 0 0, L_0x55cec6f0dca0;  1 drivers
v0x55cec6e73c60_0 .net *"_ivl_6", 0 0, L_0x55cec6f0dd10;  1 drivers
S_0x55cec6e78700 .scope module, "fa14" "t04_fa" 6 25, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0e5b0 .functor AND 1, L_0x55cec6f0ed80, L_0x55cec6f0eeb0, C4<1>, C4<1>;
L_0x55cec6f0e620 .functor AND 1, L_0x55cec6f0eaf0, L_0x55cec6f0ed80, C4<1>, C4<1>;
L_0x55cec6f0e6c0 .functor OR 1, L_0x55cec6f0e5b0, L_0x55cec6f0e620, C4<0>, C4<0>;
L_0x55cec6f0e730 .functor AND 1, L_0x55cec6f0eaf0, L_0x55cec6f0eeb0, C4<1>, C4<1>;
L_0x55cec6f0e870 .functor OR 1, L_0x55cec6f0e6c0, L_0x55cec6f0e730, C4<0>, C4<0>;
L_0x55cec6f0e980 .functor XOR 1, L_0x55cec6f0ed80, L_0x55cec6f0eeb0, C4<0>, C4<0>;
L_0x55cec6f0ea30 .functor XOR 1, L_0x55cec6f0e980, L_0x55cec6f0eaf0, C4<0>, C4<0>;
v0x55cec6eb9f10_0 .net "A", 0 0, L_0x55cec6f0ed80;  1 drivers
v0x55cec6eb7c90_0 .net "B", 0 0, L_0x55cec6f0eeb0;  1 drivers
v0x55cec6eb7d50_0 .net "Cin", 0 0, L_0x55cec6f0eaf0;  1 drivers
v0x55cec6eb73a0_0 .net "Cout", 0 0, L_0x55cec6f0e870;  1 drivers
v0x55cec6eb7460_0 .net "S", 0 0, L_0x55cec6f0ea30;  1 drivers
v0x55cec6eb6fc0_0 .net *"_ivl_0", 0 0, L_0x55cec6f0e5b0;  1 drivers
v0x55cec6eb4d40_0 .net *"_ivl_10", 0 0, L_0x55cec6f0e980;  1 drivers
v0x55cec6eb4450_0 .net *"_ivl_2", 0 0, L_0x55cec6f0e620;  1 drivers
v0x55cec6eb4070_0 .net *"_ivl_4", 0 0, L_0x55cec6f0e6c0;  1 drivers
v0x55cec6eb1df0_0 .net *"_ivl_6", 0 0, L_0x55cec6f0e730;  1 drivers
S_0x55cec6eb1b80 .scope module, "fa15" "t04_fa" 6 26, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0f150 .functor AND 1, L_0x55cec6f0f7c0, L_0x55cec6f0fa70, C4<1>, C4<1>;
L_0x55cec6f0f1c0 .functor AND 1, L_0x55cec6f0f690, L_0x55cec6f0f7c0, C4<1>, C4<1>;
L_0x55cec6f0f260 .functor OR 1, L_0x55cec6f0f150, L_0x55cec6f0f1c0, C4<0>, C4<0>;
L_0x55cec6f0f2d0 .functor AND 1, L_0x55cec6f0f690, L_0x55cec6f0fa70, C4<1>, C4<1>;
L_0x55cec6f0f410 .functor OR 1, L_0x55cec6f0f260, L_0x55cec6f0f2d0, C4<0>, C4<0>;
L_0x55cec6f0f520 .functor XOR 1, L_0x55cec6f0f7c0, L_0x55cec6f0fa70, C4<0>, C4<0>;
L_0x55cec6f0f5d0 .functor XOR 1, L_0x55cec6f0f520, L_0x55cec6f0f690, C4<0>, C4<0>;
v0x55cec6eb1500_0 .net "A", 0 0, L_0x55cec6f0f7c0;  1 drivers
v0x55cec6eb1120_0 .net "B", 0 0, L_0x55cec6f0fa70;  1 drivers
v0x55cec6eb11e0_0 .net "Cin", 0 0, L_0x55cec6f0f690;  1 drivers
v0x55cec6eaeea0_0 .net "Cout", 0 0, L_0x55cec6f0f410;  1 drivers
v0x55cec6eaef60_0 .net "S", 0 0, L_0x55cec6f0f5d0;  1 drivers
v0x55cec6eae5b0_0 .net *"_ivl_0", 0 0, L_0x55cec6f0f150;  1 drivers
v0x55cec6eae1d0_0 .net *"_ivl_10", 0 0, L_0x55cec6f0f520;  1 drivers
v0x55cec6eabf50_0 .net *"_ivl_2", 0 0, L_0x55cec6f0f1c0;  1 drivers
v0x55cec6eab660_0 .net *"_ivl_4", 0 0, L_0x55cec6f0f260;  1 drivers
v0x55cec6e73370_0 .net *"_ivl_6", 0 0, L_0x55cec6f0f2d0;  1 drivers
S_0x55cec6ec4cf0 .scope module, "fa16" "t04_fa" 6 27, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0fdb0 .functor AND 1, L_0x55cec6f10790, L_0x55cec6f108c0, C4<1>, C4<1>;
L_0x55cec6f0fe20 .functor AND 1, L_0x55cec6f102c0, L_0x55cec6f10790, C4<1>, C4<1>;
L_0x55cec6f0fe90 .functor OR 1, L_0x55cec6f0fdb0, L_0x55cec6f0fe20, C4<0>, C4<0>;
L_0x55cec6f0ff00 .functor AND 1, L_0x55cec6f102c0, L_0x55cec6f108c0, C4<1>, C4<1>;
L_0x55cec6f10040 .functor OR 1, L_0x55cec6f0fe90, L_0x55cec6f0ff00, C4<0>, C4<0>;
L_0x55cec6f10150 .functor XOR 1, L_0x55cec6f10790, L_0x55cec6f108c0, C4<0>, C4<0>;
L_0x55cec6f10200 .functor XOR 1, L_0x55cec6f10150, L_0x55cec6f102c0, C4<0>, C4<0>;
v0x55cec6eab280_0 .net "A", 0 0, L_0x55cec6f10790;  1 drivers
v0x55cec6eab340_0 .net "B", 0 0, L_0x55cec6f108c0;  1 drivers
v0x55cec6ea9000_0 .net "Cin", 0 0, L_0x55cec6f102c0;  1 drivers
v0x55cec6ea8710_0 .net "Cout", 0 0, L_0x55cec6f10040;  1 drivers
v0x55cec6ea87d0_0 .net "S", 0 0, L_0x55cec6f10200;  1 drivers
v0x55cec6ea8330_0 .net *"_ivl_0", 0 0, L_0x55cec6f0fdb0;  1 drivers
v0x55cec6ea60b0_0 .net *"_ivl_10", 0 0, L_0x55cec6f10150;  1 drivers
v0x55cec6ea57c0_0 .net *"_ivl_2", 0 0, L_0x55cec6f0fe20;  1 drivers
v0x55cec6e72f90_0 .net *"_ivl_4", 0 0, L_0x55cec6f0fe90;  1 drivers
v0x55cec6ea53e0_0 .net *"_ivl_6", 0 0, L_0x55cec6f0ff00;  1 drivers
S_0x55cec6ec5520 .scope module, "fa17" "t04_fa" 6 28, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f10b90 .functor AND 1, L_0x55cec6f11200, L_0x55cec6f114e0, C4<1>, C4<1>;
L_0x55cec6f10c00 .functor AND 1, L_0x55cec6f110d0, L_0x55cec6f11200, C4<1>, C4<1>;
L_0x55cec6f10ca0 .functor OR 1, L_0x55cec6f10b90, L_0x55cec6f10c00, C4<0>, C4<0>;
L_0x55cec6f10d10 .functor AND 1, L_0x55cec6f110d0, L_0x55cec6f114e0, C4<1>, C4<1>;
L_0x55cec6f10e50 .functor OR 1, L_0x55cec6f10ca0, L_0x55cec6f10d10, C4<0>, C4<0>;
L_0x55cec6f10f60 .functor XOR 1, L_0x55cec6f11200, L_0x55cec6f114e0, C4<0>, C4<0>;
L_0x55cec6f11010 .functor XOR 1, L_0x55cec6f10f60, L_0x55cec6f110d0, C4<0>, C4<0>;
v0x55cec6ea3160_0 .net "A", 0 0, L_0x55cec6f11200;  1 drivers
v0x55cec6ea3220_0 .net "B", 0 0, L_0x55cec6f114e0;  1 drivers
v0x55cec6ea2870_0 .net "Cin", 0 0, L_0x55cec6f110d0;  1 drivers
v0x55cec6ea2490_0 .net "Cout", 0 0, L_0x55cec6f10e50;  1 drivers
v0x55cec6ea2550_0 .net "S", 0 0, L_0x55cec6f11010;  1 drivers
v0x55cec6ea0210_0 .net *"_ivl_0", 0 0, L_0x55cec6f10b90;  1 drivers
v0x55cec6e9f920_0 .net *"_ivl_10", 0 0, L_0x55cec6f10f60;  1 drivers
v0x55cec6e9f540_0 .net *"_ivl_2", 0 0, L_0x55cec6f10c00;  1 drivers
v0x55cec6e9d2c0_0 .net *"_ivl_4", 0 0, L_0x55cec6f10ca0;  1 drivers
v0x55cec6e9c9d0_0 .net *"_ivl_6", 0 0, L_0x55cec6f10d10;  1 drivers
S_0x55cec6e74f80 .scope module, "fa18" "t04_fa" 6 29, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f11610 .functor AND 1, L_0x55cec6f11e40, L_0x55cec6f11f70, C4<1>, C4<1>;
L_0x55cec6f11680 .functor AND 1, L_0x55cec6f11b50, L_0x55cec6f11e40, C4<1>, C4<1>;
L_0x55cec6f11720 .functor OR 1, L_0x55cec6f11610, L_0x55cec6f11680, C4<0>, C4<0>;
L_0x55cec6f11790 .functor AND 1, L_0x55cec6f11b50, L_0x55cec6f11f70, C4<1>, C4<1>;
L_0x55cec6f118d0 .functor OR 1, L_0x55cec6f11720, L_0x55cec6f11790, C4<0>, C4<0>;
L_0x55cec6f119e0 .functor XOR 1, L_0x55cec6f11e40, L_0x55cec6f11f70, C4<0>, C4<0>;
L_0x55cec6f11a90 .functor XOR 1, L_0x55cec6f119e0, L_0x55cec6f11b50, C4<0>, C4<0>;
v0x55cec6e70d10_0 .net "A", 0 0, L_0x55cec6f11e40;  1 drivers
v0x55cec6e9c5f0_0 .net "B", 0 0, L_0x55cec6f11f70;  1 drivers
v0x55cec6e9c6b0_0 .net "Cin", 0 0, L_0x55cec6f11b50;  1 drivers
v0x55cec6e9a370_0 .net "Cout", 0 0, L_0x55cec6f118d0;  1 drivers
v0x55cec6e9a430_0 .net "S", 0 0, L_0x55cec6f11a90;  1 drivers
v0x55cec6e99a80_0 .net *"_ivl_0", 0 0, L_0x55cec6f11610;  1 drivers
v0x55cec6e996a0_0 .net *"_ivl_10", 0 0, L_0x55cec6f119e0;  1 drivers
v0x55cec6e97420_0 .net *"_ivl_2", 0 0, L_0x55cec6f11680;  1 drivers
v0x55cec6e96b30_0 .net *"_ivl_4", 0 0, L_0x55cec6f11720;  1 drivers
v0x55cec6e96750_0 .net *"_ivl_6", 0 0, L_0x55cec6f11790;  1 drivers
S_0x55cec6e757b0 .scope module, "fa19" "t04_fa" 6 30, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f12270 .functor AND 1, L_0x55cec6f128b0, L_0x55cec6f12bc0, C4<1>, C4<1>;
L_0x55cec6f122e0 .functor AND 1, L_0x55cec6f12780, L_0x55cec6f128b0, C4<1>, C4<1>;
L_0x55cec6f12350 .functor OR 1, L_0x55cec6f12270, L_0x55cec6f122e0, C4<0>, C4<0>;
L_0x55cec6f123c0 .functor AND 1, L_0x55cec6f12780, L_0x55cec6f12bc0, C4<1>, C4<1>;
L_0x55cec6f12500 .functor OR 1, L_0x55cec6f12350, L_0x55cec6f123c0, C4<0>, C4<0>;
L_0x55cec6f12610 .functor XOR 1, L_0x55cec6f128b0, L_0x55cec6f12bc0, C4<0>, C4<0>;
L_0x55cec6f126c0 .functor XOR 1, L_0x55cec6f12610, L_0x55cec6f12780, C4<0>, C4<0>;
v0x55cec6e944d0_0 .net "A", 0 0, L_0x55cec6f128b0;  1 drivers
v0x55cec6e94590_0 .net "B", 0 0, L_0x55cec6f12bc0;  1 drivers
v0x55cec6e93be0_0 .net "Cin", 0 0, L_0x55cec6f12780;  1 drivers
v0x55cec6e93800_0 .net "Cout", 0 0, L_0x55cec6f12500;  1 drivers
v0x55cec6e938c0_0 .net "S", 0 0, L_0x55cec6f126c0;  1 drivers
v0x55cec6e91580_0 .net *"_ivl_0", 0 0, L_0x55cec6f12270;  1 drivers
v0x55cec6e90c90_0 .net *"_ivl_10", 0 0, L_0x55cec6f12610;  1 drivers
v0x55cec6e908b0_0 .net *"_ivl_2", 0 0, L_0x55cec6f122e0;  1 drivers
v0x55cec6e8e630_0 .net *"_ivl_4", 0 0, L_0x55cec6f12350;  1 drivers
v0x55cec6e8dd40_0 .net *"_ivl_6", 0 0, L_0x55cec6f123c0;  1 drivers
S_0x55cec6ec1da0 .scope module, "fa2" "t04_fa" 6 13, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f06d80 .functor AND 1, L_0x55cec6f07480, L_0x55cec6f075b0, C4<1>, C4<1>;
L_0x55cec6f06df0 .functor AND 1, L_0x55cec6f07310, L_0x55cec6f07480, C4<1>, C4<1>;
L_0x55cec6f06e90 .functor OR 1, L_0x55cec6f06d80, L_0x55cec6f06df0, C4<0>, C4<0>;
L_0x55cec6f06f50 .functor AND 1, L_0x55cec6f07310, L_0x55cec6f075b0, C4<1>, C4<1>;
L_0x55cec6f07090 .functor OR 1, L_0x55cec6f06e90, L_0x55cec6f06f50, C4<0>, C4<0>;
L_0x55cec6f071a0 .functor XOR 1, L_0x55cec6f07480, L_0x55cec6f075b0, C4<0>, C4<0>;
L_0x55cec6f07250 .functor XOR 1, L_0x55cec6f071a0, L_0x55cec6f07310, C4<0>, C4<0>;
v0x55cec6e70420_0 .net "A", 0 0, L_0x55cec6f07480;  1 drivers
v0x55cec6e8d960_0 .net "B", 0 0, L_0x55cec6f075b0;  1 drivers
v0x55cec6e8da20_0 .net "Cin", 0 0, L_0x55cec6f07310;  1 drivers
v0x55cec6e8b6e0_0 .net "Cout", 0 0, L_0x55cec6f07090;  1 drivers
v0x55cec6e8b7a0_0 .net "S", 0 0, L_0x55cec6f07250;  1 drivers
v0x55cec6e8adf0_0 .net *"_ivl_0", 0 0, L_0x55cec6f06d80;  1 drivers
v0x55cec6e6d300_0 .net *"_ivl_10", 0 0, L_0x55cec6f071a0;  1 drivers
v0x55cec6ecf210_0 .net *"_ivl_2", 0 0, L_0x55cec6f06df0;  1 drivers
v0x55cec6e55390_0 .net *"_ivl_4", 0 0, L_0x55cec6f06e90;  1 drivers
v0x55cec6ec25d0_0 .net *"_ivl_6", 0 0, L_0x55cec6f06f50;  1 drivers
S_0x55cec6ebee50 .scope module, "fa20" "t04_fa" 6 31, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f12cf0 .functor AND 1, L_0x55cec6f13550, L_0x55cec6f13680, C4<1>, C4<1>;
L_0x55cec6f12d60 .functor AND 1, L_0x55cec6f13230, L_0x55cec6f13550, C4<1>, C4<1>;
L_0x55cec6f12e00 .functor OR 1, L_0x55cec6f12cf0, L_0x55cec6f12d60, C4<0>, C4<0>;
L_0x55cec6f12e70 .functor AND 1, L_0x55cec6f13230, L_0x55cec6f13680, C4<1>, C4<1>;
L_0x55cec6f12fb0 .functor OR 1, L_0x55cec6f12e00, L_0x55cec6f12e70, C4<0>, C4<0>;
L_0x55cec6f130c0 .functor XOR 1, L_0x55cec6f13550, L_0x55cec6f13680, C4<0>, C4<0>;
L_0x55cec6f13170 .functor XOR 1, L_0x55cec6f130c0, L_0x55cec6f13230, C4<0>, C4<0>;
v0x55cec6ebf680_0 .net "A", 0 0, L_0x55cec6f13550;  1 drivers
v0x55cec6ebf760_0 .net "B", 0 0, L_0x55cec6f13680;  1 drivers
v0x55cec6ebbf00_0 .net "Cin", 0 0, L_0x55cec6f13230;  1 drivers
v0x55cec6ebbfd0_0 .net "Cout", 0 0, L_0x55cec6f12fb0;  1 drivers
v0x55cec6ebc730_0 .net "S", 0 0, L_0x55cec6f13170;  1 drivers
v0x55cec6eb8fb0_0 .net *"_ivl_0", 0 0, L_0x55cec6f12cf0;  1 drivers
v0x55cec6eb9090_0 .net *"_ivl_10", 0 0, L_0x55cec6f130c0;  1 drivers
v0x55cec6eb97e0_0 .net *"_ivl_2", 0 0, L_0x55cec6f12d60;  1 drivers
v0x55cec6eb98a0_0 .net *"_ivl_4", 0 0, L_0x55cec6f12e00;  1 drivers
v0x55cec6eb6060_0 .net *"_ivl_6", 0 0, L_0x55cec6f12e70;  1 drivers
S_0x55cec6eb6890 .scope module, "fa21" "t04_fa" 6 32, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f139b0 .functor AND 1, L_0x55cec6f13ff0, L_0x55cec6f14330, C4<1>, C4<1>;
L_0x55cec6f13a20 .functor AND 1, L_0x55cec6f13ec0, L_0x55cec6f13ff0, C4<1>, C4<1>;
L_0x55cec6f13a90 .functor OR 1, L_0x55cec6f139b0, L_0x55cec6f13a20, C4<0>, C4<0>;
L_0x55cec6f13b00 .functor AND 1, L_0x55cec6f13ec0, L_0x55cec6f14330, C4<1>, C4<1>;
L_0x55cec6f13c40 .functor OR 1, L_0x55cec6f13a90, L_0x55cec6f13b00, C4<0>, C4<0>;
L_0x55cec6f13d50 .functor XOR 1, L_0x55cec6f13ff0, L_0x55cec6f14330, C4<0>, C4<0>;
L_0x55cec6f13e00 .functor XOR 1, L_0x55cec6f13d50, L_0x55cec6f13ec0, C4<0>, C4<0>;
v0x55cec6eb3110_0 .net "A", 0 0, L_0x55cec6f13ff0;  1 drivers
v0x55cec6eb31d0_0 .net "B", 0 0, L_0x55cec6f14330;  1 drivers
v0x55cec6eb3940_0 .net "Cin", 0 0, L_0x55cec6f13ec0;  1 drivers
v0x55cec6eb3a10_0 .net "Cout", 0 0, L_0x55cec6f13c40;  1 drivers
v0x55cec6eb01c0_0 .net "S", 0 0, L_0x55cec6f13e00;  1 drivers
v0x55cec6eb09f0_0 .net *"_ivl_0", 0 0, L_0x55cec6f139b0;  1 drivers
v0x55cec6eb0ad0_0 .net *"_ivl_10", 0 0, L_0x55cec6f13d50;  1 drivers
v0x55cec6ead270_0 .net *"_ivl_2", 0 0, L_0x55cec6f13a20;  1 drivers
v0x55cec6ead350_0 .net *"_ivl_4", 0 0, L_0x55cec6f13a90;  1 drivers
v0x55cec6eadaa0_0 .net *"_ivl_6", 0 0, L_0x55cec6f13b00;  1 drivers
S_0x55cec6eaa320 .scope module, "fa22" "t04_fa" 6 33, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f14460 .functor AND 1, L_0x55cec6f14cc0, L_0x55cec6f14df0, C4<1>, C4<1>;
L_0x55cec6f144d0 .functor AND 1, L_0x55cec6f14970, L_0x55cec6f14cc0, C4<1>, C4<1>;
L_0x55cec6f14540 .functor OR 1, L_0x55cec6f14460, L_0x55cec6f144d0, C4<0>, C4<0>;
L_0x55cec6f145b0 .functor AND 1, L_0x55cec6f14970, L_0x55cec6f14df0, C4<1>, C4<1>;
L_0x55cec6f146f0 .functor OR 1, L_0x55cec6f14540, L_0x55cec6f145b0, C4<0>, C4<0>;
L_0x55cec6f14800 .functor XOR 1, L_0x55cec6f14cc0, L_0x55cec6f14df0, C4<0>, C4<0>;
L_0x55cec6f148b0 .functor XOR 1, L_0x55cec6f14800, L_0x55cec6f14970, C4<0>, C4<0>;
v0x55cec6eaab50_0 .net "A", 0 0, L_0x55cec6f14cc0;  1 drivers
v0x55cec6eaac10_0 .net "B", 0 0, L_0x55cec6f14df0;  1 drivers
v0x55cec6ea73d0_0 .net "Cin", 0 0, L_0x55cec6f14970;  1 drivers
v0x55cec6ea74a0_0 .net "Cout", 0 0, L_0x55cec6f146f0;  1 drivers
v0x55cec6ea7c00_0 .net "S", 0 0, L_0x55cec6f148b0;  1 drivers
v0x55cec6e72030_0 .net *"_ivl_0", 0 0, L_0x55cec6f14460;  1 drivers
v0x55cec6e72110_0 .net *"_ivl_10", 0 0, L_0x55cec6f14800;  1 drivers
v0x55cec6e72860_0 .net *"_ivl_2", 0 0, L_0x55cec6f144d0;  1 drivers
v0x55cec6e72940_0 .net *"_ivl_4", 0 0, L_0x55cec6f14540;  1 drivers
v0x55cec6ea4480_0 .net *"_ivl_6", 0 0, L_0x55cec6f145b0;  1 drivers
S_0x55cec6ea4cb0 .scope module, "fa23" "t04_fa" 6 34, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f15150 .functor AND 1, L_0x55cec6f156d0, L_0x55cec6f15a40, C4<1>, C4<1>;
L_0x55cec6f151c0 .functor AND 1, L_0x55cec6f155a0, L_0x55cec6f156d0, C4<1>, C4<1>;
L_0x55cec6f15230 .functor OR 1, L_0x55cec6f15150, L_0x55cec6f151c0, C4<0>, C4<0>;
L_0x55cec6f152a0 .functor AND 1, L_0x55cec6f155a0, L_0x55cec6f15a40, C4<1>, C4<1>;
L_0x55cec6f15360 .functor OR 1, L_0x55cec6f15230, L_0x55cec6f152a0, C4<0>, C4<0>;
L_0x55cec6f15470 .functor XOR 1, L_0x55cec6f156d0, L_0x55cec6f15a40, C4<0>, C4<0>;
L_0x55cec6f154e0 .functor XOR 1, L_0x55cec6f15470, L_0x55cec6f155a0, C4<0>, C4<0>;
v0x55cec6ea1530_0 .net "A", 0 0, L_0x55cec6f156d0;  1 drivers
v0x55cec6ea15f0_0 .net "B", 0 0, L_0x55cec6f15a40;  1 drivers
v0x55cec6ea1d60_0 .net "Cin", 0 0, L_0x55cec6f155a0;  1 drivers
v0x55cec6ea1e30_0 .net "Cout", 0 0, L_0x55cec6f15360;  1 drivers
v0x55cec6e9e5e0_0 .net "S", 0 0, L_0x55cec6f154e0;  1 drivers
v0x55cec6e9ee10_0 .net *"_ivl_0", 0 0, L_0x55cec6f15150;  1 drivers
v0x55cec6e9eef0_0 .net *"_ivl_10", 0 0, L_0x55cec6f15470;  1 drivers
v0x55cec6e9b690_0 .net *"_ivl_2", 0 0, L_0x55cec6f151c0;  1 drivers
v0x55cec6e9b770_0 .net *"_ivl_4", 0 0, L_0x55cec6f15230;  1 drivers
v0x55cec6e9bec0_0 .net *"_ivl_6", 0 0, L_0x55cec6f152a0;  1 drivers
S_0x55cec6e98740 .scope module, "fa24" "t04_fa" 6 35, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f15b70 .functor AND 1, L_0x55cec6f163e0, L_0x55cec6f16510, C4<1>, C4<1>;
L_0x55cec6f15be0 .functor AND 1, L_0x55cec6f16060, L_0x55cec6f163e0, C4<1>, C4<1>;
L_0x55cec6f15c50 .functor OR 1, L_0x55cec6f15b70, L_0x55cec6f15be0, C4<0>, C4<0>;
L_0x55cec6f15d10 .functor AND 1, L_0x55cec6f16060, L_0x55cec6f16510, C4<1>, C4<1>;
L_0x55cec6f15e20 .functor OR 1, L_0x55cec6f15c50, L_0x55cec6f15d10, C4<0>, C4<0>;
L_0x55cec6f15f30 .functor XOR 1, L_0x55cec6f163e0, L_0x55cec6f16510, C4<0>, C4<0>;
L_0x55cec6f15fa0 .functor XOR 1, L_0x55cec6f15f30, L_0x55cec6f16060, C4<0>, C4<0>;
v0x55cec6e98f70_0 .net "A", 0 0, L_0x55cec6f163e0;  1 drivers
v0x55cec6e99050_0 .net "B", 0 0, L_0x55cec6f16510;  1 drivers
v0x55cec6e957f0_0 .net "Cin", 0 0, L_0x55cec6f16060;  1 drivers
v0x55cec6e958c0_0 .net "Cout", 0 0, L_0x55cec6f15e20;  1 drivers
v0x55cec6e96020_0 .net "S", 0 0, L_0x55cec6f15fa0;  1 drivers
v0x55cec6e928a0_0 .net *"_ivl_0", 0 0, L_0x55cec6f15b70;  1 drivers
v0x55cec6e92980_0 .net *"_ivl_10", 0 0, L_0x55cec6f15f30;  1 drivers
v0x55cec6e930d0_0 .net *"_ivl_2", 0 0, L_0x55cec6f15be0;  1 drivers
v0x55cec6e93190_0 .net *"_ivl_4", 0 0, L_0x55cec6f15c50;  1 drivers
v0x55cec6e8f950_0 .net *"_ivl_6", 0 0, L_0x55cec6f15d10;  1 drivers
S_0x55cec6e90180 .scope module, "fa25" "t04_fa" 6 36, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f168a0 .functor AND 1, L_0x55cec6f16e70, L_0x55cec6f17210, C4<1>, C4<1>;
L_0x55cec6f16910 .functor AND 1, L_0x55cec6f16d40, L_0x55cec6f16e70, C4<1>, C4<1>;
L_0x55cec6f16980 .functor OR 1, L_0x55cec6f168a0, L_0x55cec6f16910, C4<0>, C4<0>;
L_0x55cec6f169f0 .functor AND 1, L_0x55cec6f16d40, L_0x55cec6f17210, C4<1>, C4<1>;
L_0x55cec6f16b00 .functor OR 1, L_0x55cec6f16980, L_0x55cec6f169f0, C4<0>, C4<0>;
L_0x55cec6f16c10 .functor XOR 1, L_0x55cec6f16e70, L_0x55cec6f17210, C4<0>, C4<0>;
L_0x55cec6f16c80 .functor XOR 1, L_0x55cec6f16c10, L_0x55cec6f16d40, C4<0>, C4<0>;
v0x55cec6e8ca00_0 .net "A", 0 0, L_0x55cec6f16e70;  1 drivers
v0x55cec6e8cac0_0 .net "B", 0 0, L_0x55cec6f17210;  1 drivers
v0x55cec6e60260_0 .net "Cin", 0 0, L_0x55cec6f16d40;  1 drivers
v0x55cec6e60330_0 .net "Cout", 0 0, L_0x55cec6f16b00;  1 drivers
v0x55cec6e88290_0 .net "S", 0 0, L_0x55cec6f16c80;  1 drivers
v0x55cec6e883a0_0 .net *"_ivl_0", 0 0, L_0x55cec6f168a0;  1 drivers
v0x55cec6e85340_0 .net *"_ivl_10", 0 0, L_0x55cec6f16c10;  1 drivers
v0x55cec6e85420_0 .net *"_ivl_2", 0 0, L_0x55cec6f16910;  1 drivers
v0x55cec6e823f0_0 .net *"_ivl_4", 0 0, L_0x55cec6f16980;  1 drivers
v0x55cec6e824d0_0 .net *"_ivl_6", 0 0, L_0x55cec6f169f0;  1 drivers
S_0x55cec6e7f4a0 .scope module, "fa26" "t04_fa" 6 37, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f17340 .functor AND 1, L_0x55cec6f17b90, L_0x55cec6f17cc0, C4<1>, C4<1>;
L_0x55cec6f173b0 .functor AND 1, L_0x55cec6f177e0, L_0x55cec6f17b90, C4<1>, C4<1>;
L_0x55cec6f17420 .functor OR 1, L_0x55cec6f17340, L_0x55cec6f173b0, C4<0>, C4<0>;
L_0x55cec6f17490 .functor AND 1, L_0x55cec6f177e0, L_0x55cec6f17cc0, C4<1>, C4<1>;
L_0x55cec6f175a0 .functor OR 1, L_0x55cec6f17420, L_0x55cec6f17490, C4<0>, C4<0>;
L_0x55cec6f176b0 .functor XOR 1, L_0x55cec6f17b90, L_0x55cec6f17cc0, C4<0>, C4<0>;
L_0x55cec6f17720 .functor XOR 1, L_0x55cec6f176b0, L_0x55cec6f177e0, C4<0>, C4<0>;
v0x55cec6e7c550_0 .net "A", 0 0, L_0x55cec6f17b90;  1 drivers
v0x55cec6e7c610_0 .net "B", 0 0, L_0x55cec6f17cc0;  1 drivers
v0x55cec6e79600_0 .net "Cin", 0 0, L_0x55cec6f177e0;  1 drivers
v0x55cec6e796d0_0 .net "Cout", 0 0, L_0x55cec6f175a0;  1 drivers
v0x55cec6e766b0_0 .net "S", 0 0, L_0x55cec6f17720;  1 drivers
v0x55cec6e76770_0 .net *"_ivl_0", 0 0, L_0x55cec6f17340;  1 drivers
v0x55cec6ec7c40_0 .net *"_ivl_10", 0 0, L_0x55cec6f176b0;  1 drivers
v0x55cec6ec7d20_0 .net *"_ivl_2", 0 0, L_0x55cec6f173b0;  1 drivers
v0x55cec6ec6420_0 .net *"_ivl_4", 0 0, L_0x55cec6f17420;  1 drivers
v0x55cec6ec34d0_0 .net *"_ivl_6", 0 0, L_0x55cec6f17490;  1 drivers
S_0x55cec6ec0580 .scope module, "fa27" "t04_fa" 6 38, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f18080 .functor AND 1, L_0x55cec6f18650, L_0x55cec6f18a20, C4<1>, C4<1>;
L_0x55cec6f180f0 .functor AND 1, L_0x55cec6f18520, L_0x55cec6f18650, C4<1>, C4<1>;
L_0x55cec6f18160 .functor OR 1, L_0x55cec6f18080, L_0x55cec6f180f0, C4<0>, C4<0>;
L_0x55cec6f181d0 .functor AND 1, L_0x55cec6f18520, L_0x55cec6f18a20, C4<1>, C4<1>;
L_0x55cec6f182e0 .functor OR 1, L_0x55cec6f18160, L_0x55cec6f181d0, C4<0>, C4<0>;
L_0x55cec6f183f0 .functor XOR 1, L_0x55cec6f18650, L_0x55cec6f18a20, C4<0>, C4<0>;
L_0x55cec6f18460 .functor XOR 1, L_0x55cec6f183f0, L_0x55cec6f18520, C4<0>, C4<0>;
v0x55cec6ebd630_0 .net "A", 0 0, L_0x55cec6f18650;  1 drivers
v0x55cec6ebd710_0 .net "B", 0 0, L_0x55cec6f18a20;  1 drivers
v0x55cec6eba6e0_0 .net "Cin", 0 0, L_0x55cec6f18520;  1 drivers
v0x55cec6eba780_0 .net "Cout", 0 0, L_0x55cec6f182e0;  1 drivers
v0x55cec6e73760_0 .net "S", 0 0, L_0x55cec6f18460;  1 drivers
v0x55cec6e73820_0 .net *"_ivl_0", 0 0, L_0x55cec6f18080;  1 drivers
v0x55cec6eb7790_0 .net *"_ivl_10", 0 0, L_0x55cec6f183f0;  1 drivers
v0x55cec6eb7870_0 .net *"_ivl_2", 0 0, L_0x55cec6f180f0;  1 drivers
v0x55cec6eb4840_0 .net *"_ivl_4", 0 0, L_0x55cec6f18160;  1 drivers
v0x55cec6eb18f0_0 .net *"_ivl_6", 0 0, L_0x55cec6f181d0;  1 drivers
S_0x55cec6eae9a0 .scope module, "fa28" "t04_fa" 6 39, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f18b50 .functor AND 1, L_0x55cec6f19400, L_0x55cec6f19530, C4<1>, C4<1>;
L_0x55cec6f18bc0 .functor AND 1, L_0x55cec6f19020, L_0x55cec6f19400, C4<1>, C4<1>;
L_0x55cec6f18c30 .functor OR 1, L_0x55cec6f18b50, L_0x55cec6f18bc0, C4<0>, C4<0>;
L_0x55cec6f18ca0 .functor AND 1, L_0x55cec6f19020, L_0x55cec6f19530, C4<1>, C4<1>;
L_0x55cec6f18db0 .functor OR 1, L_0x55cec6f18c30, L_0x55cec6f18ca0, C4<0>, C4<0>;
L_0x55cec6f18ec0 .functor XOR 1, L_0x55cec6f19400, L_0x55cec6f19530, C4<0>, C4<0>;
L_0x55cec6f18f30 .functor XOR 1, L_0x55cec6f18ec0, L_0x55cec6f19020, C4<0>, C4<0>;
v0x55cec6eaba50_0 .net "A", 0 0, L_0x55cec6f19400;  1 drivers
v0x55cec6eabb30_0 .net "B", 0 0, L_0x55cec6f19530;  1 drivers
v0x55cec6ea8b00_0 .net "Cin", 0 0, L_0x55cec6f19020;  1 drivers
v0x55cec6ea8ba0_0 .net "Cout", 0 0, L_0x55cec6f18db0;  1 drivers
v0x55cec6ea5bb0_0 .net "S", 0 0, L_0x55cec6f18f30;  1 drivers
v0x55cec6ea5c70_0 .net *"_ivl_0", 0 0, L_0x55cec6f18b50;  1 drivers
v0x55cec6ea2c60_0 .net *"_ivl_10", 0 0, L_0x55cec6f18ec0;  1 drivers
v0x55cec6ea2d40_0 .net *"_ivl_2", 0 0, L_0x55cec6f18bc0;  1 drivers
v0x55cec6e9fd10_0 .net *"_ivl_4", 0 0, L_0x55cec6f18c30;  1 drivers
v0x55cec6e9cdc0_0 .net *"_ivl_6", 0 0, L_0x55cec6f18ca0;  1 drivers
S_0x55cec6e70810 .scope module, "fa29" "t04_fa" 6 40, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f19920 .functor AND 1, L_0x55cec6f19fb0, L_0x55cec6f1a3b0, C4<1>, C4<1>;
L_0x55cec6f199f0 .functor AND 1, L_0x55cec6f19e80, L_0x55cec6f19fb0, C4<1>, C4<1>;
L_0x55cec6f19a90 .functor OR 1, L_0x55cec6f19920, L_0x55cec6f199f0, C4<0>, C4<0>;
L_0x55cec6f19b00 .functor AND 1, L_0x55cec6f19e80, L_0x55cec6f1a3b0, C4<1>, C4<1>;
L_0x55cec6f19c40 .functor OR 1, L_0x55cec6f19a90, L_0x55cec6f19b00, C4<0>, C4<0>;
L_0x55cec6f19d50 .functor XOR 1, L_0x55cec6f19fb0, L_0x55cec6f1a3b0, C4<0>, C4<0>;
L_0x55cec6f19dc0 .functor XOR 1, L_0x55cec6f19d50, L_0x55cec6f19e80, C4<0>, C4<0>;
v0x55cec6e99e70_0 .net "A", 0 0, L_0x55cec6f19fb0;  1 drivers
v0x55cec6e99f50_0 .net "B", 0 0, L_0x55cec6f1a3b0;  1 drivers
v0x55cec6e96f20_0 .net "Cin", 0 0, L_0x55cec6f19e80;  1 drivers
v0x55cec6e96fc0_0 .net "Cout", 0 0, L_0x55cec6f19c40;  1 drivers
v0x55cec6e93fd0_0 .net "S", 0 0, L_0x55cec6f19dc0;  1 drivers
v0x55cec6e94090_0 .net *"_ivl_0", 0 0, L_0x55cec6f19920;  1 drivers
v0x55cec6e91080_0 .net *"_ivl_10", 0 0, L_0x55cec6f19d50;  1 drivers
v0x55cec6e91160_0 .net *"_ivl_2", 0 0, L_0x55cec6f199f0;  1 drivers
v0x55cec6e8e130_0 .net *"_ivl_4", 0 0, L_0x55cec6f19a90;  1 drivers
v0x55cec6e8b1e0_0 .net *"_ivl_6", 0 0, L_0x55cec6f19b00;  1 drivers
S_0x55cec6e5f3f0 .scope module, "fa3" "t04_fa" 6 14, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f07730 .functor AND 1, L_0x55cec6f07dc0, L_0x55cec6f08060, C4<1>, C4<1>;
L_0x55cec6f077a0 .functor AND 1, L_0x55cec6f07c90, L_0x55cec6f07dc0, C4<1>, C4<1>;
L_0x55cec6f07810 .functor OR 1, L_0x55cec6f07730, L_0x55cec6f077a0, C4<0>, C4<0>;
L_0x55cec6f078d0 .functor AND 1, L_0x55cec6f07c90, L_0x55cec6f08060, C4<1>, C4<1>;
L_0x55cec6f07a10 .functor OR 1, L_0x55cec6f07810, L_0x55cec6f078d0, C4<0>, C4<0>;
L_0x55cec6f07b20 .functor XOR 1, L_0x55cec6f07dc0, L_0x55cec6f08060, C4<0>, C4<0>;
L_0x55cec6f07bd0 .functor XOR 1, L_0x55cec6f07b20, L_0x55cec6f07c90, C4<0>, C4<0>;
v0x55cec6ec8530_0 .net "A", 0 0, L_0x55cec6f07dc0;  1 drivers
v0x55cec6ec8610_0 .net "B", 0 0, L_0x55cec6f08060;  1 drivers
v0x55cec6ec86d0_0 .net "Cin", 0 0, L_0x55cec6f07c90;  1 drivers
v0x55cec6d6a6f0_0 .net "Cout", 0 0, L_0x55cec6f07a10;  1 drivers
v0x55cec6d6a7b0_0 .net "S", 0 0, L_0x55cec6f07bd0;  1 drivers
v0x55cec6d6a870_0 .net *"_ivl_0", 0 0, L_0x55cec6f07730;  1 drivers
v0x55cec6d6a950_0 .net *"_ivl_10", 0 0, L_0x55cec6f07b20;  1 drivers
v0x55cec6d6aa30_0 .net *"_ivl_2", 0 0, L_0x55cec6f077a0;  1 drivers
v0x55cec6d54000_0 .net *"_ivl_4", 0 0, L_0x55cec6f07810;  1 drivers
v0x55cec6d54170_0 .net *"_ivl_6", 0 0, L_0x55cec6f078d0;  1 drivers
S_0x55cec6d542f0 .scope module, "fa30" "t04_fa" 6 41, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f1a4e0 .functor AND 1, L_0x55cec6f1adf0, L_0x55cec6f1af20, C4<1>, C4<1>;
L_0x55cec6f1a550 .functor AND 1, L_0x55cec6f1a9e0, L_0x55cec6f1adf0, C4<1>, C4<1>;
L_0x55cec6f1a5f0 .functor OR 1, L_0x55cec6f1a4e0, L_0x55cec6f1a550, C4<0>, C4<0>;
L_0x55cec6f1a660 .functor AND 1, L_0x55cec6f1a9e0, L_0x55cec6f1af20, C4<1>, C4<1>;
L_0x55cec6f1a7a0 .functor OR 1, L_0x55cec6f1a5f0, L_0x55cec6f1a660, C4<0>, C4<0>;
L_0x55cec6f1a8b0 .functor XOR 1, L_0x55cec6f1adf0, L_0x55cec6f1af20, C4<0>, C4<0>;
L_0x55cec6f1a920 .functor XOR 1, L_0x55cec6f1a8b0, L_0x55cec6f1a9e0, C4<0>, C4<0>;
v0x55cec6d654c0_0 .net "A", 0 0, L_0x55cec6f1adf0;  1 drivers
v0x55cec6d655a0_0 .net "B", 0 0, L_0x55cec6f1af20;  1 drivers
v0x55cec6d65660_0 .net "Cin", 0 0, L_0x55cec6f1a9e0;  1 drivers
v0x55cec6d65700_0 .net "Cout", 0 0, L_0x55cec6f1a7a0;  1 drivers
v0x55cec6d657c0_0 .net "S", 0 0, L_0x55cec6f1a920;  1 drivers
v0x55cec6d85b00_0 .net *"_ivl_0", 0 0, L_0x55cec6f1a4e0;  1 drivers
v0x55cec6d85be0_0 .net *"_ivl_10", 0 0, L_0x55cec6f1a8b0;  1 drivers
v0x55cec6d85cc0_0 .net *"_ivl_2", 0 0, L_0x55cec6f1a550;  1 drivers
v0x55cec6d85da0_0 .net *"_ivl_4", 0 0, L_0x55cec6f1a5f0;  1 drivers
v0x55cec6d78b80_0 .net *"_ivl_6", 0 0, L_0x55cec6f1a660;  1 drivers
S_0x55cec6d78d00 .scope module, "fa31" "t04_fa" 6 42, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f1bca0 .functor AND 1, L_0x55cec6f1cac0, L_0x55cec6f1cbf0, C4<1>, C4<1>;
L_0x55cec6f1bd10 .functor AND 1, L_0x55cec6f1c280, L_0x55cec6f1cac0, C4<1>, C4<1>;
L_0x55cec6f1bdd0 .functor OR 1, L_0x55cec6f1bca0, L_0x55cec6f1bd10, C4<0>, C4<0>;
L_0x55cec6f1bee0 .functor AND 1, L_0x55cec6f1c280, L_0x55cec6f1cbf0, C4<1>, C4<1>;
L_0x55cec6f1bff0 .functor OR 1, L_0x55cec6f1bdd0, L_0x55cec6f1bee0, C4<0>, C4<0>;
L_0x55cec6f1c150 .functor XOR 1, L_0x55cec6f1cac0, L_0x55cec6f1cbf0, C4<0>, C4<0>;
L_0x55cec6f1c1c0 .functor XOR 1, L_0x55cec6f1c150, L_0x55cec6f1c280, C4<0>, C4<0>;
v0x55cec6d78e90_0 .net "A", 0 0, L_0x55cec6f1cac0;  1 drivers
v0x55cec6d81610_0 .net "B", 0 0, L_0x55cec6f1cbf0;  1 drivers
v0x55cec6d816d0_0 .net "Cin", 0 0, L_0x55cec6f1c280;  1 drivers
v0x55cec6d81770_0 .net "Cout", 0 0, L_0x55cec6f1bff0;  alias, 1 drivers
v0x55cec6d81830_0 .net "S", 0 0, L_0x55cec6f1c1c0;  1 drivers
v0x55cec6d81940_0 .net *"_ivl_0", 0 0, L_0x55cec6f1bca0;  1 drivers
v0x55cec6ceb9f0_0 .net *"_ivl_10", 0 0, L_0x55cec6f1c150;  1 drivers
v0x55cec6cebad0_0 .net *"_ivl_2", 0 0, L_0x55cec6f1bd10;  1 drivers
v0x55cec6cebbb0_0 .net *"_ivl_4", 0 0, L_0x55cec6f1bdd0;  1 drivers
v0x55cec6cebc90_0 .net *"_ivl_6", 0 0, L_0x55cec6f1bee0;  1 drivers
S_0x55cec6d91940 .scope module, "fa4" "t04_fa" 6 15, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f08190 .functor AND 1, L_0x55cec6f08830, L_0x55cec6f08960, C4<1>, C4<1>;
L_0x55cec6f08200 .functor AND 1, L_0x55cec6f08600, L_0x55cec6f08830, C4<1>, C4<1>;
L_0x55cec6f08270 .functor OR 1, L_0x55cec6f08190, L_0x55cec6f08200, C4<0>, C4<0>;
L_0x55cec6f082e0 .functor AND 1, L_0x55cec6f08600, L_0x55cec6f08960, C4<1>, C4<1>;
L_0x55cec6f08380 .functor OR 1, L_0x55cec6f08270, L_0x55cec6f082e0, C4<0>, C4<0>;
L_0x55cec6f08490 .functor XOR 1, L_0x55cec6f08830, L_0x55cec6f08960, C4<0>, C4<0>;
L_0x55cec6f08540 .functor XOR 1, L_0x55cec6f08490, L_0x55cec6f08600, C4<0>, C4<0>;
v0x55cec6d91ad0_0 .net "A", 0 0, L_0x55cec6f08830;  1 drivers
v0x55cec6d91bb0_0 .net "B", 0 0, L_0x55cec6f08960;  1 drivers
v0x55cec6d91c70_0 .net "Cin", 0 0, L_0x55cec6f08600;  1 drivers
v0x55cec6d91d10_0 .net "Cout", 0 0, L_0x55cec6f08380;  1 drivers
v0x55cec6d894a0_0 .net "S", 0 0, L_0x55cec6f08540;  1 drivers
v0x55cec6d89590_0 .net *"_ivl_0", 0 0, L_0x55cec6f08190;  1 drivers
v0x55cec6d89670_0 .net *"_ivl_10", 0 0, L_0x55cec6f08490;  1 drivers
v0x55cec6d89750_0 .net *"_ivl_2", 0 0, L_0x55cec6f08200;  1 drivers
v0x55cec6d89830_0 .net *"_ivl_4", 0 0, L_0x55cec6f08270;  1 drivers
v0x55cec6dbe160_0 .net *"_ivl_6", 0 0, L_0x55cec6f082e0;  1 drivers
S_0x55cec6dbe2e0 .scope module, "fa5" "t04_fa" 6 16, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f087c0 .functor AND 1, L_0x55cec6f09090, L_0x55cec6f09250, C4<1>, C4<1>;
L_0x55cec6f08b10 .functor AND 1, L_0x55cec6f08f60, L_0x55cec6f09090, C4<1>, C4<1>;
L_0x55cec6f08b80 .functor OR 1, L_0x55cec6f087c0, L_0x55cec6f08b10, C4<0>, C4<0>;
L_0x55cec6f08bf0 .functor AND 1, L_0x55cec6f08f60, L_0x55cec6f09250, C4<1>, C4<1>;
L_0x55cec6f08ce0 .functor OR 1, L_0x55cec6f08b80, L_0x55cec6f08bf0, C4<0>, C4<0>;
L_0x55cec6f08df0 .functor XOR 1, L_0x55cec6f09090, L_0x55cec6f09250, C4<0>, C4<0>;
L_0x55cec6f08ea0 .functor XOR 1, L_0x55cec6f08df0, L_0x55cec6f08f60, C4<0>, C4<0>;
v0x55cec6dbe470_0 .net "A", 0 0, L_0x55cec6f09090;  1 drivers
v0x55cec6dbf9c0_0 .net "B", 0 0, L_0x55cec6f09250;  1 drivers
v0x55cec6dbfa80_0 .net "Cin", 0 0, L_0x55cec6f08f60;  1 drivers
v0x55cec6dbfb50_0 .net "Cout", 0 0, L_0x55cec6f08ce0;  1 drivers
v0x55cec6dbfc10_0 .net "S", 0 0, L_0x55cec6f08ea0;  1 drivers
v0x55cec6dbfcd0_0 .net *"_ivl_0", 0 0, L_0x55cec6f087c0;  1 drivers
v0x55cec6dd9f40_0 .net *"_ivl_10", 0 0, L_0x55cec6f08df0;  1 drivers
v0x55cec6dda020_0 .net *"_ivl_2", 0 0, L_0x55cec6f08b10;  1 drivers
v0x55cec6dda100_0 .net *"_ivl_4", 0 0, L_0x55cec6f08b80;  1 drivers
v0x55cec6dda1e0_0 .net *"_ivl_6", 0 0, L_0x55cec6f08bf0;  1 drivers
S_0x55cec6e11e20 .scope module, "fa6" "t04_fa" 6 17, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f09380 .functor AND 1, L_0x55cec6f09a60, L_0x55cec6f09b00, C4<1>, C4<1>;
L_0x55cec6f093f0 .functor AND 1, L_0x55cec6f09890, L_0x55cec6f09a60, C4<1>, C4<1>;
L_0x55cec6f09460 .functor OR 1, L_0x55cec6f09380, L_0x55cec6f093f0, C4<0>, C4<0>;
L_0x55cec6f094d0 .functor AND 1, L_0x55cec6f09890, L_0x55cec6f09b00, C4<1>, C4<1>;
L_0x55cec6f09610 .functor OR 1, L_0x55cec6f09460, L_0x55cec6f094d0, C4<0>, C4<0>;
L_0x55cec6f09720 .functor XOR 1, L_0x55cec6f09a60, L_0x55cec6f09b00, C4<0>, C4<0>;
L_0x55cec6f097d0 .functor XOR 1, L_0x55cec6f09720, L_0x55cec6f09890, C4<0>, C4<0>;
v0x55cec6e11fb0_0 .net "A", 0 0, L_0x55cec6f09a60;  1 drivers
v0x55cec6e12090_0 .net "B", 0 0, L_0x55cec6f09b00;  1 drivers
v0x55cec6e12150_0 .net "Cin", 0 0, L_0x55cec6f09890;  1 drivers
v0x55cec6e05ab0_0 .net "Cout", 0 0, L_0x55cec6f09610;  1 drivers
v0x55cec6e05b70_0 .net "S", 0 0, L_0x55cec6f097d0;  1 drivers
v0x55cec6e05c80_0 .net *"_ivl_0", 0 0, L_0x55cec6f09380;  1 drivers
v0x55cec6e05d60_0 .net *"_ivl_10", 0 0, L_0x55cec6f09720;  1 drivers
v0x55cec6e05e40_0 .net *"_ivl_2", 0 0, L_0x55cec6f093f0;  1 drivers
v0x55cec6dfa230_0 .net *"_ivl_4", 0 0, L_0x55cec6f09460;  1 drivers
v0x55cec6dfa3a0_0 .net *"_ivl_6", 0 0, L_0x55cec6f094d0;  1 drivers
S_0x55cec6dfa520 .scope module, "fa7" "t04_fa" 6 18, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f09ce0 .functor AND 1, L_0x55cec6f0a2b0, L_0x55cec6f0a4a0, C4<1>, C4<1>;
L_0x55cec6f09d50 .functor AND 1, L_0x55cec6f099c0, L_0x55cec6f0a2b0, C4<1>, C4<1>;
L_0x55cec6f09df0 .functor OR 1, L_0x55cec6f09ce0, L_0x55cec6f09d50, C4<0>, C4<0>;
L_0x55cec6f09e60 .functor AND 1, L_0x55cec6f099c0, L_0x55cec6f0a4a0, C4<1>, C4<1>;
L_0x55cec6f09fa0 .functor OR 1, L_0x55cec6f09df0, L_0x55cec6f09e60, C4<0>, C4<0>;
L_0x55cec6f0a0b0 .functor XOR 1, L_0x55cec6f0a2b0, L_0x55cec6f0a4a0, C4<0>, C4<0>;
L_0x55cec6f0a160 .functor XOR 1, L_0x55cec6f0a0b0, L_0x55cec6f099c0, C4<0>, C4<0>;
v0x55cec6e22f10_0 .net "A", 0 0, L_0x55cec6f0a2b0;  1 drivers
v0x55cec6e22ff0_0 .net "B", 0 0, L_0x55cec6f0a4a0;  1 drivers
v0x55cec6e230b0_0 .net "Cin", 0 0, L_0x55cec6f099c0;  1 drivers
v0x55cec6e23180_0 .net "Cout", 0 0, L_0x55cec6f09fa0;  1 drivers
v0x55cec6e23240_0 .net "S", 0 0, L_0x55cec6f0a160;  1 drivers
v0x55cec6df86d0_0 .net *"_ivl_0", 0 0, L_0x55cec6f09ce0;  1 drivers
v0x55cec6df87b0_0 .net *"_ivl_10", 0 0, L_0x55cec6f0a0b0;  1 drivers
v0x55cec6df8890_0 .net *"_ivl_2", 0 0, L_0x55cec6f09d50;  1 drivers
v0x55cec6df8970_0 .net *"_ivl_4", 0 0, L_0x55cec6f09df0;  1 drivers
v0x55cec6de40f0_0 .net *"_ivl_6", 0 0, L_0x55cec6f09e60;  1 drivers
S_0x55cec6de4270 .scope module, "fa8" "t04_fa" 6 19, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0a6e0 .functor AND 1, L_0x55cec6f0aea0, L_0x55cec6f0af40, C4<1>, C4<1>;
L_0x55cec6f0a750 .functor AND 1, L_0x55cec6f0ac20, L_0x55cec6f0aea0, C4<1>, C4<1>;
L_0x55cec6f0a7f0 .functor OR 1, L_0x55cec6f0a6e0, L_0x55cec6f0a750, C4<0>, C4<0>;
L_0x55cec6f0a860 .functor AND 1, L_0x55cec6f0ac20, L_0x55cec6f0af40, C4<1>, C4<1>;
L_0x55cec6f0a9a0 .functor OR 1, L_0x55cec6f0a7f0, L_0x55cec6f0a860, C4<0>, C4<0>;
L_0x55cec6f0aab0 .functor XOR 1, L_0x55cec6f0aea0, L_0x55cec6f0af40, C4<0>, C4<0>;
L_0x55cec6f0ab60 .functor XOR 1, L_0x55cec6f0aab0, L_0x55cec6f0ac20, C4<0>, C4<0>;
v0x55cec6de4400_0 .net "A", 0 0, L_0x55cec6f0aea0;  1 drivers
v0x55cec6e16dc0_0 .net "B", 0 0, L_0x55cec6f0af40;  1 drivers
v0x55cec6e16e80_0 .net "Cin", 0 0, L_0x55cec6f0ac20;  1 drivers
v0x55cec6e16f50_0 .net "Cout", 0 0, L_0x55cec6f0a9a0;  1 drivers
v0x55cec6e17010_0 .net "S", 0 0, L_0x55cec6f0ab60;  1 drivers
v0x55cec6e17120_0 .net *"_ivl_0", 0 0, L_0x55cec6f0a6e0;  1 drivers
v0x55cec6e1bcd0_0 .net *"_ivl_10", 0 0, L_0x55cec6f0aab0;  1 drivers
v0x55cec6e1bdb0_0 .net *"_ivl_2", 0 0, L_0x55cec6f0a750;  1 drivers
v0x55cec6e1be90_0 .net *"_ivl_4", 0 0, L_0x55cec6f0a7f0;  1 drivers
v0x55cec6e1bf70_0 .net *"_ivl_6", 0 0, L_0x55cec6f0a860;  1 drivers
S_0x55cec6db72d0 .scope module, "fa9" "t04_fa" 6 20, 7 2 0, S_0x55cec6e80cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55cec6f0b150 .functor AND 1, L_0x55cec6f0b790, L_0x55cec6f0b9b0, C4<1>, C4<1>;
L_0x55cec6f0b1c0 .functor AND 1, L_0x55cec6f0b660, L_0x55cec6f0b790, C4<1>, C4<1>;
L_0x55cec6f0b230 .functor OR 1, L_0x55cec6f0b150, L_0x55cec6f0b1c0, C4<0>, C4<0>;
L_0x55cec6f0b2a0 .functor AND 1, L_0x55cec6f0b660, L_0x55cec6f0b9b0, C4<1>, C4<1>;
L_0x55cec6f0b3e0 .functor OR 1, L_0x55cec6f0b230, L_0x55cec6f0b2a0, C4<0>, C4<0>;
L_0x55cec6f0b4f0 .functor XOR 1, L_0x55cec6f0b790, L_0x55cec6f0b9b0, C4<0>, C4<0>;
L_0x55cec6f0b5a0 .functor XOR 1, L_0x55cec6f0b4f0, L_0x55cec6f0b660, C4<0>, C4<0>;
v0x55cec6db7460_0 .net "A", 0 0, L_0x55cec6f0b790;  1 drivers
v0x55cec6db7540_0 .net "B", 0 0, L_0x55cec6f0b9b0;  1 drivers
v0x55cec6db7600_0 .net "Cin", 0 0, L_0x55cec6f0b660;  1 drivers
v0x55cec6d9a3a0_0 .net "Cout", 0 0, L_0x55cec6f0b3e0;  1 drivers
v0x55cec6d9a460_0 .net "S", 0 0, L_0x55cec6f0b5a0;  1 drivers
v0x55cec6d9a570_0 .net *"_ivl_0", 0 0, L_0x55cec6f0b150;  1 drivers
v0x55cec6d9a650_0 .net *"_ivl_10", 0 0, L_0x55cec6f0b4f0;  1 drivers
v0x55cec6d9a730_0 .net *"_ivl_2", 0 0, L_0x55cec6f0b1c0;  1 drivers
v0x55cec6dad770_0 .net *"_ivl_4", 0 0, L_0x55cec6f0b230;  1 drivers
v0x55cec6dad8e0_0 .net *"_ivl_6", 0 0, L_0x55cec6f0b2a0;  1 drivers
S_0x55cec6cabfc0 .scope module, "cu" "t04_control_unit" 4 51, 8 1 0, S_0x55cec6e83c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "BranchConditionFlag";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "ALU_result";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 1 "Jal";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 32 "Imm";
    .port_info 12 /OUTPUT 1 "ALU_control";
    .port_info 13 /OUTPUT 5 "RegD";
    .port_info 14 /OUTPUT 5 "Reg2";
    .port_info 15 /OUTPUT 5 "Reg1";
v0x55cec6d13ea0_0 .var "ALUSrc", 0 0;
v0x55cec6d13f80_0 .var "ALU_control", 0 0;
v0x55cec6d14040_0 .net "ALU_result", 31 0, v0x55cec6dc5230_0;  alias, 1 drivers
v0x55cec6d14140_0 .var "Branch", 0 0;
v0x55cec6d141e0_0 .net "BranchConditionFlag", 0 0, v0x55cec6dc5310_0;  alias, 1 drivers
v0x55cec6d26550_0 .var "Imm", 31 0;
v0x55cec6d265f0_0 .var "Jal", 0 0;
v0x55cec6d26690_0 .var "Jalr", 0 0;
v0x55cec6d26750_0 .var "MemRead", 0 0;
v0x55cec6d268a0_0 .var "MemToReg", 0 0;
v0x55cec6d41b60_0 .var "MemWrite", 0 0;
v0x55cec6d41c20_0 .net "Reg1", 4 0, L_0x55cec6f057f0;  alias, 1 drivers
v0x55cec6d41d00_0 .net "Reg2", 4 0, L_0x55cec6f05920;  alias, 1 drivers
v0x55cec6d41de0_0 .net "RegD", 4 0, L_0x55cec6f05750;  alias, 1 drivers
v0x55cec6d41ec0_0 .var "RegWrite", 0 0;
L_0x7f59ac4b00f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55cec6d113c0_0 .net "b", 6 0, L_0x7f59ac4b00f0;  1 drivers
L_0x7f59ac4b0180 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55cec6d114a0_0 .net "i", 6 0, L_0x7f59ac4b0180;  1 drivers
v0x55cec6d11580_0 .net "instruction", 31 0, v0x55cec6ef1ff0_0;  alias, 1 drivers
L_0x7f59ac4b02a0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55cec6d11670_0 .net "jal", 6 0, L_0x7f59ac4b02a0;  1 drivers
L_0x7f59ac4b0258 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55cec6d11730_0 .net "jalr", 6 0, L_0x7f59ac4b0258;  1 drivers
L_0x7f59ac4b01c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55cec6eef780_0 .net "l", 6 0, L_0x7f59ac4b01c8;  1 drivers
v0x55cec6eef820_0 .net "opcode", 6 0, L_0x55cec6f055f0;  1 drivers
L_0x7f59ac4b0138 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55cec6eef8c0_0 .net "r", 6 0, L_0x7f59ac4b0138;  1 drivers
L_0x7f59ac4b0210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55cec6eef960_0 .net "s", 6 0, L_0x7f59ac4b0210;  1 drivers
E_0x55cec6cd03c0/0 .event anyedge, v0x55cec6eef820_0, v0x55cec6d11670_0, v0x55cec6d11730_0, v0x55cec6d113c0_0;
E_0x55cec6cd03c0/1 .event anyedge, v0x55cec6dc5310_0, v0x55cec6d114a0_0, v0x55cec6eef780_0, v0x55cec6eef960_0;
E_0x55cec6cd03c0/2 .event anyedge, v0x55cec6eef8c0_0, v0x55cec6dce130_0, v0x55cec6dce130_0, v0x55cec6dce130_0;
E_0x55cec6cd03c0/3 .event anyedge, v0x55cec6dce130_0, v0x55cec6dce130_0, v0x55cec6dce130_0, v0x55cec6dce130_0;
E_0x55cec6cd03c0/4 .event anyedge, v0x55cec6dce130_0, v0x55cec6dce130_0, v0x55cec6dce130_0;
E_0x55cec6cd03c0 .event/or E_0x55cec6cd03c0/0, E_0x55cec6cd03c0/1, E_0x55cec6cd03c0/2, E_0x55cec6cd03c0/3, E_0x55cec6cd03c0/4;
L_0x55cec6f055f0 .part v0x55cec6ef1ff0_0, 0, 7;
L_0x55cec6f05750 .part v0x55cec6ef1ff0_0, 7, 5;
L_0x55cec6f057f0 .part v0x55cec6ef1ff0_0, 15, 5;
L_0x55cec6f05920 .part v0x55cec6ef1ff0_0, 20, 5;
S_0x55cec6eefa00 .scope module, "pc_module" "t04_PC" 4 89, 9 1 0, S_0x55cec6e83c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC_Jalr";
    .port_info 3 /INPUT 1 "Jalr";
    .port_info 4 /INPUT 1 "Jal";
    .port_info 5 /INPUT 1 "Branch";
    .port_info 6 /INPUT 1 "Freeze";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /OUTPUT 32 "PC";
v0x55cec6eefb90_0 .net "Branch", 0 0, v0x55cec6d14140_0;  alias, 1 drivers
v0x55cec6eefc30_0 .net "Freeze", 0 0, v0x55cec6ef1d20_0;  alias, 1 drivers
v0x55cec6eefcd0_0 .net "Jal", 0 0, v0x55cec6d265f0_0;  alias, 1 drivers
v0x55cec6eefd70_0 .net "Jalr", 0 0, v0x55cec6d26690_0;  alias, 1 drivers
v0x55cec6eefe10_0 .var "PC", 31 0;
v0x55cec6eefeb0_0 .net "PC_Jalr", 31 0, L_0x55cec6f1de60;  alias, 1 drivers
v0x55cec6eeff50_0 .net "clk", 0 0, v0x55cec6ef4780_0;  alias, 1 drivers
v0x55cec6eefff0_0 .net "imm", 31 0, v0x55cec6d26550_0;  alias, 1 drivers
v0x55cec6ef0090_0 .var "n_PC", 31 0;
v0x55cec6ef0130_0 .net "rst", 0 0, v0x55cec6ef4df0_0;  alias, 1 drivers
E_0x55cec6eee970/0 .event anyedge, v0x55cec6eefe10_0, v0x55cec6eefc30_0, v0x55cec6d26690_0, v0x55cec6eefeb0_0;
E_0x55cec6eee970/1 .event anyedge, v0x55cec6d14140_0, v0x55cec6d265f0_0, v0x55cec6d26550_0;
E_0x55cec6eee970 .event/or E_0x55cec6eee970/0, E_0x55cec6eee970/1;
E_0x55cec6eee930 .event posedge, v0x55cec6ef0130_0, v0x55cec6eeff50_0;
S_0x55cec6ef01d0 .scope module, "rf" "t04_register_file" 4 39, 10 1 0, S_0x55cec6e83c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "reg1";
    .port_info 4 /INPUT 5 "reg2";
    .port_info 5 /INPUT 5 "regd";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0x55cec6ecdb20 .functor BUFZ 32, L_0x55cec6f04fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cec6e61380 .functor BUFZ 32, L_0x55cec6f05280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cec6ef0670_0 .net *"_ivl_0", 31 0, L_0x55cec6f04fd0;  1 drivers
v0x55cec6ef0710_0 .net *"_ivl_10", 6 0, L_0x55cec6f05320;  1 drivers
L_0x7f59ac4b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cec6ef07b0_0 .net *"_ivl_13", 1 0, L_0x7f59ac4b00a8;  1 drivers
v0x55cec6ef0850_0 .net *"_ivl_2", 6 0, L_0x55cec6f05090;  1 drivers
L_0x7f59ac4b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cec6ef08f0_0 .net *"_ivl_5", 1 0, L_0x7f59ac4b0060;  1 drivers
v0x55cec6ef0a20_0 .net *"_ivl_8", 31 0, L_0x55cec6f05280;  1 drivers
v0x55cec6ef0b00_0 .net "clk", 0 0, v0x55cec6ef4780_0;  alias, 1 drivers
v0x55cec6ef0ba0_0 .net "read_data1", 31 0, L_0x55cec6ecdb20;  alias, 1 drivers
v0x55cec6ef0c90_0 .net "read_data2", 31 0, L_0x55cec6e61380;  alias, 1 drivers
v0x55cec6ef0e00_0 .net "reg1", 4 0, L_0x55cec6f057f0;  alias, 1 drivers
v0x55cec6ef0ec0_0 .net "reg2", 4 0, L_0x55cec6f05920;  alias, 1 drivers
v0x55cec6ef0f90_0 .net "reg_write", 0 0, v0x55cec6d41ec0_0;  alias, 1 drivers
v0x55cec6ef1060_0 .net "regd", 4 0, L_0x55cec6f05750;  alias, 1 drivers
v0x55cec6ef1130 .array "registers", 0 31, 31 0;
v0x55cec6ef11d0_0 .net "rst", 0 0, v0x55cec6ef4df0_0;  alias, 1 drivers
v0x55cec6ef12a0_0 .net "write_data", 31 0, L_0x55cec6f1e150;  alias, 1 drivers
L_0x55cec6f04fd0 .array/port v0x55cec6ef1130, L_0x55cec6f05090;
L_0x55cec6f05090 .concat [ 5 2 0 0], L_0x55cec6f057f0, L_0x7f59ac4b0060;
L_0x55cec6f05280 .array/port v0x55cec6ef1130, L_0x55cec6f05320;
L_0x55cec6f05320 .concat [ 5 2 0 0], L_0x55cec6f05920, L_0x7f59ac4b00a8;
S_0x55cec6ef0440 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 11, 10 11 0, S_0x55cec6ef01d0;
 .timescale -9 -12;
v0x55cec6ef05d0_0 .var/2s "i", 31 0;
S_0x55cec6ef1460 .scope module, "ru" "t04_request_unit" 4 101, 11 1 0, S_0x55cec6e83c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ack";
    .port_info 3 /INPUT 1 "d_ack";
    .port_info 4 /INPUT 32 "instruction_in";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 32 "mem_address";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /INPUT 1 "MemRead";
    .port_info 9 /INPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 32 "final_address";
    .port_info 11 /OUTPUT 32 "instruction_out";
    .port_info 12 /OUTPUT 32 "mem_store";
    .port_info 13 /OUTPUT 1 "freeze";
v0x55cec6ef1810_0 .net "MemRead", 0 0, v0x55cec6d26750_0;  alias, 1 drivers
v0x55cec6ef18d0_0 .net "MemWrite", 0 0, v0x55cec6d41b60_0;  alias, 1 drivers
v0x55cec6ef19a0_0 .net "PC", 31 0, v0x55cec6eefe10_0;  alias, 1 drivers
v0x55cec6ef1aa0_0 .net "clk", 0 0, v0x55cec6ef4780_0;  alias, 1 drivers
v0x55cec6ef1b90_0 .net "d_ack", 0 0, v0x55cec6ef4840_0;  alias, 1 drivers
v0x55cec6ef1c80_0 .var "final_address", 31 0;
v0x55cec6ef1d20_0 .var "freeze", 0 0;
v0x55cec6ef1dc0_0 .net "i_ack", 0 0, v0x55cec6ef49f0_0;  alias, 1 drivers
v0x55cec6ef1e80_0 .net "instruction_in", 31 0, v0x55cec6ef4ae0_0;  alias, 1 drivers
v0x55cec6ef1ff0_0 .var "instruction_out", 31 0;
v0x55cec6ef20b0_0 .var "latched_instruction", 31 0;
v0x55cec6ef2190_0 .net "mem_address", 31 0, v0x55cec6dc5230_0;  alias, 1 drivers
v0x55cec6ef22a0_0 .var "mem_store", 31 0;
v0x55cec6ef2380_0 .net "rst", 0 0, v0x55cec6ef4df0_0;  alias, 1 drivers
v0x55cec6ef2470_0 .net "stored_data", 31 0, L_0x55cec6e61380;  alias, 1 drivers
E_0x55cec6eee9b0/0 .event anyedge, v0x55cec6d26750_0, v0x55cec6d41b60_0, v0x55cec6ef20b0_0, v0x55cec6ef1e80_0;
E_0x55cec6eee9b0/1 .event anyedge, v0x55cec6dc5230_0, v0x55cec6eefe10_0, v0x55cec6ef0c90_0, v0x55cec6ef1dc0_0;
E_0x55cec6eee9b0/2 .event anyedge, v0x55cec6ef1b90_0;
E_0x55cec6eee9b0 .event/or E_0x55cec6eee9b0/0, E_0x55cec6eee9b0/1, E_0x55cec6eee9b0/2;
    .scope S_0x55cec6ef01d0;
T_2 ;
    %wait E_0x55cec6eee930;
    %load/vec4 v0x55cec6ef11d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x55cec6ef0440;
    %jmp t_0;
    .scope S_0x55cec6ef0440;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ef05d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55cec6ef05d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55cec6ef05d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cec6ef1130, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55cec6ef05d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55cec6ef05d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55cec6ef01d0;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55cec6ef0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55cec6ef12a0_0;
    %load/vec4 v0x55cec6ef1060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cec6ef1130, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55cec6cabfc0;
T_3 ;
Ewait_0 .event/or E_0x55cec6cd03c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d11670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6d265f0_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d11730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6d26690_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d113c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.0, 4;
    %load/vec4 v0x55cec6d141e0_0;
    %and;
T_3.0;
    %store/vec4 v0x55cec6d14140_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d114a0_0;
    %cmp/e;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef780_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.2;
    %flag_get/vec4 4;
    %jmp/1 T_3.1, 4;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.1;
    %store/vec4 v0x55cec6d13ea0_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6d26750_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6d268a0_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6d41b60_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d11670_0;
    %cmp/e;
    %jmp/1 T_3.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d11730_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.6;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef780_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.5;
    %jmp/1 T_3.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6eef8c0_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.4;
    %flag_get/vec4 4;
    %jmp/1 T_3.3, 4;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d114a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.3;
    %store/vec4 v0x55cec6d41ec0_0, 0, 1;
    %load/vec4 v0x55cec6eef820_0;
    %load/vec4 v0x55cec6d113c0_0;
    %cmp/e;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6d13f80_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6d13f80_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x55cec6eef820_0;
    %dup/vec4;
    %load/vec4 v0x55cec6d114a0_0;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %load/vec4 v0x55cec6eef780_0;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %load/vec4 v0x55cec6d11730_0;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %load/vec4 v0x55cec6eef960_0;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %load/vec4 v0x55cec6d113c0_0;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %load/vec4 v0x55cec6d11670_0;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cec6d11580_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55cec6d26550_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cec6e84440;
T_4 ;
Ewait_1 .event/or E_0x55cec6eee5c0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %load/vec4 v0x55cec6dc5150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55cec6dce470_0;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %load/vec4 v0x55cec6dc53b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55cec6dce470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55cec6dce470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55cec6dce470_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55cec6dce470_0;
    %parti/s 1, 31, 6;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x55cec6dce470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55cec6dce3b0_0;
    %load/vec4 v0x55cec6dce2f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55cec6dc5310_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55cec6dce210_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0x55cec6dc53b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55cec6dc5490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %load/vec4 v0x55cec6dce470_0;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %add;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %and;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %or;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %xor;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55cec6dc5490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x55cec6dce2f0_0;
    %load/vec4 v0x55cec6dce3b0_0;
    %add;
    %store/vec4 v0x55cec6dc5230_0, 0, 32;
T_4.12 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cec6eefa00;
T_5 ;
    %wait E_0x55cec6eee930;
    %load/vec4 v0x55cec6ef0130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 855638016, 0, 32;
    %assign/vec4 v0x55cec6eefe10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55cec6ef0090_0;
    %assign/vec4 v0x55cec6eefe10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cec6eefa00;
T_6 ;
Ewait_2 .event/or E_0x55cec6eee970, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55cec6eefe10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55cec6ef0090_0, 0, 32;
    %load/vec4 v0x55cec6eefc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55cec6eefe10_0;
    %store/vec4 v0x55cec6ef0090_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55cec6eefd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55cec6eefeb0_0;
    %store/vec4 v0x55cec6ef0090_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55cec6eefb90_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.6, 8;
    %load/vec4 v0x55cec6eefcd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55cec6eefe10_0;
    %load/vec4 v0x55cec6eefff0_0;
    %add;
    %store/vec4 v0x55cec6ef0090_0, 0, 32;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55cec6ef1460;
T_7 ;
    %wait E_0x55cec6eee930;
    %load/vec4 v0x55cec6ef2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cec6ef20b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55cec6ef1810_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x55cec6ef18d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55cec6ef1e80_0;
    %assign/vec4 v0x55cec6ef20b0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cec6ef20b0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55cec6ef1460;
T_8 ;
Ewait_3 .event/or E_0x55cec6eee9b0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55cec6ef1d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x55cec6ef1810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_8.3, 9;
    %load/vec4 v0x55cec6ef18d0_0;
    %or;
T_8.3;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55cec6ef20b0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55cec6ef1e80_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55cec6ef1ff0_0, 0, 32;
    %load/vec4 v0x55cec6ef1810_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.6, 8;
    %load/vec4 v0x55cec6ef18d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.6;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x55cec6ef2190_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x55cec6ef19a0_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x55cec6ef1c80_0, 0, 32;
    %load/vec4 v0x55cec6ef2470_0;
    %store/vec4 v0x55cec6ef22a0_0, 0, 32;
    %load/vec4 v0x55cec6ef1dc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v0x55cec6ef1b90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef1d20_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x55cec6ef1810_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_8.10, 8;
    %load/vec4 v0x55cec6ef18d0_0;
    %or;
T_8.10;
    %store/vec4 v0x55cec6ef1d20_0, 0, 1;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55cec6e6ab40;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x55cec6ef4780_0;
    %inv;
    %store/vec4 v0x55cec6ef4780_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55cec6e6ab40;
T_10 ;
    %vpi_call/w 3 74 "$dumpfile", "t04_datapath.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55cec6e6ab40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef4780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef4840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ef4ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ef4d30_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef4df0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cec6ef1130, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cec6ef1130, 4, 0;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "ADD x3 = x1 + x2";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 1074856755, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "SUB x6 = x2 - x1";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 2159539, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "AND x7 = x1 & x2";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 2155571, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "OR x8 = x1 | x2";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 5276819, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "ADDI x9 = x1 + 5";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 2139443, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "SLT x10 = (x1 < x2)";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 2143667, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "SLTU x11 = (x1 < x2 unsigned)";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 3153955, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "SW x3 \342\206\222 mem[0]";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 8707, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "LW x4 \342\206\220 mem[0]";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 4195055, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "JAL x5, 4";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 8554087, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "JALR x12, x5, 8";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %vpi_call/w 3 108 "$display", "\012--- Simulating Multi-Cycle LW (MMIO-Style) ---" {0 0 0};
    %pushi/vec4 42627, 0, 32;
    %store/vec4 v0x55cec6ef4ae0_0, 0, 32;
    %pushi/vec4 42627, 0, 32;
    %store/vec4 v0x55cec6ef4d30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 120 "$display", "  [MMIO DEBUG] src_A        = %0d (should be x1 = 10)", v0x55cec6ef4430_0 {0 0 0};
    %vpi_call/w 3 121 "$display", "  [MMIO DEBUG] ALU_input_B  = %0d (should be imm = 0)", v0x55cec6ef2880_0 {0 0 0};
    %vpi_call/w 3 122 "$display", "  [MMIO DEBUG] ALU_result   = %0d", v0x55cec6ef2920_0 {0 0 0};
    %vpi_call/w 3 123 "$display", "  [MMIO DEBUG] ALU_control   = %0d", v0x55cec6ef2790_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "  [MMIO DEBUG] branch_condition   = %0d", v0x55cec6dc5310_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "  [MMIO DEBUG] funct3   = %b", v0x55cec6dc53b0_0 {0 0 0};
    %vpi_call/w 3 126 "$display", "  [MMIO DEBUG] final_address= %0d", v0x55cec6ef4900_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "  [MMIO DEBUG] MemRead      = %b", v0x55cec6ef30e0_0 {0 0 0};
    %vpi_call/w 3 128 "$display", "  [MMIO DEBUG] RegD         = x%0d", v0x55cec6ef3990_0 {0 0 0};
    %vpi_call/w 3 129 "$display", "  [MMIO DEBUG] ALUSrc         = %d", v0x55cec6ef26d0_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55cec6ef4ae0_0, 0, 32;
    %load/vec4 v0x55cec6ef4900_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 135 "$display", "  final_address matched!!!!!!!!!: %0d", v0x55cec6ef4900_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55cec6ef4d30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef4840_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef4840_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ef4d30_0, 0, 32;
    %vpi_call/w 3 142 "$display", "  ERROR: Unexpected address: %0d (expected 10)", v0x55cec6ef4900_0 {0 0 0};
    %vpi_call/w 3 143 "$display", "  ALU_result    = %0d", v0x55cec6ef2920_0 {0 0 0};
T_10.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 149 "$display", "\012--- Simulating Multi-Cycle SW (MMIO-Style) ---" {0 0 0};
    %pushi/vec4 3186723, 0, 32;
    %store/vec4 v0x55cec6ef4ae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef49f0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 161 "$display", "  [MMIO DEBUG] src_A        = %0d (should be x1 = 10)", v0x55cec6ef4430_0 {0 0 0};
    %vpi_call/w 3 162 "$display", "  [MMIO DEBUG] ALU_input_B  = %0d (should be imm = 0)", v0x55cec6ef2880_0 {0 0 0};
    %vpi_call/w 3 163 "$display", "  [MMIO DEBUG] ALU_result   = %0d", v0x55cec6ef2920_0 {0 0 0};
    %vpi_call/w 3 164 "$display", "  [MMIO DEBUG] ALU_control   = %0d", v0x55cec6ef2790_0 {0 0 0};
    %vpi_call/w 3 165 "$display", "  [MMIO DEBUG] final_address= %0d", v0x55cec6ef4900_0 {0 0 0};
    %vpi_call/w 3 166 "$display", "  [MMIO DEBUG] MemWrite     = %b", v0x55cec6ef3330_0 {0 0 0};
    %vpi_call/w 3 167 "$display", "  [MMIO DEBUG] mem_store    = %0d (should be x3 = 30)", v0x55cec6ef4c20_0 {0 0 0};
    %load/vec4 v0x55cec6ef4900_0;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x55cec6ef4c20_0;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 171 "$display", "  SW address/data matched correctly!" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 173 "$display", "  ERROR: Unexpected SW address or value" {0 0 0};
    %vpi_call/w 3 174 "$display", "    final_address = %0d (expected 10)", v0x55cec6ef4900_0 {0 0 0};
    %vpi_call/w 3 175 "$display", "    mem_store     = %0d (expected 30)", v0x55cec6ef4c20_0 {0 0 0};
T_10.3 ;
    %wait E_0x55cec6d11c30;
    %vpi_call/w 3 182 "$display", "  PC    = %0d", v0x55cec6ef33d0_0 {0 0 0};
    %vpi_call/w 3 183 "$display", "  memload    = %0d", v0x55cec6ef4250_0 {0 0 0};
    %vpi_call/w 3 184 "$display", "  RegD  = x%0d", v0x55cec6ef3990_0 {0 0 0};
    %vpi_call/w 3 185 "$display", "  WB    = %0d", v0x55cec6ef45c0_0 {0 0 0};
    %vpi_call/w 3 186 "$display", "  x13   = %0d (expect 42)", &A<v0x55cec6ef1130, 13> {0 0 0};
    %wait E_0x55cec6d11c30;
    %vpi_call/w 3 192 "$display", "\012--- FINAL REGISTER FILE CHECKS ---" {0 0 0};
    %vpi_call/w 3 193 "$display", "x3  = %0d (expect 30)", &A<v0x55cec6ef1130, 3> {0 0 0};
    %vpi_call/w 3 194 "$display", "x4  = %0d (expect 30)", &A<v0x55cec6ef1130, 4> {0 0 0};
    %vpi_call/w 3 195 "$display", "x5  = %0d (expect PC + 4)", &A<v0x55cec6ef1130, 5> {0 0 0};
    %vpi_call/w 3 196 "$display", "x6  = %0d (expect 10)", &A<v0x55cec6ef1130, 6> {0 0 0};
    %vpi_call/w 3 197 "$display", "x7  = %0d (expect 0)", &A<v0x55cec6ef1130, 7> {0 0 0};
    %vpi_call/w 3 198 "$display", "x8  = %0d (expect 30)", &A<v0x55cec6ef1130, 8> {0 0 0};
    %vpi_call/w 3 199 "$display", "x9  = %0d (expect 15)", &A<v0x55cec6ef1130, 9> {0 0 0};
    %vpi_call/w 3 200 "$display", "x10 = %0d (expect 1)", &A<v0x55cec6ef1130, 10> {0 0 0};
    %vpi_call/w 3 201 "$display", "x11 = %0d (expect 1)", &A<v0x55cec6ef1130, 11> {0 0 0};
    %vpi_call/w 3 202 "$display", "x12 = %0d (expect PC + 4 from jalr)", &A<v0x55cec6ef1130, 12> {0 0 0};
    %vpi_call/w 3 204 "$display", "\012--- DATAPATH OUTPUTS ---" {0 0 0};
    %vpi_call/w 3 205 "$display", "final_address = %0d", v0x55cec6ef4900_0 {0 0 0};
    %vpi_call/w 3 206 "$display", "mem_store     = %0d", v0x55cec6ef4c20_0 {0 0 0};
    %vpi_call/w 3 207 "$display", "Freeze        = %0b", v0x55cec6ef2bf0_0 {0 0 0};
    %vpi_call/w 3 208 "$display", "write_back_data = %0d", v0x55cec6ef45c0_0 {0 0 0};
    %vpi_call/w 3 209 "$display", "desitination reg = %0d", v0x55cec6ef3990_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cec6ef4df0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ef4df0_0, 0, 1;
    %vpi_call/w 3 219 "$display", "Reset PC = %0d", v0x55cec6ef33d0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 221 "$display", "Reset PC inside module = %0d", v0x55cec6eefe10_0 {0 0 0};
    %vpi_call/w 3 222 "$display", "n_PC inside module = %0d", v0x55cec6ef0090_0 {0 0 0};
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cec6ef1130, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cec6ef1130, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cec6ef1130, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cec6ef1130, 4, 0;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 6455523, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "BEQ x5 == x6 \342\206\222 PC += 8";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %delay 10000, 0;
    %alloc S_0x55cec6e87390;
    %pushi/vec4 855638024, 0, 32;
    %store/vec4 v0x55cec6e614a0_0, 0, 32;
    %pushi/str "BEQ Taken";
    %store/str v0x55cec6e61540_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55cec6e87390;
    %join;
    %free S_0x55cec6e87390;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 8622435, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "BNE x7 != x8 \342\206\222 PC += 8";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %delay 10000, 0;
    %alloc S_0x55cec6e87390;
    %pushi/vec4 855638032, 0, 32;
    %store/vec4 v0x55cec6e614a0_0, 0, 32;
    %pushi/str "BNE Taken";
    %store/str v0x55cec6e61540_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55cec6e87390;
    %join;
    %free S_0x55cec6e87390;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 7504355, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "BEQ x5 != x7 \342\206\222 PC += 4";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %delay 10000, 0;
    %alloc S_0x55cec6e87390;
    %pushi/vec4 855638036, 0, 32;
    %store/vec4 v0x55cec6e614a0_0, 0, 32;
    %pushi/str "BEQ Not Taken";
    %store/str v0x55cec6e61540_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55cec6e87390;
    %join;
    %free S_0x55cec6e87390;
    %alloc S_0x55cec6e86b60;
    %pushi/vec4 6460003, 0, 32;
    %store/vec4 v0x55cec6d474f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cec6ee08c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cec6ecdce0_0, 0, 32;
    %pushi/str "BNE x5 == x6 \342\206\222 PC += 4";
    %store/str v0x55cec6ecdc40_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55cec6e86b60;
    %join;
    %free S_0x55cec6e86b60;
    %delay 10000, 0;
    %alloc S_0x55cec6e87390;
    %pushi/vec4 855638040, 0, 32;
    %store/vec4 v0x55cec6e614a0_0, 0, 32;
    %pushi/str "BNE Not Taken";
    %store/str v0x55cec6e61540_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55cec6e87390;
    %join;
    %free S_0x55cec6e87390;
    %vpi_call/w 3 252 "$display", "\012--- BRANCH INSTRUCTION TESTS COMPLETE ---" {0 0 0};
    %vpi_call/w 3 253 "$display", "Final PC = %0d", v0x55cec6ef33d0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 256 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "t04_datapath_tb.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa32.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit.sv";
