
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  codigo.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b codigo.vhd -u sumres.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed Feb 01 01:16:08 2023

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\num_std.vif'.
codigo.vhd (line 22, col 57):  Note: Substituting module 'add_vv_us' for '+'.
codigo.vhd (line 27, col 66):  Note: Substituting module 'sub_vv_us' for '-'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed Feb 01 01:16:08 2023

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\num_std.vif'.
codigo.vhd (line 23, col 22):  Warning: (W479) 'result' should be referenced in the sensitivity list.
codigo.vhd (line 28, col 22):  Warning: (W479) 'result' should be referenced in the sensitivity list.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_mthu.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\madd_sub.vif'.

tovif:  No errors.  2 warnings.


topld V6.3 IR 35:  Synthesis and optimization
Wed Feb 01 01:16:08 2023

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\num_std.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_mthu.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\madd_sub.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	result_0
	\MODULE_1:g1:a0:s_0\
	\MODULE_1:g1:a0:g0:u0:rtmp_0\
	\MODULE_1:g1:a0:g0:u0:c_0\
	\MODULE_1:g1:a0:g0:u0:ga:g1:ua0\
	\MODULE_1:g1:a0:g0:u0:cout\
	\MODULE_1:g1:a0:g0:u0:overflow\
	\MODULE_2:g1:a0:d_0\
	\MODULE_2:g1:a0:g0:u0:rtmp_0\
	\MODULE_2:g1:a0:g0:u0:c_0\
	\MODULE_2:g1:a0:g0:u0:gs:g1:us0\
	\MODULE_2:g1:a0:g0:u0:cout\
	\MODULE_2:g1:a0:g0:u0:overflow\


Deleted 13 User equations/components.
Deleted 2 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 39 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (01:16:09)

Input File(s): codigo.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : codigo.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (01:16:09)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         seg(5) seg(6)

  Information: Selected logic optimization OFF for signals:
         seg(0) seg(1) seg(2) seg(3) seg(4)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (01:16:09)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (01:16:09)
</CYPRESSTAG>

    seg(0) =
          GND

    seg(1) =
          GND

    seg(2) =
          seg(5) 

    seg(3) =
          GND

    seg(4) =
          GND

    seg(5) =
          a(0) * a(1) * b(0) * b(1) * /operation 
        + a(0) * /a(1) * b(0) * /b(1) * /operation 
        + /a(0) * /a(1) * b(1) * /operation 
        + /a(1) * /b(0) * b(1) * /operation 
        + /a(0) * a(1) * /b(1) * /operation 
        + a(1) * /b(0) * /b(1) * /operation 

    seg(6) =
          a(0) * /a(1) * b(0) * b(1) 
        + /a(0) * /a(1) * b(1) * operation 
        + a(0) * a(1) * /b(0) * b(1) 
        + a(0) * a(1) * b(0) * /b(1) 
        + /a(0) * a(1) * /b(1) * operation 
        + a(0) * /a(1) * /b(0) * /b(1) 
        + /a(0) * a(1) * b(1) * /operation 
        + /a(0) * /a(1) * /b(1) * /operation 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (01:16:09)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (01:16:09)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
      operation =| 1|                                  |24|* not used       
           b(1) =| 2|                                  |23|= seg(5)         
           b(0) =| 3|                                  |22|= seg(3)         
           a(1) =| 4|                                  |21|= seg(1)         
           a(0) =| 5|                                  |20|* not used       
       not used *| 6|                                  |19|* not used       
       not used *| 7|                                  |18|* not used       
       not used *| 8|                                  |17|= seg(0)         
       not used *| 9|                                  |16|= seg(2)         
       not used *|10|                                  |15|= seg(4)         
       not used *|11|                                  |14|= seg(6)         
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (01:16:09)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    4  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  seg(6)          |   8  |   8  |
                 | 15  |  seg(4)          |   1  |  10  |
                 | 16  |  seg(2)          |   1  |  12  |
                 | 17  |  seg(0)          |   1  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  seg(1)          |   1  |  12  |
                 | 22  |  seg(3)          |   1  |  10  |
                 | 23  |  seg(5)          |   6  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             19  / 121   = 15  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (01:16:09)

Messages:
  Information: Output file 'codigo.pin' created.
  Information: Output file 'codigo.jed' created.

  Usercode:    
  Checksum:    775A



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 01:16:09
