{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678039729379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678039729379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 12:08:49 2023 " "Processing started: Sun Mar  5 12:08:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678039729379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678039729379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1bitadder -c 1bitadder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1bitadder -c 1bitadder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678039729379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678039729733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678039729733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitadder-struct " "Found design unit 1: bitadder-struct" {  } { { "bitadder.vhd" "" { Text "D:/1bitadder/bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736971 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitadder " "Found entity 1: bitadder" {  } { { "bitadder.vhd" "" { Text "D:/1bitadder/bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-synth " "Found design unit 1: xor_gate-synth" {  } { { "xor_gate.vhd" "" { Text "D:/1bitadder/xor_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736973 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "D:/1bitadder/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-synth " "Found design unit 1: and_gate-synth" {  } { { "and_gate.vhd" "" { Text "D:/1bitadder/and_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736974 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "D:/1bitadder/and_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-synth " "Found design unit 1: or_gate-synth" {  } { { "or_gate.vhd" "" { Text "D:/1bitadder/or_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736975 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "D:/1bitadder/or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4bit-struct " "Found design unit 1: full_adder_4bit-struct" {  } { { "full_adder_4bit.vhd" "" { Text "D:/1bitadder/full_adder_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736977 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.vhd" "" { Text "D:/1bitadder/full_adder_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_1-sim " "Found design unit 1: testbench_1-sim" {  } { { "testbench_1.vhd" "" { Text "D:/1bitadder/testbench_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736978 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_1 " "Found entity 1: testbench_1" {  } { { "testbench_1.vhd" "" { Text "D:/1bitadder/testbench_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_7seg-Behavioral " "Found design unit 1: to_7seg-Behavioral" {  } { { "to_7seg.vhd" "" { Text "D:/1bitadder/to_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736979 ""} { "Info" "ISGN_ENTITY_NAME" "1 to_7seg " "Found entity 1: to_7seg" {  } { { "to_7seg.vhd" "" { Text "D:/1bitadder/to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_design-final_design_1 " "Found design unit 1: final_design-final_design_1" {  } { { "final_design.vhd" "" { Text "D:/1bitadder/final_design.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736981 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_design " "Found entity 1: final_design" {  } { { "final_design.vhd" "" { Text "D:/1bitadder/final_design.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678039736981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678039736981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_design " "Elaborating entity \"final_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678039737011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit full_adder_4bit:full_4bit_adder0 " "Elaborating entity \"full_adder_4bit\" for hierarchy \"full_adder_4bit:full_4bit_adder0\"" {  } { { "final_design.vhd" "full_4bit_adder0" { Text "D:/1bitadder/final_design.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678039737013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitadder full_adder_4bit:full_4bit_adder0\|bitadder:fa0 " "Elaborating entity \"bitadder\" for hierarchy \"full_adder_4bit:full_4bit_adder0\|bitadder:fa0\"" {  } { { "full_adder_4bit.vhd" "fa0" { Text "D:/1bitadder/full_adder_4bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678039737014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate full_adder_4bit:full_4bit_adder0\|bitadder:fa0\|xor_gate:xor1 " "Elaborating entity \"xor_gate\" for hierarchy \"full_adder_4bit:full_4bit_adder0\|bitadder:fa0\|xor_gate:xor1\"" {  } { { "bitadder.vhd" "xor1" { Text "D:/1bitadder/bitadder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678039737015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate full_adder_4bit:full_4bit_adder0\|bitadder:fa0\|and_gate:and1 " "Elaborating entity \"and_gate\" for hierarchy \"full_adder_4bit:full_4bit_adder0\|bitadder:fa0\|and_gate:and1\"" {  } { { "bitadder.vhd" "and1" { Text "D:/1bitadder/bitadder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678039737016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate full_adder_4bit:full_4bit_adder0\|bitadder:fa0\|or_gate:or1 " "Elaborating entity \"or_gate\" for hierarchy \"full_adder_4bit:full_4bit_adder0\|bitadder:fa0\|or_gate:or1\"" {  } { { "bitadder.vhd" "or1" { Text "D:/1bitadder/bitadder.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678039737018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_7seg to_7seg:drv_7seg " "Elaborating entity \"to_7seg\" for hierarchy \"to_7seg:drv_7seg\"" {  } { { "final_design.vhd" "drv_7seg" { Text "D:/1bitadder/final_design.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678039737022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678039737105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 12:08:57 2023 " "Processing ended: Sun Mar  5 12:08:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678039737105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678039737105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678039737105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678039737105 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678039737816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678039738255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678039738255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 12:08:58 2023 " "Processing started: Sun Mar  5 12:08:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678039738255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1678039738255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim 1bitadder 1bitadder " "Command: quartus_sh -t d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim 1bitadder 1bitadder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1678039738255 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim 1bitadder 1bitadder " "Quartus(args): --rtl_sim 1bitadder 1bitadder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1678039738255 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1678039738422 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1678039738508 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1678039738508 ""}
{ "Warning" "0" "" "Warning: File 1bitadder_run_msim_rtl_vhdl.do already exists - backing up current file as 1bitadder_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File 1bitadder_run_msim_rtl_vhdl.do already exists - backing up current file as 1bitadder_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1678039738610 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file D:/1bitadder/simulation/modelsim/1bitadder_run_msim_rtl_vhdl.do" {  } { { "D:/1bitadder/simulation/modelsim/1bitadder_run_msim_rtl_vhdl.do" "0" { Text "D:/1bitadder/simulation/modelsim/1bitadder_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file D:/1bitadder/simulation/modelsim/1bitadder_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1678039738624 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1678039738625 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1678039738628 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1678039738629 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/1bitadder/1bitadder_nativelink_simulation.rpt" {  } { { "D:/1bitadder/1bitadder_nativelink_simulation.rpt" "0" { Text "D:/1bitadder/1bitadder_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/1bitadder/1bitadder_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1678039738629 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1678039738629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678039738630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 12:08:58 2023 " "Processing ended: Sun Mar  5 12:08:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678039738630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678039738630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678039738630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678039738630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678039880056 ""}
