# Test Action Result,PDCA Key,Test Number,Name,Retry,Iteration,Iteration Retry,Action Number,Command,domain,Status Code,Action Retry,Ignored,Start Time,End Time,Time Elapsed,Failure Message (optional),Test Path
FAIL,thermalinterface/ThermalInterface 3664 DTS Accuracy Test/1,25,ThermalInterface 3664 DTS Accuracy Test,0,0,0,0,"""(null)""",(null),2,0,0,2018-03-12 10:03:04,2018-03-12 10:18:05,00:15:00,Exceeded Temperature Threshold,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,26,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 16:10:14,2018-03-12 16:10:26,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,27,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 16:15:15,2018-03-12 16:15:27,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,28,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 16:34:05,2018-03-12 16:34:06,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,29,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 16:42:22,2018-03-12 16:42:34,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,30,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 17:08:13,2018-03-12 17:08:25,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,31,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 17:34:59,2018-03-12 17:35:11,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,32,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:10:51,2018-03-12 18:10:52,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,33,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:18:41,2018-03-12 18:18:42,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,34,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:29:49,2018-03-12 18:29:50,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,35,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:36:23,2018-03-12 18:36:35,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,36,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:42:56,2018-03-12 18:43:08,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,37,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:55:55,2018-03-12 18:55:56,00:00:00,Trained link width does not match specification,
FAIL,Wildfire/BatteryFullyChargedTest: StateOfCharge/Iteration 1,38,Wildfire Sequence,0,0,0,0,"""XPC_PDCAImport""",(null),1,0,0,2018-03-13 02:13:03,2018-03-13 04:47:36,02:34:33,Exceeded lower limit 100,
FAIL,Wildfire/BatteryVoltageImbalancedTest: StateOfCharge/Iteration 1,39,Wildfire Sequence,0,0,0,0,"""XPC_PDCAImport""",(null),1,0,0,2018-03-13 02:13:03,2018-03-13 04:47:36,02:34:33,Exceeded lower limit 100,
FAIL,Wildfire/BatteryFullyChargedTest/Iteration 1,40,Wildfire Sequence,0,0,0,0,"""XPC_PDCAImport""",(null),1,0,0,2018-03-13 02:13:03,2018-03-13 04:47:36,02:34:33,...ppleInternal\Diags\Logs\Smokey\Wildfire\J132\Battery.lua:329: Battery state of charge precondition was not met,
FAIL,Wildfire/BatteryVoltageImbalancedTest/Iteration 1,41,Wildfire Sequence,0,0,0,0,"""XPC_PDCAImport""",(null),1,0,0,2018-03-13 02:13:03,2018-03-13 04:47:36,02:34:33,...ppleInternal\Diags\Logs\Smokey\Wildfire\J132\Battery.lua:329: Battery state of charge precondition was not met,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,42,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 07:35:08,2018-03-13 07:35:20,00:00:11,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,43,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 07:39:58,2018-03-13 07:39:59,00:00:00,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,44,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 09:12:17,2018-03-13 09:12:18,00:00:00,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,45,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 09:17:09,2018-03-13 09:17:10,00:00:00,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1/1,46,PCIe 2696 Link Width Test - ThunderboltController 1,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 09:31:45,2018-03-13 09:31:46,00:00:00,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 1
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,47,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 09:31:46,2018-03-13 09:31:58,00:00:11,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,48,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 11:48:15,2018-03-13 11:48:27,00:00:11,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09/1,49,PCIe 2696 Link Width Test - pciRootPort RP09,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 12:21:12,2018-03-13 12:21:24,00:00:11,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP09
