#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  4 18:13:56 2021
# Process ID: 84128
# Current directory: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/fpga/vivado/XC7K
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../knn.tcl -tclargs iob_knn ../../../../hardware/src/iob_knn.v ../../../../hardware/src/circuit.v ../../../../hardware/src/control_unit.v ../../../../hardware/src/top_circuit.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  DATA_W=32 xc7a35tcpg236-1
# Log file: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/fpga/vivado/XC7K/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../knn.tcl
# set TOP [lindex $argv 0]
# set PART [lindex $argv 4]
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# puts $VSRC
../../../../hardware/src/iob_knn.v ../../../../hardware/src/circuit.v ../../../../hardware/src/control_unit.v ../../../../hardware/src/top_circuit.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/iob_knn.v
../../../../hardware/src/circuit.v
../../../../hardware/src/control_unit.v
../../../../hardware/src/top_circuit.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define DATA_W=32 -part xc7a35tcpg236-1 -top iob_knn -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 84160 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1617.422 ; gain = 181.602 ; free physical = 4986 ; free virtual = 11900
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iob_knn' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v:6]
	Parameter ADDR_W bound to: 4 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_circuit' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/top_circuit.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_insert' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:62]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
	Parameter C bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_distances' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_distances' (1#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:5]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:40]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (2#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:40]
INFO: [Synth 8-6155] done synthesizing module 'calc_insert' (3#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:62]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/control_unit.v:4]
	Parameter state5 bound to: 5 - type: integer 
	Parameter state0 bound to: 0 - type: integer 
	Parameter state1 bound to: 1 - type: integer 
	Parameter state2 bound to: 2 - type: integer 
	Parameter state3 bound to: 3 - type: integer 
	Parameter state4 bound to: 4 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
	Parameter C bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/control_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_circuit' (5#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/top_circuit.v:5]
INFO: [Synth 8-6157] synthesizing module 'labelconverter' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v:91]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'label_calculator' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v:127]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'label_calculator' (6#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v:127]
INFO: [Synth 8-6155] done synthesizing module 'labelconverter' (7#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v:91]
WARNING: [Synth 8-3848] Net OUT_REG in module/entity iob_knn does not have driver. [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/include/KNNsw_reg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'iob_knn' (8#1) [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v:6]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[39]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[38]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[37]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[36]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[35]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[34]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[33]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[32]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[31]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[30]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[29]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[28]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[27]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[26]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[25]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[24]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[23]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[22]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[21]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[20]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[19]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[18]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[17]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[16]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[15]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[14]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[13]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[12]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[11]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[10]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[9]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port knn_start[0]
WARNING: [Synth 8-3331] design comparator has unconnected port B[7]
WARNING: [Synth 8-3331] design comparator has unconnected port B[6]
WARNING: [Synth 8-3331] design comparator has unconnected port B[5]
WARNING: [Synth 8-3331] design comparator has unconnected port B[4]
WARNING: [Synth 8-3331] design comparator has unconnected port B[3]
WARNING: [Synth 8-3331] design comparator has unconnected port B[2]
WARNING: [Synth 8-3331] design comparator has unconnected port B[1]
WARNING: [Synth 8-3331] design comparator has unconnected port B[0]
WARNING: [Synth 8-3331] design calc_insert has unconnected port enable[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.172 ; gain = 244.352 ; free physical = 5018 ; free virtual = 11933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.172 ; gain = 244.352 ; free physical = 5011 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.176 ; gain = 252.355 ; free physical = 5009 ; free virtual = 11925
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[3]' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[2]' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[1]' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[0]' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'en_dist_aux_reg' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/control_unit.v:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state0 |                           000001 |                              000
                  state1 |                           000010 |                              001
                  state2 |                           000100 |                              010
                  state3 |                           001000 |                              011
                  state4 |                           010000 |                              100
                  state5 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'en_nb_aux_reg' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/control_unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'inc_cnt_aux_reg' [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/control_unit.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1707.090 ; gain = 271.270 ; free physical = 4967 ; free virtual = 11883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 16    
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 24    
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module iob_knn 
File: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/iob_knn.v 
Found Register "ready_int_reg" of size 1-bit
Found Register "KNN_START_reg" of size 1-bit
Found Register "KNN_RESET_reg" of size 1-bit
Found Register "BANK_TESTP_reg[0]" of size 32-bit
Found Register "DATAP_REG_reg" of size 32-bit
Found Register "LABEL_REG_reg" of size 8-bit
Found Register "KNN_ENABLE_reg" of size 1-bit
Found Register "BANK_TESTP_reg[1]" of size 32-bit
Found Register "BANK_TESTP_reg[2]" of size 32-bit
Found Register "BANK_TESTP_reg[3]" of size 32-bit
Module calc_distances 
File: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v 
Found Adder "result2" of operand size {<const>, 16 Bit, 16 Bit} at Line:31
Found Adder "result2" of operand size {<const>, 16 Bit, 16 Bit} at Line:33
Module comparator 
File: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v 
Found Comparator "C0" of operand size {32 Bit, 32 Bit} at Line:57
Module calc_insert 
File: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/circuit.v 
Found Register "genblk1[3].nbregout_reg[3]" of size 40-bit
Found Register "genblk1[2].nbregout_reg[2]" of size 40-bit
Found Register "genblk1[1].nbregout_reg[1]" of size 40-bit
Found Register "genblk1[0].nbregout_reg[0]" of size 40-bit
Found Comparator "cnt1" of operand size {<const>, 16 Bit} at Line:117
Found Register "dist_out_reg" of size 32-bit
Found Comparator "(null)" of operand size {<const>, 16 Bit} at Line:134
Found Comparator "(null)" of operand size {<const>, 16 Bit} at Line:134
Found Comparator "(null)" of operand size {<const>, 16 Bit} at Line:134
Module control_unit 
File: /home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/src/control_unit.v 
Found Adder "cnt_wstrb0" of operand size {<const>, 3 Bit} at Line:57
Found Register "cnt_wstrb_reg" of size 3-bit
Hierarchical RTL Component report 
Module iob_knn 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module calc_distances 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
Module calc_insert 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module control_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP result1, operation Mode is: A*B.
DSP Report: operator result1 is absorbed into DSP result1.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result1 is absorbed into DSP result0.
DSP Report: Generating DSP result1, operation Mode is: A*B.
DSP Report: operator result1 is absorbed into DSP result1.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result1 is absorbed into DSP result0.
DSP Report: Generating DSP result1, operation Mode is: A*B.
DSP Report: operator result1 is absorbed into DSP result1.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result1 is absorbed into DSP result0.
DSP Report: Generating DSP result1, operation Mode is: A*B.
DSP Report: operator result1 is absorbed into DSP result1.
DSP Report: Generating DSP result0, operation Mode is: PCIN+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result1 is absorbed into DSP result0.
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[39]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[38]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[37]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[36]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[35]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[34]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[33]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[32]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[31]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[30]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[29]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[28]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[27]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[26]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[25]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[24]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[23]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[22]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[21]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[20]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[19]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[18]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[17]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[16]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[15]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[14]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[13]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[12]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[11]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[10]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[9]
WARNING: [Synth 8-3331] design label_calculator has unconnected port distance_input[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port knn_start[0]
WARNING: [Synth 8-3331] design comparator has unconnected port B[7]
WARNING: [Synth 8-3331] design comparator has unconnected port B[6]
WARNING: [Synth 8-3331] design comparator has unconnected port B[5]
WARNING: [Synth 8-3331] design comparator has unconnected port B[4]
WARNING: [Synth 8-3331] design comparator has unconnected port B[3]
WARNING: [Synth 8-3331] design comparator has unconnected port B[2]
WARNING: [Synth 8-3331] design comparator has unconnected port B[1]
WARNING: [Synth 8-3331] design comparator has unconnected port B[0]
WARNING: [Synth 8-3331] design calc_insert has unconnected port enable[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4774 ; free virtual = 11699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_distances | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calc_distances | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4772 ; free virtual = 11697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4770 ; free virtual = 11695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4769 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4769 ; free virtual = 11694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4769 ; free virtual = 11695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    64|
|2     |DSP48E1 |     8|
|3     |LUT1    |     4|
|4     |LUT2    |   146|
|5     |LUT3    |   180|
|6     |LUT4    |   316|
|7     |LUT5    |   240|
|8     |LUT6    |   159|
|9     |MUXF7   |    32|
|10    |FDCE    |   190|
|11    |FDPE    |     4|
|12    |FDRE    |   204|
|13    |FDSE    |   640|
|14    |LD      |   652|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  |  2839|
|2     |  \genblk1[0].knn_core  |top_circuit__1    |   641|
|3     |    test                |calc_insert__1    |   614|
|4     |      dists             |calc_distances__1 |    42|
|5     |      comp              |comparator__1     |    36|
|6     |    control_tb          |control_unit__1   |    27|
|7     |  \genblk1[1].knn_core  |top_circuit__2    |   641|
|8     |    test                |calc_insert__2    |   614|
|9     |      dists             |calc_distances__2 |    42|
|10    |      comp              |comparator__2     |    36|
|11    |    control_tb          |control_unit__2   |    27|
|12    |  \genblk1[2].knn_core  |top_circuit__3    |   641|
|13    |    test                |calc_insert__3    |   614|
|14    |      dists             |calc_distances__3 |    42|
|15    |      comp              |comparator__3     |    36|
|16    |    control_tb          |control_unit__3   |    27|
|17    |  \genblk1[3].knn_core  |top_circuit       |   641|
|18    |    test                |calc_insert       |   614|
|19    |      dists             |calc_distances    |    42|
|20    |      comp              |comparator        |    36|
|21    |    control_tb          |control_unit      |    27|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4769 ; free virtual = 11695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.512 ; gain = 396.691 ; free physical = 4771 ; free virtual = 11697
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1832.520 ; gain = 396.691 ; free physical = 4771 ; free virtual = 11697
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1846.387 ; gain = 0.000 ; free physical = 4836 ; free virtual = 11762
INFO: [Netlist 29-17] Analyzing 756 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.102 ; gain = 0.000 ; free physical = 4759 ; free virtual = 11684
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 652 instances were transformed.
  LD => LDCE: 652 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1970.102 ; gain = 534.398 ; free physical = 4893 ; free virtual = 11819
# read_xdc ../knn.xdc
Parsing XDC File [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/fpga/vivado/knn.xdc]
Finished Parsing XDC File [/home/marcio/Documents/ecomp/laisaKNN/submodules/KNN/hardware/fpga/vivado/knn.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.070 ; gain = 69.969 ; free physical = 4884 ; free virtual = 11810

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1467c5ba1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.055 ; gain = 294.984 ; free physical = 4513 ; free virtual = 11439

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1467c5ba1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4380 ; free virtual = 11306
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1467c5ba1

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4381 ; free virtual = 11307
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c47e5b2

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4381 ; free virtual = 11307
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 14c47e5b2

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4380 ; free virtual = 11306
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14c47e5b2

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4380 ; free virtual = 11306
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14c47e5b2

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4380 ; free virtual = 11306
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4379 ; free virtual = 11305
Ending Logic Optimization Task | Checksum: 8546b11f

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4379 ; free virtual = 11305

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8546b11f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4378 ; free virtual = 11304

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8546b11f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4379 ; free virtual = 11305

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4379 ; free virtual = 11305
Ending Netlist Obfuscation Task | Checksum: 8546b11f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.023 ; gain = 0.000 ; free physical = 4378 ; free virtual = 11304
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2471.023 ; gain = 500.922 ; free physical = 4378 ; free virtual = 11304
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.680 ; gain = 0.000 ; free physical = 4374 ; free virtual = 11301
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00800616

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2576.680 ; gain = 0.000 ; free physical = 4374 ; free virtual = 11301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.680 ; gain = 0.000 ; free physical = 4374 ; free virtual = 11300

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4dc8c9d1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2576.680 ; gain = 0.000 ; free physical = 4362 ; free virtual = 11289

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12c4e116e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2583.707 ; gain = 7.027 ; free physical = 4364 ; free virtual = 11291

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12c4e116e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2583.707 ; gain = 7.027 ; free physical = 4365 ; free virtual = 11291
Phase 1 Placer Initialization | Checksum: 12c4e116e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2583.707 ; gain = 7.027 ; free physical = 4365 ; free virtual = 11291

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7690fdf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2583.707 ; gain = 7.027 ; free physical = 4361 ; free virtual = 11287

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 25 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.715 ; gain = 0.000 ; free physical = 4348 ; free virtual = 11275

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 221b68ad9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4349 ; free virtual = 11275
Phase 2.2 Global Placement Core | Checksum: 23e902854

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4349 ; free virtual = 11275
Phase 2 Global Placement | Checksum: 23e902854

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4349 ; free virtual = 11275

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 254f0c74c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4349 ; free virtual = 11275

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29ea123dc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4348 ; free virtual = 11274

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e6d31406

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4348 ; free virtual = 11274

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 266737b4f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4348 ; free virtual = 11274

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ef899346

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4346 ; free virtual = 11272

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2886a0f7d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4345 ; free virtual = 11271

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2080d67d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4345 ; free virtual = 11271
Phase 3 Detail Placement | Checksum: 2080d67d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4345 ; free virtual = 11271

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 209884df1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 209884df1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4343 ; free virtual = 11270
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.396. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19172ad3c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4340 ; free virtual = 11266
Phase 4.1 Post Commit Optimization | Checksum: 19172ad3c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4340 ; free virtual = 11266

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19172ad3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4341 ; free virtual = 11267

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19172ad3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4341 ; free virtual = 11267

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.715 ; gain = 0.000 ; free physical = 4341 ; free virtual = 11267
Phase 4.4 Final Placement Cleanup | Checksum: 151131e6b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4341 ; free virtual = 11268
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 151131e6b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4341 ; free virtual = 11267
Ending Placer Task | Checksum: 591e36f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.715 ; gain = 23.035 ; free physical = 4341 ; free virtual = 11268
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2599.715 ; gain = 128.691 ; free physical = 4350 ; free virtual = 11276
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 419492e5 ConstDB: 0 ShapeSum: 1789a414 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: cd233ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.180 ; gain = 0.000 ; free physical = 4248 ; free virtual = 11175
Post Restoration Checksum: NetGraph: 4f135ad6 NumContArr: 7e0fe3ee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cd233ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.180 ; gain = 0.000 ; free physical = 4228 ; free virtual = 11155

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cd233ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2653.977 ; gain = 3.797 ; free physical = 4196 ; free virtual = 11122

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cd233ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2653.977 ; gain = 3.797 ; free physical = 4196 ; free virtual = 11122
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12f1e27e5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2656.977 ; gain = 6.797 ; free physical = 4190 ; free virtual = 11117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.421  | TNS=0.000  | WHS=0.153  | THS=0.000  |

Phase 2 Router Initialization | Checksum: fcfc524d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2657.977 ; gain = 7.797 ; free physical = 4189 ; free virtual = 11116

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.180659 %
  Global Horizontal Routing Utilization  = 0.177512 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2668
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2184
  Number of Partially Routed Nets     = 484
  Number of Node Overlaps             = 840


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2283db93f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.977 ; gain = 11.797 ; free physical = 4185 ; free virtual = 11112

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d9fbc3e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4183 ; free virtual = 11109

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e1c0cde6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4183 ; free virtual = 11109
Phase 4 Rip-up And Reroute | Checksum: e1c0cde6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4183 ; free virtual = 11109

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e1c0cde6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4182 ; free virtual = 11109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e1c0cde6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4182 ; free virtual = 11108
Phase 5 Delay and Skew Optimization | Checksum: e1c0cde6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4183 ; free virtual = 11109

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134883bb9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4182 ; free virtual = 11108
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.150  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134883bb9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4181 ; free virtual = 11108
Phase 6 Post Hold Fix | Checksum: 134883bb9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4182 ; free virtual = 11108

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.59595 %
  Global Horizontal Routing Utilization  = 0.808043 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 150110fc4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2665.977 ; gain = 15.797 ; free physical = 4182 ; free virtual = 11108

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 150110fc4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2667.977 ; gain = 17.797 ; free physical = 4180 ; free virtual = 11107

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 173e44ac6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2667.977 ; gain = 17.797 ; free physical = 4182 ; free virtual = 11108

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.056  | TNS=0.000  | WHS=0.150  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 173e44ac6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2667.977 ; gain = 17.797 ; free physical = 4182 ; free virtual = 11108
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2667.977 ; gain = 17.797 ; free physical = 4214 ; free virtual = 11141

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2667.977 ; gain = 68.262 ; free physical = 4214 ; free virtual = 11141
# report_utilization
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jan  4 18:15:10 2021
| Host         : mess running 64-bit Linux Mint 20
| Command      : report_utilization
| Design       : iob_knn
| Device       : 7a35tcpg236-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  796 |     0 |     20800 |  3.83 |
|   LUT as Logic          |  796 |     0 |     20800 |  3.83 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         | 1690 |     0 |     41600 |  4.06 |
|   Register as Flip Flop | 1038 |     0 |     41600 |  2.50 |
|   Register as Latch     |  652 |     0 |     41600 |  1.57 |
| F7 Muxes                |   32 |     0 |     16300 |  0.20 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 4     |          Yes |           - |          Set |
| 842   |          Yes |           - |        Reset |
| 640   |          Yes |         Set |            - |
| 204   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  606 |     0 |      8150 |  7.44 |
|   SLICEL                                   |  418 |     0 |           |       |
|   SLICEM                                   |  188 |     0 |           |       |
| LUT as Logic                               |  796 |     0 |     20800 |  3.83 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  547 |       |           |       |
|   using O5 and O6                          |  249 |       |           |       |
| LUT as Memory                              |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 1690 |     0 |     41600 |  4.06 |
|   Register driven from within the Slice    |  164 |       |           |       |
|   Register driven from outside the Slice   | 1526 |       |           |       |
|     LUT in front of the register is unused |  925 |       |           |       |
|     LUT in front of the register is used   |  601 |       |           |       |
| Unique Control Sets                        |   48 |       |      8150 |  0.59 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    8 |     0 |        90 |  8.89 |
|   DSP48E1 only |    8 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       106 |  0.00 |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LDCE     |  652 |        Flop & Latch |
| FDSE     |  640 |        Flop & Latch |
| LUT4     |  316 |                 LUT |
| LUT5     |  240 |                 LUT |
| FDRE     |  204 |        Flop & Latch |
| FDCE     |  190 |        Flop & Latch |
| LUT3     |  180 |                 LUT |
| LUT6     |  159 |                 LUT |
| LUT2     |  146 |                 LUT |
| CARRY4   |   64 |          CarryLogic |
| MUXF7    |   32 |               MuxFx |
| DSP48E1  |    8 |    Block Arithmetic |
| LUT1     |    4 |                 LUT |
| FDPE     |    4 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jan  4 18:15:11 2021
| Host         : mess running 64-bit Linux Mint 20
| Command      : report_timing
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 DATAP_REG_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].knn_core/test/dist_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.831ns  (logic 7.206ns (73.295%)  route 2.625ns (26.705%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=1037, unset)         0.973     0.973    clk[0]
    SLICE_X10Y29         FDCE                                         r  DATAP_REG_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  DATAP_REG_reg[23]/Q
                         net (fo=4, routed)           0.970     2.461    genblk1[3].knn_core/test/dists/data_point[23]
    SLICE_X11Y35         LUT2 (Prop_lut2_I1_O)        0.124     2.585 r  genblk1[3].knn_core/test/dists/result1_i_13/O
                         net (fo=1, routed)           0.000     2.585    genblk1[3].knn_core/test/dists/result1_i_13_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.986 r  genblk1[3].knn_core/test/dists/result1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.986    genblk1[3].knn_core/test/dists/result1_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.100 r  genblk1[3].knn_core/test/dists/result1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.100    genblk1[3].knn_core/test/dists/result1_i_2_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.413 r  genblk1[3].knn_core/test/dists/result1_i_1/O[3]
                         net (fo=18, routed)          0.830     4.242    genblk1[3].knn_core/test/dists/result1_i_1_n_4
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218     8.460 r  genblk1[3].knn_core/test/dists/result1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.462    genblk1[3].knn_core/test/dists/result1_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.980 r  genblk1[3].knn_core/test/dists/result0/P[20]
                         net (fo=1, routed)           0.824    10.804    genblk1[3].knn_core/test/dist_in[20]
    SLICE_X12Y35         FDRE                                         r  genblk1[3].knn_core/test/dist_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk[0] (IN)
                         net (fo=1037, unset)         0.924    10.924    genblk1[3].knn_core/test/clk[0]
    SLICE_X12Y35         FDRE                                         r  genblk1[3].knn_core/test/dist_out_reg[20]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.028    10.861    genblk1[3].knn_core/test/dist_out_reg[20]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  0.057    




# report_clocks
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jan  4 18:15:11 2021
| Host         : mess running 64-bit Linux Mint 20
| Command      : report_clocks
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.977 ; gain = 0.000 ; free physical = 4214 ; free virtual = 11140
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 18:15:12 2021...
