TPU_PIN_INACTIVE,VAR_0
TPU_PIN_PWM,VAR_1
TPU_TCR_CCLR_TGRB,VAR_2
TPU_TCR_CKEG_RISING,VAR_3
TPU_TCRn,VAR_4
TPU_TGRAn,VAR_5
TPU_TGRBn,VAR_6
TPU_TMDR_MD_PWM,VAR_7
TPU_TMDRn,VAR_8
clk_prepare_enable,FUNC_0
dev_dbg,FUNC_1
dev_err,FUNC_2
pm_runtime_get_sync,FUNC_3
tpu_pwm_set_pin,FUNC_4
tpu_pwm_start_stop,FUNC_5
tpu_pwm_write,FUNC_6
tpu_pwm_timer_start,FUNC_7
pwm,VAR_9
ret,VAR_10
