# SPDX-License-Identifier: GPL-2.0-or-later

# --- Adapter & transport (must be first) ---
# Use the native ST-LINK DAP driver (supports V2 and V3)
source [find interface/stlink-dap.cfg]
transport select dapdirect_swd
# -------------------------------------------

# SWJ-DP / helpers
source [find target/swj-dp.tcl]
source [find mem_helper.tcl]

# --- Chip / endianness ---
if { [info exists CHIPNAME] } {
   set _CHIPNAME $CHIPNAME
} else {
   # Name it after the real MCU family
   set _CHIPNAME stm32f1x
}

set _ENDIAN little

# Work-area is a space in RAM used for flash programming
# By default use 4kB (as found on some STM32F100s)
if { [info exists WORKAREASIZE] } {
   set _WORKAREASIZE $WORKAREASIZE
} else {
   set _WORKAREASIZE 0x1000
}

# Allow overriding the Flash bank size
if { [info exists FLASH_SIZE] } {
    set _FLASH_SIZE $FLASH_SIZE
} else {
    # autodetect size
    set _FLASH_SIZE 0
}

# ---- SW-DP ID for Cortex-M23 on GD32E23x ----
set CPUTAPID 0x0bf11477
# ---------------------------------------------

# jtag scan chain / SWD DAP
if { [info exists CPUTAPID] } {
   set _CPUTAPID $CPUTAPID
} else {
   if { [using_jtag] } {
      # See STM Document RM0008 Section 26.6.3
      set _CPUTAPID 0x3ba00477
   } {
      # this is the SW-DP tap id not the jtag tap id
      set _CPUTAPID 0x1ba01477
   }
}

swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu

if {[using_jtag]} {
   jtag newtap $_CHIPNAME bs -irlen 5
}

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap

$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0

# flash size will be probed (driver is stm32f1x, which has GD32E23x support in recent OpenOCD)
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f1x 0x08000000 $_FLASH_SIZE 0 0 $_TARGETNAME

# Speed (start conservative; you can raise this to e.g. 1000 later)
adapter speed 200

adapter srst delay 100
if {[using_jtag]} {
   jtag_ntrst_delay 100
}

reset_config srst_nogate

if {![using_hla]} {
    cortex_m reset_config sysresetreq
}

# ----- REMOVED DBGMCU writes (invalid on GD32E23x) -----
# $_TARGETNAME configure -event examine-end {
#     mmw 0xE0042004 0x00000307 0
# }
# -------------------------------------------------------

# Force a clean halt before any flash operation (fixes "Target not halted")
$_TARGETNAME configure -event gdb-flash-erase-start { halt }
$_TARGETNAME configure -event gdb-flash-write-start { halt }

# Probe/examine before accepting the GDB attach so the target knows its memory map.
$_TARGETNAME configure -event gdb-attach {
    targets $_TARGETNAME
    init
}

# TPIU block kept, but without DBGMCU access (avoid 0xE0042004)
tpiu create $_CHIPNAME.tpiu -dap $_CHIPNAME.dap -ap-num 0 -baseaddr 0xE0040000

lappend _telnet_autocomplete_skip _proc_pre_enable_$_CHIPNAME.tpiu
proc _proc_pre_enable_$_CHIPNAME.tpiu {_targetname} {
    targets $_targetname
    # TRACE_IOEN write removed (relied on DBGMCU at 0xE0042004)
}

$_CHIPNAME.tpiu configure -event pre-enable "_proc_pre_enable_$_CHIPNAME.tpiu $_TARGETNAME"
