<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › tiocp.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>tiocp.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003-2005 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_IA64_SN_PCI_TIOCP_H</span>
<span class="cp">#define _ASM_IA64_SN_PCI_TIOCP_H</span>

<span class="cp">#define TIOCP_HOST_INTR_ADDR            0x003FFFFFFFFFFFFFUL</span>
<span class="cp">#define TIOCP_PCI64_CMDTYPE_MEM         (0x1ull &lt;&lt; 60)</span>
<span class="cp">#define TIOCP_PCI64_CMDTYPE_MSI         (0x3ull &lt;&lt; 60)</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm"> *********************** TIOCP MMR structure mapping ***************************</span>
<span class="cm"> *****************************************************************************/</span>

<span class="k">struct</span> <span class="n">tiocp</span><span class="p">{</span>

    <span class="cm">/* 0x000000-0x00FFFF -- Local Registers */</span>

    <span class="cm">/* 0x000000-0x000057 -- (Legacy Widget Space) Configuration */</span>
    <span class="n">u64</span>		<span class="n">cp_id</span><span class="p">;</span>				<span class="cm">/* 0x000000 */</span>
    <span class="n">u64</span>		<span class="n">cp_stat</span><span class="p">;</span>			<span class="cm">/* 0x000008 */</span>
    <span class="n">u64</span>		<span class="n">cp_err_upper</span><span class="p">;</span>			<span class="cm">/* 0x000010 */</span>
    <span class="n">u64</span>		<span class="n">cp_err_lower</span><span class="p">;</span>			<span class="cm">/* 0x000018 */</span>
    <span class="cp">#define cp_err cp_err_lower</span>
    <span class="n">u64</span>		<span class="n">cp_control</span><span class="p">;</span>			<span class="cm">/* 0x000020 */</span>
    <span class="n">u64</span>		<span class="n">cp_req_timeout</span><span class="p">;</span>			<span class="cm">/* 0x000028 */</span>
    <span class="n">u64</span>		<span class="n">cp_intr_upper</span><span class="p">;</span>			<span class="cm">/* 0x000030 */</span>
    <span class="n">u64</span>		<span class="n">cp_intr_lower</span><span class="p">;</span>			<span class="cm">/* 0x000038 */</span>
    <span class="cp">#define cp_intr cp_intr_lower</span>
    <span class="n">u64</span>		<span class="n">cp_err_cmdword</span><span class="p">;</span>			<span class="cm">/* 0x000040 */</span>
    <span class="n">u64</span>		<span class="n">_pad_000048</span><span class="p">;</span>			<span class="cm">/* 0x000048 */</span>
    <span class="n">u64</span>		<span class="n">cp_tflush</span><span class="p">;</span>			<span class="cm">/* 0x000050 */</span>

    <span class="cm">/* 0x000058-0x00007F -- Bridge-specific Configuration */</span>
    <span class="n">u64</span>		<span class="n">cp_aux_err</span><span class="p">;</span>			<span class="cm">/* 0x000058 */</span>
    <span class="n">u64</span>		<span class="n">cp_resp_upper</span><span class="p">;</span>			<span class="cm">/* 0x000060 */</span>
    <span class="n">u64</span>		<span class="n">cp_resp_lower</span><span class="p">;</span>			<span class="cm">/* 0x000068 */</span>
    <span class="cp">#define cp_resp cp_resp_lower</span>
    <span class="n">u64</span>		<span class="n">cp_tst_pin_ctrl</span><span class="p">;</span>		<span class="cm">/* 0x000070 */</span>
    <span class="n">u64</span>		<span class="n">cp_addr_lkerr</span><span class="p">;</span>			<span class="cm">/* 0x000078 */</span>

    <span class="cm">/* 0x000080-0x00008F -- PMU &amp; MAP */</span>
    <span class="n">u64</span>		<span class="n">cp_dir_map</span><span class="p">;</span>			<span class="cm">/* 0x000080 */</span>
    <span class="n">u64</span>		<span class="n">_pad_000088</span><span class="p">;</span>			<span class="cm">/* 0x000088 */</span>

    <span class="cm">/* 0x000090-0x00009F -- SSRAM */</span>
    <span class="n">u64</span>		<span class="n">cp_map_fault</span><span class="p">;</span>			<span class="cm">/* 0x000090 */</span>
    <span class="n">u64</span>		<span class="n">_pad_000098</span><span class="p">;</span>			<span class="cm">/* 0x000098 */</span>

    <span class="cm">/* 0x0000A0-0x0000AF -- Arbitration */</span>
    <span class="n">u64</span>		<span class="n">cp_arb</span><span class="p">;</span>				<span class="cm">/* 0x0000A0 */</span>
    <span class="n">u64</span>		<span class="n">_pad_0000A8</span><span class="p">;</span>			<span class="cm">/* 0x0000A8 */</span>

    <span class="cm">/* 0x0000B0-0x0000BF -- Number In A Can or ATE Parity Error */</span>
    <span class="n">u64</span>		<span class="n">cp_ate_parity_err</span><span class="p">;</span>		<span class="cm">/* 0x0000B0 */</span>
    <span class="n">u64</span>		<span class="n">_pad_0000B8</span><span class="p">;</span>			<span class="cm">/* 0x0000B8 */</span>

    <span class="cm">/* 0x0000C0-0x0000FF -- PCI/GIO */</span>
    <span class="n">u64</span>		<span class="n">cp_bus_timeout</span><span class="p">;</span>			<span class="cm">/* 0x0000C0 */</span>
    <span class="n">u64</span>		<span class="n">cp_pci_cfg</span><span class="p">;</span>			<span class="cm">/* 0x0000C8 */</span>
    <span class="n">u64</span>		<span class="n">cp_pci_err_upper</span><span class="p">;</span>		<span class="cm">/* 0x0000D0 */</span>
    <span class="n">u64</span>		<span class="n">cp_pci_err_lower</span><span class="p">;</span>		<span class="cm">/* 0x0000D8 */</span>
    <span class="cp">#define cp_pci_err cp_pci_err_lower</span>
    <span class="n">u64</span>		<span class="n">_pad_0000E0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0000{E0..F8} */</span>

    <span class="cm">/* 0x000100-0x0001FF -- Interrupt */</span>
    <span class="n">u64</span>		<span class="n">cp_int_status</span><span class="p">;</span>			<span class="cm">/* 0x000100 */</span>
    <span class="n">u64</span>		<span class="n">cp_int_enable</span><span class="p">;</span>			<span class="cm">/* 0x000108 */</span>
    <span class="n">u64</span>		<span class="n">cp_int_rst_stat</span><span class="p">;</span>		<span class="cm">/* 0x000110 */</span>
    <span class="n">u64</span>		<span class="n">cp_int_mode</span><span class="p">;</span>			<span class="cm">/* 0x000118 */</span>
    <span class="n">u64</span>		<span class="n">cp_int_device</span><span class="p">;</span>			<span class="cm">/* 0x000120 */</span>
    <span class="n">u64</span>		<span class="n">cp_int_host_err</span><span class="p">;</span>		<span class="cm">/* 0x000128 */</span>
    <span class="n">u64</span>		<span class="n">cp_int_addr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x0001{30,,,68} */</span>
    <span class="n">u64</span>		<span class="n">cp_err_int_view</span><span class="p">;</span>		<span class="cm">/* 0x000170 */</span>
    <span class="n">u64</span>		<span class="n">cp_mult_int</span><span class="p">;</span>			<span class="cm">/* 0x000178 */</span>
    <span class="n">u64</span>		<span class="n">cp_force_always</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* 0x0001{80,,,B8} */</span>
    <span class="n">u64</span>		<span class="n">cp_force_pin</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* 0x0001{C0,,,F8} */</span>

    <span class="cm">/* 0x000200-0x000298 -- Device */</span>
    <span class="n">u64</span>		<span class="n">cp_device</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0002{00,,,18} */</span>
    <span class="n">u64</span>		<span class="n">_pad_000220</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0002{20,,,38} */</span>
    <span class="n">u64</span>		<span class="n">cp_wr_req_buf</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* 0x0002{40,,,58} */</span>
    <span class="n">u64</span>		<span class="n">_pad_000260</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0002{60,,,78} */</span>
    <span class="n">u64</span>		<span class="n">cp_rrb_map</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>			<span class="cm">/* 0x0002{80,,,88} */</span>
    <span class="cp">#define cp_even_resp cp_rrb_map[0]			</span><span class="cm">/* 0x000280 */</span><span class="cp"></span>
    <span class="cp">#define cp_odd_resp  cp_rrb_map[1]			</span><span class="cm">/* 0x000288 */</span><span class="cp"></span>
    <span class="n">u64</span>		<span class="n">cp_resp_status</span><span class="p">;</span>			<span class="cm">/* 0x000290 */</span>
    <span class="n">u64</span>		<span class="n">cp_resp_clear</span><span class="p">;</span>			<span class="cm">/* 0x000298 */</span>

    <span class="n">u64</span>		<span class="n">_pad_0002A0</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>		<span class="cm">/* 0x0002{A0..F8} */</span>

    <span class="cm">/* 0x000300-0x0003F8 -- Buffer Address Match Registers */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">upper</span><span class="p">;</span>				<span class="cm">/* 0x0003{00,,,F0} */</span>
	<span class="n">u64</span>	<span class="n">lower</span><span class="p">;</span>				<span class="cm">/* 0x0003{08,,,F8} */</span>
    <span class="p">}</span> <span class="n">cp_buf_addr_match</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

    <span class="cm">/* 0x000400-0x0005FF -- Performance Monitor Registers (even only) */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">flush_w_touch</span><span class="p">;</span>			<span class="cm">/* 0x000{400,,,5C0} */</span>
	<span class="n">u64</span>	<span class="n">flush_wo_touch</span><span class="p">;</span>			<span class="cm">/* 0x000{408,,,5C8} */</span>
	<span class="n">u64</span>	<span class="n">inflight</span><span class="p">;</span>			<span class="cm">/* 0x000{410,,,5D0} */</span>
	<span class="n">u64</span>	<span class="n">prefetch</span><span class="p">;</span>			<span class="cm">/* 0x000{418,,,5D8} */</span>
	<span class="n">u64</span>	<span class="n">total_pci_retry</span><span class="p">;</span>		<span class="cm">/* 0x000{420,,,5E0} */</span>
	<span class="n">u64</span>	<span class="n">max_pci_retry</span><span class="p">;</span>			<span class="cm">/* 0x000{428,,,5E8} */</span>
	<span class="n">u64</span>	<span class="n">max_latency</span><span class="p">;</span>			<span class="cm">/* 0x000{430,,,5F0} */</span>
	<span class="n">u64</span>	<span class="n">clear_all</span><span class="p">;</span>			<span class="cm">/* 0x000{438,,,5F8} */</span>
    <span class="p">}</span> <span class="n">cp_buf_count</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>


    <span class="cm">/* 0x000600-0x0009FF -- PCI/X registers */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_bus_err_addr</span><span class="p">;</span>		<span class="cm">/* 0x000600 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_bus_err_attr</span><span class="p">;</span>		<span class="cm">/* 0x000608 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_bus_err_data</span><span class="p">;</span>		<span class="cm">/* 0x000610 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_pio_split_addr</span><span class="p">;</span>		<span class="cm">/* 0x000618 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_pio_split_attr</span><span class="p">;</span>		<span class="cm">/* 0x000620 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_dma_req_err_attr</span><span class="p">;</span>	<span class="cm">/* 0x000628 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_dma_req_err_addr</span><span class="p">;</span>	<span class="cm">/* 0x000630 */</span>
    <span class="n">u64</span>		<span class="n">cp_pcix_timeout</span><span class="p">;</span>		<span class="cm">/* 0x000638 */</span>

    <span class="n">u64</span>		<span class="n">_pad_000640</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>		<span class="cm">/* 0x000{640,,,6F8} */</span>

    <span class="cm">/* 0x000700-0x000737 -- Debug Registers */</span>
    <span class="n">u64</span>		<span class="n">cp_ct_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000700 */</span>
    <span class="n">u64</span>		<span class="n">cp_br_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000708 */</span>
    <span class="n">u64</span>		<span class="n">cp_mux3_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000710 */</span>
    <span class="n">u64</span>		<span class="n">cp_mux4_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000718 */</span>
    <span class="n">u64</span>		<span class="n">cp_mux5_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000720 */</span>
    <span class="n">u64</span>		<span class="n">cp_mux6_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000728 */</span>
    <span class="n">u64</span>		<span class="n">cp_mux7_debug_ctl</span><span class="p">;</span>		<span class="cm">/* 0x000730 */</span>

    <span class="n">u64</span>		<span class="n">_pad_000738</span><span class="p">[</span><span class="mi">89</span><span class="p">];</span>		<span class="cm">/* 0x000{738,,,9F8} */</span>

    <span class="cm">/* 0x000A00-0x000BFF -- PCI/X Read&amp;Write Buffer */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">cp_buf_addr</span><span class="p">;</span>			<span class="cm">/* 0x000{A00,,,AF0} */</span>
	<span class="n">u64</span>	<span class="n">cp_buf_attr</span><span class="p">;</span>			<span class="cm">/* 0X000{A08,,,AF8} */</span>
    <span class="p">}</span> <span class="n">cp_pcix_read_buf_64</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">cp_buf_addr</span><span class="p">;</span>			<span class="cm">/* 0x000{B00,,,BE0} */</span>
	<span class="n">u64</span>	<span class="n">cp_buf_attr</span><span class="p">;</span>			<span class="cm">/* 0x000{B08,,,BE8} */</span>
	<span class="n">u64</span>	<span class="n">cp_buf_valid</span><span class="p">;</span>			<span class="cm">/* 0x000{B10,,,BF0} */</span>
	<span class="n">u64</span>	<span class="n">__pad1</span><span class="p">;</span>				<span class="cm">/* 0x000{B18,,,BF8} */</span>
    <span class="p">}</span> <span class="n">cp_pcix_write_buf_64</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

    <span class="cm">/* End of Local Registers -- Start of Address Map space */</span>

    <span class="kt">char</span>	<span class="n">_pad_000c00</span><span class="p">[</span><span class="mh">0x010000</span> <span class="o">-</span> <span class="mh">0x000c00</span><span class="p">];</span>

    <span class="cm">/* 0x010000-0x011FF8 -- Internal ATE RAM (Auto Parity Generation) */</span>
    <span class="n">u64</span>		<span class="n">cp_int_ate_ram</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>		<span class="cm">/* 0x010000-0x011FF8 */</span>

    <span class="kt">char</span>	<span class="n">_pad_012000</span><span class="p">[</span><span class="mh">0x14000</span> <span class="o">-</span> <span class="mh">0x012000</span><span class="p">];</span>

    <span class="cm">/* 0x014000-0x015FF8 -- Internal ATE RAM (Manual Parity Generation) */</span>
    <span class="n">u64</span>		<span class="n">cp_int_ate_ram_mp</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>	<span class="cm">/* 0x014000-0x015FF8 */</span>

    <span class="kt">char</span>	<span class="n">_pad_016000</span><span class="p">[</span><span class="mh">0x18000</span> <span class="o">-</span> <span class="mh">0x016000</span><span class="p">];</span>

    <span class="cm">/* 0x18000-0x197F8 -- TIOCP Write Request Ram */</span>
    <span class="n">u64</span>		<span class="n">cp_wr_req_lower</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>		<span class="cm">/* 0x18000 - 0x187F8 */</span>
    <span class="n">u64</span>		<span class="n">cp_wr_req_upper</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>		<span class="cm">/* 0x18800 - 0x18FF8 */</span>
    <span class="n">u64</span>		<span class="n">cp_wr_req_parity</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>		<span class="cm">/* 0x19000 - 0x197F8 */</span>

    <span class="kt">char</span>	<span class="n">_pad_019800</span><span class="p">[</span><span class="mh">0x1C000</span> <span class="o">-</span> <span class="mh">0x019800</span><span class="p">];</span>

    <span class="cm">/* 0x1C000-0x1EFF8 -- TIOCP Read Response Ram */</span>
    <span class="n">u64</span>		<span class="n">cp_rd_resp_lower</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>		<span class="cm">/* 0x1C000 - 0x1CFF8 */</span>
    <span class="n">u64</span>		<span class="n">cp_rd_resp_upper</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>		<span class="cm">/* 0x1D000 - 0x1DFF8 */</span>
    <span class="n">u64</span>		<span class="n">cp_rd_resp_parity</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>		<span class="cm">/* 0x1E000 - 0x1EFF8 */</span>

    <span class="kt">char</span>	<span class="n">_pad_01F000</span><span class="p">[</span><span class="mh">0x20000</span> <span class="o">-</span> <span class="mh">0x01F000</span><span class="p">];</span>

    <span class="cm">/* 0x020000-0x021FFF -- Host Device (CP) Configuration Space (not used)  */</span>
    <span class="kt">char</span>	<span class="n">_pad_020000</span><span class="p">[</span><span class="mh">0x021000</span> <span class="o">-</span> <span class="mh">0x20000</span><span class="p">];</span>

    <span class="cm">/* 0x021000-0x027FFF -- PCI Device Configuration Spaces */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="k">union</span> <span class="p">{</span>
	    <span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	    <span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	    <span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	    <span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">f</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">cp_type0_cfg_dev</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>				<span class="cm">/* 0x02{1000,,,7FFF} */</span>

    <span class="cm">/* 0x028000-0x028FFF -- PCI Type 1 Configuration Space */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="k">union</span> <span class="p">{</span>
	    <span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	    <span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	    <span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	    <span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">f</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">cp_type1_cfg</span><span class="p">;</span>					<span class="cm">/* 0x028000-0x029000 */</span>

    <span class="kt">char</span>		<span class="n">_pad_029000</span><span class="p">[</span><span class="mh">0x030000</span><span class="o">-</span><span class="mh">0x029000</span><span class="p">];</span>

    <span class="cm">/* 0x030000-0x030007 -- PCI Interrupt Acknowledge Cycle */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">cp_pci_iack</span><span class="p">;</span>					<span class="cm">/* 0x030000-0x030007 */</span>

    <span class="kt">char</span>		<span class="n">_pad_030007</span><span class="p">[</span><span class="mh">0x040000</span><span class="o">-</span><span class="mh">0x030008</span><span class="p">];</span>

    <span class="cm">/* 0x040000-0x040007 -- PCIX Special Cycle */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">cp_pcix_cycle</span><span class="p">;</span>					<span class="cm">/* 0x040000-0x040007 */</span>

    <span class="kt">char</span>		<span class="n">_pad_040007</span><span class="p">[</span><span class="mh">0x200000</span><span class="o">-</span><span class="mh">0x040008</span><span class="p">];</span>

    <span class="cm">/* 0x200000-0x7FFFFF -- PCI/GIO Device Spaces */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">cp_devio_raw</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>					<span class="cm">/* 0x200000-0x7FFFFF */</span>

    <span class="cp">#define cp_devio(n)  cp_devio_raw[((n)&lt;2)?(n*2):(n+2)]</span>

    <span class="kt">char</span>		<span class="n">_pad_800000</span><span class="p">[</span><span class="mh">0xA00000</span><span class="o">-</span><span class="mh">0x800000</span><span class="p">];</span>

    <span class="cm">/* 0xA00000-0xBFFFFF -- PCI/GIO Device Spaces w/flush  */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x100000</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">cp_devio_raw_flush</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>				<span class="cm">/* 0xA00000-0xBFFFFF */</span>

    <span class="cp">#define cp_devio_flush(n)  cp_devio_raw_flush[((n)&lt;2)?(n*2):(n+2)]</span>

<span class="p">};</span>

<span class="cp">#endif 	</span><span class="cm">/* _ASM_IA64_SN_PCI_TIOCP_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
