ARM GAS  /tmp/cc19clCs.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_correlate_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_correlate_q15,"ax",%progbits
  17              		.align	1
  18              		.global	arm_correlate_q15
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_correlate_q15:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Title:        arm_correlate_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Description:  Correlation of Q15 sequences
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /**
ARM GAS  /tmp/cc19clCs.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @addtogroup Corr
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @brief         Correlation of Q15 sequences.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length 2 * 
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @return        none
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @par           Scaling and Overflow Behavior
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    The function is implemented using a 64-bit internal accumulator.
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    Both inputs are in 1.15 format and multiplications yield a 2.30 result.
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 f
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    This approach provides 33 guard bits and there is no risk of overflow.
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @remark
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    Refer to \ref arm_correlate_fast_q15() for a faster but less precise version of 
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @remark
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    Refer to \ref arm_correlate_opt_q15() for a faster implementation of this functi
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** void arm_correlate_q15(
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t * pSrcA,
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t srcALen,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t * pSrcB,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t srcBLen,
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q15_t * pDst)
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** {
  28              		.loc 1 68 1
  29              		.cfi_startproc
  30              		@ args = 4, pretend = 0, frame = 1200
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 2DE9B00F 		push	{r4, r5, r7, r8, r9, r10, fp}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 28
  36              		.cfi_offset 4, -28
  37              		.cfi_offset 5, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 11, -4
  43 0004 ADF2B44D 		subw	sp, sp, #1204
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 1232
  46 0008 00AF     		add	r7, sp, #0
  47              	.LCFI2:
ARM GAS  /tmp/cc19clCs.s 			page 3


  48              		.cfi_def_cfa_register 7
  49 000a 07F12C04 		add	r4, r7, #44
  50 000e 2060     		str	r0, [r4]
  51 0010 07F12800 		add	r0, r7, #40
  52 0014 0160     		str	r1, [r0]
  53 0016 07F12401 		add	r1, r7, #36
  54 001a 0A60     		str	r2, [r1]
  55 001c 07F12002 		add	r2, r7, #32
  56 0020 1360     		str	r3, [r2]
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #if defined (ARM_MATH_DSP)
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  57              		.loc 1 74 16
  58 0022 D7F8D034 		ldr	r3, [r7, #1232]
  59 0026 C7F8A434 		str	r3, [r7, #1188]
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pSrc1;                                  /* Intermediate pointers */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables for holding inp
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t outBlockSize;
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         int32_t inc = 1;                               /* Destination address modifier */
  60              		.loc 1 83 17
  61 002a 0123     		movs	r3, #1
  62 002c C7F85434 		str	r3, [r7, #1108]
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* srcB is always made to slide across srcA. */
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* But to improve the performance,
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen,
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen < srcBLen,
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   if (srcALen >= srcBLen)
  63              		.loc 1 98 6
  64 0030 07F12803 		add	r3, r7, #40
  65 0034 07F12001 		add	r1, r7, #32
  66 0038 1A68     		ldr	r2, [r3]
  67 003a 0B68     		ldr	r3, [r1]
  68 003c 9A42     		cmp	r2, r3
  69 003e 26D3     		bcc	.L2
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputA pointer */
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcA;
  70              		.loc 1 101 10
  71 0040 07F12C03 		add	r3, r7, #44
ARM GAS  /tmp/cc19clCs.s 			page 4


  72 0044 1B68     		ldr	r3, [r3]
  73 0046 C7F8AC34 		str	r3, [r7, #1196]
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputB pointer */
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcB;
  74              		.loc 1 104 10
  75 004a 07F12403 		add	r3, r7, #36
  76 004e 1B68     		ldr	r3, [r3]
  77 0050 C7F8A834 		str	r3, [r7, #1192]
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Number of output samples is calculated */
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     outBlockSize = (srcALen * 2U) - 1U;
  78              		.loc 1 107 29
  79 0054 07F12803 		add	r3, r7, #40
  80 0058 1B68     		ldr	r3, [r3]
  81 005a 5B00     		lsls	r3, r3, #1
  82              		.loc 1 107 18
  83 005c 013B     		subs	r3, r3, #1
  84 005e C7F84C34 		str	r3, [r7, #1100]
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * to make their lengths equal.
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * number of output samples are made zero */
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1U));
  85              		.loc 1 113 33
  86 0062 07F12003 		add	r3, r7, #32
  87 0066 07F12801 		add	r1, r7, #40
  88 006a 1A68     		ldr	r2, [r3]
  89 006c 0B68     		ldr	r3, [r1]
  90 006e 1344     		add	r3, r3, r2
  91              		.loc 1 113 22
  92 0070 D7F84C24 		ldr	r2, [r7, #1100]
  93 0074 D31A     		subs	r3, r2, r3
  94              		.loc 1 113 7
  95 0076 0133     		adds	r3, r3, #1
  96 0078 C7F85034 		str	r3, [r7, #1104]
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Updating the pointer position to non zero value */
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut += j;
  97              		.loc 1 116 10
  98 007c D7F85034 		ldr	r3, [r7, #1104]
  99 0080 5B00     		lsls	r3, r3, #1
 100 0082 D7F8A424 		ldr	r2, [r7, #1188]
 101 0086 1344     		add	r3, r3, r2
 102 0088 C7F8A434 		str	r3, [r7, #1188]
 103 008c 2CE0     		b	.L3
 104              	.L2:
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   else
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputA pointer */
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcB;
 105              		.loc 1 121 10
 106 008e 07F12403 		add	r3, r7, #36
 107 0092 1B68     		ldr	r3, [r3]
 108 0094 C7F8AC34 		str	r3, [r7, #1196]
ARM GAS  /tmp/cc19clCs.s 			page 5


 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputB pointer */
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcA;
 109              		.loc 1 124 10
 110 0098 07F12C03 		add	r3, r7, #44
 111 009c 1B68     		ldr	r3, [r3]
 112 009e C7F8A834 		str	r3, [r7, #1192]
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = srcBLen;
 113              		.loc 1 127 7
 114 00a2 07F12003 		add	r3, r7, #32
 115 00a6 1B68     		ldr	r3, [r3]
 116 00a8 C7F85034 		str	r3, [r7, #1104]
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = srcALen;
 117              		.loc 1 128 13
 118 00ac 07F12002 		add	r2, r7, #32
 119 00b0 07F12803 		add	r3, r7, #40
 120 00b4 1B68     		ldr	r3, [r3]
 121 00b6 1360     		str	r3, [r2]
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcALen = j;
 122              		.loc 1 129 13
 123 00b8 07F12803 		add	r3, r7, #40
 124 00bc D7F85024 		ldr	r2, [r7, #1104]
 125 00c0 1A60     		str	r2, [r3]
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2U);
 126              		.loc 1 133 29
 127 00c2 07F12803 		add	r3, r7, #40
 128 00c6 07F12001 		add	r1, r7, #32
 129 00ca 1A68     		ldr	r2, [r3]
 130 00cc 0B68     		ldr	r3, [r1]
 131 00ce 1A44     		add	r2, r2, r3
 132              		.loc 1 133 17
 133 00d0 D54B     		ldr	r3, .L88
 134 00d2 1344     		add	r3, r3, r2
 135 00d4 5B00     		lsls	r3, r3, #1
 136              		.loc 1 133 10
 137 00d6 D7F8D024 		ldr	r2, [r7, #1232]
 138 00da 1344     		add	r3, r3, r2
 139 00dc C7F8A434 		str	r3, [r7, #1188]
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination address modifier is set to -1 */
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     inc = -1;
 140              		.loc 1 136 9
 141 00e0 4FF0FF33 		mov	r3, #-1
 142 00e4 C7F85434 		str	r3, [r7, #1108]
 143              	.L3:
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The function is internally
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
ARM GAS  /tmp/cc19clCs.s 			page 6


 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * for every iteration. */
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm is implemented in three stages.
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      The loop counters of each stage is initiated here. */
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize1 = srcBLen - 1U;
 144              		.loc 1 149 14
 145 00e8 07F12003 		add	r3, r7, #32
 146 00ec 1B68     		ldr	r3, [r3]
 147 00ee 013B     		subs	r3, r3, #1
 148 00f0 C7F86834 		str	r3, [r7, #1128]
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
 149              		.loc 1 150 24
 150 00f4 07F12803 		add	r3, r7, #40
 151 00f8 07F12001 		add	r1, r7, #32
 152 00fc 1A68     		ldr	r2, [r3]
 153 00fe 0B68     		ldr	r3, [r1]
 154 0100 D31A     		subs	r3, r2, r3
 155              		.loc 1 150 14
 156 0102 0133     		adds	r3, r3, #1
 157 0104 C7F84834 		str	r3, [r7, #1096]
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize3 = blockSize1;
 158              		.loc 1 151 14
 159 0108 D7F86834 		ldr	r3, [r7, #1128]
 160 010c C7F86434 		str	r3, [r7, #1124]
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage1
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * -------------------------*/
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ....
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    */
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      The count variable holds the number of MAC operations performed */
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   count = 1U;
 161              		.loc 1 165 9
 162 0110 0123     		movs	r3, #1
 163 0112 C7F85C34 		str	r3, [r7, #1116]
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pIn1;
 164              		.loc 1 168 6
 165 0116 07F5CE73 		add	r3, r7, #412
 166 011a D7F8AC24 		ldr	r2, [r7, #1196]
 167 011e 1A60     		str	r2, [r3]
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1U);
 168              		.loc 1 171 16
 169 0120 07F12003 		add	r3, r7, #32
 170 0124 1A68     		ldr	r2, [r3]
 171 0126 6FF00043 		mvn	r3, #-2147483648
 172 012a 1344     		add	r3, r3, r2
ARM GAS  /tmp/cc19clCs.s 			page 7


 173 012c 5B00     		lsls	r3, r3, #1
 174              		.loc 1 171 9
 175 012e D7F8A824 		ldr	r2, [r7, #1192]
 176 0132 1344     		add	r3, r3, r2
 177 0134 C7F87434 		str	r3, [r7, #1140]
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   py = pSrc1;
 178              		.loc 1 172 6
 179 0138 07F5CC73 		add	r3, r7, #408
 180 013c D7F87424 		ldr	r2, [r7, #1140]
 181 0140 1A60     		str	r2, [r3]
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* ------------------------
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Stage1 process
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ----------------------*/
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The first loop starts here */
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   while (blockSize1 > 0U)
 182              		.loc 1 179 9
 183 0142 51E1     		b	.L4
 184              	.L16:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Accumulator is made zero for every iteration */
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 185              		.loc 1 182 9
 186 0144 4FF00002 		mov	r2, #0
 187 0148 4FF00003 		mov	r3, #0
 188 014c 07F59361 		add	r1, r7, #1176
 189 0150 C1E90023 		strd	r2, [r1]
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count >> 2U;
 190              		.loc 1 185 7
 191 0154 D7F85C34 		ldr	r3, [r7, #1116]
 192 0158 9B08     		lsrs	r3, r3, #2
 193 015a C7F86034 		str	r3, [r7, #1120]
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 194              		.loc 1 189 11
 195 015e B4E0     		b	.L5
 196              	.L12:
 197 0160 07F5CE73 		add	r3, r7, #412
 198 0164 C7F8C833 		str	r3, [r7, #968]
 199              	.LBB118:
 200              	.LBB119:
 201              		.file 2 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/cc19clCs.s 			page 8


  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
ARM GAS  /tmp/cc19clCs.s 			page 9


  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /tmp/cc19clCs.s 			page 10


 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
ARM GAS  /tmp/cc19clCs.s 			page 11


 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
ARM GAS  /tmp/cc19clCs.s 			page 12


 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
ARM GAS  /tmp/cc19clCs.s 			page 13


 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
ARM GAS  /tmp/cc19clCs.s 			page 14


 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
ARM GAS  /tmp/cc19clCs.s 			page 15


 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
ARM GAS  /tmp/cc19clCs.s 			page 16


 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 202              		.loc 2 474 3
 203 0168 D7F8C833 		ldr	r3, [r7, #968]
 204 016c 1B68     		ldr	r3, [r3]
 205 016e 1B68     		ldr	r3, [r3]	@ unaligned
 206 0170 1A46     		mov	r2, r3
 207 0172 07F14C03 		add	r3, r7, #76
 208 0176 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 209              		.loc 2 475 9
 210 0178 D7F8C833 		ldr	r3, [r7, #968]
 211 017c 1B68     		ldr	r3, [r3]
 212 017e 1A1D     		adds	r2, r3, #4
 213 0180 D7F8C833 		ldr	r3, [r7, #968]
 214 0184 1A60     		str	r2, [r3]
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 215              		.loc 2 477 10
 216 0186 07F14C03 		add	r3, r7, #76
 217 018a 1B68     		ldr	r3, [r3]
 218              	.LBE119:
 219              	.LBE118:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 220              		.loc 1 193 13
 221 018c 1846     		mov	r0, r3
 222 018e 07F5CC73 		add	r3, r7, #408
 223 0192 C7F8CC33 		str	r3, [r7, #972]
 224              	.LBB120:
 225              	.LBB121:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 226              		.loc 2 474 3
 227 0196 D7F8CC33 		ldr	r3, [r7, #972]
 228 019a 1B68     		ldr	r3, [r3]
 229 019c 1B68     		ldr	r3, [r3]	@ unaligned
 230 019e 1A46     		mov	r2, r3
 231 01a0 07F14803 		add	r3, r7, #72
 232 01a4 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 233              		.loc 2 475 9
 234 01a6 D7F8CC33 		ldr	r3, [r7, #972]
 235 01aa 1B68     		ldr	r3, [r3]
 236 01ac 1A1D     		adds	r2, r3, #4
 237 01ae D7F8CC33 		ldr	r3, [r7, #972]
 238 01b2 1A60     		str	r2, [r3]
 239              		.loc 2 477 10
 240 01b4 07F14803 		add	r3, r7, #72
 241 01b8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 17


 242              	.LBE121:
 243              	.LBE120:
 244              		.loc 1 193 13
 245 01ba 1946     		mov	r1, r3
 246 01bc 07F59363 		add	r3, r7, #1176
 247 01c0 D3E90023 		ldrd	r2, [r3]
 248 01c4 C7F8DC03 		str	r0, [r7, #988]
 249 01c8 C7F8D813 		str	r1, [r7, #984]
 250 01cc C7E9F423 		strd	r2, [r7, #976]
 251              	.LBB122:
 252              	.LBB123:
 253              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc19clCs.s 			page 18


  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /tmp/cc19clCs.s 			page 19


 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
ARM GAS  /tmp/cc19clCs.s 			page 20


 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
ARM GAS  /tmp/cc19clCs.s 			page 21


 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc19clCs.s 			page 22


 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc19clCs.s 			page 23


 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
ARM GAS  /tmp/cc19clCs.s 			page 24


 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc19clCs.s 			page 25


 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc19clCs.s 			page 26


 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
ARM GAS  /tmp/cc19clCs.s 			page 27


 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc19clCs.s 			page 28


 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/cc19clCs.s 			page 29


 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
ARM GAS  /tmp/cc19clCs.s 			page 30


 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
ARM GAS  /tmp/cc19clCs.s 			page 31


 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc19clCs.s 			page 32


 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  /tmp/cc19clCs.s 			page 33


 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
ARM GAS  /tmp/cc19clCs.s 			page 34


 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc19clCs.s 			page 35


1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc19clCs.s 			page 36


1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc19clCs.s 			page 37


1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
ARM GAS  /tmp/cc19clCs.s 			page 38


1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
ARM GAS  /tmp/cc19clCs.s 			page 39


1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc19clCs.s 			page 40


1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
ARM GAS  /tmp/cc19clCs.s 			page 41


1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
ARM GAS  /tmp/cc19clCs.s 			page 42


1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc19clCs.s 			page 43


1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc19clCs.s 			page 44


1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /tmp/cc19clCs.s 			page 45


1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc19clCs.s 			page 46


1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc19clCs.s 			page 47


1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc19clCs.s 			page 48


1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cc19clCs.s 			page 49


1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc19clCs.s 			page 50


1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc19clCs.s 			page 51


1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc19clCs.s 			page 52


1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 254              		.loc 3 2011 11
 255 01d0 07F14001 		add	r1, r7, #64
 256 01d4 D7E9F423 		ldrd	r2, [r7, #976]
 257 01d8 C1E90023 		strd	r2, [r1]
2012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 258              		.loc 3 2014 118
 259 01dc 07F14003 		add	r3, r7, #64
 260 01e0 1968     		ldr	r1, [r3]
 261              		.loc 3 2014 136
 262 01e2 07F14003 		add	r3, r7, #64
 263 01e6 5A68     		ldr	r2, [r3, #4]
 264              		.loc 3 2014 3
 265 01e8 D7F8DC03 		ldr	r0, [r7, #988]
 266 01ec D7F8D833 		ldr	r3, [r7, #984]
 267              		.syntax unified
 268              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 269 01f0 C0FBC312 		smlald r1, r2, r0, r3
 270              	@ 0 "" 2
 271              		.thumb
 272              		.syntax unified
 273 01f4 07F14003 		add	r3, r7, #64
 274 01f8 1960     		str	r1, [r3]
 275 01fa 07F14003 		add	r3, r7, #64
 276 01fe 5A60     		str	r2, [r3, #4]
2015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc19clCs.s 			page 53


2018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 277              		.loc 3 2019 13
 278 0200 07F14003 		add	r3, r7, #64
 279 0204 D3E90023 		ldrd	r2, [r3]
 280              	.LBE123:
 281              	.LBE122:
 282              		.loc 1 193 11
 283 0208 07F59361 		add	r1, r7, #1176
 284 020c C1E90023 		strd	r2, [r1]
 285 0210 07F5CE73 		add	r3, r7, #412
 286 0214 C7F8E033 		str	r3, [r7, #992]
 287              	.LBB124:
 288              	.LBB125:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 289              		.loc 2 474 3
 290 0218 D7F8E033 		ldr	r3, [r7, #992]
 291 021c 1B68     		ldr	r3, [r3]
 292 021e 1B68     		ldr	r3, [r3]	@ unaligned
 293 0220 1A46     		mov	r2, r3
 294 0222 07F13C03 		add	r3, r7, #60
 295 0226 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 296              		.loc 2 475 9
 297 0228 D7F8E033 		ldr	r3, [r7, #992]
 298 022c 1B68     		ldr	r3, [r3]
 299 022e 1A1D     		adds	r2, r3, #4
 300 0230 D7F8E033 		ldr	r3, [r7, #992]
 301 0234 1A60     		str	r2, [r3]
 302              		.loc 2 477 10
 303 0236 07F13C03 		add	r3, r7, #60
 304 023a 1B68     		ldr	r3, [r3]
 305              	.LBE125:
 306              	.LBE124:
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 307              		.loc 1 195 13
 308 023c 1846     		mov	r0, r3
 309 023e 07F5CC73 		add	r3, r7, #408
 310 0242 C7F8E433 		str	r3, [r7, #996]
 311              	.LBB126:
 312              	.LBB127:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 313              		.loc 2 474 3
 314 0246 D7F8E433 		ldr	r3, [r7, #996]
 315 024a 1B68     		ldr	r3, [r3]
 316 024c 1B68     		ldr	r3, [r3]	@ unaligned
 317 024e 1A46     		mov	r2, r3
 318 0250 07F13803 		add	r3, r7, #56
 319 0254 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 320              		.loc 2 475 9
 321 0256 D7F8E433 		ldr	r3, [r7, #996]
 322 025a 1B68     		ldr	r3, [r3]
 323 025c 1A1D     		adds	r2, r3, #4
 324 025e D7F8E433 		ldr	r3, [r7, #996]
 325 0262 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 54


 326              		.loc 2 477 10
 327 0264 07F13803 		add	r3, r7, #56
 328 0268 1B68     		ldr	r3, [r3]
 329              	.LBE127:
 330              	.LBE126:
 331              		.loc 1 195 13
 332 026a 1946     		mov	r1, r3
 333 026c 07F59363 		add	r3, r7, #1176
 334 0270 D3E90023 		ldrd	r2, [r3]
 335 0274 C7F8F803 		str	r0, [r7, #1016]
 336 0278 C7F8F413 		str	r1, [r7, #1012]
 337 027c C7E9FA23 		strd	r2, [r7, #1000]
 338              	.LBB128:
 339              	.LBB129:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 340              		.loc 3 2011 11
 341 0280 07F13001 		add	r1, r7, #48
 342 0284 D7E9FA23 		ldrd	r2, [r7, #1000]
 343 0288 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 344              		.loc 3 2014 118
 345 028c 07F13003 		add	r3, r7, #48
 346 0290 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 347              		.loc 3 2014 136
 348 0292 07F13003 		add	r3, r7, #48
 349 0296 5A68     		ldr	r2, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 350              		.loc 3 2014 3
 351 0298 D7F8F803 		ldr	r0, [r7, #1016]
 352 029c D7F8F433 		ldr	r3, [r7, #1012]
 353              		.syntax unified
 354              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 355 02a0 C0FBC312 		smlald r1, r2, r0, r3
 356              	@ 0 "" 2
 357              		.thumb
 358              		.syntax unified
 359 02a4 07F13003 		add	r3, r7, #48
 360 02a8 1960     		str	r1, [r3]
 361 02aa 07F13003 		add	r3, r7, #48
 362 02ae 5A60     		str	r2, [r3, #4]
 363              		.loc 3 2019 13
 364 02b0 07F13003 		add	r3, r7, #48
 365 02b4 D3E90023 		ldrd	r2, [r3]
 366              	.LBE129:
 367              	.LBE128:
 368              		.loc 1 195 11
 369 02b8 07F59361 		add	r1, r7, #1176
 370 02bc C1E90023 		strd	r2, [r1]
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 371              		.loc 1 198 8
 372 02c0 D7F86034 		ldr	r3, [r7, #1120]
 373 02c4 013B     		subs	r3, r3, #1
 374 02c6 C7F86034 		str	r3, [r7, #1120]
 375              	.L5:
ARM GAS  /tmp/cc19clCs.s 			page 55


 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 376              		.loc 1 189 11
 377 02ca D7F86034 		ldr	r3, [r7, #1120]
 378 02ce 002B     		cmp	r3, #0
 379 02d0 7FF446AF 		bne	.L12
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count % 0x4U;
 380              		.loc 1 203 7
 381 02d4 D7F85C34 		ldr	r3, [r7, #1116]
 382 02d8 03F00303 		and	r3, r3, #3
 383 02dc C7F86034 		str	r3, [r7, #1120]
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 384              		.loc 1 205 11
 385 02e0 42E0     		b	.L13
 386              	.L15:
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[0] * y[srcBLen - 1] */
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*px++, *py++, sum);
 387              		.loc 1 209 25
 388 02e2 07F5CE73 		add	r3, r7, #412
 389 02e6 1A68     		ldr	r2, [r3]
 390 02e8 911C     		adds	r1, r2, #2
 391 02ea 07F5CE73 		add	r3, r7, #412
 392 02ee 1960     		str	r1, [r3]
 393              		.loc 1 209 22
 394 02f0 B2F90030 		ldrsh	r3, [r2]
 395              		.loc 1 209 13
 396 02f4 1846     		mov	r0, r3
 397              		.loc 1 209 32
 398 02f6 07F5CC73 		add	r3, r7, #408
 399 02fa 1968     		ldr	r1, [r3]
 400 02fc 8A1C     		adds	r2, r1, #2
 401 02fe 07F5CC73 		add	r3, r7, #408
 402 0302 1A60     		str	r2, [r3]
 403              		.loc 1 209 29
 404 0304 B1F90030 		ldrsh	r3, [r1]
 405              		.loc 1 209 13
 406 0308 1946     		mov	r1, r3
 407 030a 07F59363 		add	r3, r7, #1176
 408 030e D3E90023 		ldrd	r2, [r3]
 409 0312 C7F8C403 		str	r0, [r7, #964]
 410 0316 C7F8C013 		str	r1, [r7, #960]
 411 031a C7E9EE23 		strd	r2, [r7, #952]
 412              	.LBB130:
 413              	.LBB131:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 414              		.loc 3 2011 11
 415 031e 07F15001 		add	r1, r7, #80
 416 0322 D7E9EE23 		ldrd	r2, [r7, #952]
 417 0326 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 418              		.loc 3 2014 118
ARM GAS  /tmp/cc19clCs.s 			page 56


 419 032a 07F15003 		add	r3, r7, #80
 420 032e 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 421              		.loc 3 2014 136
 422 0330 07F15003 		add	r3, r7, #80
 423 0334 5A68     		ldr	r2, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 424              		.loc 3 2014 3
 425 0336 D7F8C403 		ldr	r0, [r7, #964]
 426 033a D7F8C033 		ldr	r3, [r7, #960]
 427              		.syntax unified
 428              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 429 033e C0FBC312 		smlald r1, r2, r0, r3
 430              	@ 0 "" 2
 431              		.thumb
 432              		.syntax unified
 433 0342 07F15003 		add	r3, r7, #80
 434 0346 1960     		str	r1, [r3]
 435 0348 07F15003 		add	r3, r7, #80
 436 034c 5A60     		str	r2, [r3, #4]
 437              		.loc 3 2019 13
 438 034e 07F15003 		add	r3, r7, #80
 439 0352 D3E90023 		ldrd	r2, [r3]
 440              	.LBE131:
 441              	.LBE130:
 442              		.loc 1 209 11
 443 0356 07F59361 		add	r1, r7, #1176
 444 035a C1E90023 		strd	r2, [r1]
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 445              		.loc 1 212 8
 446 035e D7F86034 		ldr	r3, [r7, #1120]
 447 0362 013B     		subs	r3, r3, #1
 448 0364 C7F86034 		str	r3, [r7, #1120]
 449              	.L13:
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 450              		.loc 1 205 11
 451 0368 D7F86034 		ldr	r3, [r7, #1120]
 452 036c 002B     		cmp	r3, #0
 453 036e B8D1     		bne	.L15
 454              	.LBB132:
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 455              		.loc 1 216 22
 456 0370 07F59363 		add	r3, r7, #1176
 457 0374 D3E90023 		ldrd	r2, [r3]
 458 0378 4FF00000 		mov	r0, #0
 459 037c 4FF00001 		mov	r1, #0
 460 0380 D00B     		lsrs	r0, r2, #15
 461 0382 40EA4340 		orr	r0, r0, r3, lsl #17
 462 0386 D913     		asrs	r1, r3, #15
 463 0388 0346     		mov	r3, r0
 464 038a C7F80034 		str	r3, [r7, #1024]
 465 038e D7F80034 		ldr	r3, [r7, #1024]
ARM GAS  /tmp/cc19clCs.s 			page 57


 466              		.syntax unified
 467              	@ 216 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 468 0392 03F30F03 		ssat r3, #16, r3
 469              	@ 0 "" 2
 470              		.thumb
 471              		.syntax unified
 472 0396 C7F8FC33 		str	r3, [r7, #1020]
 473 039a D7F8FC33 		ldr	r3, [r7, #1020]
 474              	.LBE132:
 475              		.loc 1 216 13
 476 039e 1BB2     		sxth	r3, r3
 477              		.loc 1 216 11
 478 03a0 D7F8A424 		ldr	r2, [r7, #1188]
 479 03a4 1380     		strh	r3, [r2]	@ movhi
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut += inc;
 480              		.loc 1 218 10
 481 03a6 D7F85434 		ldr	r3, [r7, #1108]
 482 03aa 5B00     		lsls	r3, r3, #1
 483 03ac D7F8A424 		ldr	r2, [r7, #1188]
 484 03b0 1344     		add	r3, r3, r2
 485 03b2 C7F8A434 		str	r3, [r7, #1188]
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     py = pSrc1 - count;
 486              		.loc 1 221 16
 487 03b6 D7F85C34 		ldr	r3, [r7, #1116]
 488 03ba 5B00     		lsls	r3, r3, #1
 489 03bc 5B42     		rsbs	r3, r3, #0
 490 03be D7F87424 		ldr	r2, [r7, #1140]
 491 03c2 1A44     		add	r2, r2, r3
 492              		.loc 1 221 8
 493 03c4 07F5CC73 		add	r3, r7, #408
 494 03c8 1A60     		str	r2, [r3]
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = pIn1;
 495              		.loc 1 222 8
 496 03ca 07F5CE73 		add	r3, r7, #412
 497 03ce D7F8AC24 		ldr	r2, [r7, #1196]
 498 03d2 1A60     		str	r2, [r3]
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Increment MAC count */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     count++;
 499              		.loc 1 225 10
 500 03d4 D7F85C34 		ldr	r3, [r7, #1116]
 501 03d8 0133     		adds	r3, r3, #1
 502 03da C7F85C34 		str	r3, [r7, #1116]
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement loop counter */
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blockSize1--;
 503              		.loc 1 228 15
 504 03de D7F86834 		ldr	r3, [r7, #1128]
 505 03e2 013B     		subs	r3, r3, #1
 506 03e4 C7F86834 		str	r3, [r7, #1128]
 507              	.L4:
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 508              		.loc 1 179 9
 509 03e8 D7F86834 		ldr	r3, [r7, #1128]
ARM GAS  /tmp/cc19clCs.s 			page 58


 510 03ec 002B     		cmp	r3, #0
 511 03ee 7FF4A9AE 		bne	.L16
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage2
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ------------------------*/
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ....
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    */
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pIn1;
 512              		.loc 1 242 6
 513 03f2 07F5CE73 		add	r3, r7, #412
 514 03f6 D7F8AC24 		ldr	r2, [r7, #1196]
 515 03fa 1A60     		str	r2, [r3]
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   py = pIn2;
 516              		.loc 1 245 6
 517 03fc 07F5CC73 		add	r3, r7, #408
 518 0400 D7F8A824 		ldr	r2, [r7, #1192]
 519 0404 1A60     		str	r2, [r3]
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   count = 0U;
 520              		.loc 1 248 9
 521 0406 0023     		movs	r3, #0
 522 0408 C7F85C34 		str	r3, [r7, #1116]
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* -------------------
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Stage2 process
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ------------------*/
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * So, to loop unroll over blockSize2,
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * srcBLen should be greater than or equal to 4 */
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   if (srcBLen >= 4U)
 523              		.loc 1 257 6
 524 040c 07F12003 		add	r3, r7, #32
 525 0410 1B68     		ldr	r3, [r3]
 526 0412 032B     		cmp	r3, #3
 527 0414 41F26C80 		bls	.L17
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2 >> 2U;
 528              		.loc 1 260 12
 529 0418 D7F84834 		ldr	r3, [r7, #1096]
 530 041c 9B08     		lsrs	r3, r3, #2
 531 041e C7F85834 		str	r3, [r7, #1112]
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0U)
 532              		.loc 1 262 11
ARM GAS  /tmp/cc19clCs.s 			page 59


 533 0422 00F001BF 		b	.L18
 534              	.L89:
 535 0426 00BF     		.align	2
 536              	.L88:
 537 0428 FEFFFF7F 		.word	2147483646
 538              	.L63:
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Set all accumulators to zero */
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc0 = 0;
 539              		.loc 1 265 12
 540 042c 4FF00002 		mov	r2, #0
 541 0430 4FF00003 		mov	r3, #0
 542 0434 07F59261 		add	r1, r7, #1168
 543 0438 C1E90023 		strd	r2, [r1]
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc1 = 0;
 544              		.loc 1 266 12
 545 043c 4FF00002 		mov	r2, #0
 546 0440 4FF00003 		mov	r3, #0
 547 0444 07F59161 		add	r1, r7, #1160
 548 0448 C1E90023 		strd	r2, [r1]
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc2 = 0;
 549              		.loc 1 267 12
 550 044c 4FF00002 		mov	r2, #0
 551 0450 4FF00003 		mov	r3, #0
 552 0454 07F59061 		add	r1, r7, #1152
 553 0458 C1E90023 		strd	r2, [r1]
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc3 = 0;
 554              		.loc 1 268 12
 555 045c 4FF00002 		mov	r2, #0
 556 0460 4FF00003 		mov	r3, #0
 557 0464 07F58F61 		add	r1, r7, #1144
 558 0468 C1E90023 		strd	r2, [r1]
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* read x[0], x[1] samples */
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 559              		.loc 1 271 12
 560 046c 07F5CE73 		add	r3, r7, #412
 561 0470 1A68     		ldr	r2, [r3]
 562 0472 07F56C73 		add	r3, r7, #944
 563 0476 1A60     		str	r2, [r3]
 564 0478 07F56C73 		add	r3, r7, #944
 565 047c 1B68     		ldr	r3, [r3]
 566 047e 1B68     		ldr	r3, [r3]	@ unaligned
 567 0480 1A46     		mov	r2, r3
 568              	.LBB133:
 569              	.LBB134:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 570              		.loc 2 459 3
 571 0482 07F15C03 		add	r3, r7, #92
 572 0486 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 573              		.loc 2 461 10
 574 0488 07F15C03 		add	r3, r7, #92
 575 048c 1B68     		ldr	r3, [r3]
 576              	.LBE134:
 577              	.LBE133:
 578              		.loc 1 271 12
ARM GAS  /tmp/cc19clCs.s 			page 60


 579 048e C7F87034 		str	r3, [r7, #1136]
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* read x[1], x[2] samples */
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 580              		.loc 1 274 24
 581 0492 07F5CE73 		add	r3, r7, #412
 582 0496 1B68     		ldr	r3, [r3]
 583              		.loc 1 274 12
 584 0498 0233     		adds	r3, r3, #2
 585 049a C7F8B433 		str	r3, [r7, #948]
 586 049e D7F8B433 		ldr	r3, [r7, #948]
 587 04a2 1B68     		ldr	r3, [r3]	@ unaligned
 588 04a4 1A46     		mov	r2, r3
 589              	.LBB135:
 590              	.LBB136:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 591              		.loc 2 459 3
 592 04a6 07F15803 		add	r3, r7, #88
 593 04aa 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 594              		.loc 2 461 10
 595 04ac 07F15803 		add	r3, r7, #88
 596 04b0 1B68     		ldr	r3, [r3]
 597              	.LBE136:
 598              	.LBE135:
 599              		.loc 1 274 12
 600 04b2 C7F86C34 		str	r3, [r7, #1132]
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px += 2U;
 601              		.loc 1 275 10
 602 04b6 07F5CE73 		add	r3, r7, #412
 603 04ba 1B68     		ldr	r3, [r3]
 604 04bc 1A1D     		adds	r2, r3, #4
 605 04be 07F5CE73 		add	r3, r7, #412
 606 04c2 1A60     		str	r2, [r3]
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen >> 2U;
 607              		.loc 1 278 9
 608 04c4 07F12003 		add	r3, r7, #32
 609 04c8 1B68     		ldr	r3, [r3]
 610 04ca 9B08     		lsrs	r3, r3, #2
 611 04cc C7F86034 		str	r3, [r7, #1120]
 612              	.L35:
 613 04d0 07F54573 		add	r3, r7, #788
 614 04d4 07F5CC72 		add	r2, r7, #408
 615 04d8 1A60     		str	r2, [r3]
 616              	.LBB137:
 617              	.LBB138:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 618              		.loc 2 474 3 discriminator 1
 619 04da 07F54573 		add	r3, r7, #788
 620 04de 1B68     		ldr	r3, [r3]
 621 04e0 1B68     		ldr	r3, [r3]
 622 04e2 1B68     		ldr	r3, [r3]	@ unaligned
 623 04e4 1A46     		mov	r2, r3
 624 04e6 07F1BC03 		add	r3, r7, #188
 625 04ea 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 61


 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 626              		.loc 2 475 9 discriminator 1
 627 04ec 07F54573 		add	r3, r7, #788
 628 04f0 1B68     		ldr	r3, [r3]
 629 04f2 1B68     		ldr	r3, [r3]
 630 04f4 1A1D     		adds	r2, r3, #4
 631 04f6 07F54573 		add	r3, r7, #788
 632 04fa 1B68     		ldr	r3, [r3]
 633 04fc 1A60     		str	r2, [r3]
 634              		.loc 2 477 10 discriminator 1
 635 04fe 07F1BC03 		add	r3, r7, #188
 636 0502 1B68     		ldr	r3, [r3]
 637              	.LBE138:
 638              	.LBE137:
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       do
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read the first two inputB samples using SIMD:
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****          * y[0] and y[1] */
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 639              		.loc 1 286 14 discriminator 1
 640 0504 C7F83434 		str	r3, [r7, #1076]
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 641              		.loc 1 289 16 discriminator 1
 642 0508 D7F87024 		ldr	r2, [r7, #1136]
 643 050c D7F83444 		ldr	r4, [r7, #1076]
 644 0510 07F59263 		add	r3, r7, #1168
 645 0514 D3E90001 		ldrd	r0, [r3]
 646 0518 07F54973 		add	r3, r7, #804
 647 051c 1A60     		str	r2, [r3]
 648 051e 07F54873 		add	r3, r7, #800
 649 0522 1C60     		str	r4, [r3]
 650 0524 C7E9C601 		strd	r0, [r7, #792]
 651              	.LBB139:
 652              	.LBB140:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 653              		.loc 3 2011 11 discriminator 1
 654 0528 07F1B001 		add	r1, r7, #176
 655 052c D7E9C623 		ldrd	r2, [r7, #792]
 656 0530 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 657              		.loc 3 2014 118 discriminator 1
 658 0534 07F1B003 		add	r3, r7, #176
 659 0538 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 660              		.loc 3 2014 136 discriminator 1
 661 053a 07F1B003 		add	r3, r7, #176
 662 053e 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 663              		.loc 3 2014 3 discriminator 1
 664 0540 07F54973 		add	r3, r7, #804
 665 0544 1868     		ldr	r0, [r3]
 666 0546 07F54873 		add	r3, r7, #800
ARM GAS  /tmp/cc19clCs.s 			page 62


 667 054a 1A68     		ldr	r2, [r3]
 668 054c 2346     		mov	r3, r4
 669              		.syntax unified
 670              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 671 054e C0FBC213 		smlald r1, r3, r0, r2
 672              	@ 0 "" 2
 673              		.thumb
 674              		.syntax unified
 675 0552 07F1B002 		add	r2, r7, #176
 676 0556 1160     		str	r1, [r2]
 677 0558 07F1B002 		add	r2, r7, #176
 678 055c 5360     		str	r3, [r2, #4]
 679              		.loc 3 2019 13 discriminator 1
 680 055e 07F1B003 		add	r3, r7, #176
 681 0562 D3E90023 		ldrd	r2, [r3]
 682              	.LBE140:
 683              	.LBE139:
 684              		.loc 1 289 14 discriminator 1
 685 0566 07F59261 		add	r1, r7, #1168
 686 056a C1E90023 		strd	r2, [r1]
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 687              		.loc 1 292 16 discriminator 1
 688 056e D7F86C24 		ldr	r2, [r7, #1132]
 689 0572 D7F83444 		ldr	r4, [r7, #1076]
 690 0576 07F59163 		add	r3, r7, #1160
 691 057a D3E90001 		ldrd	r0, [r3]
 692 057e 07F54D73 		add	r3, r7, #820
 693 0582 1A60     		str	r2, [r3]
 694 0584 07F54C73 		add	r3, r7, #816
 695 0588 1C60     		str	r4, [r3]
 696 058a C7E9CA01 		strd	r0, [r7, #808]
 697              	.LBB141:
 698              	.LBB142:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 699              		.loc 3 2011 11 discriminator 1
 700 058e 07F1A801 		add	r1, r7, #168
 701 0592 D7E9CA23 		ldrd	r2, [r7, #808]
 702 0596 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 703              		.loc 3 2014 118 discriminator 1
 704 059a 07F1A803 		add	r3, r7, #168
 705 059e 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 706              		.loc 3 2014 136 discriminator 1
 707 05a0 07F1A803 		add	r3, r7, #168
 708 05a4 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 709              		.loc 3 2014 3 discriminator 1
 710 05a6 07F54D73 		add	r3, r7, #820
 711 05aa 1868     		ldr	r0, [r3]
 712 05ac 07F54C73 		add	r3, r7, #816
 713 05b0 1A68     		ldr	r2, [r3]
 714 05b2 2346     		mov	r3, r4
 715              		.syntax unified
 716              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cc19clCs.s 			page 63


 717 05b4 C0FBC213 		smlald r1, r3, r0, r2
 718              	@ 0 "" 2
 719              		.thumb
 720              		.syntax unified
 721 05b8 07F1A802 		add	r2, r7, #168
 722 05bc 1160     		str	r1, [r2]
 723 05be 07F1A802 		add	r2, r7, #168
 724 05c2 5360     		str	r3, [r2, #4]
 725              		.loc 3 2019 13 discriminator 1
 726 05c4 07F1A803 		add	r3, r7, #168
 727 05c8 D3E90023 		ldrd	r2, [r3]
 728              	.LBE142:
 729              	.LBE141:
 730              		.loc 1 292 14 discriminator 1
 731 05cc 07F59161 		add	r1, r7, #1160
 732 05d0 C1E90023 		strd	r2, [r1]
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[2], x[3] */
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 733              		.loc 1 295 14 discriminator 1
 734 05d4 07F5CE73 		add	r3, r7, #412
 735 05d8 1A68     		ldr	r2, [r3]
 736 05da 07F54E73 		add	r3, r7, #824
 737 05de 1A60     		str	r2, [r3]
 738 05e0 07F54E73 		add	r3, r7, #824
 739 05e4 1B68     		ldr	r3, [r3]
 740 05e6 1B68     		ldr	r3, [r3]	@ unaligned
 741 05e8 1A46     		mov	r2, r3
 742              	.LBB143:
 743              	.LBB144:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 744              		.loc 2 459 3 discriminator 1
 745 05ea 07F1A403 		add	r3, r7, #164
 746 05ee 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 747              		.loc 2 461 10 discriminator 1
 748 05f0 07F1A403 		add	r3, r7, #164
 749 05f4 1B68     		ldr	r3, [r3]
 750              	.LBE144:
 751              	.LBE143:
 752              		.loc 1 295 14 discriminator 1
 753 05f6 C7F83034 		str	r3, [r7, #1072]
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[3], x[4] */
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 754              		.loc 1 298 26 discriminator 1
 755 05fa 07F5CE73 		add	r3, r7, #412
 756 05fe 1B68     		ldr	r3, [r3]
 757              		.loc 1 298 14 discriminator 1
 758 0600 9A1C     		adds	r2, r3, #2
 759 0602 07F54F73 		add	r3, r7, #828
 760 0606 1A60     		str	r2, [r3]
 761 0608 07F54F73 		add	r3, r7, #828
 762 060c 1B68     		ldr	r3, [r3]
 763 060e 1B68     		ldr	r3, [r3]	@ unaligned
 764 0610 1A46     		mov	r2, r3
 765              	.LBB145:
ARM GAS  /tmp/cc19clCs.s 			page 64


 766              	.LBB146:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 767              		.loc 2 459 3 discriminator 1
 768 0612 07F1A003 		add	r3, r7, #160
 769 0616 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 770              		.loc 2 461 10 discriminator 1
 771 0618 07F1A003 		add	r3, r7, #160
 772 061c 1B68     		ldr	r3, [r3]
 773              	.LBE146:
 774              	.LBE145:
 775              		.loc 1 298 14 discriminator 1
 776 061e C7F82C34 		str	r3, [r7, #1068]
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x2, c0, acc2);
 777              		.loc 1 301 16 discriminator 1
 778 0622 D7F83024 		ldr	r2, [r7, #1072]
 779 0626 D7F83444 		ldr	r4, [r7, #1076]
 780 062a 07F59063 		add	r3, r7, #1152
 781 062e D3E90001 		ldrd	r0, [r3]
 782 0632 07F55373 		add	r3, r7, #844
 783 0636 1A60     		str	r2, [r3]
 784 0638 07F55273 		add	r3, r7, #840
 785 063c 1C60     		str	r4, [r3]
 786 063e C7E9D001 		strd	r0, [r7, #832]
 787              	.LBB147:
 788              	.LBB148:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789              		.loc 3 2011 11 discriminator 1
 790 0642 07F19801 		add	r1, r7, #152
 791 0646 D7E9D023 		ldrd	r2, [r7, #832]
 792 064a C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 793              		.loc 3 2014 118 discriminator 1
 794 064e 07F19803 		add	r3, r7, #152
 795 0652 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 796              		.loc 3 2014 136 discriminator 1
 797 0654 07F19803 		add	r3, r7, #152
 798 0658 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 799              		.loc 3 2014 3 discriminator 1
 800 065a 07F55373 		add	r3, r7, #844
 801 065e 1868     		ldr	r0, [r3]
 802 0660 07F55273 		add	r3, r7, #840
 803 0664 1A68     		ldr	r2, [r3]
 804 0666 2346     		mov	r3, r4
 805              		.syntax unified
 806              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 807 0668 C0FBC213 		smlald r1, r3, r0, r2
 808              	@ 0 "" 2
 809              		.thumb
 810              		.syntax unified
 811 066c 07F19802 		add	r2, r7, #152
 812 0670 1160     		str	r1, [r2]
 813 0672 07F19802 		add	r2, r7, #152
ARM GAS  /tmp/cc19clCs.s 			page 65


 814 0676 5360     		str	r3, [r2, #4]
 815              		.loc 3 2019 13 discriminator 1
 816 0678 07F19803 		add	r3, r7, #152
 817 067c D3E90023 		ldrd	r2, [r3]
 818              	.LBE148:
 819              	.LBE147:
 820              		.loc 1 301 14 discriminator 1
 821 0680 07F59061 		add	r1, r7, #1152
 822 0684 C1E90023 		strd	r2, [r1]
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x3, c0, acc3);
 823              		.loc 1 304 16 discriminator 1
 824 0688 D7F82C24 		ldr	r2, [r7, #1068]
 825 068c D7F83444 		ldr	r4, [r7, #1076]
 826 0690 07F58F63 		add	r3, r7, #1144
 827 0694 D3E90001 		ldrd	r0, [r3]
 828 0698 07F55873 		add	r3, r7, #864
 829 069c 1A60     		str	r2, [r3]
 830 069e 07F55773 		add	r3, r7, #860
 831 06a2 1C60     		str	r4, [r3]
 832 06a4 C7E9D401 		strd	r0, [r7, #848]
 833              	.LBB149:
 834              	.LBB150:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 835              		.loc 3 2011 11 discriminator 1
 836 06a8 07F19001 		add	r1, r7, #144
 837 06ac D7E9D423 		ldrd	r2, [r7, #848]
 838 06b0 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 839              		.loc 3 2014 118 discriminator 1
 840 06b4 07F19003 		add	r3, r7, #144
 841 06b8 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 842              		.loc 3 2014 136 discriminator 1
 843 06ba 07F19003 		add	r3, r7, #144
 844 06be 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 845              		.loc 3 2014 3 discriminator 1
 846 06c0 07F55873 		add	r3, r7, #864
 847 06c4 1868     		ldr	r0, [r3]
 848 06c6 07F55773 		add	r3, r7, #860
 849 06ca 1A68     		ldr	r2, [r3]
 850 06cc 2346     		mov	r3, r4
 851              		.syntax unified
 852              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 853 06ce C0FBC213 		smlald r1, r3, r0, r2
 854              	@ 0 "" 2
 855              		.thumb
 856              		.syntax unified
 857 06d2 07F19002 		add	r2, r7, #144
 858 06d6 1160     		str	r1, [r2]
 859 06d8 07F19002 		add	r2, r7, #144
 860 06dc 5360     		str	r3, [r2, #4]
 861              		.loc 3 2019 13 discriminator 1
 862 06de 07F19003 		add	r3, r7, #144
 863 06e2 D3E90023 		ldrd	r2, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 66


 864              	.LBE150:
 865              	.LBE149:
 866              		.loc 1 304 14 discriminator 1
 867 06e6 07F58F61 		add	r1, r7, #1144
 868 06ea C1E90023 		strd	r2, [r1]
 869 06ee 07F55973 		add	r3, r7, #868
 870 06f2 07F5CC72 		add	r2, r7, #408
 871 06f6 1A60     		str	r2, [r3]
 872              	.LBB151:
 873              	.LBB152:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 874              		.loc 2 474 3 discriminator 1
 875 06f8 07F55973 		add	r3, r7, #868
 876 06fc 1B68     		ldr	r3, [r3]
 877 06fe 1B68     		ldr	r3, [r3]
 878 0700 1B68     		ldr	r3, [r3]	@ unaligned
 879 0702 1A46     		mov	r2, r3
 880 0704 07F18C03 		add	r3, r7, #140
 881 0708 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 882              		.loc 2 475 9 discriminator 1
 883 070a 07F55973 		add	r3, r7, #868
 884 070e 1B68     		ldr	r3, [r3]
 885 0710 1B68     		ldr	r3, [r3]
 886 0712 1A1D     		adds	r2, r3, #4
 887 0714 07F55973 		add	r3, r7, #868
 888 0718 1B68     		ldr	r3, [r3]
 889 071a 1A60     		str	r2, [r3]
 890              		.loc 2 477 10 discriminator 1
 891 071c 07F18C03 		add	r3, r7, #140
 892 0720 1B68     		ldr	r3, [r3]
 893              	.LBE152:
 894              	.LBE151:
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[2] and y[3] */
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 895              		.loc 1 307 14 discriminator 1
 896 0722 C7F83434 		str	r3, [r7, #1076]
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x2, c0, acc0);
 897              		.loc 1 310 16 discriminator 1
 898 0726 D7F83024 		ldr	r2, [r7, #1072]
 899 072a D7F83444 		ldr	r4, [r7, #1076]
 900 072e 07F59263 		add	r3, r7, #1168
 901 0732 D3E90001 		ldrd	r0, [r3]
 902 0736 07F55D73 		add	r3, r7, #884
 903 073a 1A60     		str	r2, [r3]
 904 073c 07F55C73 		add	r3, r7, #880
 905 0740 1C60     		str	r4, [r3]
 906 0742 C7E9DA01 		strd	r0, [r7, #872]
 907              	.LBB153:
 908              	.LBB154:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 909              		.loc 3 2011 11 discriminator 1
 910 0746 07F18001 		add	r1, r7, #128
 911 074a D7E9DA23 		ldrd	r2, [r7, #872]
ARM GAS  /tmp/cc19clCs.s 			page 67


 912 074e C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 913              		.loc 3 2014 118 discriminator 1
 914 0752 07F18003 		add	r3, r7, #128
 915 0756 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 916              		.loc 3 2014 136 discriminator 1
 917 0758 07F18003 		add	r3, r7, #128
 918 075c 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 919              		.loc 3 2014 3 discriminator 1
 920 075e 07F55D73 		add	r3, r7, #884
 921 0762 1868     		ldr	r0, [r3]
 922 0764 07F55C73 		add	r3, r7, #880
 923 0768 1A68     		ldr	r2, [r3]
 924 076a 2346     		mov	r3, r4
 925              		.syntax unified
 926              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 927 076c C0FBC213 		smlald r1, r3, r0, r2
 928              	@ 0 "" 2
 929              		.thumb
 930              		.syntax unified
 931 0770 07F18002 		add	r2, r7, #128
 932 0774 1160     		str	r1, [r2]
 933 0776 07F18002 		add	r2, r7, #128
 934 077a 5360     		str	r3, [r2, #4]
 935              		.loc 3 2019 13 discriminator 1
 936 077c 07F18003 		add	r3, r7, #128
 937 0780 D3E90023 		ldrd	r2, [r3]
 938              	.LBE154:
 939              	.LBE153:
 940              		.loc 1 310 14 discriminator 1
 941 0784 07F59261 		add	r1, r7, #1168
 942 0788 C1E90023 		strd	r2, [r1]
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x3, c0, acc1);
 943              		.loc 1 313 16 discriminator 1
 944 078c D7F82C24 		ldr	r2, [r7, #1068]
 945 0790 D7F83444 		ldr	r4, [r7, #1076]
 946 0794 07F59163 		add	r3, r7, #1160
 947 0798 D3E90001 		ldrd	r0, [r3]
 948 079c 07F56173 		add	r3, r7, #900
 949 07a0 1A60     		str	r2, [r3]
 950 07a2 07F56073 		add	r3, r7, #896
 951 07a6 1C60     		str	r4, [r3]
 952 07a8 C7E9DE01 		strd	r0, [r7, #888]
 953              	.LBB155:
 954              	.LBB156:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 955              		.loc 3 2011 11 discriminator 1
 956 07ac 07F17801 		add	r1, r7, #120
 957 07b0 D7E9DE23 		ldrd	r2, [r7, #888]
 958 07b4 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 959              		.loc 3 2014 118 discriminator 1
 960 07b8 07F17803 		add	r3, r7, #120
ARM GAS  /tmp/cc19clCs.s 			page 68


 961 07bc 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 962              		.loc 3 2014 136 discriminator 1
 963 07be 07F17803 		add	r3, r7, #120
 964 07c2 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 965              		.loc 3 2014 3 discriminator 1
 966 07c4 07F56173 		add	r3, r7, #900
 967 07c8 1868     		ldr	r0, [r3]
 968 07ca 07F56073 		add	r3, r7, #896
 969 07ce 1A68     		ldr	r2, [r3]
 970 07d0 2346     		mov	r3, r4
 971              		.syntax unified
 972              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 973 07d2 C0FBC213 		smlald r1, r3, r0, r2
 974              	@ 0 "" 2
 975              		.thumb
 976              		.syntax unified
 977 07d6 07F17802 		add	r2, r7, #120
 978 07da 1160     		str	r1, [r2]
 979 07dc 07F17802 		add	r2, r7, #120
 980 07e0 5360     		str	r3, [r2, #4]
 981              		.loc 3 2019 13 discriminator 1
 982 07e2 07F17803 		add	r3, r7, #120
 983 07e6 D3E90023 		ldrd	r2, [r3]
 984              	.LBE156:
 985              	.LBE155:
 986              		.loc 1 313 14 discriminator 1
 987 07ea 07F59161 		add	r1, r7, #1160
 988 07ee C1E90023 		strd	r2, [r1]
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[4], x[5] */
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 989              		.loc 1 316 26 discriminator 1
 990 07f2 07F5CE73 		add	r3, r7, #412
 991 07f6 1B68     		ldr	r3, [r3]
 992              		.loc 1 316 14 discriminator 1
 993 07f8 1A1D     		adds	r2, r3, #4
 994 07fa 07F56273 		add	r3, r7, #904
 995 07fe 1A60     		str	r2, [r3]
 996 0800 07F56273 		add	r3, r7, #904
 997 0804 1B68     		ldr	r3, [r3]
 998 0806 1B68     		ldr	r3, [r3]	@ unaligned
 999 0808 1A46     		mov	r2, r3
 1000              	.LBB157:
 1001              	.LBB158:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1002              		.loc 2 459 3 discriminator 1
 1003 080a 07F17403 		add	r3, r7, #116
 1004 080e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1005              		.loc 2 461 10 discriminator 1
 1006 0810 07F17403 		add	r3, r7, #116
 1007 0814 1B68     		ldr	r3, [r3]
 1008              	.LBE158:
 1009              	.LBE157:
 1010              		.loc 1 316 14 discriminator 1
ARM GAS  /tmp/cc19clCs.s 			page 69


 1011 0816 C7F87034 		str	r3, [r7, #1136]
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[5], x[6] */
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 1012              		.loc 1 319 26 discriminator 1
 1013 081a 07F5CE73 		add	r3, r7, #412
 1014 081e 1B68     		ldr	r3, [r3]
 1015              		.loc 1 319 14 discriminator 1
 1016 0820 9A1D     		adds	r2, r3, #6
 1017 0822 07F56373 		add	r3, r7, #908
 1018 0826 1A60     		str	r2, [r3]
 1019 0828 07F56373 		add	r3, r7, #908
 1020 082c 1B68     		ldr	r3, [r3]
 1021 082e 1B68     		ldr	r3, [r3]	@ unaligned
 1022 0830 1A46     		mov	r2, r3
 1023              	.LBB159:
 1024              	.LBB160:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1025              		.loc 2 459 3 discriminator 1
 1026 0832 07F17003 		add	r3, r7, #112
 1027 0836 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1028              		.loc 2 461 10 discriminator 1
 1029 0838 07F17003 		add	r3, r7, #112
 1030 083c 1B68     		ldr	r3, [r3]
 1031              	.LBE160:
 1032              	.LBE159:
 1033              		.loc 1 319 14 discriminator 1
 1034 083e C7F86C34 		str	r3, [r7, #1132]
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 4U;
 1035              		.loc 1 320 12 discriminator 1
 1036 0842 07F5CE73 		add	r3, r7, #412
 1037 0846 1B68     		ldr	r3, [r3]
 1038 0848 03F10802 		add	r2, r3, #8
 1039 084c 07F5CE73 		add	r3, r7, #412
 1040 0850 1A60     		str	r2, [r3]
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x0, c0, acc2);
 1041              		.loc 1 323 16 discriminator 1
 1042 0852 D7F87024 		ldr	r2, [r7, #1136]
 1043 0856 D7F83444 		ldr	r4, [r7, #1076]
 1044 085a 07F59063 		add	r3, r7, #1152
 1045 085e D3E90001 		ldrd	r0, [r3]
 1046 0862 07F56773 		add	r3, r7, #924
 1047 0866 1A60     		str	r2, [r3]
 1048 0868 07F56673 		add	r3, r7, #920
 1049 086c 1C60     		str	r4, [r3]
 1050 086e C7E9E401 		strd	r0, [r7, #912]
 1051              	.LBB161:
 1052              	.LBB162:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1053              		.loc 3 2011 11 discriminator 1
 1054 0872 07F16801 		add	r1, r7, #104
 1055 0876 D7E9E423 		ldrd	r2, [r7, #912]
 1056 087a C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /tmp/cc19clCs.s 			page 70


 1057              		.loc 3 2014 118 discriminator 1
 1058 087e 07F16803 		add	r3, r7, #104
 1059 0882 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1060              		.loc 3 2014 136 discriminator 1
 1061 0884 07F16803 		add	r3, r7, #104
 1062 0888 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1063              		.loc 3 2014 3 discriminator 1
 1064 088a 07F56773 		add	r3, r7, #924
 1065 088e 1868     		ldr	r0, [r3]
 1066 0890 07F56673 		add	r3, r7, #920
 1067 0894 1A68     		ldr	r2, [r3]
 1068 0896 2346     		mov	r3, r4
 1069              		.syntax unified
 1070              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1071 0898 C0FBC213 		smlald r1, r3, r0, r2
 1072              	@ 0 "" 2
 1073              		.thumb
 1074              		.syntax unified
 1075 089c 07F16802 		add	r2, r7, #104
 1076 08a0 1160     		str	r1, [r2]
 1077 08a2 07F16802 		add	r2, r7, #104
 1078 08a6 5360     		str	r3, [r2, #4]
 1079              		.loc 3 2019 13 discriminator 1
 1080 08a8 07F16803 		add	r3, r7, #104
 1081 08ac D3E90023 		ldrd	r2, [r3]
 1082              	.LBE162:
 1083              	.LBE161:
 1084              		.loc 1 323 14 discriminator 1
 1085 08b0 07F59061 		add	r1, r7, #1152
 1086 08b4 C1E90023 		strd	r2, [r1]
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x1, c0, acc3);
 1087              		.loc 1 326 16 discriminator 1
 1088 08b8 D7F86C24 		ldr	r2, [r7, #1132]
 1089 08bc D7F83444 		ldr	r4, [r7, #1076]
 1090 08c0 07F58F63 		add	r3, r7, #1144
 1091 08c4 D3E90001 		ldrd	r0, [r3]
 1092 08c8 07F56B73 		add	r3, r7, #940
 1093 08cc 1A60     		str	r2, [r3]
 1094 08ce 07F56A73 		add	r3, r7, #936
 1095 08d2 1C60     		str	r4, [r3]
 1096 08d4 C7E9E801 		strd	r0, [r7, #928]
 1097              	.LBB163:
 1098              	.LBB164:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1099              		.loc 3 2011 11 discriminator 1
 1100 08d8 07F16001 		add	r1, r7, #96
 1101 08dc D7E9E823 		ldrd	r2, [r7, #928]
 1102 08e0 C1E90023 		strd	r2, [r1]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1103              		.loc 3 2014 118 discriminator 1
 1104 08e4 07F16003 		add	r3, r7, #96
 1105 08e8 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /tmp/cc19clCs.s 			page 71


 1106              		.loc 3 2014 136 discriminator 1
 1107 08ea 07F16003 		add	r3, r7, #96
 1108 08ee 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1109              		.loc 3 2014 3 discriminator 1
 1110 08f0 07F56B73 		add	r3, r7, #940
 1111 08f4 1868     		ldr	r0, [r3]
 1112 08f6 07F56A73 		add	r3, r7, #936
 1113 08fa 1A68     		ldr	r2, [r3]
 1114 08fc 2346     		mov	r3, r4
 1115              		.syntax unified
 1116              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1117 08fe C0FBC213 		smlald r1, r3, r0, r2
 1118              	@ 0 "" 2
 1119              		.thumb
 1120              		.syntax unified
 1121 0902 07F16002 		add	r2, r7, #96
 1122 0906 1160     		str	r1, [r2]
 1123 0908 07F16002 		add	r2, r7, #96
 1124 090c 5360     		str	r3, [r2, #4]
 1125              		.loc 3 2019 13 discriminator 1
 1126 090e 07F16003 		add	r3, r7, #96
 1127 0912 D3E90023 		ldrd	r2, [r3]
 1128              	.LBE164:
 1129              	.LBE163:
 1130              		.loc 1 326 14 discriminator 1
 1131 0916 07F58F61 		add	r1, r7, #1144
 1132 091a C1E90023 		strd	r2, [r1]
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       } while (--k);
 1133              		.loc 1 328 7 discriminator 1
 1134 091e D7F86034 		ldr	r3, [r7, #1120]
 1135 0922 013B     		subs	r3, r3, #1
 1136 0924 C7F86034 		str	r3, [r7, #1120]
 1137 0928 D7F86034 		ldr	r3, [r7, #1120]
 1138 092c 002B     		cmp	r3, #0
 1139 092e 7FF4CFAD 		bne	.L35
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** No loop unrolling is used. */
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen % 0x4U;
 1140              		.loc 1 332 9
 1141 0932 07F12003 		add	r3, r7, #32
 1142 0936 1B68     		ldr	r3, [r3]
 1143 0938 03F00303 		and	r3, r3, #3
 1144 093c C7F86034 		str	r3, [r7, #1120]
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (k == 1U)
 1145              		.loc 1 334 10
 1146 0940 D7F86034 		ldr	r3, [r7, #1120]
 1147 0944 012B     		cmp	r3, #1
 1148 0946 40F0E280 		bne	.L36
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4] */
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = *py;
 1149              		.loc 1 337 14
 1150 094a 07F5CC73 		add	r3, r7, #408
ARM GAS  /tmp/cc19clCs.s 			page 72


 1151 094e 1B68     		ldr	r3, [r3]
 1152 0950 B3F90030 		ldrsh	r3, [r3]
 1153              		.loc 1 337 12
 1154 0954 C7F83434 		str	r3, [r7, #1076]
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 << 16U;
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #else
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 & 0x0000FFFF;
 1155              		.loc 1 341 12
 1156 0958 D7F83434 		ldr	r3, [r7, #1076]
 1157 095c 9BB2     		uxth	r3, r3
 1158 095e C7F83434 		str	r3, [r7, #1076]
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7] */
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1159              		.loc 1 345 14
 1160 0962 07F5CE73 		add	r3, r7, #412
 1161 0966 1A68     		ldr	r2, [r3]
 1162 0968 07F53373 		add	r3, r7, #716
 1163 096c 1A60     		str	r2, [r3]
 1164 096e 07F53373 		add	r3, r7, #716
 1165 0972 1B68     		ldr	r3, [r3]
 1166 0974 1B68     		ldr	r3, [r3]	@ unaligned
 1167 0976 1A46     		mov	r2, r3
 1168              	.LBB165:
 1169              	.LBB166:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1170              		.loc 2 459 3
 1171 0978 07F1E403 		add	r3, r7, #228
 1172 097c 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1173              		.loc 2 461 10
 1174 097e 07F1E403 		add	r3, r7, #228
 1175 0982 1B68     		ldr	r3, [r3]
 1176              	.LBE166:
 1177              	.LBE165:
 1178              		.loc 1 345 14
 1179 0984 C7F82C34 		str	r3, [r7, #1068]
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px++;
 1180              		.loc 1 346 11
 1181 0988 07F5CE73 		add	r3, r7, #412
 1182 098c 1B68     		ldr	r3, [r3]
 1183 098e 9A1C     		adds	r2, r3, #2
 1184 0990 07F5CE73 		add	r3, r7, #412
 1185 0994 1A60     		str	r2, [r3]
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD (x0, c0, acc0);
 1186              		.loc 1 349 16
 1187 0996 D7F87024 		ldr	r2, [r7, #1136]
 1188 099a D7F83444 		ldr	r4, [r7, #1076]
 1189 099e 07F59263 		add	r3, r7, #1168
 1190 09a2 D3E90001 		ldrd	r0, [r3]
 1191 09a6 07F53773 		add	r3, r7, #732
 1192 09aa 1A60     		str	r2, [r3]
 1193 09ac 07F53673 		add	r3, r7, #728
ARM GAS  /tmp/cc19clCs.s 			page 73


 1194 09b0 1C60     		str	r4, [r3]
 1195 09b2 C7E9B401 		strd	r0, [r7, #720]
 1196              	.LBB167:
 1197              	.LBB168:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1198              		.loc 3 2011 11
 1199 09b6 D7E9B423 		ldrd	r2, [r7, #720]
 1200 09ba C7E93623 		strd	r2, [r7, #216]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1201              		.loc 3 2014 118
 1202 09be 07F1D803 		add	r3, r7, #216
 1203 09c2 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1204              		.loc 3 2014 136
 1205 09c4 07F1D803 		add	r3, r7, #216
 1206 09c8 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1207              		.loc 3 2014 3
 1208 09ca 07F53773 		add	r3, r7, #732
 1209 09ce 1868     		ldr	r0, [r3]
 1210 09d0 07F53673 		add	r3, r7, #728
 1211 09d4 1A68     		ldr	r2, [r3]
 1212 09d6 2346     		mov	r3, r4
 1213              		.syntax unified
 1214              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1215 09d8 C0FBC213 		smlald r1, r3, r0, r2
 1216              	@ 0 "" 2
 1217              		.thumb
 1218              		.syntax unified
 1219 09dc 07F1D802 		add	r2, r7, #216
 1220 09e0 1160     		str	r1, [r2]
 1221 09e2 07F1D802 		add	r2, r7, #216
 1222 09e6 5360     		str	r3, [r2, #4]
 1223              		.loc 3 2019 13
 1224 09e8 D7E93623 		ldrd	r2, [r7, #216]
 1225              	.LBE168:
 1226              	.LBE167:
 1227              		.loc 1 349 14
 1228 09ec 07F59261 		add	r1, r7, #1168
 1229 09f0 C1E90023 		strd	r2, [r1]
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD (x1, c0, acc1);
 1230              		.loc 1 350 16
 1231 09f4 D7F86C24 		ldr	r2, [r7, #1132]
 1232 09f8 D7F83444 		ldr	r4, [r7, #1076]
 1233 09fc 07F59163 		add	r3, r7, #1160
 1234 0a00 D3E90001 		ldrd	r0, [r3]
 1235 0a04 07F53B73 		add	r3, r7, #748
 1236 0a08 1A60     		str	r2, [r3]
 1237 0a0a 07F53A73 		add	r3, r7, #744
 1238 0a0e 1C60     		str	r4, [r3]
 1239 0a10 C7E9B801 		strd	r0, [r7, #736]
 1240              	.LBB169:
 1241              	.LBB170:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1242              		.loc 3 2011 11
 1243 0a14 D7E9B823 		ldrd	r2, [r7, #736]
 1244 0a18 C7E93423 		strd	r2, [r7, #208]
ARM GAS  /tmp/cc19clCs.s 			page 74


2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1245              		.loc 3 2014 118
 1246 0a1c 07F1D003 		add	r3, r7, #208
 1247 0a20 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1248              		.loc 3 2014 136
 1249 0a22 07F1D003 		add	r3, r7, #208
 1250 0a26 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1251              		.loc 3 2014 3
 1252 0a28 07F53B73 		add	r3, r7, #748
 1253 0a2c 1868     		ldr	r0, [r3]
 1254 0a2e 07F53A73 		add	r3, r7, #744
 1255 0a32 1A68     		ldr	r2, [r3]
 1256 0a34 2346     		mov	r3, r4
 1257              		.syntax unified
 1258              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1259 0a36 C0FBC213 		smlald r1, r3, r0, r2
 1260              	@ 0 "" 2
 1261              		.thumb
 1262              		.syntax unified
 1263 0a3a 07F1D002 		add	r2, r7, #208
 1264 0a3e 1160     		str	r1, [r2]
 1265 0a40 07F1D002 		add	r2, r7, #208
 1266 0a44 5360     		str	r3, [r2, #4]
 1267              		.loc 3 2019 13
 1268 0a46 D7E93423 		ldrd	r2, [r7, #208]
 1269              	.LBE170:
 1270              	.LBE169:
 1271              		.loc 1 350 14
 1272 0a4a 07F59161 		add	r1, r7, #1160
 1273 0a4e C1E90023 		strd	r2, [r1]
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 1274              		.loc 1 351 16
 1275 0a52 D7F86C24 		ldr	r2, [r7, #1132]
 1276 0a56 D7F83444 		ldr	r4, [r7, #1076]
 1277 0a5a 07F59063 		add	r3, r7, #1152
 1278 0a5e D3E90001 		ldrd	r0, [r3]
 1279 0a62 07F53F73 		add	r3, r7, #764
 1280 0a66 1A60     		str	r2, [r3]
 1281 0a68 07F53E73 		add	r3, r7, #760
 1282 0a6c 1C60     		str	r4, [r3]
 1283 0a6e C7E9BC01 		strd	r0, [r7, #752]
 1284              	.LBB171:
 1285              	.LBB172:
2020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 1286              		.loc 3 2028 11
 1287 0a72 D7E9BC23 		ldrd	r2, [r7, #752]
 1288 0a76 C7E93223 		strd	r2, [r7, #200]
ARM GAS  /tmp/cc19clCs.s 			page 75


2029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 1289              		.loc 3 2031 119
 1290 0a7a 07F1C803 		add	r3, r7, #200
 1291 0a7e 1968     		ldr	r1, [r3]
 1292              		.loc 3 2031 137
 1293 0a80 07F1C803 		add	r3, r7, #200
 1294 0a84 5C68     		ldr	r4, [r3, #4]
 1295              		.loc 3 2031 3
 1296 0a86 07F53F73 		add	r3, r7, #764
 1297 0a8a 1868     		ldr	r0, [r3]
 1298 0a8c 07F53E73 		add	r3, r7, #760
 1299 0a90 1A68     		ldr	r2, [r3]
 1300 0a92 2346     		mov	r3, r4
 1301              		.syntax unified
 1302              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1303 0a94 C0FBD213 		smlaldx r1, r3, r0, r2
 1304              	@ 0 "" 2
 1305              		.thumb
 1306              		.syntax unified
 1307 0a98 07F1C802 		add	r2, r7, #200
 1308 0a9c 1160     		str	r1, [r2]
 1309 0a9e 07F1C802 		add	r2, r7, #200
 1310 0aa2 5360     		str	r3, [r2, #4]
2032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 1311              		.loc 3 2036 13
 1312 0aa4 D7E93223 		ldrd	r2, [r7, #200]
 1313              	.LBE172:
 1314              	.LBE171:
 1315              		.loc 1 351 14
 1316 0aa8 07F59061 		add	r1, r7, #1152
 1317 0aac C1E90023 		strd	r2, [r1]
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1318              		.loc 1 352 16
 1319 0ab0 D7F82C24 		ldr	r2, [r7, #1068]
 1320 0ab4 D7F83444 		ldr	r4, [r7, #1076]
 1321 0ab8 07F58F63 		add	r3, r7, #1144
 1322 0abc D3E90001 		ldrd	r0, [r3]
 1323 0ac0 07F54473 		add	r3, r7, #784
 1324 0ac4 1A60     		str	r2, [r3]
 1325 0ac6 07F54373 		add	r3, r7, #780
 1326 0aca 1C60     		str	r4, [r3]
 1327 0acc C7E9C001 		strd	r0, [r7, #768]
 1328              	.LBB173:
 1329              	.LBB174:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1330              		.loc 3 2028 11
 1331 0ad0 D7E9C023 		ldrd	r2, [r7, #768]
 1332 0ad4 C7E93023 		strd	r2, [r7, #192]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1333              		.loc 3 2031 119
 1334 0ad8 07F1C003 		add	r3, r7, #192
ARM GAS  /tmp/cc19clCs.s 			page 76


 1335 0adc 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1336              		.loc 3 2031 137
 1337 0ade 07F1C003 		add	r3, r7, #192
 1338 0ae2 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1339              		.loc 3 2031 3
 1340 0ae4 07F54473 		add	r3, r7, #784
 1341 0ae8 1868     		ldr	r0, [r3]
 1342 0aea 07F54373 		add	r3, r7, #780
 1343 0aee 1A68     		ldr	r2, [r3]
 1344 0af0 2346     		mov	r3, r4
 1345              		.syntax unified
 1346              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1347 0af2 C0FBD213 		smlaldx r1, r3, r0, r2
 1348              	@ 0 "" 2
 1349              		.thumb
 1350              		.syntax unified
 1351 0af6 07F1C002 		add	r2, r7, #192
 1352 0afa 1160     		str	r1, [r2]
 1353 0afc 07F1C002 		add	r2, r7, #192
 1354 0b00 5360     		str	r3, [r2, #4]
 1355              		.loc 3 2036 13
 1356 0b02 D7E93023 		ldrd	r2, [r7, #192]
 1357              	.LBE174:
 1358              	.LBE173:
 1359              		.loc 1 352 14
 1360 0b06 07F58F61 		add	r1, r7, #1144
 1361 0b0a C1E90023 		strd	r2, [r1]
 1362              	.L36:
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (k == 2U)
 1363              		.loc 1 355 10
 1364 0b0e D7F86034 		ldr	r3, [r7, #1120]
 1365 0b12 022B     		cmp	r3, #2
 1366 0b14 40F0FD80 		bne	.L42
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4], y[5] */
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 1367              		.loc 1 358 14
 1368 0b18 07F5CC73 		add	r3, r7, #408
 1369 0b1c 1A68     		ldr	r2, [r3]
 1370 0b1e 07F51F73 		add	r3, r7, #636
 1371 0b22 1A60     		str	r2, [r3]
 1372 0b24 07F51F73 		add	r3, r7, #636
 1373 0b28 1B68     		ldr	r3, [r3]
 1374 0b2a 1B68     		ldr	r3, [r3]	@ unaligned
 1375 0b2c 1A46     		mov	r2, r3
 1376              	.LBB175:
 1377              	.LBB176:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1378              		.loc 2 459 3
 1379 0b2e 07F58A73 		add	r3, r7, #276
 1380 0b32 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1381              		.loc 2 461 10
ARM GAS  /tmp/cc19clCs.s 			page 77


 1382 0b34 07F58A73 		add	r3, r7, #276
 1383 0b38 1B68     		ldr	r3, [r3]
 1384              	.LBE176:
 1385              	.LBE175:
 1386              		.loc 1 358 14
 1387 0b3a C7F83434 		str	r3, [r7, #1076]
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7], x[8] */
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1388              		.loc 1 361 14
 1389 0b3e 07F5CE73 		add	r3, r7, #412
 1390 0b42 1A68     		ldr	r2, [r3]
 1391 0b44 07F52073 		add	r3, r7, #640
 1392 0b48 1A60     		str	r2, [r3]
 1393 0b4a 07F52073 		add	r3, r7, #640
 1394 0b4e 1B68     		ldr	r3, [r3]
 1395 0b50 1B68     		ldr	r3, [r3]	@ unaligned
 1396 0b52 1A46     		mov	r2, r3
 1397              	.LBB177:
 1398              	.LBB178:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1399              		.loc 2 459 3
 1400 0b54 07F58873 		add	r3, r7, #272
 1401 0b58 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1402              		.loc 2 461 10
 1403 0b5a 07F58873 		add	r3, r7, #272
 1404 0b5e 1B68     		ldr	r3, [r3]
 1405              	.LBE178:
 1406              	.LBE177:
 1407              		.loc 1 361 14
 1408 0b60 C7F82C34 		str	r3, [r7, #1068]
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[9] */
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 1409              		.loc 1 364 26
 1410 0b64 07F5CE73 		add	r3, r7, #412
 1411 0b68 1B68     		ldr	r3, [r3]
 1412              		.loc 1 364 14
 1413 0b6a 9A1C     		adds	r2, r3, #2
 1414 0b6c 07F52173 		add	r3, r7, #644
 1415 0b70 1A60     		str	r2, [r3]
 1416 0b72 07F52173 		add	r3, r7, #644
 1417 0b76 1B68     		ldr	r3, [r3]
 1418 0b78 1B68     		ldr	r3, [r3]	@ unaligned
 1419 0b7a 1A46     		mov	r2, r3
 1420              	.LBB179:
 1421              	.LBB180:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1422              		.loc 2 459 3
 1423 0b7c 07F58673 		add	r3, r7, #268
 1424 0b80 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1425              		.loc 2 461 10
 1426 0b82 07F58673 		add	r3, r7, #268
 1427 0b86 1B68     		ldr	r3, [r3]
 1428              	.LBE180:
ARM GAS  /tmp/cc19clCs.s 			page 78


 1429              	.LBE179:
 1430              		.loc 1 364 14
 1431 0b88 C7F83034 		str	r3, [r7, #1072]
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 2U;
 1432              		.loc 1 365 12
 1433 0b8c 07F5CE73 		add	r3, r7, #412
 1434 0b90 1B68     		ldr	r3, [r3]
 1435 0b92 1A1D     		adds	r2, r3, #4
 1436 0b94 07F5CE73 		add	r3, r7, #412
 1437 0b98 1A60     		str	r2, [r3]
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 1438              		.loc 1 368 16
 1439 0b9a D7F87024 		ldr	r2, [r7, #1136]
 1440 0b9e D7F83444 		ldr	r4, [r7, #1076]
 1441 0ba2 07F59263 		add	r3, r7, #1168
 1442 0ba6 D3E90001 		ldrd	r0, [r3]
 1443 0baa 07F52573 		add	r3, r7, #660
 1444 0bae 1A60     		str	r2, [r3]
 1445 0bb0 07F52473 		add	r3, r7, #656
 1446 0bb4 1C60     		str	r4, [r3]
 1447 0bb6 C7E9A201 		strd	r0, [r7, #648]
 1448              	.LBB181:
 1449              	.LBB182:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1450              		.loc 3 2011 11
 1451 0bba D7E9A223 		ldrd	r2, [r7, #648]
 1452 0bbe C7E94023 		strd	r2, [r7, #256]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1453              		.loc 3 2014 118
 1454 0bc2 07F58073 		add	r3, r7, #256
 1455 0bc6 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1456              		.loc 3 2014 136
 1457 0bc8 07F58073 		add	r3, r7, #256
 1458 0bcc 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1459              		.loc 3 2014 3
 1460 0bce 07F52573 		add	r3, r7, #660
 1461 0bd2 1868     		ldr	r0, [r3]
 1462 0bd4 07F52473 		add	r3, r7, #656
 1463 0bd8 1A68     		ldr	r2, [r3]
 1464 0bda 2346     		mov	r3, r4
 1465              		.syntax unified
 1466              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1467 0bdc C0FBC213 		smlald r1, r3, r0, r2
 1468              	@ 0 "" 2
 1469              		.thumb
 1470              		.syntax unified
 1471 0be0 07F58072 		add	r2, r7, #256
 1472 0be4 1160     		str	r1, [r2]
 1473 0be6 07F58072 		add	r2, r7, #256
 1474 0bea 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1475              		.loc 3 2019 13
 1476 0bec D7E94023 		ldrd	r2, [r7, #256]
ARM GAS  /tmp/cc19clCs.s 			page 79


 1477              	.LBE182:
 1478              	.LBE181:
 1479              		.loc 1 368 14
 1480 0bf0 07F59261 		add	r1, r7, #1168
 1481 0bf4 C1E90023 		strd	r2, [r1]
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1482              		.loc 1 369 16
 1483 0bf8 D7F86C24 		ldr	r2, [r7, #1132]
 1484 0bfc D7F83444 		ldr	r4, [r7, #1076]
 1485 0c00 07F59163 		add	r3, r7, #1160
 1486 0c04 D3E90001 		ldrd	r0, [r3]
 1487 0c08 07F52973 		add	r3, r7, #676
 1488 0c0c 1A60     		str	r2, [r3]
 1489 0c0e 07F52873 		add	r3, r7, #672
 1490 0c12 1C60     		str	r4, [r3]
 1491 0c14 C7E9A601 		strd	r0, [r7, #664]
 1492              	.LBB183:
 1493              	.LBB184:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1494              		.loc 3 2011 11
 1495 0c18 D7E9A623 		ldrd	r2, [r7, #664]
 1496 0c1c C7E93E23 		strd	r2, [r7, #248]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1497              		.loc 3 2014 118
 1498 0c20 07F1F803 		add	r3, r7, #248
 1499 0c24 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1500              		.loc 3 2014 136
 1501 0c26 07F1F803 		add	r3, r7, #248
 1502 0c2a 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1503              		.loc 3 2014 3
 1504 0c2c 07F52973 		add	r3, r7, #676
 1505 0c30 1868     		ldr	r0, [r3]
 1506 0c32 07F52873 		add	r3, r7, #672
 1507 0c36 1A68     		ldr	r2, [r3]
 1508 0c38 2346     		mov	r3, r4
 1509              		.syntax unified
 1510              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1511 0c3a C0FBC213 		smlald r1, r3, r0, r2
 1512              	@ 0 "" 2
 1513              		.thumb
 1514              		.syntax unified
 1515 0c3e 07F1F802 		add	r2, r7, #248
 1516 0c42 1160     		str	r1, [r2]
 1517 0c44 07F1F802 		add	r2, r7, #248
 1518 0c48 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1519              		.loc 3 2019 13
 1520 0c4a D7E93E23 		ldrd	r2, [r7, #248]
 1521              	.LBE184:
 1522              	.LBE183:
 1523              		.loc 1 369 14
 1524 0c4e 07F59161 		add	r1, r7, #1160
 1525 0c52 C1E90023 		strd	r2, [r1]
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 1526              		.loc 1 370 16
ARM GAS  /tmp/cc19clCs.s 			page 80


 1527 0c56 D7F82C24 		ldr	r2, [r7, #1068]
 1528 0c5a D7F83444 		ldr	r4, [r7, #1076]
 1529 0c5e 07F59063 		add	r3, r7, #1152
 1530 0c62 D3E90001 		ldrd	r0, [r3]
 1531 0c66 07F52D73 		add	r3, r7, #692
 1532 0c6a 1A60     		str	r2, [r3]
 1533 0c6c 07F52C73 		add	r3, r7, #688
 1534 0c70 1C60     		str	r4, [r3]
 1535 0c72 C7E9AA01 		strd	r0, [r7, #680]
 1536              	.LBB185:
 1537              	.LBB186:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1538              		.loc 3 2011 11
 1539 0c76 D7E9AA23 		ldrd	r2, [r7, #680]
 1540 0c7a C7E93C23 		strd	r2, [r7, #240]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1541              		.loc 3 2014 118
 1542 0c7e 07F1F003 		add	r3, r7, #240
 1543 0c82 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1544              		.loc 3 2014 136
 1545 0c84 07F1F003 		add	r3, r7, #240
 1546 0c88 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1547              		.loc 3 2014 3
 1548 0c8a 07F52D73 		add	r3, r7, #692
 1549 0c8e 1868     		ldr	r0, [r3]
 1550 0c90 07F52C73 		add	r3, r7, #688
 1551 0c94 1A68     		ldr	r2, [r3]
 1552 0c96 2346     		mov	r3, r4
 1553              		.syntax unified
 1554              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1555 0c98 C0FBC213 		smlald r1, r3, r0, r2
 1556              	@ 0 "" 2
 1557              		.thumb
 1558              		.syntax unified
 1559 0c9c 07F1F002 		add	r2, r7, #240
 1560 0ca0 1160     		str	r1, [r2]
 1561 0ca2 07F1F002 		add	r2, r7, #240
 1562 0ca6 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1563              		.loc 3 2019 13
 1564 0ca8 D7E93C23 		ldrd	r2, [r7, #240]
 1565              	.LBE186:
 1566              	.LBE185:
 1567              		.loc 1 370 14
 1568 0cac 07F59061 		add	r1, r7, #1152
 1569 0cb0 C1E90023 		strd	r2, [r1]
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 1570              		.loc 1 371 16
 1571 0cb4 D7F83024 		ldr	r2, [r7, #1072]
 1572 0cb8 D7F83444 		ldr	r4, [r7, #1076]
 1573 0cbc 07F58F63 		add	r3, r7, #1144
 1574 0cc0 D3E90001 		ldrd	r0, [r3]
 1575 0cc4 07F53273 		add	r3, r7, #712
 1576 0cc8 1A60     		str	r2, [r3]
 1577 0cca 07F53173 		add	r3, r7, #708
ARM GAS  /tmp/cc19clCs.s 			page 81


 1578 0cce 1C60     		str	r4, [r3]
 1579 0cd0 C7E9AE01 		strd	r0, [r7, #696]
 1580              	.LBB187:
 1581              	.LBB188:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1582              		.loc 3 2011 11
 1583 0cd4 D7E9AE23 		ldrd	r2, [r7, #696]
 1584 0cd8 C7E93A23 		strd	r2, [r7, #232]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1585              		.loc 3 2014 118
 1586 0cdc 07F1E803 		add	r3, r7, #232
 1587 0ce0 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1588              		.loc 3 2014 136
 1589 0ce2 07F1E803 		add	r3, r7, #232
 1590 0ce6 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1591              		.loc 3 2014 3
 1592 0ce8 07F53273 		add	r3, r7, #712
 1593 0cec 1868     		ldr	r0, [r3]
 1594 0cee 07F53173 		add	r3, r7, #708
 1595 0cf2 1A68     		ldr	r2, [r3]
 1596 0cf4 2346     		mov	r3, r4
 1597              		.syntax unified
 1598              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1599 0cf6 C0FBC213 		smlald r1, r3, r0, r2
 1600              	@ 0 "" 2
 1601              		.thumb
 1602              		.syntax unified
 1603 0cfa 07F1E802 		add	r2, r7, #232
 1604 0cfe 1160     		str	r1, [r2]
 1605 0d00 07F1E802 		add	r2, r7, #232
 1606 0d04 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1607              		.loc 3 2019 13
 1608 0d06 D7E93A23 		ldrd	r2, [r7, #232]
 1609              	.LBE188:
 1610              	.LBE187:
 1611              		.loc 1 371 14
 1612 0d0a 07F58F61 		add	r1, r7, #1144
 1613 0d0e C1E90023 		strd	r2, [r1]
 1614              	.L42:
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (k == 3U)
 1615              		.loc 1 374 10
 1616 0d12 D7F86034 		ldr	r3, [r7, #1120]
 1617 0d16 032B     		cmp	r3, #3
 1618 0d18 40F0E281 		bne	.L50
 1619 0d1c 07F5F273 		add	r3, r7, #484
 1620 0d20 07F5CC72 		add	r2, r7, #408
 1621 0d24 1A60     		str	r2, [r3]
 1622              	.LBB189:
 1623              	.LBB190:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1624              		.loc 2 474 3
 1625 0d26 07F5F273 		add	r3, r7, #484
ARM GAS  /tmp/cc19clCs.s 			page 82


 1626 0d2a 1B68     		ldr	r3, [r3]
 1627 0d2c 1B68     		ldr	r3, [r3]
 1628 0d2e 1B68     		ldr	r3, [r3]	@ unaligned
 1629 0d30 1A46     		mov	r2, r3
 1630 0d32 07F5B673 		add	r3, r7, #364
 1631 0d36 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1632              		.loc 2 475 9
 1633 0d38 07F5F273 		add	r3, r7, #484
 1634 0d3c 1B68     		ldr	r3, [r3]
 1635 0d3e 1B68     		ldr	r3, [r3]
 1636 0d40 1A1D     		adds	r2, r3, #4
 1637 0d42 07F5F273 		add	r3, r7, #484
 1638 0d46 1B68     		ldr	r3, [r3]
 1639 0d48 1A60     		str	r2, [r3]
 1640              		.loc 2 477 10
 1641 0d4a 07F5B673 		add	r3, r7, #364
 1642 0d4e 1B68     		ldr	r3, [r3]
 1643              	.LBE190:
 1644              	.LBE189:
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4], y[5] */
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 1645              		.loc 1 377 14
 1646 0d50 C7F83434 		str	r3, [r7, #1076]
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7], x[8] */
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 1647              		.loc 1 380 14
 1648 0d54 07F5CE73 		add	r3, r7, #412
 1649 0d58 1A68     		ldr	r2, [r3]
 1650 0d5a 07F5F473 		add	r3, r7, #488
 1651 0d5e 1A60     		str	r2, [r3]
 1652 0d60 07F5F473 		add	r3, r7, #488
 1653 0d64 1B68     		ldr	r3, [r3]
 1654 0d66 1B68     		ldr	r3, [r3]	@ unaligned
 1655 0d68 1A46     		mov	r2, r3
 1656              	.LBB191:
 1657              	.LBB192:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1658              		.loc 2 459 3
 1659 0d6a 07F5B473 		add	r3, r7, #360
 1660 0d6e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1661              		.loc 2 461 10
 1662 0d70 07F5B473 		add	r3, r7, #360
 1663 0d74 1B68     		ldr	r3, [r3]
 1664              	.LBE192:
 1665              	.LBE191:
 1666              		.loc 1 380 14
 1667 0d76 C7F82C34 		str	r3, [r7, #1068]
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[9] */
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 1668              		.loc 1 383 26
 1669 0d7a 07F5CE73 		add	r3, r7, #412
 1670 0d7e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 83


 1671              		.loc 1 383 14
 1672 0d80 9A1C     		adds	r2, r3, #2
 1673 0d82 07F5F673 		add	r3, r7, #492
 1674 0d86 1A60     		str	r2, [r3]
 1675 0d88 07F5F673 		add	r3, r7, #492
 1676 0d8c 1B68     		ldr	r3, [r3]
 1677 0d8e 1B68     		ldr	r3, [r3]	@ unaligned
 1678 0d90 1A46     		mov	r2, r3
 1679              	.LBB193:
 1680              	.LBB194:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1681              		.loc 2 459 3
 1682 0d92 07F5B273 		add	r3, r7, #356
 1683 0d96 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1684              		.loc 2 461 10
 1685 0d98 07F5B273 		add	r3, r7, #356
 1686 0d9c 1B68     		ldr	r3, [r3]
 1687              	.LBE194:
 1688              	.LBE193:
 1689              		.loc 1 383 14
 1690 0d9e C7F83034 		str	r3, [r7, #1072]
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 1691              		.loc 1 386 16
 1692 0da2 D7F87024 		ldr	r2, [r7, #1136]
 1693 0da6 D7F83444 		ldr	r4, [r7, #1076]
 1694 0daa 07F59263 		add	r3, r7, #1168
 1695 0dae D3E90001 		ldrd	r0, [r3]
 1696 0db2 07F5FE73 		add	r3, r7, #508
 1697 0db6 1A60     		str	r2, [r3]
 1698 0db8 07F5FC73 		add	r3, r7, #504
 1699 0dbc 1C60     		str	r4, [r3]
 1700 0dbe C7E97C01 		strd	r0, [r7, #496]
 1701              	.LBB195:
 1702              	.LBB196:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1703              		.loc 3 2011 11
 1704 0dc2 D7E97C23 		ldrd	r2, [r7, #496]
 1705 0dc6 C7E95623 		strd	r2, [r7, #344]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1706              		.loc 3 2014 118
 1707 0dca 07F5AC73 		add	r3, r7, #344
 1708 0dce 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1709              		.loc 3 2014 136
 1710 0dd0 07F5AC73 		add	r3, r7, #344
 1711 0dd4 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1712              		.loc 3 2014 3
 1713 0dd6 07F5FE73 		add	r3, r7, #508
 1714 0dda 1868     		ldr	r0, [r3]
 1715 0ddc 07F5FC73 		add	r3, r7, #504
 1716 0de0 1A68     		ldr	r2, [r3]
 1717 0de2 2346     		mov	r3, r4
 1718              		.syntax unified
ARM GAS  /tmp/cc19clCs.s 			page 84


 1719              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1720 0de4 C0FBC213 		smlald r1, r3, r0, r2
 1721              	@ 0 "" 2
 1722              		.thumb
 1723              		.syntax unified
 1724 0de8 07F5AC72 		add	r2, r7, #344
 1725 0dec 1160     		str	r1, [r2]
 1726 0dee 07F5AC72 		add	r2, r7, #344
 1727 0df2 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1728              		.loc 3 2019 13
 1729 0df4 D7E95623 		ldrd	r2, [r7, #344]
 1730              	.LBE196:
 1731              	.LBE195:
 1732              		.loc 1 386 14
 1733 0df8 07F59261 		add	r1, r7, #1168
 1734 0dfc C1E90023 		strd	r2, [r1]
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1735              		.loc 1 387 16
 1736 0e00 D7F86C24 		ldr	r2, [r7, #1132]
 1737 0e04 D7F83444 		ldr	r4, [r7, #1076]
 1738 0e08 07F59163 		add	r3, r7, #1160
 1739 0e0c D3E90001 		ldrd	r0, [r3]
 1740 0e10 07F50373 		add	r3, r7, #524
 1741 0e14 1A60     		str	r2, [r3]
 1742 0e16 07F50273 		add	r3, r7, #520
 1743 0e1a 1C60     		str	r4, [r3]
 1744 0e1c C7E98001 		strd	r0, [r7, #512]
 1745              	.LBB197:
 1746              	.LBB198:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1747              		.loc 3 2011 11
 1748 0e20 D7E98023 		ldrd	r2, [r7, #512]
 1749 0e24 C7E95423 		strd	r2, [r7, #336]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1750              		.loc 3 2014 118
 1751 0e28 07F5A873 		add	r3, r7, #336
 1752 0e2c 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1753              		.loc 3 2014 136
 1754 0e2e 07F5A873 		add	r3, r7, #336
 1755 0e32 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1756              		.loc 3 2014 3
 1757 0e34 07F50373 		add	r3, r7, #524
 1758 0e38 1868     		ldr	r0, [r3]
 1759 0e3a 07F50273 		add	r3, r7, #520
 1760 0e3e 1A68     		ldr	r2, [r3]
 1761 0e40 2346     		mov	r3, r4
 1762              		.syntax unified
 1763              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1764 0e42 C0FBC213 		smlald r1, r3, r0, r2
 1765              	@ 0 "" 2
 1766              		.thumb
 1767              		.syntax unified
 1768 0e46 07F5A872 		add	r2, r7, #336
 1769 0e4a 1160     		str	r1, [r2]
ARM GAS  /tmp/cc19clCs.s 			page 85


 1770 0e4c 07F5A872 		add	r2, r7, #336
 1771 0e50 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1772              		.loc 3 2019 13
 1773 0e52 D7E95423 		ldrd	r2, [r7, #336]
 1774              	.LBE198:
 1775              	.LBE197:
 1776              		.loc 1 387 14
 1777 0e56 07F59161 		add	r1, r7, #1160
 1778 0e5a C1E90023 		strd	r2, [r1]
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 1779              		.loc 1 388 16
 1780 0e5e D7F82C24 		ldr	r2, [r7, #1068]
 1781 0e62 D7F83444 		ldr	r4, [r7, #1076]
 1782 0e66 07F59063 		add	r3, r7, #1152
 1783 0e6a D3E90001 		ldrd	r0, [r3]
 1784 0e6e 07F50773 		add	r3, r7, #540
 1785 0e72 1A60     		str	r2, [r3]
 1786 0e74 07F50673 		add	r3, r7, #536
 1787 0e78 1C60     		str	r4, [r3]
 1788 0e7a C7E98401 		strd	r0, [r7, #528]
 1789              	.LBB199:
 1790              	.LBB200:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1791              		.loc 3 2011 11
 1792 0e7e D7E98423 		ldrd	r2, [r7, #528]
 1793 0e82 C7E95223 		strd	r2, [r7, #328]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1794              		.loc 3 2014 118
 1795 0e86 07F5A473 		add	r3, r7, #328
 1796 0e8a 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1797              		.loc 3 2014 136
 1798 0e8c 07F5A473 		add	r3, r7, #328
 1799 0e90 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1800              		.loc 3 2014 3
 1801 0e92 07F50773 		add	r3, r7, #540
 1802 0e96 1868     		ldr	r0, [r3]
 1803 0e98 07F50673 		add	r3, r7, #536
 1804 0e9c 1A68     		ldr	r2, [r3]
 1805 0e9e 2346     		mov	r3, r4
 1806              		.syntax unified
 1807              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1808 0ea0 C0FBC213 		smlald r1, r3, r0, r2
 1809              	@ 0 "" 2
 1810              		.thumb
 1811              		.syntax unified
 1812 0ea4 07F5A472 		add	r2, r7, #328
 1813 0ea8 1160     		str	r1, [r2]
 1814 0eaa 07F5A472 		add	r2, r7, #328
 1815 0eae 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1816              		.loc 3 2019 13
 1817 0eb0 D7E95223 		ldrd	r2, [r7, #328]
 1818              	.LBE200:
 1819              	.LBE199:
ARM GAS  /tmp/cc19clCs.s 			page 86


 1820              		.loc 1 388 14
 1821 0eb4 07F59061 		add	r1, r7, #1152
 1822 0eb8 C1E90023 		strd	r2, [r1]
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 1823              		.loc 1 389 16
 1824 0ebc D7F83024 		ldr	r2, [r7, #1072]
 1825 0ec0 D7F83444 		ldr	r4, [r7, #1076]
 1826 0ec4 07F58F63 		add	r3, r7, #1144
 1827 0ec8 D3E90001 		ldrd	r0, [r3]
 1828 0ecc 07F50C73 		add	r3, r7, #560
 1829 0ed0 1A60     		str	r2, [r3]
 1830 0ed2 07F50B73 		add	r3, r7, #556
 1831 0ed6 1C60     		str	r4, [r3]
 1832 0ed8 C7E98801 		strd	r0, [r7, #544]
 1833              	.LBB201:
 1834              	.LBB202:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1835              		.loc 3 2011 11
 1836 0edc D7E98823 		ldrd	r2, [r7, #544]
 1837 0ee0 C7E95023 		strd	r2, [r7, #320]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1838              		.loc 3 2014 118
 1839 0ee4 07F5A073 		add	r3, r7, #320
 1840 0ee8 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1841              		.loc 3 2014 136
 1842 0eea 07F5A073 		add	r3, r7, #320
 1843 0eee 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1844              		.loc 3 2014 3
 1845 0ef0 07F50C73 		add	r3, r7, #560
 1846 0ef4 1868     		ldr	r0, [r3]
 1847 0ef6 07F50B73 		add	r3, r7, #556
 1848 0efa 1A68     		ldr	r2, [r3]
 1849 0efc 2346     		mov	r3, r4
 1850              		.syntax unified
 1851              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1852 0efe C0FBC213 		smlald r1, r3, r0, r2
 1853              	@ 0 "" 2
 1854              		.thumb
 1855              		.syntax unified
 1856 0f02 07F5A072 		add	r2, r7, #320
 1857 0f06 1160     		str	r1, [r2]
 1858 0f08 07F5A072 		add	r2, r7, #320
 1859 0f0c 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1860              		.loc 3 2019 13
 1861 0f0e D7E95023 		ldrd	r2, [r7, #320]
 1862              	.LBE202:
 1863              	.LBE201:
 1864              		.loc 1 389 14
 1865 0f12 07F58F61 		add	r1, r7, #1144
 1866 0f16 C1E90023 		strd	r2, [r1]
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = (*py);
 1867              		.loc 1 391 15
 1868 0f1a 07F5CC73 		add	r3, r7, #408
ARM GAS  /tmp/cc19clCs.s 			page 87


 1869 0f1e 1B68     		ldr	r3, [r3]
 1870 0f20 B3F90030 		ldrsh	r3, [r3]
 1871              		.loc 1 391 12
 1872 0f24 C7F83434 		str	r3, [r7, #1076]
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[6] */
 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 << 16U;
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #else
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 & 0x0000FFFF;
 1873              		.loc 1 397 12
 1874 0f28 D7F83434 		ldr	r3, [r7, #1076]
 1875 0f2c 9BB2     		uxth	r3, r3
 1876 0f2e C7F83434 		str	r3, [r7, #1076]
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[10] */
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 2);
 1877              		.loc 1 401 26
 1878 0f32 07F5CE73 		add	r3, r7, #412
 1879 0f36 1B68     		ldr	r3, [r3]
 1880              		.loc 1 401 14
 1881 0f38 1A1D     		adds	r2, r3, #4
 1882 0f3a 07F50D73 		add	r3, r7, #564
 1883 0f3e 1A60     		str	r2, [r3]
 1884 0f40 07F50D73 		add	r3, r7, #564
 1885 0f44 1B68     		ldr	r3, [r3]
 1886 0f46 1B68     		ldr	r3, [r3]	@ unaligned
 1887 0f48 1A46     		mov	r2, r3
 1888              	.LBB203:
 1889              	.LBB204:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1890              		.loc 2 459 3
 1891 0f4a 07F59E73 		add	r3, r7, #316
 1892 0f4e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1893              		.loc 2 461 10
 1894 0f50 07F59E73 		add	r3, r7, #316
 1895 0f54 1B68     		ldr	r3, [r3]
 1896              	.LBE204:
 1897              	.LBE203:
 1898              		.loc 1 401 14
 1899 0f56 C7F82C34 		str	r3, [r7, #1068]
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 3U;
 1900              		.loc 1 402 12
 1901 0f5a 07F5CE73 		add	r3, r7, #412
 1902 0f5e 1B68     		ldr	r3, [r3]
 1903 0f60 9A1D     		adds	r2, r3, #6
 1904 0f62 07F5CE73 		add	r3, r7, #412
 1905 0f66 1A60     		str	r2, [r3]
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALDX(x1, c0, acc0);
 1906              		.loc 1 405 16
 1907 0f68 D7F86C24 		ldr	r2, [r7, #1132]
 1908 0f6c D7F83444 		ldr	r4, [r7, #1076]
 1909 0f70 07F59263 		add	r3, r7, #1168
ARM GAS  /tmp/cc19clCs.s 			page 88


 1910 0f74 D3E90001 		ldrd	r0, [r3]
 1911 0f78 07F51173 		add	r3, r7, #580
 1912 0f7c 1A60     		str	r2, [r3]
 1913 0f7e 07F51073 		add	r3, r7, #576
 1914 0f82 1C60     		str	r4, [r3]
 1915 0f84 C7E98E01 		strd	r0, [r7, #568]
 1916              	.LBB205:
 1917              	.LBB206:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1918              		.loc 3 2028 11
 1919 0f88 D7E98E23 		ldrd	r2, [r7, #568]
 1920 0f8c C7E94C23 		strd	r2, [r7, #304]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1921              		.loc 3 2031 119
 1922 0f90 07F59873 		add	r3, r7, #304
 1923 0f94 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1924              		.loc 3 2031 137
 1925 0f96 07F59873 		add	r3, r7, #304
 1926 0f9a 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1927              		.loc 3 2031 3
 1928 0f9c 07F51173 		add	r3, r7, #580
 1929 0fa0 1868     		ldr	r0, [r3]
 1930 0fa2 07F51073 		add	r3, r7, #576
 1931 0fa6 1A68     		ldr	r2, [r3]
 1932 0fa8 2346     		mov	r3, r4
 1933              		.syntax unified
 1934              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1935 0faa C0FBD213 		smlaldx r1, r3, r0, r2
 1936              	@ 0 "" 2
 1937              		.thumb
 1938              		.syntax unified
 1939 0fae 07F59872 		add	r2, r7, #304
 1940 0fb2 1160     		str	r1, [r2]
 1941 0fb4 07F59872 		add	r2, r7, #304
 1942 0fb8 5360     		str	r3, [r2, #4]
 1943              		.loc 3 2036 13
 1944 0fba D7E94C23 		ldrd	r2, [r7, #304]
 1945              	.LBE206:
 1946              	.LBE205:
 1947              		.loc 1 405 14
 1948 0fbe 07F59261 		add	r1, r7, #1168
 1949 0fc2 C1E90023 		strd	r2, [r1]
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD (x2, c0, acc1);
 1950              		.loc 1 406 16
 1951 0fc6 D7F83024 		ldr	r2, [r7, #1072]
 1952 0fca D7F83444 		ldr	r4, [r7, #1076]
 1953 0fce 07F59163 		add	r3, r7, #1160
 1954 0fd2 D3E90001 		ldrd	r0, [r3]
 1955 0fd6 07F51573 		add	r3, r7, #596
 1956 0fda 1A60     		str	r2, [r3]
 1957 0fdc 07F51473 		add	r3, r7, #592
 1958 0fe0 1C60     		str	r4, [r3]
 1959 0fe2 C7E99201 		strd	r0, [r7, #584]
 1960              	.LBB207:
 1961              	.LBB208:
ARM GAS  /tmp/cc19clCs.s 			page 89


2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1962              		.loc 3 2011 11
 1963 0fe6 D7E99223 		ldrd	r2, [r7, #584]
 1964 0fea C7E94A23 		strd	r2, [r7, #296]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1965              		.loc 3 2014 118
 1966 0fee 07F59473 		add	r3, r7, #296
 1967 0ff2 1968     		ldr	r1, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1968              		.loc 3 2014 136
 1969 0ff4 07F59473 		add	r3, r7, #296
 1970 0ff8 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1971              		.loc 3 2014 3
 1972 0ffa 07F51573 		add	r3, r7, #596
 1973 0ffe 1868     		ldr	r0, [r3]
 1974 1000 07F51473 		add	r3, r7, #592
 1975 1004 1A68     		ldr	r2, [r3]
 1976 1006 2346     		mov	r3, r4
 1977              		.syntax unified
 1978              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1979 1008 C0FBC213 		smlald r1, r3, r0, r2
 1980              	@ 0 "" 2
 1981              		.thumb
 1982              		.syntax unified
 1983 100c 07F59472 		add	r2, r7, #296
 1984 1010 1160     		str	r1, [r2]
 1985 1012 07F59472 		add	r2, r7, #296
 1986 1016 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1987              		.loc 3 2019 13
 1988 1018 D7E94A23 		ldrd	r2, [r7, #296]
 1989              	.LBE208:
 1990              	.LBE207:
 1991              		.loc 1 406 14
 1992 101c 07F59161 		add	r1, r7, #1160
 1993 1020 C1E90023 		strd	r2, [r1]
 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 1994              		.loc 1 407 16
 1995 1024 D7F83024 		ldr	r2, [r7, #1072]
 1996 1028 D7F83444 		ldr	r4, [r7, #1076]
 1997 102c 07F59063 		add	r3, r7, #1152
 1998 1030 D3E90001 		ldrd	r0, [r3]
 1999 1034 07F51973 		add	r3, r7, #612
 2000 1038 1A60     		str	r2, [r3]
 2001 103a 07F51873 		add	r3, r7, #608
 2002 103e 1C60     		str	r4, [r3]
 2003 1040 C7E99601 		strd	r0, [r7, #600]
 2004              	.LBB209:
 2005              	.LBB210:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2006              		.loc 3 2028 11
 2007 1044 D7E99623 		ldrd	r2, [r7, #600]
 2008 1048 C7E94823 		strd	r2, [r7, #288]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2009              		.loc 3 2031 119
 2010 104c 07F59073 		add	r3, r7, #288
ARM GAS  /tmp/cc19clCs.s 			page 90


 2011 1050 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2012              		.loc 3 2031 137
 2013 1052 07F59073 		add	r3, r7, #288
 2014 1056 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2015              		.loc 3 2031 3
 2016 1058 07F51973 		add	r3, r7, #612
 2017 105c 1868     		ldr	r0, [r3]
 2018 105e 07F51873 		add	r3, r7, #608
 2019 1062 1A68     		ldr	r2, [r3]
 2020 1064 2346     		mov	r3, r4
 2021              		.syntax unified
 2022              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2023 1066 C0FBD213 		smlaldx r1, r3, r0, r2
 2024              	@ 0 "" 2
 2025              		.thumb
 2026              		.syntax unified
 2027 106a 07F59072 		add	r2, r7, #288
 2028 106e 1160     		str	r1, [r2]
 2029 1070 07F59072 		add	r2, r7, #288
 2030 1074 5360     		str	r3, [r2, #4]
 2031              		.loc 3 2036 13
 2032 1076 D7E94823 		ldrd	r2, [r7, #288]
 2033              	.LBE210:
 2034              	.LBE209:
 2035              		.loc 1 407 14
 2036 107a 07F59061 		add	r1, r7, #1152
 2037 107e C1E90023 		strd	r2, [r1]
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 2038              		.loc 1 408 16
 2039 1082 D7F82C24 		ldr	r2, [r7, #1068]
 2040 1086 D7F83444 		ldr	r4, [r7, #1076]
 2041 108a 07F58F63 		add	r3, r7, #1144
 2042 108e D3E90001 		ldrd	r0, [r3]
 2043 1092 07F51E73 		add	r3, r7, #632
 2044 1096 1A60     		str	r2, [r3]
 2045 1098 07F51D73 		add	r3, r7, #628
 2046 109c 1C60     		str	r4, [r3]
 2047 109e C7E99A01 		strd	r0, [r7, #616]
 2048              	.LBB211:
 2049              	.LBB212:
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2050              		.loc 3 2028 11
 2051 10a2 D7E99A23 		ldrd	r2, [r7, #616]
 2052 10a6 C7E94623 		strd	r2, [r7, #280]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2053              		.loc 3 2031 119
 2054 10aa 07F58C73 		add	r3, r7, #280
 2055 10ae 1968     		ldr	r1, [r3]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2056              		.loc 3 2031 137
 2057 10b0 07F58C73 		add	r3, r7, #280
 2058 10b4 5C68     		ldr	r4, [r3, #4]
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2059              		.loc 3 2031 3
 2060 10b6 07F51E73 		add	r3, r7, #632
ARM GAS  /tmp/cc19clCs.s 			page 91


 2061 10ba 1868     		ldr	r0, [r3]
 2062 10bc 07F51D73 		add	r3, r7, #628
 2063 10c0 1A68     		ldr	r2, [r3]
 2064 10c2 2346     		mov	r3, r4
 2065              		.syntax unified
 2066              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2067 10c4 C0FBD213 		smlaldx r1, r3, r0, r2
 2068              	@ 0 "" 2
 2069              		.thumb
 2070              		.syntax unified
 2071 10c8 07F58C72 		add	r2, r7, #280
 2072 10cc 1160     		str	r1, [r2]
 2073 10ce 07F58C72 		add	r2, r7, #280
 2074 10d2 5360     		str	r3, [r2, #4]
 2075              		.loc 3 2036 13
 2076 10d4 D7E94623 		ldrd	r2, [r7, #280]
 2077              	.LBE212:
 2078              	.LBE211:
 2079              		.loc 1 408 14
 2080 10d8 07F58F61 		add	r1, r7, #1144
 2081 10dc C1E90023 		strd	r2, [r1]
 2082              	.L50:
 2083              	.LBB213:
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc0 >> 15, 16));
 2084              		.loc 1 412 24
 2085 10e0 07F59263 		add	r3, r7, #1168
 2086 10e4 D3E90001 		ldrd	r0, [r3]
 2087 10e8 4FF00002 		mov	r2, #0
 2088 10ec 4FF00003 		mov	r3, #0
 2089 10f0 C20B     		lsrs	r2, r0, #15
 2090 10f2 42EA4142 		orr	r2, r2, r1, lsl #17
 2091 10f6 CB13     		asrs	r3, r1, #15
 2092 10f8 1346     		mov	r3, r2
 2093 10fa C7F82834 		str	r3, [r7, #1064]
 2094 10fe D7F82834 		ldr	r3, [r7, #1064]
 2095              		.syntax unified
 2096              	@ 412 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2097 1102 03F30F03 		ssat r3, #16, r3
 2098              	@ 0 "" 2
 2099              		.thumb
 2100              		.syntax unified
 2101 1106 C7F82434 		str	r3, [r7, #1060]
 2102 110a D7F82434 		ldr	r3, [r7, #1060]
 2103              	.LBE213:
 2104              		.loc 1 412 15
 2105 110e 1AB2     		sxth	r2, r3
 2106              		.loc 1 412 13
 2107 1110 D7F8A434 		ldr	r3, [r7, #1188]
 2108 1114 1A80     		strh	r2, [r3]	@ movhi
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2109              		.loc 1 414 12
 2110 1116 D7F85434 		ldr	r3, [r7, #1108]
 2111 111a 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/cc19clCs.s 			page 92


 2112 111c D7F8A424 		ldr	r2, [r7, #1188]
 2113 1120 1344     		add	r3, r3, r2
 2114 1122 C7F8A434 		str	r3, [r7, #1188]
 2115              	.LBB214:
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
 2116              		.loc 1 416 24
 2117 1126 07F59163 		add	r3, r7, #1160
 2118 112a D3E90001 		ldrd	r0, [r3]
 2119 112e 4FF00002 		mov	r2, #0
 2120 1132 4FF00003 		mov	r3, #0
 2121 1136 C20B     		lsrs	r2, r0, #15
 2122 1138 42EA4142 		orr	r2, r2, r1, lsl #17
 2123 113c CB13     		asrs	r3, r1, #15
 2124 113e 1346     		mov	r3, r2
 2125 1140 C7F82034 		str	r3, [r7, #1056]
 2126 1144 D7F82034 		ldr	r3, [r7, #1056]
 2127              		.syntax unified
 2128              	@ 416 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2129 1148 03F30F03 		ssat r3, #16, r3
 2130              	@ 0 "" 2
 2131              		.thumb
 2132              		.syntax unified
 2133 114c C7F81C34 		str	r3, [r7, #1052]
 2134 1150 D7F81C34 		ldr	r3, [r7, #1052]
 2135              	.LBE214:
 2136              		.loc 1 416 15
 2137 1154 1AB2     		sxth	r2, r3
 2138              		.loc 1 416 13
 2139 1156 D7F8A434 		ldr	r3, [r7, #1188]
 2140 115a 1A80     		strh	r2, [r3]	@ movhi
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2141              		.loc 1 417 12
 2142 115c D7F85434 		ldr	r3, [r7, #1108]
 2143 1160 5B00     		lsls	r3, r3, #1
 2144 1162 D7F8A424 		ldr	r2, [r7, #1188]
 2145 1166 1344     		add	r3, r3, r2
 2146 1168 C7F8A434 		str	r3, [r7, #1188]
 2147              	.LBB215:
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
 2148              		.loc 1 419 24
 2149 116c 07F59063 		add	r3, r7, #1152
 2150 1170 D3E90001 		ldrd	r0, [r3]
 2151 1174 4FF00002 		mov	r2, #0
 2152 1178 4FF00003 		mov	r3, #0
 2153 117c C20B     		lsrs	r2, r0, #15
 2154 117e 42EA4142 		orr	r2, r2, r1, lsl #17
 2155 1182 CB13     		asrs	r3, r1, #15
 2156 1184 1346     		mov	r3, r2
 2157 1186 C7F81834 		str	r3, [r7, #1048]
 2158 118a D7F81834 		ldr	r3, [r7, #1048]
 2159              		.syntax unified
 2160              	@ 419 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2161 118e 03F30F03 		ssat r3, #16, r3
 2162              	@ 0 "" 2
 2163              		.thumb
ARM GAS  /tmp/cc19clCs.s 			page 93


 2164              		.syntax unified
 2165 1192 C7F81434 		str	r3, [r7, #1044]
 2166 1196 D7F81434 		ldr	r3, [r7, #1044]
 2167              	.LBE215:
 2168              		.loc 1 419 15
 2169 119a 1AB2     		sxth	r2, r3
 2170              		.loc 1 419 13
 2171 119c D7F8A434 		ldr	r3, [r7, #1188]
 2172 11a0 1A80     		strh	r2, [r3]	@ movhi
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2173              		.loc 1 420 12
 2174 11a2 D7F85434 		ldr	r3, [r7, #1108]
 2175 11a6 5B00     		lsls	r3, r3, #1
 2176 11a8 D7F8A424 		ldr	r2, [r7, #1188]
 2177 11ac 1344     		add	r3, r3, r2
 2178 11ae C7F8A434 		str	r3, [r7, #1188]
 2179              	.LBB216:
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc3 >> 15, 16));
 2180              		.loc 1 422 24
 2181 11b2 07F58F63 		add	r3, r7, #1144
 2182 11b6 D3E90001 		ldrd	r0, [r3]
 2183 11ba 4FF00002 		mov	r2, #0
 2184 11be 4FF00003 		mov	r3, #0
 2185 11c2 C20B     		lsrs	r2, r0, #15
 2186 11c4 42EA4142 		orr	r2, r2, r1, lsl #17
 2187 11c8 CB13     		asrs	r3, r1, #15
 2188 11ca 1346     		mov	r3, r2
 2189 11cc C7F81034 		str	r3, [r7, #1040]
 2190 11d0 D7F81034 		ldr	r3, [r7, #1040]
 2191              		.syntax unified
 2192              	@ 422 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2193 11d4 03F30F03 		ssat r3, #16, r3
 2194              	@ 0 "" 2
 2195              		.thumb
 2196              		.syntax unified
 2197 11d8 C7F80C34 		str	r3, [r7, #1036]
 2198 11dc D7F80C34 		ldr	r3, [r7, #1036]
 2199              	.LBE216:
 2200              		.loc 1 422 15
 2201 11e0 1AB2     		sxth	r2, r3
 2202              		.loc 1 422 13
 2203 11e2 D7F8A434 		ldr	r3, [r7, #1188]
 2204 11e6 1A80     		strh	r2, [r3]	@ movhi
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2205              		.loc 1 423 12
 2206 11e8 D7F85434 		ldr	r3, [r7, #1108]
 2207 11ec 5B00     		lsls	r3, r3, #1
 2208 11ee D7F8A424 		ldr	r2, [r7, #1188]
 2209 11f2 1344     		add	r3, r3, r2
 2210 11f4 C7F8A434 		str	r3, [r7, #1188]
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Increment the count by 4 as 4 output values are computed */
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       count += 4U;
 2211              		.loc 1 426 13
 2212 11f8 D7F85C34 		ldr	r3, [r7, #1116]
 2213 11fc 0433     		adds	r3, r3, #4
ARM GAS  /tmp/cc19clCs.s 			page 94


 2214 11fe C7F85C34 		str	r3, [r7, #1116]
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 2215              		.loc 1 429 17
 2216 1202 D7F85C34 		ldr	r3, [r7, #1116]
 2217 1206 5B00     		lsls	r3, r3, #1
 2218 1208 D7F8AC24 		ldr	r2, [r7, #1196]
 2219 120c 1A44     		add	r2, r2, r3
 2220              		.loc 1 429 10
 2221 120e 07F5CE73 		add	r3, r7, #412
 2222 1212 1A60     		str	r2, [r3]
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 2223              		.loc 1 430 10
 2224 1214 07F5CC73 		add	r3, r7, #408
 2225 1218 D7F8A824 		ldr	r2, [r7, #1192]
 2226 121c 1A60     		str	r2, [r3]
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 2227              		.loc 1 433 13
 2228 121e D7F85834 		ldr	r3, [r7, #1112]
 2229 1222 013B     		subs	r3, r3, #1
 2230 1224 C7F85834 		str	r3, [r7, #1112]
 2231              	.L18:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 2232              		.loc 1 262 11
 2233 1228 D7F85834 		ldr	r3, [r7, #1112]
 2234 122c 002B     		cmp	r3, #0
 2235 122e 7FF4FDA8 		bne	.L63
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2 % 0x4U;
 2236              		.loc 1 438 12
 2237 1232 D7F84834 		ldr	r3, [r7, #1096]
 2238 1236 03F00303 		and	r3, r3, #3
 2239 123a C7F85834 		str	r3, [r7, #1112]
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0U)
 2240              		.loc 1 440 11
 2241 123e 51E1     		b	.L64
 2242              	.L69:
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Accumulator is made zero for every iteration */
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = 0;
 2243              		.loc 1 443 11
 2244 1240 4FF00002 		mov	r2, #0
 2245 1244 4FF00003 		mov	r3, #0
 2246 1248 07F59361 		add	r1, r7, #1176
 2247 124c C1E90023 		strd	r2, [r1]
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen >> 2U;
 2248              		.loc 1 446 9
 2249 1250 07F12003 		add	r3, r7, #32
ARM GAS  /tmp/cc19clCs.s 			page 95


 2250 1254 1B68     		ldr	r3, [r3]
 2251 1256 9B08     		lsrs	r3, r3, #2
 2252 1258 C7F86034 		str	r3, [r7, #1120]
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0U)
 2253              		.loc 1 450 13
 2254 125c C1E0     		b	.L65
 2255              	.L66:
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 2256              		.loc 1 453 28
 2257 125e 07F5CE73 		add	r3, r7, #412
 2258 1262 1B68     		ldr	r3, [r3]
 2259 1264 991C     		adds	r1, r3, #2
 2260 1266 07F5CE72 		add	r2, r7, #412
 2261 126a 1160     		str	r1, [r2]
 2262              		.loc 1 453 25
 2263 126c B3F90030 		ldrsh	r3, [r3]
 2264              		.loc 1 453 17
 2265 1270 1CB2     		sxth	r4, r3
 2266 1272 4FEAE475 		asr	r5, r4, #31
 2267              		.loc 1 453 36
 2268 1276 07F5CC73 		add	r3, r7, #408
 2269 127a 1A68     		ldr	r2, [r3]
 2270 127c 911C     		adds	r1, r2, #2
 2271 127e 07F5CC73 		add	r3, r7, #408
 2272 1282 1960     		str	r1, [r3]
 2273              		.loc 1 453 33
 2274 1284 B2F90030 		ldrsh	r3, [r2]
 2275 1288 1AB2     		sxth	r2, r3
 2276 128a 4FEAE273 		asr	r3, r2, #31
 2277              		.loc 1 453 31
 2278 128e 02FB05F0 		mul	r0, r2, r5
 2279 1292 04FB03F1 		mul	r1, r4, r3
 2280 1296 0144     		add	r1, r1, r0
 2281 1298 A4FB0223 		umull	r2, r3, r4, r2
 2282 129c 1944     		add	r1, r1, r3
 2283 129e 0B46     		mov	r3, r1
 2284              		.loc 1 453 13
 2285 12a0 07F59361 		add	r1, r7, #1176
 2286 12a4 D1E90001 		ldrd	r0, [r1]
 2287 12a8 10EB020A 		adds	r10, r0, r2
 2288 12ac 41EB030B 		adc	fp, r1, r3
 2289 12b0 07F59363 		add	r3, r7, #1176
 2290 12b4 C3E900AB 		strd	r10, [r3]
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 2291              		.loc 1 454 28
 2292 12b8 07F5CE73 		add	r3, r7, #412
 2293 12bc 1B68     		ldr	r3, [r3]
 2294 12be 991C     		adds	r1, r3, #2
 2295 12c0 07F5CE72 		add	r2, r7, #412
 2296 12c4 1160     		str	r1, [r2]
 2297              		.loc 1 454 25
 2298 12c6 B3F90030 		ldrsh	r3, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 96


 2299              		.loc 1 454 17
 2300 12ca 1CB2     		sxth	r4, r3
 2301 12cc 4FEAE475 		asr	r5, r4, #31
 2302              		.loc 1 454 36
 2303 12d0 07F5CC73 		add	r3, r7, #408
 2304 12d4 1A68     		ldr	r2, [r3]
 2305 12d6 911C     		adds	r1, r2, #2
 2306 12d8 07F5CC73 		add	r3, r7, #408
 2307 12dc 1960     		str	r1, [r3]
 2308              		.loc 1 454 33
 2309 12de B2F90030 		ldrsh	r3, [r2]
 2310 12e2 1AB2     		sxth	r2, r3
 2311 12e4 4FEAE273 		asr	r3, r2, #31
 2312              		.loc 1 454 31
 2313 12e8 02FB05F0 		mul	r0, r2, r5
 2314 12ec 04FB03F1 		mul	r1, r4, r3
 2315 12f0 0144     		add	r1, r1, r0
 2316 12f2 A4FB0223 		umull	r2, r3, r4, r2
 2317 12f6 1944     		add	r1, r1, r3
 2318 12f8 0B46     		mov	r3, r1
 2319              		.loc 1 454 13
 2320 12fa 07F59361 		add	r1, r7, #1176
 2321 12fe D1E90001 		ldrd	r0, [r1]
 2322 1302 8418     		adds	r4, r0, r2
 2323 1304 BC61     		str	r4, [r7, #24]
 2324 1306 41EB0303 		adc	r3, r1, r3
 2325 130a FB61     		str	r3, [r7, #28]
 2326 130c 07F59362 		add	r2, r7, #1176
 2327 1310 D7E90634 		ldrd	r3, [r7, #24]
 2328 1314 C2E90034 		strd	r3, [r2]
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 2329              		.loc 1 455 28
 2330 1318 07F5CE73 		add	r3, r7, #412
 2331 131c 1B68     		ldr	r3, [r3]
 2332 131e 991C     		adds	r1, r3, #2
 2333 1320 07F5CE72 		add	r2, r7, #412
 2334 1324 1160     		str	r1, [r2]
 2335              		.loc 1 455 25
 2336 1326 B3F90030 		ldrsh	r3, [r3]
 2337              		.loc 1 455 17
 2338 132a 1CB2     		sxth	r4, r3
 2339 132c 4FEAE475 		asr	r5, r4, #31
 2340              		.loc 1 455 36
 2341 1330 07F5CC73 		add	r3, r7, #408
 2342 1334 1A68     		ldr	r2, [r3]
 2343 1336 911C     		adds	r1, r2, #2
 2344 1338 07F5CC73 		add	r3, r7, #408
 2345 133c 1960     		str	r1, [r3]
 2346              		.loc 1 455 33
 2347 133e B2F90030 		ldrsh	r3, [r2]
 2348 1342 1AB2     		sxth	r2, r3
 2349 1344 4FEAE273 		asr	r3, r2, #31
 2350              		.loc 1 455 31
 2351 1348 02FB05F0 		mul	r0, r2, r5
 2352 134c 04FB03F1 		mul	r1, r4, r3
 2353 1350 0144     		add	r1, r1, r0
 2354 1352 A4FB0223 		umull	r2, r3, r4, r2
ARM GAS  /tmp/cc19clCs.s 			page 97


 2355 1356 1944     		add	r1, r1, r3
 2356 1358 0B46     		mov	r3, r1
 2357              		.loc 1 455 13
 2358 135a 07F59361 		add	r1, r7, #1176
 2359 135e D1E90001 		ldrd	r0, [r1]
 2360 1362 8418     		adds	r4, r0, r2
 2361 1364 3C61     		str	r4, [r7, #16]
 2362 1366 41EB0303 		adc	r3, r1, r3
 2363 136a 7B61     		str	r3, [r7, #20]
 2364 136c 07F59362 		add	r2, r7, #1176
 2365 1370 D7E90434 		ldrd	r3, [r7, #16]
 2366 1374 C2E90034 		strd	r3, [r2]
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 2367              		.loc 1 456 28
 2368 1378 07F5CE73 		add	r3, r7, #412
 2369 137c 1B68     		ldr	r3, [r3]
 2370 137e 991C     		adds	r1, r3, #2
 2371 1380 07F5CE72 		add	r2, r7, #412
 2372 1384 1160     		str	r1, [r2]
 2373              		.loc 1 456 25
 2374 1386 B3F90030 		ldrsh	r3, [r3]
 2375              		.loc 1 456 17
 2376 138a 1CB2     		sxth	r4, r3
 2377 138c 4FEAE475 		asr	r5, r4, #31
 2378              		.loc 1 456 36
 2379 1390 07F5CC73 		add	r3, r7, #408
 2380 1394 1A68     		ldr	r2, [r3]
 2381 1396 911C     		adds	r1, r2, #2
 2382 1398 07F5CC73 		add	r3, r7, #408
 2383 139c 1960     		str	r1, [r3]
 2384              		.loc 1 456 33
 2385 139e B2F90030 		ldrsh	r3, [r2]
 2386 13a2 1AB2     		sxth	r2, r3
 2387 13a4 4FEAE273 		asr	r3, r2, #31
 2388              		.loc 1 456 31
 2389 13a8 02FB05F0 		mul	r0, r2, r5
 2390 13ac 04FB03F1 		mul	r1, r4, r3
 2391 13b0 0144     		add	r1, r1, r0
 2392 13b2 A4FB0223 		umull	r2, r3, r4, r2
 2393 13b6 1944     		add	r1, r1, r3
 2394 13b8 0B46     		mov	r3, r1
 2395              		.loc 1 456 13
 2396 13ba 07F59361 		add	r1, r7, #1176
 2397 13be D1E90001 		ldrd	r0, [r1]
 2398 13c2 8418     		adds	r4, r0, r2
 2399 13c4 BC60     		str	r4, [r7, #8]
 2400 13c6 41EB0303 		adc	r3, r1, r3
 2401 13ca FB60     		str	r3, [r7, #12]
 2402 13cc 07F59362 		add	r2, r7, #1176
 2403 13d0 D7E90234 		ldrd	r3, [r7, #8]
 2404 13d4 C2E90034 		strd	r3, [r2]
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement loop counter */
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         k--;
 2405              		.loc 1 459 10
 2406 13d8 D7F86034 		ldr	r3, [r7, #1120]
 2407 13dc 013B     		subs	r3, r3, #1
ARM GAS  /tmp/cc19clCs.s 			page 98


 2408 13de C7F86034 		str	r3, [r7, #1120]
 2409              	.L65:
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 2410              		.loc 1 450 13
 2411 13e2 D7F86034 		ldr	r3, [r7, #1120]
 2412 13e6 002B     		cmp	r3, #0
 2413 13e8 7FF439AF 		bne	.L66
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** No loop unrolling is used. */
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen % 0x4U;
 2414              		.loc 1 464 9
 2415 13ec 07F12003 		add	r3, r7, #32
 2416 13f0 1B68     		ldr	r3, [r3]
 2417 13f2 03F00303 		and	r3, r3, #3
 2418 13f6 C7F86034 		str	r3, [r7, #1120]
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0U)
 2419              		.loc 1 466 13
 2420 13fa 34E0     		b	.L67
 2421              	.L68:
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 2422              		.loc 1 469 28
 2423 13fc 07F5CE73 		add	r3, r7, #412
 2424 1400 1B68     		ldr	r3, [r3]
 2425 1402 991C     		adds	r1, r3, #2
 2426 1404 07F5CE72 		add	r2, r7, #412
 2427 1408 1160     		str	r1, [r2]
 2428              		.loc 1 469 25
 2429 140a B3F90030 		ldrsh	r3, [r3]
 2430              		.loc 1 469 17
 2431 140e 1CB2     		sxth	r4, r3
 2432 1410 4FEAE475 		asr	r5, r4, #31
 2433              		.loc 1 469 36
 2434 1414 07F5CC73 		add	r3, r7, #408
 2435 1418 1A68     		ldr	r2, [r3]
 2436 141a 911C     		adds	r1, r2, #2
 2437 141c 07F5CC73 		add	r3, r7, #408
 2438 1420 1960     		str	r1, [r3]
 2439              		.loc 1 469 33
 2440 1422 B2F90030 		ldrsh	r3, [r2]
 2441 1426 1AB2     		sxth	r2, r3
 2442 1428 4FEAE273 		asr	r3, r2, #31
 2443              		.loc 1 469 31
 2444 142c 02FB05F0 		mul	r0, r2, r5
 2445 1430 04FB03F1 		mul	r1, r4, r3
 2446 1434 0144     		add	r1, r1, r0
 2447 1436 A4FB0223 		umull	r2, r3, r4, r2
 2448 143a 1944     		add	r1, r1, r3
 2449 143c 0B46     		mov	r3, r1
 2450              		.loc 1 469 13
 2451 143e 07F59361 		add	r1, r7, #1176
 2452 1442 D1E90001 		ldrd	r0, [r1]
 2453 1446 8418     		adds	r4, r0, r2
ARM GAS  /tmp/cc19clCs.s 			page 99


 2454 1448 3C60     		str	r4, [r7]
 2455 144a 41EB0303 		adc	r3, r1, r3
 2456 144e 7B60     		str	r3, [r7, #4]
 2457 1450 07F59362 		add	r2, r7, #1176
 2458 1454 D7E90034 		ldrd	r3, [r7]
 2459 1458 C2E90034 		strd	r3, [r2]
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         k--;
 2460              		.loc 1 472 10
 2461 145c D7F86034 		ldr	r3, [r7, #1120]
 2462 1460 013B     		subs	r3, r3, #1
 2463 1462 C7F86034 		str	r3, [r7, #1120]
 2464              	.L67:
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 2465              		.loc 1 466 13
 2466 1466 D7F86034 		ldr	r3, [r7, #1120]
 2467 146a 002B     		cmp	r3, #0
 2468 146c C6D1     		bne	.L68
 2469              	.LBB217:
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 2470              		.loc 1 476 24
 2471 146e 07F59363 		add	r3, r7, #1176
 2472 1472 D3E90001 		ldrd	r0, [r3]
 2473 1476 4FF00002 		mov	r2, #0
 2474 147a 4FF00003 		mov	r3, #0
 2475 147e C20B     		lsrs	r2, r0, #15
 2476 1480 42EA4142 		orr	r2, r2, r1, lsl #17
 2477 1484 CB13     		asrs	r3, r1, #15
 2478 1486 1346     		mov	r3, r2
 2479 1488 C7F83C34 		str	r3, [r7, #1084]
 2480 148c D7F83C34 		ldr	r3, [r7, #1084]
 2481              		.syntax unified
 2482              	@ 476 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2483 1490 03F30F03 		ssat r3, #16, r3
 2484              	@ 0 "" 2
 2485              		.thumb
 2486              		.syntax unified
 2487 1494 C7F83834 		str	r3, [r7, #1080]
 2488 1498 D7F83834 		ldr	r3, [r7, #1080]
 2489              	.LBE217:
 2490              		.loc 1 476 15
 2491 149c 1AB2     		sxth	r2, r3
 2492              		.loc 1 476 13
 2493 149e D7F8A434 		ldr	r3, [r7, #1188]
 2494 14a2 1A80     		strh	r2, [r3]	@ movhi
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2495              		.loc 1 478 12
 2496 14a4 D7F85434 		ldr	r3, [r7, #1108]
 2497 14a8 5B00     		lsls	r3, r3, #1
 2498 14aa D7F8A424 		ldr	r2, [r7, #1188]
 2499 14ae 1344     		add	r3, r3, r2
 2500 14b0 C7F8A434 		str	r3, [r7, #1188]
ARM GAS  /tmp/cc19clCs.s 			page 100


 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Increment count by 1, as one output value is computed */
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       count++;
 2501              		.loc 1 481 12
 2502 14b4 D7F85C34 		ldr	r3, [r7, #1116]
 2503 14b8 0133     		adds	r3, r3, #1
 2504 14ba C7F85C34 		str	r3, [r7, #1116]
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 2505              		.loc 1 484 17
 2506 14be D7F85C34 		ldr	r3, [r7, #1116]
 2507 14c2 5B00     		lsls	r3, r3, #1
 2508 14c4 D7F8AC24 		ldr	r2, [r7, #1196]
 2509 14c8 1A44     		add	r2, r2, r3
 2510              		.loc 1 484 10
 2511 14ca 07F5CE73 		add	r3, r7, #412
 2512 14ce 1A60     		str	r2, [r3]
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 2513              		.loc 1 485 10
 2514 14d0 07F5CC73 		add	r3, r7, #408
 2515 14d4 D7F8A824 		ldr	r2, [r7, #1192]
 2516 14d8 1A60     		str	r2, [r3]
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 2517              		.loc 1 488 13
 2518 14da D7F85834 		ldr	r3, [r7, #1112]
 2519 14de 013B     		subs	r3, r3, #1
 2520 14e0 C7F85834 		str	r3, [r7, #1112]
 2521              	.L64:
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 2522              		.loc 1 440 11
 2523 14e4 D7F85834 		ldr	r3, [r7, #1112]
 2524 14e8 002B     		cmp	r3, #0
 2525 14ea 7FF4A9AE 		bne	.L69
 2526 14ee 88E0     		b	.L70
 2527              	.L17:
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 491:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   else
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the srcBLen is not a multiple of 4,
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2;
 2528              		.loc 1 495 12
 2529 14f0 D7F84834 		ldr	r3, [r7, #1096]
 2530 14f4 C7F85834 		str	r3, [r7, #1112]
 496:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0U)
 2531              		.loc 1 497 11
 2532 14f8 7EE0     		b	.L71
 2533              	.L74:
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Accumulator is made zero for every iteration */
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = 0;
 2534              		.loc 1 500 11
ARM GAS  /tmp/cc19clCs.s 			page 101


 2535 14fa 4FF00002 		mov	r2, #0
 2536 14fe 4FF00003 		mov	r3, #0
 2537 1502 07F59361 		add	r1, r7, #1176
 2538 1506 C1E90023 		strd	r2, [r1]
 501:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 502:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* srcBLen number of MACS should be performed */
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen;
 2539              		.loc 1 503 9
 2540 150a 07F12003 		add	r3, r7, #32
 2541 150e 1B68     		ldr	r3, [r3]
 2542 1510 C7F86034 		str	r3, [r7, #1120]
 504:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0U)
 2543              		.loc 1 505 13
 2544 1514 31E0     		b	.L72
 2545              	.L73:
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 2546              		.loc 1 508 28
 2547 1516 07F5CE73 		add	r3, r7, #412
 2548 151a 1B68     		ldr	r3, [r3]
 2549 151c 991C     		adds	r1, r3, #2
 2550 151e 07F5CE72 		add	r2, r7, #412
 2551 1522 1160     		str	r1, [r2]
 2552              		.loc 1 508 25
 2553 1524 B3F90030 		ldrsh	r3, [r3]
 2554              		.loc 1 508 17
 2555 1528 18B2     		sxth	r0, r3
 2556 152a 4FEAE071 		asr	r1, r0, #31
 2557              		.loc 1 508 36
 2558 152e 07F5CC73 		add	r3, r7, #408
 2559 1532 1B68     		ldr	r3, [r3]
 2560 1534 9C1C     		adds	r4, r3, #2
 2561 1536 07F5CC72 		add	r2, r7, #408
 2562 153a 1460     		str	r4, [r2]
 2563              		.loc 1 508 33
 2564 153c B3F90030 		ldrsh	r3, [r3]
 2565 1540 1AB2     		sxth	r2, r3
 2566 1542 4FEAE273 		asr	r3, r2, #31
 2567              		.loc 1 508 31
 2568 1546 02FB01F5 		mul	r5, r2, r1
 2569 154a 00FB03F4 		mul	r4, r0, r3
 2570 154e 2C44     		add	r4, r4, r5
 2571 1550 A0FB0223 		umull	r2, r3, r0, r2
 2572 1554 E118     		adds	r1, r4, r3
 2573 1556 0B46     		mov	r3, r1
 2574              		.loc 1 508 13
 2575 1558 07F59361 		add	r1, r7, #1176
 2576 155c D1E90001 		ldrd	r0, [r1]
 2577 1560 10EB0208 		adds	r8, r0, r2
 2578 1564 41EB0309 		adc	r9, r1, r3
 2579 1568 07F59363 		add	r3, r7, #1176
 2580 156c C3E90089 		strd	r8, [r3]
 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 510:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         k--;
ARM GAS  /tmp/cc19clCs.s 			page 102


 2581              		.loc 1 511 10
 2582 1570 D7F86034 		ldr	r3, [r7, #1120]
 2583 1574 013B     		subs	r3, r3, #1
 2584 1576 C7F86034 		str	r3, [r7, #1120]
 2585              	.L72:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 2586              		.loc 1 505 13
 2587 157a D7F86034 		ldr	r3, [r7, #1120]
 2588 157e 002B     		cmp	r3, #0
 2589 1580 C9D1     		bne	.L73
 2590              	.LBB218:
 512:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 513:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 2591              		.loc 1 515 24
 2592 1582 07F59363 		add	r3, r7, #1176
 2593 1586 D3E90001 		ldrd	r0, [r3]
 2594 158a 4FF00002 		mov	r2, #0
 2595 158e 4FF00003 		mov	r3, #0
 2596 1592 C20B     		lsrs	r2, r0, #15
 2597 1594 42EA4142 		orr	r2, r2, r1, lsl #17
 2598 1598 CB13     		asrs	r3, r1, #15
 2599 159a 1346     		mov	r3, r2
 2600 159c C7F84434 		str	r3, [r7, #1092]
 2601 15a0 D7F84434 		ldr	r3, [r7, #1092]
 2602              		.syntax unified
 2603              	@ 515 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2604 15a4 03F30F03 		ssat r3, #16, r3
 2605              	@ 0 "" 2
 2606              		.thumb
 2607              		.syntax unified
 2608 15a8 C7F84034 		str	r3, [r7, #1088]
 2609 15ac D7F84034 		ldr	r3, [r7, #1088]
 2610              	.LBE218:
 2611              		.loc 1 515 15
 2612 15b0 1AB2     		sxth	r2, r3
 2613              		.loc 1 515 13
 2614 15b2 D7F8A434 		ldr	r3, [r7, #1188]
 2615 15b6 1A80     		strh	r2, [r3]	@ movhi
 516:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 2616              		.loc 1 517 12
 2617 15b8 D7F85434 		ldr	r3, [r7, #1108]
 2618 15bc 5B00     		lsls	r3, r3, #1
 2619 15be D7F8A424 		ldr	r2, [r7, #1188]
 2620 15c2 1344     		add	r3, r3, r2
 2621 15c4 C7F8A434 		str	r3, [r7, #1188]
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 519:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Increment the MAC count */
 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       count++;
 2622              		.loc 1 520 12
 2623 15c8 D7F85C34 		ldr	r3, [r7, #1116]
 2624 15cc 0133     		adds	r3, r3, #1
 2625 15ce C7F85C34 		str	r3, [r7, #1116]
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
ARM GAS  /tmp/cc19clCs.s 			page 103


 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 2626              		.loc 1 523 17
 2627 15d2 D7F85C34 		ldr	r3, [r7, #1116]
 2628 15d6 5B00     		lsls	r3, r3, #1
 2629 15d8 D7F8AC24 		ldr	r2, [r7, #1196]
 2630 15dc 1A44     		add	r2, r2, r3
 2631              		.loc 1 523 10
 2632 15de 07F5CE73 		add	r3, r7, #412
 2633 15e2 1A60     		str	r2, [r3]
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 2634              		.loc 1 524 10
 2635 15e4 07F5CC73 		add	r3, r7, #408
 2636 15e8 D7F8A824 		ldr	r2, [r7, #1192]
 2637 15ec 1A60     		str	r2, [r3]
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 526:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 2638              		.loc 1 527 13
 2639 15ee D7F85834 		ldr	r3, [r7, #1112]
 2640 15f2 013B     		subs	r3, r3, #1
 2641 15f4 C7F85834 		str	r3, [r7, #1112]
 2642              	.L71:
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 2643              		.loc 1 497 11
 2644 15f8 D7F85834 		ldr	r3, [r7, #1112]
 2645 15fc 002B     		cmp	r3, #0
 2646 15fe 7FF47CAF 		bne	.L74
 2647              	.L70:
 528:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 529:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 530:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 531:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 532:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 533:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage3
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * -------------------------*/
 535:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 536:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 538:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ....
 539:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 540:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum +=  x[srcALen-1] * y[0]
 541:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    */
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 543:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 544:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      The count variable holds the number of MAC operations performed */
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   count = srcBLen - 1U;
 2648              		.loc 1 545 9
 2649 1602 07F12003 		add	r3, r7, #32
 2650 1606 1B68     		ldr	r3, [r3]
 2651 1608 013B     		subs	r3, r3, #1
 2652 160a C7F85C34 		str	r3, [r7, #1116]
 546:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 547:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 2653              		.loc 1 548 28
 2654 160e 07F12802 		add	r2, r7, #40
 2655 1612 07F12003 		add	r3, r7, #32
ARM GAS  /tmp/cc19clCs.s 			page 104


 2656 1616 1268     		ldr	r2, [r2]
 2657 1618 1B68     		ldr	r3, [r3]
 2658 161a D31A     		subs	r3, r2, r3
 2659 161c 0133     		adds	r3, r3, #1
 2660 161e 5B00     		lsls	r3, r3, #1
 2661              		.loc 1 548 9
 2662 1620 D7F8AC24 		ldr	r2, [r7, #1196]
 2663 1624 1344     		add	r3, r3, r2
 2664 1626 C7F87434 		str	r3, [r7, #1140]
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 2665              		.loc 1 549 6
 2666 162a 07F5CE73 		add	r3, r7, #412
 2667 162e D7F87424 		ldr	r2, [r7, #1140]
 2668 1632 1A60     		str	r2, [r3]
 550:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 551:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   py = pIn2;
 2669              		.loc 1 552 6
 2670 1634 07F5CC73 		add	r3, r7, #408
 2671 1638 D7F8A824 		ldr	r2, [r7, #1192]
 2672 163c 1A60     		str	r2, [r3]
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* -------------------
 555:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Stage3 process
 556:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ------------------*/
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   while (blockSize3 > 0U)
 2673              		.loc 1 558 9
 2674 163e 64E1     		b	.L75
 2675              	.L87:
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 560:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Accumulator is made zero for every iteration */
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 2676              		.loc 1 561 9
 2677 1640 4FF00002 		mov	r2, #0
 2678 1644 4FF00003 		mov	r3, #0
 2679 1648 07F59361 		add	r1, r7, #1176
 2680 164c C1E90023 		strd	r2, [r1]
 562:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 563:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count >> 2U;
 2681              		.loc 1 564 7
 2682 1650 D7F85C34 		ldr	r3, [r7, #1116]
 2683 1654 9B08     		lsrs	r3, r3, #2
 2684 1656 C7F86034 		str	r3, [r7, #1120]
 565:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 566:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 567:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 2685              		.loc 1 568 11
 2686 165a C6E0     		b	.L76
 2687              	.L83:
 2688 165c 07F5D873 		add	r3, r7, #432
 2689 1660 07F5CE72 		add	r2, r7, #412
 2690 1664 1A60     		str	r2, [r3]
 2691              	.LBB219:
 2692              	.LBB220:
ARM GAS  /tmp/cc19clCs.s 			page 105


 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2693              		.loc 2 474 3
 2694 1666 07F5D873 		add	r3, r7, #432
 2695 166a 1B68     		ldr	r3, [r3]
 2696 166c 1B68     		ldr	r3, [r3]
 2697 166e 1B68     		ldr	r3, [r3]	@ unaligned
 2698 1670 1A46     		mov	r2, r3
 2699 1672 07F5C673 		add	r3, r7, #396
 2700 1676 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2701              		.loc 2 475 9
 2702 1678 07F5D873 		add	r3, r7, #432
 2703 167c 1B68     		ldr	r3, [r3]
 2704 167e 1B68     		ldr	r3, [r3]
 2705 1680 1A1D     		adds	r2, r3, #4
 2706 1682 07F5D873 		add	r3, r7, #432
 2707 1686 1B68     		ldr	r3, [r3]
 2708 1688 1A60     		str	r2, [r3]
 2709              		.loc 2 477 10
 2710 168a 07F5C673 		add	r3, r7, #396
 2711 168e 1B68     		ldr	r3, [r3]
 2712              	.LBE220:
 2713              	.LBE219:
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 571:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 2714              		.loc 1 572 13
 2715 1690 1C46     		mov	r4, r3
 2716 1692 07F5DA73 		add	r3, r7, #436
 2717 1696 07F5CC72 		add	r2, r7, #408
 2718 169a 1A60     		str	r2, [r3]
 2719              	.LBB221:
 2720              	.LBB222:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2721              		.loc 2 474 3
 2722 169c 07F5DA73 		add	r3, r7, #436
 2723 16a0 1B68     		ldr	r3, [r3]
 2724 16a2 1B68     		ldr	r3, [r3]
 2725 16a4 1B68     		ldr	r3, [r3]	@ unaligned
 2726 16a6 1A46     		mov	r2, r3
 2727 16a8 07F5C473 		add	r3, r7, #392
 2728 16ac 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2729              		.loc 2 475 9
 2730 16ae 07F5DA73 		add	r3, r7, #436
 2731 16b2 1B68     		ldr	r3, [r3]
 2732 16b4 1B68     		ldr	r3, [r3]
 2733 16b6 1A1D     		adds	r2, r3, #4
 2734 16b8 07F5DA73 		add	r3, r7, #436
 2735 16bc 1B68     		ldr	r3, [r3]
 2736 16be 1A60     		str	r2, [r3]
 2737              		.loc 2 477 10
 2738 16c0 07F5C473 		add	r3, r7, #392
 2739 16c4 1B68     		ldr	r3, [r3]
 2740              	.LBE222:
 2741              	.LBE221:
ARM GAS  /tmp/cc19clCs.s 			page 106


 2742              		.loc 1 572 13
 2743 16c6 1846     		mov	r0, r3
 2744 16c8 07F59363 		add	r3, r7, #1176
 2745 16cc D3E90023 		ldrd	r2, [r3]
 2746 16d0 07F5E271 		add	r1, r7, #452
 2747 16d4 0C60     		str	r4, [r1]
 2748 16d6 07F5E071 		add	r1, r7, #448
 2749 16da 0860     		str	r0, [r1]
 2750 16dc C7E96E23 		strd	r2, [r7, #440]
 2751              	.LBB223:
 2752              	.LBB224:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2753              		.loc 3 2011 11
 2754 16e0 D7E96E23 		ldrd	r2, [r7, #440]
 2755 16e4 C7E96023 		strd	r2, [r7, #384]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2756              		.loc 3 2014 118
 2757 16e8 07F5C073 		add	r3, r7, #384
 2758 16ec 1A68     		ldr	r2, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2759              		.loc 3 2014 136
 2760 16ee 07F5C073 		add	r3, r7, #384
 2761 16f2 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2762              		.loc 3 2014 3
 2763 16f4 07F5E273 		add	r3, r7, #452
 2764 16f8 1968     		ldr	r1, [r3]
 2765 16fa 07F5E073 		add	r3, r7, #448
 2766 16fe 1868     		ldr	r0, [r3]
 2767 1700 2346     		mov	r3, r4
 2768              		.syntax unified
 2769              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2770 1702 C1FBC023 		smlald r2, r3, r1, r0
 2771              	@ 0 "" 2
 2772              		.thumb
 2773              		.syntax unified
 2774 1706 07F5C071 		add	r1, r7, #384
 2775 170a 0A60     		str	r2, [r1]
 2776 170c 07F5C072 		add	r2, r7, #384
 2777 1710 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2778              		.loc 3 2019 13
 2779 1712 D7E96023 		ldrd	r2, [r7, #384]
 2780              	.LBE224:
 2781              	.LBE223:
 2782              		.loc 1 572 11
 2783 1716 07F59361 		add	r1, r7, #1176
 2784 171a C1E90023 		strd	r2, [r1]
 2785 171e 07F5E473 		add	r3, r7, #456
 2786 1722 07F5CE72 		add	r2, r7, #412
 2787 1726 1A60     		str	r2, [r3]
 2788              	.LBB225:
 2789              	.LBB226:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2790              		.loc 2 474 3
 2791 1728 07F5E473 		add	r3, r7, #456
 2792 172c 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc19clCs.s 			page 107


 2793 172e 1B68     		ldr	r3, [r3]
 2794 1730 1B68     		ldr	r3, [r3]	@ unaligned
 2795 1732 1A46     		mov	r2, r3
 2796 1734 07F5BE73 		add	r3, r7, #380
 2797 1738 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2798              		.loc 2 475 9
 2799 173a 07F5E473 		add	r3, r7, #456
 2800 173e 1B68     		ldr	r3, [r3]
 2801 1740 1B68     		ldr	r3, [r3]
 2802 1742 1A1D     		adds	r2, r3, #4
 2803 1744 07F5E473 		add	r3, r7, #456
 2804 1748 1B68     		ldr	r3, [r3]
 2805 174a 1A60     		str	r2, [r3]
 2806              		.loc 2 477 10
 2807 174c 07F5BE73 		add	r3, r7, #380
 2808 1750 1B68     		ldr	r3, [r3]
 2809              	.LBE226:
 2810              	.LBE225:
 573:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 2811              		.loc 1 574 13
 2812 1752 1C46     		mov	r4, r3
 2813 1754 07F5E673 		add	r3, r7, #460
 2814 1758 07F5CC72 		add	r2, r7, #408
 2815 175c 1A60     		str	r2, [r3]
 2816              	.LBB227:
 2817              	.LBB228:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2818              		.loc 2 474 3
 2819 175e 07F5E673 		add	r3, r7, #460
 2820 1762 1B68     		ldr	r3, [r3]
 2821 1764 1B68     		ldr	r3, [r3]
 2822 1766 1B68     		ldr	r3, [r3]	@ unaligned
 2823 1768 1A46     		mov	r2, r3
 2824 176a 07F5BC73 		add	r3, r7, #376
 2825 176e 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2826              		.loc 2 475 9
 2827 1770 07F5E673 		add	r3, r7, #460
 2828 1774 1B68     		ldr	r3, [r3]
 2829 1776 1B68     		ldr	r3, [r3]
 2830 1778 1A1D     		adds	r2, r3, #4
 2831 177a 07F5E673 		add	r3, r7, #460
 2832 177e 1B68     		ldr	r3, [r3]
 2833 1780 1A60     		str	r2, [r3]
 2834              		.loc 2 477 10
 2835 1782 07F5BC73 		add	r3, r7, #376
 2836 1786 1B68     		ldr	r3, [r3]
 2837              	.LBE228:
 2838              	.LBE227:
 2839              		.loc 1 574 13
 2840 1788 1846     		mov	r0, r3
 2841 178a 07F59363 		add	r3, r7, #1176
 2842 178e D3E90023 		ldrd	r2, [r3]
 2843 1792 07F5F071 		add	r1, r7, #480
 2844 1796 0C60     		str	r4, [r1]
ARM GAS  /tmp/cc19clCs.s 			page 108


 2845 1798 07F5EE71 		add	r1, r7, #476
 2846 179c 0860     		str	r0, [r1]
 2847 179e C7E97423 		strd	r2, [r7, #464]
 2848              	.LBB229:
 2849              	.LBB230:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2850              		.loc 3 2011 11
 2851 17a2 D7E97423 		ldrd	r2, [r7, #464]
 2852 17a6 C7E95C23 		strd	r2, [r7, #368]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2853              		.loc 3 2014 118
 2854 17aa 07F5B873 		add	r3, r7, #368
 2855 17ae 1A68     		ldr	r2, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2856              		.loc 3 2014 136
 2857 17b0 07F5B873 		add	r3, r7, #368
 2858 17b4 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2859              		.loc 3 2014 3
 2860 17b6 07F5F073 		add	r3, r7, #480
 2861 17ba 1968     		ldr	r1, [r3]
 2862 17bc 07F5EE73 		add	r3, r7, #476
 2863 17c0 1868     		ldr	r0, [r3]
 2864 17c2 2346     		mov	r3, r4
 2865              		.syntax unified
 2866              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2867 17c4 C1FBC023 		smlald r2, r3, r1, r0
 2868              	@ 0 "" 2
 2869              		.thumb
 2870              		.syntax unified
 2871 17c8 07F5B871 		add	r1, r7, #368
 2872 17cc 0A60     		str	r2, [r1]
 2873 17ce 07F5B872 		add	r2, r7, #368
 2874 17d2 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2875              		.loc 3 2019 13
 2876 17d4 D7E95C23 		ldrd	r2, [r7, #368]
 2877              	.LBE230:
 2878              	.LBE229:
 2879              		.loc 1 574 11
 2880 17d8 07F59361 		add	r1, r7, #1176
 2881 17dc C1E90023 		strd	r2, [r1]
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 576:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 2882              		.loc 1 577 8
 2883 17e0 D7F86034 		ldr	r3, [r7, #1120]
 2884 17e4 013B     		subs	r3, r3, #1
 2885 17e6 C7F86034 		str	r3, [r7, #1120]
 2886              	.L76:
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 2887              		.loc 1 568 11
 2888 17ea D7F86034 		ldr	r3, [r7, #1120]
 2889 17ee 002B     		cmp	r3, #0
 2890 17f0 7FF434AF 		bne	.L83
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 579:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/cc19clCs.s 			page 109


 580:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 581:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count % 0x4U;
 2891              		.loc 1 582 7
 2892 17f4 D7F85C34 		ldr	r3, [r7, #1116]
 2893 17f8 03F00303 		and	r3, r3, #3
 2894 17fc C7F86034 		str	r3, [r7, #1120]
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 2895              		.loc 1 584 11
 2896 1800 43E0     		b	.L84
 2897              	.L86:
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 586:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*px++, *py++, sum);
 2898              		.loc 1 587 25
 2899 1802 07F5CE73 		add	r3, r7, #412
 2900 1806 1B68     		ldr	r3, [r3]
 2901 1808 991C     		adds	r1, r3, #2
 2902 180a 07F5CE72 		add	r2, r7, #412
 2903 180e 1160     		str	r1, [r2]
 2904              		.loc 1 587 22
 2905 1810 B3F90030 		ldrsh	r3, [r3]
 2906              		.loc 1 587 13
 2907 1814 1C46     		mov	r4, r3
 2908              		.loc 1 587 32
 2909 1816 07F5CC73 		add	r3, r7, #408
 2910 181a 1B68     		ldr	r3, [r3]
 2911 181c 991C     		adds	r1, r3, #2
 2912 181e 07F5CC72 		add	r2, r7, #408
 2913 1822 1160     		str	r1, [r2]
 2914              		.loc 1 587 29
 2915 1824 B3F90030 		ldrsh	r3, [r3]
 2916              		.loc 1 587 13
 2917 1828 1846     		mov	r0, r3
 2918 182a 07F59363 		add	r3, r7, #1176
 2919 182e D3E90023 		ldrd	r2, [r3]
 2920 1832 07F5D671 		add	r1, r7, #428
 2921 1836 0C60     		str	r4, [r1]
 2922 1838 07F5D471 		add	r1, r7, #424
 2923 183c 0860     		str	r0, [r1]
 2924 183e C7E96823 		strd	r2, [r7, #416]
 2925              	.LBB231:
 2926              	.LBB232:
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2927              		.loc 3 2011 11
 2928 1842 D7E96823 		ldrd	r2, [r7, #416]
 2929 1846 C7E96423 		strd	r2, [r7, #400]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2930              		.loc 3 2014 118
 2931 184a 07F5C873 		add	r3, r7, #400
 2932 184e 1A68     		ldr	r2, [r3]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2933              		.loc 3 2014 136
 2934 1850 07F5C873 		add	r3, r7, #400
 2935 1854 5C68     		ldr	r4, [r3, #4]
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /tmp/cc19clCs.s 			page 110


 2936              		.loc 3 2014 3
 2937 1856 07F5D673 		add	r3, r7, #428
 2938 185a 1968     		ldr	r1, [r3]
 2939 185c 07F5D473 		add	r3, r7, #424
 2940 1860 1868     		ldr	r0, [r3]
 2941 1862 2346     		mov	r3, r4
 2942              		.syntax unified
 2943              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2944 1864 C1FBC023 		smlald r2, r3, r1, r0
 2945              	@ 0 "" 2
 2946              		.thumb
 2947              		.syntax unified
 2948 1868 07F5C871 		add	r1, r7, #400
 2949 186c 0A60     		str	r2, [r1]
 2950 186e 07F5C872 		add	r2, r7, #400
 2951 1872 5360     		str	r3, [r2, #4]
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2952              		.loc 3 2019 13
 2953 1874 D7E96423 		ldrd	r2, [r7, #400]
 2954              	.LBE232:
 2955              	.LBE231:
 2956              		.loc 1 587 11
 2957 1878 07F59361 		add	r1, r7, #1176
 2958 187c C1E90023 		strd	r2, [r1]
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 590:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 2959              		.loc 1 590 8
 2960 1880 D7F86034 		ldr	r3, [r7, #1120]
 2961 1884 013B     		subs	r3, r3, #1
 2962 1886 C7F86034 		str	r3, [r7, #1120]
 2963              	.L84:
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 2964              		.loc 1 584 11
 2965 188a D7F86034 		ldr	r3, [r7, #1120]
 2966 188e 002B     		cmp	r3, #0
 2967 1890 B7D1     		bne	.L86
 2968              	.LBB233:
 591:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 592:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 593:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 2969              		.loc 1 594 22
 2970 1892 07F59363 		add	r3, r7, #1176
 2971 1896 D3E90001 		ldrd	r0, [r3]
 2972 189a 4FF00002 		mov	r2, #0
 2973 189e 4FF00003 		mov	r3, #0
 2974 18a2 C20B     		lsrs	r2, r0, #15
 2975 18a4 42EA4142 		orr	r2, r2, r1, lsl #17
 2976 18a8 CB13     		asrs	r3, r1, #15
 2977 18aa 1346     		mov	r3, r2
 2978 18ac C7F80834 		str	r3, [r7, #1032]
 2979 18b0 D7F80834 		ldr	r3, [r7, #1032]
 2980              		.syntax unified
 2981              	@ 594 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 2982 18b4 03F30F03 		ssat r3, #16, r3
 2983              	@ 0 "" 2
ARM GAS  /tmp/cc19clCs.s 			page 111


 2984              		.thumb
 2985              		.syntax unified
 2986 18b8 C7F80434 		str	r3, [r7, #1028]
 2987 18bc D7F80434 		ldr	r3, [r7, #1028]
 2988              	.LBE233:
 2989              		.loc 1 594 13
 2990 18c0 1AB2     		sxth	r2, r3
 2991              		.loc 1 594 11
 2992 18c2 D7F8A434 		ldr	r3, [r7, #1188]
 2993 18c6 1A80     		strh	r2, [r3]	@ movhi
 595:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut += inc;
 2994              		.loc 1 596 10
 2995 18c8 D7F85434 		ldr	r3, [r7, #1108]
 2996 18cc 5B00     		lsls	r3, r3, #1
 2997 18ce D7F8A424 		ldr	r2, [r7, #1188]
 2998 18d2 1344     		add	r3, r3, r2
 2999 18d4 C7F8A434 		str	r3, [r7, #1188]
 597:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 598:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = ++pSrc1;
 3000              		.loc 1 599 8
 3001 18d8 D7F87434 		ldr	r3, [r7, #1140]
 3002 18dc 0233     		adds	r3, r3, #2
 3003 18de C7F87434 		str	r3, [r7, #1140]
 3004 18e2 07F5CE73 		add	r3, r7, #412
 3005 18e6 D7F87424 		ldr	r2, [r7, #1140]
 3006 18ea 1A60     		str	r2, [r3]
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     py = pIn2;
 3007              		.loc 1 600 8
 3008 18ec 07F5CC73 		add	r3, r7, #408
 3009 18f0 D7F8A824 		ldr	r2, [r7, #1192]
 3010 18f4 1A60     		str	r2, [r3]
 601:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement MAC count */
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     count--;
 3011              		.loc 1 603 10
 3012 18f6 D7F85C34 		ldr	r3, [r7, #1116]
 3013 18fa 013B     		subs	r3, r3, #1
 3014 18fc C7F85C34 		str	r3, [r7, #1116]
 604:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement loop counter */
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blockSize3--;
 3015              		.loc 1 606 15
 3016 1900 D7F86434 		ldr	r3, [r7, #1124]
 3017 1904 013B     		subs	r3, r3, #1
 3018 1906 C7F86434 		str	r3, [r7, #1124]
 3019              	.L75:
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 3020              		.loc 1 558 9
 3021 190a D7F86434 		ldr	r3, [r7, #1124]
 3022 190e 002B     		cmp	r3, #0
 3023 1910 7FF496AE 		bne	.L87
 607:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 608:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 609:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 610:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/cc19clCs.s 			page 112


 611:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn2 = pSrcB + (srcBLen - 1U);          /* InputB pointer */
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q63_t sum;                                     /* Accumulators */
 614:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t i = 0U, j;                            /* Loop counters */
 615:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t inv = 0U;                             /* Reverse order flag */
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t tot = 0U;                             /* Length */
 617:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 618:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
 619:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* srcB is always made to slide across srcA. */
 620:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
 621:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
 622:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
 623:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* and a varaible, inv is set to 1 */
 624:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If lengths are not equal then zero pad has to be done to  make the two
 625:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * inputs of same length. But to improve the performance, we include zeroes
 626:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * in the output instead of zero padding either of the the inputs*/
 627:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
 628:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * starting of the output buffer */
 629:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ending of the output buffer */
 631:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Once the zero padding is done the remaining of the output is calcualted
 632:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * using convolution but with the shorter signal time shifted. */
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 634:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Calculate the length of the remaining sequence */
 635:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   tot = ((srcALen + srcBLen) - 2U);
 636:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 637:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   if (srcALen > srcBLen)
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 639:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Calculating the number of zeros to be padded to the output */
 640:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = srcALen - srcBLen;
 641:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 642:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialise the pointer after zero padding */
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pDst += j;
 644:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 645:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   else if (srcALen < srcBLen)
 647:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 648:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization to inputB pointer */
 649:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcB;
 650:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 651:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization to the end of inputA pointer */
 652:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcA + (srcALen - 1U);
 653:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 654:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialisation of the pointer after zero padding */
 655:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pDst = pDst + tot;
 656:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 657:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Swapping the lengths */
 658:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = srcALen;
 659:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcALen = srcBLen;
 660:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = j;
 661:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 662:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Setting the reverse flag */
 663:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     inv = 1;
 664:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 665:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 666:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Loop to calculate convolution for output length number of values */
 667:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   for (i = 0U; i <= tot; i++)
ARM GAS  /tmp/cc19clCs.s 			page 113


 668:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 669:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialize sum with zero to carry on MAC operations */
 670:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 672:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Loop to perform MAC operations according to convolution equation */
 673:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     for (j = 0U; j <= i; j++)
 674:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 675:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Check the array limitations */
 676:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (((i - j) < srcBLen) && (j < srcALen))
 677:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 678:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* z[i] += x[i-j] * y[j] */
 679:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
 680:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 681:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 683:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Store the output in the destination buffer */
 684:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     if (inv == 1)
 685:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pDst-- = (q15_t) __SSAT((sum >> 15U), 16U);
 686:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     else
 687:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pDst++ = (q15_t) __SSAT((sum >> 15U), 16U);
 688:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 689:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 690:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 691:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 692:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** }
 3024              		.loc 1 692 1
 3025 1914 00BF     		nop
 3026 1916 00BF     		nop
 3027 1918 07F2B447 		addw	r7, r7, #1204
 3028              	.LCFI3:
 3029              		.cfi_def_cfa_offset 28
 3030 191c BD46     		mov	sp, r7
 3031              	.LCFI4:
 3032              		.cfi_def_cfa_register 13
 3033              		@ sp needed
 3034 191e BDE8B00F 		pop	{r4, r5, r7, r8, r9, r10, fp}
 3035              	.LCFI5:
 3036              		.cfi_restore 11
 3037              		.cfi_restore 10
 3038              		.cfi_restore 9
 3039              		.cfi_restore 8
 3040              		.cfi_restore 7
 3041              		.cfi_restore 5
 3042              		.cfi_restore 4
 3043              		.cfi_def_cfa_offset 0
 3044 1922 7047     		bx	lr
 3045              		.cfi_endproc
 3046              	.LFE145:
 3048              		.text
 3049              	.Letext0:
 3050              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 3051              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 3052              		.file 6 "/usr/include/newlib/sys/_types.h"
 3053              		.file 7 "/usr/include/newlib/sys/reent.h"
 3054              		.file 8 "/usr/include/newlib/sys/lock.h"
 3055              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/cc19clCs.s 			page 114


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_correlate_q15.c
     /tmp/cc19clCs.s:17     .text.arm_correlate_q15:0000000000000000 $t
     /tmp/cc19clCs.s:25     .text.arm_correlate_q15:0000000000000000 arm_correlate_q15
     /tmp/cc19clCs.s:537    .text.arm_correlate_q15:0000000000000428 $d
     /tmp/cc19clCs.s:540    .text.arm_correlate_q15:000000000000042c $t

NO UNDEFINED SYMBOLS
