<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>A_IO_L2_in_1_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>10399934</Best-caseLatency>
<Average-caseLatency>87673022</Average-caseLatency>
<Worst-caseLatency>164946110</Worst-caseLatency>
<Best-caseRealTimeLatency>34.663 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.292 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.550 sec</Worst-caseRealTimeLatency>
<Interval-min>10399934</Interval-min>
<Interval-max>164946110</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x0_loop_1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>10349624</min>
<max>164895800</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>34495296</min>
<max>549597692</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2587406</min>
<max>41223950</max>
</range>
</IterationLatency>
<A_IO_L2_in_1_x0_loop_2>
<TripCount>6</TripCount>
<Latency>
<range>
<min>2587404</min>
<max>41223948</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>8623817</min>
<max>137399416</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>431234</min>
<max>6870658</max>
</range>
</IterationLatency>
<A_IO_L2_in_1_x0_loop_3>
<TripCount>128</TripCount>
<Latency>
<range>
<min>431232</min>
<max>6870656</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>1437296</min>
<max>22899896</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3369</min>
<max>53677</max>
</range>
</IterationLatency>
<A_IO_L2_in_1_x0_loop_4>
<TripCount>3</TripCount>
<Latency>3366</Latency>
<AbsoluteTimeLatency>11218</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<A_IO_L2_in_1_x0_loop_5>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3732</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<A_IO_L2_in_1_x0_loop_6>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>226</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<A_IO_L2_in_1_x0_loop_7>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_1_x0_loop_7>
</A_IO_L2_in_1_x0_loop_6>
</A_IO_L2_in_1_x0_loop_5>
<A_IO_L2_in_1_x0_loop_8>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3732</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<A_IO_L2_in_1_x0_loop_9>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>226</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<A_IO_L2_in_1_x0_loop_10>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_1_x0_loop_10>
</A_IO_L2_in_1_x0_loop_9>
</A_IO_L2_in_1_x0_loop_8>
</A_IO_L2_in_1_x0_loop_4>
<A_IO_L2_in_1_x0_loop_11>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>167676</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<A_IO_L2_in_1_x0_loop_12>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83831</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<A_IO_L2_in_1_x0_loop_13>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2613</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<A_IO_L2_in_1_x0_loop_14>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>319</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<A_IO_L2_in_1_x0_loop_15>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</A_IO_L2_in_1_x0_loop_15>
</A_IO_L2_in_1_x0_loop_14>
</A_IO_L2_in_1_x0_loop_13>
</A_IO_L2_in_1_x0_loop_12>
</A_IO_L2_in_1_x0_loop_11>
<A_IO_L2_in_1_x0_loop_16>
<TripCount>3</TripCount>
<Latency>3366</Latency>
<AbsoluteTimeLatency>11218</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<A_IO_L2_in_1_x0_loop_17>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3732</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<A_IO_L2_in_1_x0_loop_18>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>226</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<A_IO_L2_in_1_x0_loop_19>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_1_x0_loop_19>
</A_IO_L2_in_1_x0_loop_18>
</A_IO_L2_in_1_x0_loop_17>
<A_IO_L2_in_1_x0_loop_20>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3732</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<A_IO_L2_in_1_x0_loop_21>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>226</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<A_IO_L2_in_1_x0_loop_22>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</A_IO_L2_in_1_x0_loop_22>
</A_IO_L2_in_1_x0_loop_21>
</A_IO_L2_in_1_x0_loop_20>
</A_IO_L2_in_1_x0_loop_16>
<A_IO_L2_in_1_x0_loop_23>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>167676</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<A_IO_L2_in_1_x0_loop_24>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83831</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<A_IO_L2_in_1_x0_loop_25>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2613</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<A_IO_L2_in_1_x0_loop_26>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>319</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<A_IO_L2_in_1_x0_loop_27>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</A_IO_L2_in_1_x0_loop_27>
</A_IO_L2_in_1_x0_loop_26>
</A_IO_L2_in_1_x0_loop_25>
</A_IO_L2_in_1_x0_loop_24>
</A_IO_L2_in_1_x0_loop_23>
</A_IO_L2_in_1_x0_loop_3>
</A_IO_L2_in_1_x0_loop_2>
</A_IO_L2_in_1_x0_loop_1>
<A_IO_L2_in_1_x0_loop_28>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>167676</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<A_IO_L2_in_1_x0_loop_29>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83831</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<A_IO_L2_in_1_x0_loop_30>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2613</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<A_IO_L2_in_1_x0_loop_31>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>319</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<A_IO_L2_in_1_x0_loop_32>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</A_IO_L2_in_1_x0_loop_32>
</A_IO_L2_in_1_x0_loop_31>
</A_IO_L2_in_1_x0_loop_30>
</A_IO_L2_in_1_x0_loop_29>
</A_IO_L2_in_1_x0_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<FF>2646</FF>
<LUT>2191</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_read</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_din</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_write</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_din</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_full_n</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_write</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
