<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\audio_loopback.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\audio_loopback.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 21:23:55 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26174</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>23050</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>79</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>978</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>89</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>I2S_DACLRC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>clk_out_48k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_out_48k_s1/Q </td>
</tr>
<tr>
<td>6</td>
<td>clk_out_8k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_out_8k_s1/Q </td>
</tr>
<tr>
<td>7</td>
<td>dac_clk_normal</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dac_clk_normal_s0/Q </td>
</tr>
<tr>
<td>8</td>
<td>adc_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>adc_clk_s1/Q </td>
</tr>
<tr>
<td>9</td>
<td>sclk_1_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dac_clk_s1/Q </td>
</tr>
<tr>
<td>10</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>11</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>12</td>
<td>your_instance_name/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>52.000</td>
<td>19.231
<td>0.000</td>
<td>26.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>13</td>
<td>your_instance_name/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">29.054(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.000(MHz)</td>
<td>102.198(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>73.986(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_out_48k</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.909(MHz)</td>
<td>36</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>dac_clk_normal</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">27.295(MHz)</td>
<td>39</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>adc_clk</td>
<td>100.000(MHz)</td>
<td>151.131(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>sclk_1_d</td>
<td>100.000(MHz)</td>
<td>231.790(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>138.729(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>your_instance_name/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>19.231(MHz)</td>
<td>596.481(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I2S_DACLRC!</h4>
<h4>No timing paths to get frequency of clk_out_8k!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/PLLA_inst/CLKOUT2.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-39.409</td>
<td>5</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_48k</td>
<td>Setup</td>
<td>-8448.335</td>
<td>855</td>
</tr>
<tr>
<td>clk_out_48k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_8k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_8k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dac_clk_normal</td>
<td>Setup</td>
<td>-487.845</td>
<td>34</td>
</tr>
<tr>
<td>dac_clk_normal</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adc_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adc_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk_1_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk_1_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-35.642</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_1/mout[7]_23_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>45.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-33.396</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_1/mout[7]_22_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.003</td>
<td>43.349</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-32.558</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_1/mout[7]_21_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>42.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-28.993</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_1/mout[7]_20_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>38.913</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-27.448</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_0/mout[7]_23_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>37.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-27.309</td>
<td>coef_a_b[7]_7_s1/Q</td>
<td>fir_guide_b/mout[6]_22_s0/D</td>
<td>clk:[R]</td>
<td>dac_clk_normal:[R]</td>
<td>10.000</td>
<td>0.202</td>
<td>37.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-26.937</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_1/mout[7]_19_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>36.860</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-26.712</td>
<td>coef_a_b[7]_7_s1/Q</td>
<td>fir_guide_b/mout[6]_23_s0/D</td>
<td>clk:[R]</td>
<td>dac_clk_normal:[R]</td>
<td>10.000</td>
<td>0.194</td>
<td>36.432</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-26.382</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_0/mout[7]_22_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>36.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-26.170</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0/Q</td>
<td>fir_guide_audio_7_1/mout[7]_23_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>36.083</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-26.125</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0/Q</td>
<td>fir_guide_audio_7_1/mout[7]_21_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>36.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-26.059</td>
<td>coef_a_b[7]_7_s1/Q</td>
<td>fir_guide_b/mout[6]_21_s0/D</td>
<td>clk:[R]</td>
<td>dac_clk_normal:[R]</td>
<td>10.000</td>
<td>0.189</td>
<td>35.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-26.041</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0/Q</td>
<td>fir_guide_audio_7_1/mout[7]_22_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>35.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-25.611</td>
<td>fir_guide_audio_8_0/add_reg[2]_0_s0/Q</td>
<td>fir_guide_audio_7_0/mout[2]_23_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>35.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-25.492</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_0/mout[7]_21_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>35.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-24.684</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
<td>fir_guide_audio_6_0/mout[7]_20_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.013</td>
<td>34.646</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-24.471</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0/Q</td>
<td>fir_guide_audio_7_1/mout[0]_23_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>34.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-24.402</td>
<td>coef_a_b[7]_7_s1/Q</td>
<td>fir_guide_b/mout[7]_23_s0/D</td>
<td>clk:[R]</td>
<td>dac_clk_normal:[R]</td>
<td>10.000</td>
<td>0.179</td>
<td>34.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-24.400</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0/Q</td>
<td>fir_guide_audio_7_1/mout[0]_21_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>34.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-24.393</td>
<td>coef_a_b[7]_7_s1/Q</td>
<td>fir_guide_b/mout[7]_22_s0/D</td>
<td>clk:[R]</td>
<td>dac_clk_normal:[R]</td>
<td>10.000</td>
<td>0.181</td>
<td>34.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-24.297</td>
<td>fir_guide_low_adc_a/add_reg[7]_1_s0/Q</td>
<td>fir_guide_audio_8_0/mout[7]_23_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>34.251</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-24.245</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0/Q</td>
<td>fir_guide_audio_7_1/mout[0]_22_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>34.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-24.094</td>
<td>coef_a_b[7]_7_s1/Q</td>
<td>fir_guide_b/mout[6]_20_s0/D</td>
<td>clk:[R]</td>
<td>dac_clk_normal:[R]</td>
<td>10.000</td>
<td>0.175</td>
<td>33.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-23.971</td>
<td>fir_guide_audio_8_0/add_reg[2]_0_s0/Q</td>
<td>fir_guide_audio_7_0/mout[2]_22_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.023</td>
<td>33.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-23.945</td>
<td>fir_guide_low_adc_a/add_reg[7]_1_s0/Q</td>
<td>fir_guide_audio_8_0/mout[7]_22_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>clk_out_48k:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>33.899</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.357</td>
<td>delay_fifo/fifo_inst/n4_s2/I0</td>
<td>clk_out_48k_s1/D</td>
<td>clk_out_48k:[F]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.551</td>
<td>0.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.388</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
<td>dac_clk_normal:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.540</td>
<td>1.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.242</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.558</td>
<td>1.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.070</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
<td>clk_out_48k:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.553</td>
<td>1.465</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.774</td>
<td>coef_matlab[0]_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.267</td>
<td>0.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.772</td>
<td>coef_matlab[0]_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.282</td>
<td>0.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.701</td>
<td>coef_matlab[0]_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.286</td>
<td>0.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.684</td>
<td>coef_matlab[0]_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.267</td>
<td>0.565</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.679</td>
<td>coef_matlab[0]_6_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.289</td>
<td>0.592</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.640</td>
<td>LP_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.252</td>
<td>0.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.605</td>
<td>coef_matlab[0]_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.282</td>
<td>0.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.587</td>
<td>ADC_FS_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.282</td>
<td>0.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.571</td>
<td>DAC_FS_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.278</td>
<td>0.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.562</td>
<td>LP_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.240</td>
<td>0.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.551</td>
<td>LP_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.256</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.532</td>
<td>mode_2_s18/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.260</td>
<td>0.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.469</td>
<td>LP_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.271</td>
<td>0.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.464</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_76_s0/D</td>
<td>adc_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.009</td>
<td>0.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.464</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_74_s0/D</td>
<td>adc_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.001</td>
<td>0.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.459</td>
<td>ADC_FS_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.262</td>
<td>0.785</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.454</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_73_s0/D</td>
<td>adc_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.012</td>
<td>0.540</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.442</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>I2S_DACLRC:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.410</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_70_s0/D</td>
<td>adc_clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.004</td>
<td>0.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.405</td>
<td>DAC_FS_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.282</td>
<td>0.859</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.390</td>
<td>LP_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.270</td>
<td>0.862</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.918</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>3.828</td>
</tr>
<tr>
<td>2</td>
<td>0.918</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_1/fifo_inst/reset_w_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>3.828</td>
</tr>
<tr>
<td>3</td>
<td>0.918</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_1/fifo_inst/reset_w_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>3.828</td>
</tr>
<tr>
<td>4</td>
<td>0.918</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_1/fifo_inst/reset_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>3.828</td>
</tr>
<tr>
<td>5</td>
<td>1.014</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>2.083</td>
<td>0.116</td>
<td>0.640</td>
</tr>
<tr>
<td>6</td>
<td>1.014</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>2.083</td>
<td>0.116</td>
<td>0.640</td>
</tr>
<tr>
<td>7</td>
<td>1.014</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>2.083</td>
<td>0.116</td>
<td>0.640</td>
</tr>
<tr>
<td>8</td>
<td>1.235</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_3/fifo_inst/reset_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.047</td>
<td>3.543</td>
</tr>
<tr>
<td>9</td>
<td>1.235</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_3/fifo_inst/reset_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.047</td>
<td>3.543</td>
</tr>
<tr>
<td>10</td>
<td>1.377</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_3/fifo_inst/reset_w_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.042</td>
<td>3.396</td>
</tr>
<tr>
<td>11</td>
<td>1.569</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_3/fifo_inst/reset_w_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.050</td>
<td>3.212</td>
</tr>
<tr>
<td>12</td>
<td>1.598</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_2/fifo_inst/reset_r_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.049</td>
<td>3.182</td>
</tr>
<tr>
<td>13</td>
<td>1.598</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_2/fifo_inst/reset_w_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.049</td>
<td>3.182</td>
</tr>
<tr>
<td>14</td>
<td>1.598</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_2/fifo_inst/reset_w_1_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.049</td>
<td>3.182</td>
</tr>
<tr>
<td>15</td>
<td>1.598</td>
<td>reset_n_delay_max_s0/Q</td>
<td>fifo_mix_2/fifo_inst/reset_r_0_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk_out_48k:[F]</td>
<td>5.000</td>
<td>-0.049</td>
<td>3.182</td>
</tr>
<tr>
<td>16</td>
<td>1.117</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>delay_fifo/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.022</td>
<td>3.627</td>
</tr>
<tr>
<td>17</td>
<td>1.117</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>delay_fifo/fifo_inst/Equal.wbin_10_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.022</td>
<td>3.627</td>
</tr>
<tr>
<td>18</td>
<td>1.117</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>delay_fifo/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.022</td>
<td>3.627</td>
</tr>
<tr>
<td>19</td>
<td>2.028</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>delay_fifo/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.017</td>
<td>2.711</td>
</tr>
<tr>
<td>20</td>
<td>2.028</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>delay_fifo/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.017</td>
<td>2.711</td>
</tr>
<tr>
<td>21</td>
<td>2.120</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.011</td>
<td>2.613</td>
</tr>
<tr>
<td>22</td>
<td>2.120</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_9_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.011</td>
<td>2.613</td>
</tr>
<tr>
<td>23</td>
<td>2.120</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_11_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.011</td>
<td>2.613</td>
</tr>
<tr>
<td>24</td>
<td>2.120</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
<td>fifo_mix_1/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.011</td>
<td>2.613</td>
</tr>
<tr>
<td>25</td>
<td>2.123</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>clk_out_48k:[F]</td>
<td>clk_out_48k:[R]</td>
<td>5.000</td>
<td>-0.016</td>
<td>2.615</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.543</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_23_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.342</td>
</tr>
<tr>
<td>2</td>
<td>0.543</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.342</td>
</tr>
<tr>
<td>3</td>
<td>0.543</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.342</td>
</tr>
<tr>
<td>4</td>
<td>0.543</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_21_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.342</td>
</tr>
<tr>
<td>5</td>
<td>0.543</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_22_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.342</td>
</tr>
<tr>
<td>6</td>
<td>0.564</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.170</td>
<td>0.376</td>
</tr>
<tr>
<td>7</td>
<td>0.647</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.179</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.647</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_14_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.179</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>0.647</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_15_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.179</td>
<td>0.450</td>
</tr>
<tr>
<td>10</td>
<td>0.647</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_16_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.179</td>
<td>0.450</td>
</tr>
<tr>
<td>11</td>
<td>0.647</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_17_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.179</td>
<td>0.450</td>
</tr>
<tr>
<td>12</td>
<td>0.647</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_18_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.179</td>
<td>0.450</td>
</tr>
<tr>
<td>13</td>
<td>0.651</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.450</td>
</tr>
<tr>
<td>14</td>
<td>0.651</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.450</td>
</tr>
<tr>
<td>15</td>
<td>0.651</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>0.651</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.651</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.450</td>
</tr>
<tr>
<td>18</td>
<td>0.651</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.450</td>
</tr>
<tr>
<td>19</td>
<td>0.734</td>
<td>reset_n_delay_max_s0/Q</td>
<td>cnt_max2_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.533</td>
</tr>
<tr>
<td>20</td>
<td>0.734</td>
<td>reset_n_delay_max_s0/Q</td>
<td>cnt_max2_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.533</td>
</tr>
<tr>
<td>21</td>
<td>0.734</td>
<td>reset_n_delay_max_s0/Q</td>
<td>cnt_max2_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.533</td>
</tr>
<tr>
<td>22</td>
<td>0.734</td>
<td>reset_n_delay_max_s0/Q</td>
<td>cnt_max2_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.533</td>
</tr>
<tr>
<td>23</td>
<td>0.734</td>
<td>reset_n_delay_max_s0/Q</td>
<td>cnt_max2_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.533</td>
</tr>
<tr>
<td>24</td>
<td>0.734</td>
<td>reset_n_delay_max_s0/Q</td>
<td>cnt_max2_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.183</td>
<td>0.533</td>
</tr>
<tr>
<td>25</td>
<td>0.757</td>
<td>reset_n_delay_fifo_s0/Q</td>
<td>cnt_0and1s_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_out_48k:[R]</td>
<td>0.000</td>
<td>0.187</td>
<td>0.552</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.935</td>
<td>3.797</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>adc_clk</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.935</td>
<td>3.797</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>adc_clk</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>3.075</td>
<td>3.937</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>delay_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>3.075</td>
<td>3.937</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.079</td>
<td>3.941</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>3.079</td>
<td>3.941</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>3.079</td>
<td>3.941</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>8</td>
<td>3.079</td>
<td>3.941</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td>9</td>
<td>3.079</td>
<td>3.941</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>3.079</td>
<td>3.941</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_out_48k</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_1/mout[7]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.490</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R7C86[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][B]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_4_s/I0</td>
</tr>
<tr>
<td>5.483</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C58[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C58[1][A]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.678</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>6.436</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>6.857</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C73[0][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.085</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C73[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>8.808</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.040</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.370</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.607</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.955</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C71[0][B]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>13.413</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C71[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>13.693</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.903</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.742</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.979</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.411</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.621</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.335</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C73[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.465</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>16.697</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>17.455</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>17.863</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.095</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>19.972</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C81[1][B]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.209</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C81[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.319</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.625</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.825</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.020</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.231</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.419</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.339</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>28.155</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>28.387</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>29.571</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[0][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.766</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C91[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.620</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>30.852</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.122</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.359</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.233</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.421</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.754</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.949</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.203</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>36.391</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>37.434</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>37.629</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>38.991</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970290_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>39.179</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970290_DOUT_5_s0/F</td>
</tr>
<tr>
<td>41.138</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C88[1][A]</td>
<td>fir_guide_audio_6_1/mult_970290_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>41.333</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C88[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970290_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>42.043</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970291_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>42.275</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970291_DOUT_5_s0/F</td>
</tr>
<tr>
<td>43.499</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C88[1][B]</td>
<td>fir_guide_audio_6_1/mult_970291_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>43.740</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C88[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970291_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>44.505</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970292_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>44.737</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970292_DOUT_5_s0/F</td>
</tr>
<tr>
<td>45.956</td>
<td>1.219</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C88[0][B]</td>
<td>fir_guide_audio_6_1/mult_970292_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>46.193</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C88[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970292_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>47.557</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C72[3][A]</td>
<td>fir_guide_audio_6_1/mult_970295_DOUT_3_s3/I2</td>
</tr>
<tr>
<td>47.789</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970295_DOUT_3_s3/F</td>
</tr>
<tr>
<td>47.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C72[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_1/mout[7]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.193</td>
<td>2.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C72[3][A]</td>
<td>fir_guide_audio_6_1/mout[7]_23_s0/CLK</td>
</tr>
<tr>
<td>12.147</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C72[3][A]</td>
<td>fir_guide_audio_6_1/mout[7]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.304, 18.209%; route: 36.995, 81.120%; tC2Q: 0.306, 0.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.193, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-33.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_1/mout[7]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.490</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R7C86[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][B]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_4_s/I0</td>
</tr>
<tr>
<td>5.483</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C58[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C58[1][A]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.678</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>6.436</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>6.857</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C73[0][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.085</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C73[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>8.808</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.040</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.370</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.607</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.955</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C71[0][B]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>13.413</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C71[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>13.693</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.903</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.742</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.979</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.411</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.621</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.335</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C73[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.465</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>16.697</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>17.455</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>17.863</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.095</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>19.972</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C81[1][B]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.209</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C81[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.319</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.625</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.825</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.020</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.231</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.419</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.339</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>28.155</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>28.387</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>29.571</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[0][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.766</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C91[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.620</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>30.852</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.122</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.359</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.233</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.421</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.754</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.949</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.203</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>36.391</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>37.434</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>37.629</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>38.991</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970290_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>39.179</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970290_DOUT_5_s0/F</td>
</tr>
<tr>
<td>41.138</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C88[1][A]</td>
<td>fir_guide_audio_6_1/mult_970290_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>41.333</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C88[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970290_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>42.043</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970291_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>42.275</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970291_DOUT_5_s0/F</td>
</tr>
<tr>
<td>43.499</td>
<td>1.224</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C88[1][B]</td>
<td>fir_guide_audio_6_1/mult_970291_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>43.740</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C88[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970291_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>45.135</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C72[3][A]</td>
<td>fir_guide_audio_6_1/mult_970294_DOUT_3_s4/I3</td>
</tr>
<tr>
<td>45.533</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C72[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970294_DOUT_3_s4/F</td>
</tr>
<tr>
<td>45.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C72[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_1/mout[7]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.188</td>
<td>2.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C72[3][A]</td>
<td>fir_guide_audio_6_1/mout[7]_22_s0/CLK</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C72[3][A]</td>
<td>fir_guide_audio_6_1/mout[7]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.001, 18.457%; route: 35.042, 80.837%; tC2Q: 0.306, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.188, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-32.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_1/mout[7]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.490</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R7C86[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][B]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_4_s/I0</td>
</tr>
<tr>
<td>5.483</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C58[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C58[1][A]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.678</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>6.436</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>6.857</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C73[0][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.085</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C73[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>8.808</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.040</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.370</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.607</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.955</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C71[0][B]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>13.413</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C71[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>13.693</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.903</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.742</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.979</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.411</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.621</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.335</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C73[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.465</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>16.697</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>17.455</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>17.863</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.095</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>19.972</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C81[1][B]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.209</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C81[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.319</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.625</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.825</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.020</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.231</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.419</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.339</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>28.155</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>28.387</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>29.571</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[0][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.766</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C91[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.620</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>30.852</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.122</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.359</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.233</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.421</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.754</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.949</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.203</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>36.391</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>37.434</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>37.629</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>38.991</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970290_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>39.179</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970290_DOUT_5_s0/F</td>
</tr>
<tr>
<td>41.138</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C88[1][A]</td>
<td>fir_guide_audio_6_1/mult_970290_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>41.333</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C88[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970290_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>42.195</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C74[1][A]</td>
<td>fir_guide_audio_6_1/mult_970294_DOUT_3_s6/I3</td>
</tr>
<tr>
<td>42.564</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C74[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970294_DOUT_3_s6/F</td>
</tr>
<tr>
<td>44.249</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[2][B]</td>
<td>fir_guide_audio_6_1/mult_970293_DOUT_3_s0/I2</td>
</tr>
<tr>
<td>44.670</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C72[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970293_DOUT_3_s0/F</td>
</tr>
<tr>
<td>44.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[2][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_1/mout[7]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[2][B]</td>
<td>fir_guide_audio_6_1/mout[7]_21_s0/CLK</td>
</tr>
<tr>
<td>12.112</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C72[2][B]</td>
<td>fir_guide_audio_6_1/mout[7]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.920, 18.641%; route: 34.260, 80.638%; tC2Q: 0.306, 0.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_1/mout[7]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.490</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R7C86[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][B]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_4_s/I0</td>
</tr>
<tr>
<td>5.483</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C58[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C58[1][A]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.678</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>6.436</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>6.857</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C73[0][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.085</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C73[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>8.808</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.040</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.370</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.607</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.955</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C71[0][B]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>13.413</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C71[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>13.693</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.903</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.742</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.979</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.411</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.621</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.335</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C73[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.465</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>16.697</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>17.455</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>17.863</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.095</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>19.972</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C81[1][B]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.209</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C81[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.319</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.625</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.825</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.020</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.231</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.419</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.339</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>28.155</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>28.387</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>29.571</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[0][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.766</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C91[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.620</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>30.852</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.122</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.359</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.233</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.421</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.754</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.949</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.203</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>36.391</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C74[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>37.434</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>37.629</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.373</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970294_DOUT_3_s5/I3</td>
</tr>
<tr>
<td>39.790</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R26C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970294_DOUT_3_s5/F</td>
</tr>
<tr>
<td>40.699</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970292_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>41.097</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970292_DOUT_3_s0/F</td>
</tr>
<tr>
<td>41.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C75[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_1/mout[7]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C75[3][A]</td>
<td>fir_guide_audio_6_1/mout[7]_20_s0/CLK</td>
</tr>
<tr>
<td>12.104</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C75[3][A]</td>
<td>fir_guide_audio_6_1/mout[7]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.562, 19.433%; route: 31.045, 79.781%; tC2Q: 0.306, 0.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_0/mout[7]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.466</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>4.580</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>5.030</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.070</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.110</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>5.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>5.347</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>6.497</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_5_s0/I2</td>
</tr>
<tr>
<td>6.895</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>8.009</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C41[1][B]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.250</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>9.429</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.735</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.298</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.493</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>10.927</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>11.490</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>11.727</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>12.604</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.021</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.105</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>14.671</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.088</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>15.911</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.106</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.642</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>17.059</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>18.093</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>18.545</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>20.063</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.300</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.519</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.936</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.546</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.045</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.462</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>26.381</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>26.618</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.453</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>27.685</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>28.612</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>28.853</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.188</td>
<td>0.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>29.520</td>
<td>0.332</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>30.039</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.276</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.064</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>31.477</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.554</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.749</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.512</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.929</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.768</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.963</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>35.275</td>
<td>0.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970290_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>35.507</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970290_DOUT_5_s0/F</td>
</tr>
<tr>
<td>36.220</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C33[1][B]</td>
<td>fir_guide_audio_6_0/mult_970290_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.461</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970290_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.626</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>fir_guide_audio_6_0/mult_970291_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>37.043</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970291_DOUT_5_s0/F</td>
</tr>
<tr>
<td>37.730</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970291_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>37.971</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970291_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.979</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>fir_guide_audio_6_0/mult_970292_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>38.396</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970292_DOUT_5_s0/F</td>
</tr>
<tr>
<td>38.915</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C36[0][B]</td>
<td>fir_guide_audio_6_0/mult_970292_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>39.156</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970292_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.160</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>fir_guide_audio_6_0/mult_970295_DOUT_3_s3/I2</td>
</tr>
<tr>
<td>39.577</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970295_DOUT_3_s3/F</td>
</tr>
<tr>
<td>39.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_0/mout[7]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.180</td>
<td>2.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>fir_guide_audio_6_0/mout[7]_23_s0/CLK</td>
</tr>
<tr>
<td>12.129</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>fir_guide_audio_6_0/mout[7]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.743, 28.712%; route: 26.368, 70.471%; tC2Q: 0.306, 0.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.180, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_a_b[7]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_b/mout[6]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>coef_a_b[7]_7_s1/CLK</td>
</tr>
<tr>
<td>2.463</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">coef_a_b[7]_7_s1/Q</td>
</tr>
<tr>
<td>4.317</td>
<td>1.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[3][A]</td>
<td>fir_guide_b/mult_969_s307/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C49[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969_s307/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][A]</td>
<td>fir_guide_b/n1329_s/I0</td>
</tr>
<tr>
<td>5.247</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1329_s/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][B]</td>
<td>fir_guide_b/mult_969276_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C50[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][A]</td>
<td>fir_guide_b/mult_969276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][B]</td>
<td>fir_guide_b/mult_969276_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[2][A]</td>
<td>fir_guide_b/mult_969276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.562</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>6.498</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[1][B]</td>
<td>fir_guide_b/mult_969277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>6.948</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C46[2][A]</td>
<td>fir_guide_b/mult_969277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>6.988</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>6.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[2][B]</td>
<td>fir_guide_b/mult_969277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.028</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C47[0][A]</td>
<td>fir_guide_b/mult_969277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.223</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>7.898</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[2][B]</td>
<td>fir_guide_b/mult_969278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>8.482</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>9.403</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C51[0][A]</td>
<td>fir_guide_b/mult_969279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>9.853</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C51[0][B]</td>
<td>fir_guide_b/mult_969279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>10.997</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C45[2][A]</td>
<td>fir_guide_b/mult_969280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>11.581</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.912</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C47[1][B]</td>
<td>fir_guide_b/mult_969281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C47[2][A]</td>
<td>fir_guide_b/mult_969281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.557</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.100</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C47[1][B]</td>
<td>fir_guide_b/mult_969282_DOUT_3_s/I0</td>
</tr>
<tr>
<td>14.550</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>14.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C47[2][A]</td>
<td>fir_guide_b/mult_969282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>15.839</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][B]</td>
<td>fir_guide_b/mult_969283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.423</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.098</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[1][A]</td>
<td>fir_guide_b/mult_969284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.548</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C47[1][B]</td>
<td>fir_guide_b/mult_969284_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.588</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td>fir_guide_b/mult_969284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.628</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td>fir_guide_b/mult_969284_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>17.865</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.794</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C55[2][A]</td>
<td>fir_guide_b/mult_969285_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.244</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>19.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C55[2][B]</td>
<td>fir_guide_b/mult_969285_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.481</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.625</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[2][A]</td>
<td>fir_guide_b/mult_969286_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C56[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C56[2][B]</td>
<td>fir_guide_b/mult_969286_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.312</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C56[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>22.192</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C55[2][A]</td>
<td>fir_guide_b/mult_969287_DOUT_4_s/I0</td>
</tr>
<tr>
<td>22.642</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C55[2][B]</td>
<td>fir_guide_b/mult_969287_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.682</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C56[0][A]</td>
<td>fir_guide_b/mult_969287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.877</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>24.106</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C49[2][B]</td>
<td>fir_guide_b/mult_969288_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.690</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969288_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>25.104</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>fir_guide_b/mult_969289_DOUT_4_s/I0</td>
</tr>
<tr>
<td>25.554</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>25.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>fir_guide_b/mult_969289_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>25.791</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>27.274</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C66[2][A]</td>
<td>fir_guide_b/mult_969290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>27.858</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C66[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>29.385</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C51[1][B]</td>
<td>fir_guide_b/mult_969291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>29.835</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>29.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C51[2][A]</td>
<td>fir_guide_b/mult_969291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>30.030</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.334</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>fir_guide_b/mult_969292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.784</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>fir_guide_b/mult_969292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.979</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.752</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C48[0][B]</td>
<td>fir_guide_b/mult_969293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.336</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.903</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>fir_guide_b/mult_969294_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.487</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969294_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>35.670</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C55[0][B]</td>
<td>fir_guide_b/mult_969295_DOUT_1_s/I0</td>
</tr>
<tr>
<td>36.254</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C55[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969295_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.357</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C45[1][A]</td>
<td>fir_guide_b/n1309_s/I0</td>
</tr>
<tr>
<td>37.807</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1309_s/COUT</td>
</tr>
<tr>
<td>37.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[1][B]</td>
<td>fir_guide_b/mult_969296_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>38.044</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C45[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969296_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>38.765</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>fir_guide_b/n1308_s5/I0</td>
</tr>
<tr>
<td>39.178</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1308_s5/F</td>
</tr>
<tr>
<td>39.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">fir_guide_b/mout[6]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>1.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>fir_guide_b/mout[6]_22_s0/CLK</td>
</tr>
<tr>
<td>11.920</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fir_guide_b/mout[6]_22_s0</td>
</tr>
<tr>
<td>11.870</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>fir_guide_b/mout[6]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.274, 38.556%; route: 22.441, 60.617%; tC2Q: 0.306, 0.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.955, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_1/mout[7]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.490</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R7C86[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>5.033</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][B]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_4_s/I0</td>
</tr>
<tr>
<td>5.483</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C58[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C58[1][A]</td>
<td>fir_guide_audio_6_1/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.678</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970276_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>6.436</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>6.857</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>7.848</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C73[0][B]</td>
<td>fir_guide_audio_6_1/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.085</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C73[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>8.808</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.040</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.370</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td>fir_guide_audio_6_1/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.607</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C76[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.955</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C71[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>13.176</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C71[0][B]</td>
<td>fir_guide_audio_6_1/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>13.413</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R33C71[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>13.693</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.903</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.742</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.979</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.411</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.621</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][A]</td>
<td>fir_guide_audio_6_1/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.335</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C73[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.465</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>16.697</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C73[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td>fir_guide_audio_6_1/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>17.455</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C72[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>17.863</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.095</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>19.972</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C81[1][B]</td>
<td>fir_guide_audio_6_1/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.209</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C81[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.319</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.625</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C74[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.825</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.020</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.231</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.419</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>27.098</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.339</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>28.155</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>28.387</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C75[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>29.571</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[0][A]</td>
<td>fir_guide_audio_6_1/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.766</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C91[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.620</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>30.852</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C75[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.122</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td>fir_guide_audio_6_1/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.359</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C91[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.233</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.421</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C73[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.754</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C91[2][A]</td>
<td>fir_guide_audio_6_1/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.949</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C91[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.805</td>
<td>2.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C74[3][A]</td>
<td>fir_guide_audio_6_1/mult_970291_DOUT_3_s1/I3</td>
</tr>
<tr>
<td>38.222</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C74[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970291_DOUT_3_s1/F</td>
</tr>
<tr>
<td>38.812</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C74[3][B]</td>
<td>fir_guide_audio_6_1/mult_970291_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>39.044</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C74[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_1/mult_970291_DOUT_3_s0/F</td>
</tr>
<tr>
<td>39.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C74[3][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_1/mout[7]_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.153</td>
<td>2.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C74[3][B]</td>
<td>fir_guide_audio_6_1/mout[7]_19_s0/CLK</td>
</tr>
<tr>
<td>12.107</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C74[3][B]</td>
<td>fir_guide_audio_6_1/mout[7]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.013, 19.026%; route: 29.541, 80.144%; tC2Q: 0.306, 0.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_a_b[7]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_b/mout[6]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>coef_a_b[7]_7_s1/CLK</td>
</tr>
<tr>
<td>2.463</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">coef_a_b[7]_7_s1/Q</td>
</tr>
<tr>
<td>4.317</td>
<td>1.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[3][A]</td>
<td>fir_guide_b/mult_969_s307/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C49[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969_s307/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][A]</td>
<td>fir_guide_b/n1329_s/I0</td>
</tr>
<tr>
<td>5.247</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1329_s/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][B]</td>
<td>fir_guide_b/mult_969276_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C50[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][A]</td>
<td>fir_guide_b/mult_969276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][B]</td>
<td>fir_guide_b/mult_969276_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[2][A]</td>
<td>fir_guide_b/mult_969276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.562</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>6.498</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[1][B]</td>
<td>fir_guide_b/mult_969277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>6.948</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C46[2][A]</td>
<td>fir_guide_b/mult_969277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>6.988</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>6.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[2][B]</td>
<td>fir_guide_b/mult_969277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.028</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C47[0][A]</td>
<td>fir_guide_b/mult_969277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.223</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>7.898</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[2][B]</td>
<td>fir_guide_b/mult_969278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>8.482</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>9.403</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C51[0][A]</td>
<td>fir_guide_b/mult_969279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>9.853</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C51[0][B]</td>
<td>fir_guide_b/mult_969279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>10.997</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C45[2][A]</td>
<td>fir_guide_b/mult_969280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>11.581</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.912</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C47[1][B]</td>
<td>fir_guide_b/mult_969281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C47[2][A]</td>
<td>fir_guide_b/mult_969281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.557</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.100</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C47[1][B]</td>
<td>fir_guide_b/mult_969282_DOUT_3_s/I0</td>
</tr>
<tr>
<td>14.550</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>14.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C47[2][A]</td>
<td>fir_guide_b/mult_969282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>15.839</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][B]</td>
<td>fir_guide_b/mult_969283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.423</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.098</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[1][A]</td>
<td>fir_guide_b/mult_969284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.548</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C47[1][B]</td>
<td>fir_guide_b/mult_969284_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.588</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td>fir_guide_b/mult_969284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.628</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td>fir_guide_b/mult_969284_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>17.865</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.794</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C55[2][A]</td>
<td>fir_guide_b/mult_969285_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.244</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>19.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C55[2][B]</td>
<td>fir_guide_b/mult_969285_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.481</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.625</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[2][A]</td>
<td>fir_guide_b/mult_969286_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C56[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C56[2][B]</td>
<td>fir_guide_b/mult_969286_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.312</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C56[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>22.192</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C55[2][A]</td>
<td>fir_guide_b/mult_969287_DOUT_4_s/I0</td>
</tr>
<tr>
<td>22.642</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C55[2][B]</td>
<td>fir_guide_b/mult_969287_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.682</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C56[0][A]</td>
<td>fir_guide_b/mult_969287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.877</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>24.106</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C49[2][B]</td>
<td>fir_guide_b/mult_969288_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.690</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969288_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>25.104</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>fir_guide_b/mult_969289_DOUT_4_s/I0</td>
</tr>
<tr>
<td>25.554</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>25.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>fir_guide_b/mult_969289_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>25.791</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>27.274</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C66[2][A]</td>
<td>fir_guide_b/mult_969290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>27.858</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C66[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>29.385</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C51[1][B]</td>
<td>fir_guide_b/mult_969291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>29.835</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>29.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C51[2][A]</td>
<td>fir_guide_b/mult_969291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>30.030</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.334</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>fir_guide_b/mult_969292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.784</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>fir_guide_b/mult_969292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.979</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.752</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C48[0][B]</td>
<td>fir_guide_b/mult_969293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.336</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.903</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>fir_guide_b/mult_969294_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.487</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969294_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>35.670</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C55[0][B]</td>
<td>fir_guide_b/mult_969295_DOUT_1_s/I0</td>
</tr>
<tr>
<td>36.254</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C55[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969295_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.357</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C45[1][A]</td>
<td>fir_guide_b/n1309_s/I0</td>
</tr>
<tr>
<td>37.807</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1309_s/COUT</td>
</tr>
<tr>
<td>37.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C45[1][B]</td>
<td>fir_guide_b/mult_969296_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>38.044</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C45[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969296_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>38.172</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>fir_guide_b/n1307_s3/I0</td>
</tr>
<tr>
<td>38.589</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1307_s3/F</td>
</tr>
<tr>
<td>38.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" font-weight:bold;">fir_guide_b/mout[6]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>11.963</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>fir_guide_b/mout[6]_23_s0/CLK</td>
</tr>
<tr>
<td>11.928</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fir_guide_b/mout[6]_23_s0</td>
</tr>
<tr>
<td>11.877</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>fir_guide_b/mout[6]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.278, 39.191%; route: 21.848, 59.969%; tC2Q: 0.306, 0.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_0/mout[7]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.466</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>4.580</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>5.030</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.070</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.110</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>5.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>5.347</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>6.497</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_5_s0/I2</td>
</tr>
<tr>
<td>6.895</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>8.009</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C41[1][B]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.250</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>9.429</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.735</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.298</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.493</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>10.927</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>11.490</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>11.727</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>12.604</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.021</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.105</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>14.671</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.088</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>15.911</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.106</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.642</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>17.059</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>18.093</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>18.545</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>20.063</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.300</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.519</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.936</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.546</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.045</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.462</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>26.381</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>26.618</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.453</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>27.685</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>28.612</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>28.853</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.188</td>
<td>0.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>29.520</td>
<td>0.332</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>30.039</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.276</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.064</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>31.477</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.554</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.749</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.512</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.929</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.768</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.963</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>35.275</td>
<td>0.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970290_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>35.507</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970290_DOUT_5_s0/F</td>
</tr>
<tr>
<td>36.220</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C33[1][B]</td>
<td>fir_guide_audio_6_0/mult_970290_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.461</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970290_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.626</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>fir_guide_audio_6_0/mult_970291_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>37.043</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970291_DOUT_5_s0/F</td>
</tr>
<tr>
<td>37.730</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970291_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>37.967</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R35C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970291_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>38.097</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td>fir_guide_audio_6_0/mult_970294_DOUT_3_s4/I3</td>
</tr>
<tr>
<td>38.510</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970294_DOUT_3_s4/F</td>
</tr>
<tr>
<td>38.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_0/mout[7]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.179</td>
<td>2.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td>fir_guide_audio_6_0/mout[7]_22_s0/CLK</td>
</tr>
<tr>
<td>12.128</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C36[2][A]</td>
<td>fir_guide_audio_6_0/mout[7]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.077, 27.722%; route: 25.967, 71.436%; tC2Q: 0.306, 0.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.178, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_1/mout[7]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C86[1][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_2_s0/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C64[0][A]</td>
<td>fir_guide_audio_7_1/mult_970277_DOUT_1_s/I1</td>
</tr>
<tr>
<td>6.017</td>
<td>0.394</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C64[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970277_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_970277_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>6.560</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[0][A]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>7.010</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C62[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C62[0][B]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C62[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.090</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>7.633</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C61[1][A]</td>
<td>fir_guide_audio_7_1/mult_970279_DOUT_3_s/I0</td>
</tr>
<tr>
<td>8.083</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970279_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C61[1][B]</td>
<td>fir_guide_audio_7_1/mult_970279_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.320</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>9.483</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C56[1][A]</td>
<td>fir_guide_audio_7_1/mult_970280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970280_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C56[1][B]</td>
<td>fir_guide_audio_7_1/mult_970280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>10.170</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.694</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C60[1][A]</td>
<td>fir_guide_audio_7_1/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C60[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.472</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_2_s/I1</td>
</tr>
<tr>
<td>12.866</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>12.906</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.143</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.738</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C66[1][A]</td>
<td>fir_guide_audio_7_1/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.188</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C66[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970283_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>15.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C66[1][B]</td>
<td>fir_guide_audio_7_1/mult_970283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C66[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>17.376</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C58[1][A]</td>
<td>fir_guide_audio_7_1/mult_970284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>17.826</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C58[1][B]</td>
<td>fir_guide_audio_7_1/mult_970284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.063</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>19.046</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970285_DOUT_3_s/I0</td>
</tr>
<tr>
<td>19.496</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970285_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>19.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>19.733</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970285_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.759</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C52[1][A]</td>
<td>fir_guide_audio_7_1/mult_970286_DOUT_3_s/I0</td>
</tr>
<tr>
<td>21.209</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970286_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>21.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C52[1][B]</td>
<td>fir_guide_audio_7_1/mult_970286_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.446</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C52[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.513</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C59[1][A]</td>
<td>fir_guide_audio_7_1/mult_970287_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.963</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C59[1][B]</td>
<td>fir_guide_audio_7_1/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>23.200</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970287_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.311</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C51[2][B]</td>
<td>fir_guide_audio_7_1/mult_970288_DOUT_3_s/I0</td>
</tr>
<tr>
<td>24.895</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970288_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.113</td>
<td>1.218</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_2_s/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.547</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.784</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>28.327</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_970290_DOUT_3_s/I0</td>
</tr>
<tr>
<td>28.777</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970290_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>28.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C64[1][B]</td>
<td>fir_guide_audio_7_1/mult_970290_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.014</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C64[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.108</td>
<td>2.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C56[1][A]</td>
<td>fir_guide_audio_7_1/mult_970291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.558</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C56[1][B]</td>
<td>fir_guide_audio_7_1/mult_970291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.795</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.121</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C54[1][A]</td>
<td>fir_guide_audio_7_1/mult_970292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>32.571</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>32.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C54[1][B]</td>
<td>fir_guide_audio_7_1/mult_970292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.808</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.527</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.977</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970293_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>33.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970293_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.214</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970293_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.266</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C55[1][A]</td>
<td>fir_guide_audio_7_1/mult_970294_DOUT_3_s/I0</td>
</tr>
<tr>
<td>35.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C55[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970294_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>35.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C55[1][B]</td>
<td>fir_guide_audio_7_1/mult_970294_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.957</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C55[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970294_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>37.850</td>
<td>1.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C90[3][B]</td>
<td>fir_guide_audio_7_1/mult_970297_DOUT_1_s3/I3</td>
</tr>
<tr>
<td>38.267</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C90[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970297_DOUT_1_s3/F</td>
</tr>
<tr>
<td>38.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C90[3][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_1/mout[7]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.148</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C90[3][B]</td>
<td>fir_guide_audio_7_1/mout[7]_23_s0/CLK</td>
</tr>
<tr>
<td>12.097</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C90[3][B]</td>
<td>fir_guide_audio_7_1/mout[7]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>38</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.573, 34.845%; route: 23.216, 64.341%; tC2Q: 0.294, 0.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_1/mout[7]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C86[1][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_2_s0/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C64[0][A]</td>
<td>fir_guide_audio_7_1/mult_970277_DOUT_1_s/I1</td>
</tr>
<tr>
<td>6.017</td>
<td>0.394</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C64[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970277_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_970277_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>6.560</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[0][A]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>7.010</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C62[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C62[0][B]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C62[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.090</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>7.633</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C61[1][A]</td>
<td>fir_guide_audio_7_1/mult_970279_DOUT_3_s/I0</td>
</tr>
<tr>
<td>8.083</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970279_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C61[1][B]</td>
<td>fir_guide_audio_7_1/mult_970279_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.320</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>9.483</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C56[1][A]</td>
<td>fir_guide_audio_7_1/mult_970280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970280_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C56[1][B]</td>
<td>fir_guide_audio_7_1/mult_970280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>10.170</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.694</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C60[1][A]</td>
<td>fir_guide_audio_7_1/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C60[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.472</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_2_s/I1</td>
</tr>
<tr>
<td>12.866</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>12.906</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.143</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.738</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C66[1][A]</td>
<td>fir_guide_audio_7_1/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.188</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C66[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970283_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>15.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C66[1][B]</td>
<td>fir_guide_audio_7_1/mult_970283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C66[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>17.376</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C58[1][A]</td>
<td>fir_guide_audio_7_1/mult_970284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>17.826</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C58[1][B]</td>
<td>fir_guide_audio_7_1/mult_970284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.063</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>19.046</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970285_DOUT_3_s/I0</td>
</tr>
<tr>
<td>19.496</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970285_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>19.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>19.733</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970285_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.759</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C52[1][A]</td>
<td>fir_guide_audio_7_1/mult_970286_DOUT_3_s/I0</td>
</tr>
<tr>
<td>21.209</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970286_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>21.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C52[1][B]</td>
<td>fir_guide_audio_7_1/mult_970286_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.446</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C52[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.513</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C59[1][A]</td>
<td>fir_guide_audio_7_1/mult_970287_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.963</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C59[1][B]</td>
<td>fir_guide_audio_7_1/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>23.200</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970287_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.311</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C51[2][B]</td>
<td>fir_guide_audio_7_1/mult_970288_DOUT_3_s/I0</td>
</tr>
<tr>
<td>24.895</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970288_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.113</td>
<td>1.218</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_2_s/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.547</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.784</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>28.327</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_970290_DOUT_3_s/I0</td>
</tr>
<tr>
<td>28.777</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970290_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>28.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C64[1][B]</td>
<td>fir_guide_audio_7_1/mult_970290_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.014</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C64[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.108</td>
<td>2.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C56[1][A]</td>
<td>fir_guide_audio_7_1/mult_970291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.558</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C56[1][B]</td>
<td>fir_guide_audio_7_1/mult_970291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.795</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.121</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C54[1][A]</td>
<td>fir_guide_audio_7_1/mult_970292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>32.571</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>32.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C54[1][B]</td>
<td>fir_guide_audio_7_1/mult_970292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.808</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.527</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.111</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.055</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C55[0][B]</td>
<td>fir_guide_audio_7_1/mult_970294_DOUT_2_s/I1</td>
</tr>
<tr>
<td>35.511</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C55[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970294_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.829</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C90[3][A]</td>
<td>fir_guide_audio_7_1/mult_970295_DOUT_1_s0/I1</td>
</tr>
<tr>
<td>38.227</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C90[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970295_DOUT_1_s0/F</td>
</tr>
<tr>
<td>38.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C90[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_1/mout[7]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.153</td>
<td>2.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C90[3][A]</td>
<td>fir_guide_audio_7_1/mout[7]_21_s0/CLK</td>
</tr>
<tr>
<td>12.102</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C90[3][A]</td>
<td>fir_guide_audio_7_1/mout[7]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.216, 33.893%; route: 23.533, 65.291%; tC2Q: 0.294, 0.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.152, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_a_b[7]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_b/mout[6]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>coef_a_b[7]_7_s1/CLK</td>
</tr>
<tr>
<td>2.463</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">coef_a_b[7]_7_s1/Q</td>
</tr>
<tr>
<td>4.317</td>
<td>1.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[3][A]</td>
<td>fir_guide_b/mult_969_s307/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C49[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969_s307/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][A]</td>
<td>fir_guide_b/n1329_s/I0</td>
</tr>
<tr>
<td>5.247</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1329_s/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][B]</td>
<td>fir_guide_b/mult_969276_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C50[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][A]</td>
<td>fir_guide_b/mult_969276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][B]</td>
<td>fir_guide_b/mult_969276_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[2][A]</td>
<td>fir_guide_b/mult_969276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.562</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>6.498</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[1][B]</td>
<td>fir_guide_b/mult_969277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>6.948</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C46[2][A]</td>
<td>fir_guide_b/mult_969277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>6.988</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>6.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[2][B]</td>
<td>fir_guide_b/mult_969277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.028</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C47[0][A]</td>
<td>fir_guide_b/mult_969277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.223</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>7.898</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[2][B]</td>
<td>fir_guide_b/mult_969278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>8.482</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>9.403</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C51[0][A]</td>
<td>fir_guide_b/mult_969279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>9.853</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C51[0][B]</td>
<td>fir_guide_b/mult_969279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>10.997</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C45[2][A]</td>
<td>fir_guide_b/mult_969280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>11.581</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.912</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C47[1][B]</td>
<td>fir_guide_b/mult_969281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C47[2][A]</td>
<td>fir_guide_b/mult_969281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.557</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.100</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C47[1][B]</td>
<td>fir_guide_b/mult_969282_DOUT_3_s/I0</td>
</tr>
<tr>
<td>14.550</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>14.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C47[2][A]</td>
<td>fir_guide_b/mult_969282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>15.839</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][B]</td>
<td>fir_guide_b/mult_969283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.423</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.098</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[1][A]</td>
<td>fir_guide_b/mult_969284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.548</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C47[1][B]</td>
<td>fir_guide_b/mult_969284_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.588</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td>fir_guide_b/mult_969284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.628</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td>fir_guide_b/mult_969284_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>17.865</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.794</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C55[2][A]</td>
<td>fir_guide_b/mult_969285_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.244</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>19.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C55[2][B]</td>
<td>fir_guide_b/mult_969285_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.481</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.625</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[2][A]</td>
<td>fir_guide_b/mult_969286_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C56[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C56[2][B]</td>
<td>fir_guide_b/mult_969286_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.312</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C56[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>22.192</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C55[2][A]</td>
<td>fir_guide_b/mult_969287_DOUT_4_s/I0</td>
</tr>
<tr>
<td>22.642</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C55[2][B]</td>
<td>fir_guide_b/mult_969287_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.682</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C56[0][A]</td>
<td>fir_guide_b/mult_969287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.877</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>24.106</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C49[2][B]</td>
<td>fir_guide_b/mult_969288_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.690</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969288_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>25.104</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>fir_guide_b/mult_969289_DOUT_4_s/I0</td>
</tr>
<tr>
<td>25.554</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>25.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>fir_guide_b/mult_969289_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>25.791</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>27.274</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C66[2][A]</td>
<td>fir_guide_b/mult_969290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>27.858</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C66[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>29.385</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C51[1][B]</td>
<td>fir_guide_b/mult_969291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>29.835</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>29.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C51[2][A]</td>
<td>fir_guide_b/mult_969291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>30.030</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.334</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C46[0][B]</td>
<td>fir_guide_b/mult_969292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.784</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C46[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td>fir_guide_b/mult_969292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.979</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.752</td>
<td>0.773</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C48[0][B]</td>
<td>fir_guide_b/mult_969293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.336</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C48[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.903</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[1][A]</td>
<td>fir_guide_b/mult_969294_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.487</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C46[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969294_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>35.670</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C55[0][B]</td>
<td>fir_guide_b/mult_969295_DOUT_1_s/I0</td>
</tr>
<tr>
<td>36.254</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C55[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969295_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.357</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C45[1][A]</td>
<td>fir_guide_b/n1309_s/I0</td>
</tr>
<tr>
<td>37.941</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1309_s/SUM</td>
</tr>
<tr>
<td>37.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" font-weight:bold;">fir_guide_b/mout[6]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>11.969</td>
<td>1.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>fir_guide_b/mout[6]_21_s0/CLK</td>
</tr>
<tr>
<td>11.934</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fir_guide_b/mout[6]_21_s0</td>
</tr>
<tr>
<td>11.883</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>fir_guide_b/mout[6]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.758, 38.447%; route: 21.720, 60.698%; tC2Q: 0.306, 0.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_1/mout[7]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][A]</td>
<td>fir_guide_low_adc_b/add_reg[7]_2_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C86[1][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_b/add_reg[7]_2_s0/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C64[0][A]</td>
<td>fir_guide_audio_7_1/mult_970277_DOUT_1_s/I1</td>
</tr>
<tr>
<td>6.017</td>
<td>0.394</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C64[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970277_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>6.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_970277_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>6.560</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[0][A]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>7.010</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C62[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>7.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C62[0][B]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C62[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.090</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>7.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970278_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>7.633</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C61[1][A]</td>
<td>fir_guide_audio_7_1/mult_970279_DOUT_3_s/I0</td>
</tr>
<tr>
<td>8.083</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970279_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>8.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C61[1][B]</td>
<td>fir_guide_audio_7_1/mult_970279_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>8.320</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>9.483</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C56[1][A]</td>
<td>fir_guide_audio_7_1/mult_970280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C56[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970280_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C56[1][B]</td>
<td>fir_guide_audio_7_1/mult_970280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>10.170</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C56[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.694</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C60[1][A]</td>
<td>fir_guide_audio_7_1/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C60[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.472</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[0][B]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_2_s/I1</td>
</tr>
<tr>
<td>12.866</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>12.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][A]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>12.906</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C63[1][B]</td>
<td>fir_guide_audio_7_1/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.143</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C63[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.738</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C66[1][A]</td>
<td>fir_guide_audio_7_1/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.188</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C66[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970283_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>15.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C66[1][B]</td>
<td>fir_guide_audio_7_1/mult_970283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C66[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>17.376</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C58[1][A]</td>
<td>fir_guide_audio_7_1/mult_970284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>17.826</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C58[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C58[1][B]</td>
<td>fir_guide_audio_7_1/mult_970284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.063</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C58[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>19.046</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970285_DOUT_3_s/I0</td>
</tr>
<tr>
<td>19.496</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970285_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>19.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>19.733</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970285_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.759</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C52[1][A]</td>
<td>fir_guide_audio_7_1/mult_970286_DOUT_3_s/I0</td>
</tr>
<tr>
<td>21.209</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C52[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970286_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>21.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C52[1][B]</td>
<td>fir_guide_audio_7_1/mult_970286_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.446</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C52[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.513</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C59[1][A]</td>
<td>fir_guide_audio_7_1/mult_970287_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.963</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C59[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C59[1][B]</td>
<td>fir_guide_audio_7_1/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>23.200</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C59[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970287_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.311</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C51[2][B]</td>
<td>fir_guide_audio_7_1/mult_970288_DOUT_3_s/I0</td>
</tr>
<tr>
<td>24.895</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970288_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.113</td>
<td>1.218</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[0][B]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_2_s/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][A]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>26.547</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C61[1][B]</td>
<td>fir_guide_audio_7_1/mult_970289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.784</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970289_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>28.327</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_970290_DOUT_3_s/I0</td>
</tr>
<tr>
<td>28.777</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970290_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>28.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C64[1][B]</td>
<td>fir_guide_audio_7_1/mult_970290_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.014</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C64[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.108</td>
<td>2.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C56[1][A]</td>
<td>fir_guide_audio_7_1/mult_970291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.558</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C56[1][B]</td>
<td>fir_guide_audio_7_1/mult_970291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.795</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C56[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.121</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C54[1][A]</td>
<td>fir_guide_audio_7_1/mult_970292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>32.571</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>32.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C54[1][B]</td>
<td>fir_guide_audio_7_1/mult_970292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.808</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.527</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_970293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.977</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970293_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>33.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_970293_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>34.214</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970293_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.266</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C55[1][A]</td>
<td>fir_guide_audio_7_1/mult_970294_DOUT_3_s/I0</td>
</tr>
<tr>
<td>35.850</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C55[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970294_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>37.740</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C90[3][A]</td>
<td>fir_guide_audio_7_1/mult_970296_DOUT_1_s4/I2</td>
</tr>
<tr>
<td>38.138</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C90[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_970296_DOUT_1_s4/F</td>
</tr>
<tr>
<td>38.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C90[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_1/mout[7]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.148</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C90[3][A]</td>
<td>fir_guide_audio_7_1/mout[7]_22_s0/CLK</td>
</tr>
<tr>
<td>12.097</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C90[3][A]</td>
<td>fir_guide_audio_7_1/mout[7]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.447, 34.619%; route: 23.213, 64.563%; tC2Q: 0.294, 0.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.148, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_audio_8_0/add_reg[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_0/mout[2]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>2.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>fir_guide_audio_8_0/add_reg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_0/add_reg[2]_0_s0/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C42[1][A]</td>
<td>fir_guide_audio_7_0/mult_965277_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.120</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965277_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C42[1][B]</td>
<td>fir_guide_audio_7_0/mult_965277_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C42[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965277_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>5.639</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>fir_guide_audio_7_0/mult_965278_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>6.037</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965278_DOUT_3_s0/F</td>
</tr>
<tr>
<td>7.262</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>fir_guide_audio_7_0/mult_965278_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.457</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>8.374</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>fir_guide_audio_7_0/mult_965279_DOUT_3_s0/I0</td>
</tr>
<tr>
<td>8.791</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965279_DOUT_3_s0/F</td>
</tr>
<tr>
<td>9.650</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>fir_guide_audio_7_0/mult_965279_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.449</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>fir_guide_audio_7_0/mult_965280_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>10.681</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965280_DOUT_3_s2/F</td>
</tr>
<tr>
<td>11.940</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C25[2][A]</td>
<td>fir_guide_audio_7_0/mult_965280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C25[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.819</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td>fir_guide_audio_7_0/mult_965281_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>13.217</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965281_DOUT_3_s2/F</td>
</tr>
<tr>
<td>14.152</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C25[2][A]</td>
<td>fir_guide_audio_7_0/mult_965281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>14.347</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C25[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.875</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td>fir_guide_audio_7_0/mult_965282_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>15.107</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965282_DOUT_3_s2/F</td>
</tr>
<tr>
<td>15.670</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>fir_guide_audio_7_0/mult_965282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.865</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>16.299</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[3][A]</td>
<td>fir_guide_audio_7_0/mult_965283_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>16.716</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965283_DOUT_3_s2/F</td>
</tr>
<tr>
<td>17.585</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>fir_guide_audio_7_0/mult_965283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>18.134</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td>fir_guide_audio_7_0/mult_965284_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>18.503</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965284_DOUT_3_s2/F</td>
</tr>
<tr>
<td>19.372</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C27[1][A]</td>
<td>fir_guide_audio_7_0/mult_965284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>19.567</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C27[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.359</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td>fir_guide_audio_7_0/mult_965285_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>20.691</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965285_DOUT_3_s2/F</td>
</tr>
<tr>
<td>21.210</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C34[1][B]</td>
<td>fir_guide_audio_7_0/mult_965285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.447</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965285_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.729</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>fir_guide_audio_7_0/mult_965286_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>22.061</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965286_DOUT_3_s2/F</td>
</tr>
<tr>
<td>22.732</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[1][B]</td>
<td>fir_guide_audio_7_0/mult_965286_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.969</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>23.253</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][B]</td>
<td>fir_guide_audio_7_0/mult_965287_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>23.585</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965287_DOUT_3_s2/F</td>
</tr>
<tr>
<td>24.424</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C34[0][A]</td>
<td>fir_guide_audio_7_0/mult_965287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>24.619</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965287_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.899</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>fir_guide_audio_7_0/mult_965288_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>25.297</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965288_DOUT_3_s2/F</td>
</tr>
<tr>
<td>25.968</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>fir_guide_audio_7_0/mult_965288_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.163</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965288_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>26.731</td>
<td>0.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>fir_guide_audio_7_0/mult_965289_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>26.963</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965289_DOUT_3_s2/F</td>
</tr>
<tr>
<td>27.502</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C35[1][B]</td>
<td>fir_guide_audio_7_0/mult_965289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.739</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965289_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>28.023</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>fir_guide_audio_7_0/mult_965290_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>28.392</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965290_DOUT_3_s2/F</td>
</tr>
<tr>
<td>28.911</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[0][B]</td>
<td>fir_guide_audio_7_0/mult_965290_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.148</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C33[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>29.278</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>fir_guide_audio_7_0/mult_965291_DOUT_3_s0/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965291_DOUT_3_s0/F</td>
</tr>
<tr>
<td>30.611</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C23[1][B]</td>
<td>fir_guide_audio_7_0/mult_965291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>30.848</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.128</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td>fir_guide_audio_7_0/mult_965292_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>31.526</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965292_DOUT_3_s0/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C24[2][A]</td>
<td>fir_guide_audio_7_0/mult_965292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.256</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C24[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.418</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][B]</td>
<td>fir_guide_audio_7_0/mult_965293_DOUT_3_s0/I2</td>
</tr>
<tr>
<td>33.750</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965293_DOUT_3_s0/F</td>
</tr>
<tr>
<td>34.893</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][A]</td>
<td>fir_guide_audio_7_0/mult_965293_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.088</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965293_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.468</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>fir_guide_audio_7_0/mult_965294_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>35.774</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965294_DOUT_3_s0/F</td>
</tr>
<tr>
<td>36.708</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>fir_guide_audio_7_0/mult_965294_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>36.903</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965294_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>37.427</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>fir_guide_audio_7_0/mult_965296_DOUT_2_s3/I3</td>
</tr>
<tr>
<td>37.759</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965296_DOUT_2_s3/F</td>
</tr>
<tr>
<td>37.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_0/mout[2]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.200</td>
<td>2.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>fir_guide_audio_7_0/mout[2]_23_s0/CLK</td>
</tr>
<tr>
<td>12.149</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>fir_guide_audio_7_0/mout[2]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>38</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.178, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.478, 29.448%; route: 24.809, 69.725%; tC2Q: 0.294, 0.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.199, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_0/mout[7]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.466</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>4.580</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>5.030</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.070</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.110</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>5.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>5.347</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>6.497</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_5_s0/I2</td>
</tr>
<tr>
<td>6.895</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>8.009</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C41[1][B]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.250</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>9.429</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.735</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.298</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.493</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>10.927</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>11.490</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>11.727</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>12.604</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.021</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.105</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>14.671</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.088</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>15.911</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.106</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.642</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>17.059</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>18.093</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>18.545</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>20.063</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.300</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.519</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.936</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.546</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.045</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.462</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>26.381</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>26.618</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.453</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>27.685</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>28.612</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>28.853</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.188</td>
<td>0.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>29.520</td>
<td>0.332</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>30.039</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.276</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.064</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>31.477</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.554</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.749</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.512</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.929</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.768</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.963</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>35.275</td>
<td>0.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970290_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>35.507</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970290_DOUT_5_s0/F</td>
</tr>
<tr>
<td>36.220</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C33[1][B]</td>
<td>fir_guide_audio_6_0/mult_970290_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.457</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C33[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970290_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.723</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[3][B]</td>
<td>fir_guide_audio_6_0/mult_970294_DOUT_3_s6/I3</td>
</tr>
<tr>
<td>37.121</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970294_DOUT_3_s6/F</td>
</tr>
<tr>
<td>37.251</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970293_DOUT_3_s0/I2</td>
</tr>
<tr>
<td>37.620</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970293_DOUT_3_s0/F</td>
</tr>
<tr>
<td>37.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_0/mout[7]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.179</td>
<td>2.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>fir_guide_audio_6_0/mout[7]_21_s0/CLK</td>
</tr>
<tr>
<td>12.128</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>fir_guide_audio_6_0/mout[7]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.773, 27.561%; route: 25.381, 71.576%; tC2Q: 0.306, 0.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.178, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_6_0/mout[7]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][B]</td>
<td>fir_guide_low_adc_a/add_reg[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.466</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R31C43[2][B]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_a/add_reg[7]_0_s0/Q</td>
</tr>
<tr>
<td>4.580</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[0][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>5.030</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C54[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C54[0][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.070</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C54[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>5.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][A]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>5.110</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>5.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C54[1][B]</td>
<td>fir_guide_audio_6_0/mult_970276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>5.347</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R23C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>6.497</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_5_s0/I2</td>
</tr>
<tr>
<td>6.895</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_5_s0/F</td>
</tr>
<tr>
<td>8.009</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C41[1][B]</td>
<td>fir_guide_audio_6_0/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>8.250</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>9.429</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>9.735</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_5_s0/F</td>
</tr>
<tr>
<td>10.298</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>fir_guide_audio_6_0/mult_970278_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>10.493</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>10.927</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_5_s0/F</td>
</tr>
<tr>
<td>11.490</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td>fir_guide_audio_6_0/mult_970279_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>11.727</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970279_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>12.604</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>13.021</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_5_s0/F</td>
</tr>
<tr>
<td>14.105</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>14.346</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>14.671</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>15.088</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C38[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_5_s0/F</td>
</tr>
<tr>
<td>15.911</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970281_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.106</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.642</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>17.059</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_5_s0/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td>fir_guide_audio_6_0/mult_970282_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>18.093</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970282_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>18.545</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>18.943</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_5_s0/F</td>
</tr>
<tr>
<td>20.063</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970283_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>20.300</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970283_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>21.519</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>21.936</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C37[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_5_s0/F</td>
</tr>
<tr>
<td>23.546</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td>fir_guide_audio_6_0/mult_970284_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.783</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970284_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.045</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>25.462</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_5_s0/F</td>
</tr>
<tr>
<td>26.381</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>fir_guide_audio_6_0/mult_970285_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>26.618</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970285_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.453</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>27.685</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_5_s0/F</td>
</tr>
<tr>
<td>28.612</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>fir_guide_audio_6_0/mult_970286_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>28.853</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970286_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.188</td>
<td>0.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>29.520</td>
<td>0.332</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_5_s0/F</td>
</tr>
<tr>
<td>30.039</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>fir_guide_audio_6_0/mult_970287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.276</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.064</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_5_s0/I0</td>
</tr>
<tr>
<td>31.477</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_5_s0/F</td>
</tr>
<tr>
<td>32.554</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td>fir_guide_audio_6_0/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.749</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C44[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.512</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_5_s0/I1</td>
</tr>
<tr>
<td>33.929</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_5_s0/F</td>
</tr>
<tr>
<td>34.768</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>fir_guide_audio_6_0/mult_970289_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.963</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970289_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>35.425</td>
<td>0.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[3][B]</td>
<td>fir_guide_audio_6_0/mult_970294_DOUT_3_s5/I3</td>
</tr>
<tr>
<td>35.842</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C36[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970294_DOUT_3_s5/F</td>
</tr>
<tr>
<td>36.408</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td>fir_guide_audio_6_0/mult_970292_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>36.806</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_6_0/mult_970292_DOUT_3_s0/F</td>
</tr>
<tr>
<td>36.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_6_0/mout[7]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td>fir_guide_audio_6_0/mout[7]_20_s0/CLK</td>
</tr>
<tr>
<td>12.122</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C37[3][A]</td>
<td>fir_guide_audio_6_0/mout[7]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.160, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.352, 26.993%; route: 24.988, 72.124%; tC2Q: 0.306, 0.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_1/mout[0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C82[0][A]</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C82[0][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_1/add_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>4.314</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C89[0][A]</td>
<td>fir_guide_audio_7_1/mult_963276_DOUT_1_s/I0</td>
</tr>
<tr>
<td>4.764</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C89[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>4.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C89[0][B]</td>
<td>fir_guide_audio_7_1/mult_963276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C89[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963276_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>5.013</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C89[1][B]</td>
<td>fir_guide_audio_7_1/mult_963277_DOUT_1_s1/I1</td>
</tr>
<tr>
<td>5.426</td>
<td>0.413</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C89[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963277_DOUT_1_s1/F</td>
</tr>
<tr>
<td>6.539</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C90[2][A]</td>
<td>fir_guide_audio_7_1/mult_963277_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.734</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C90[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C64[0][A]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.895</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.935</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.392</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963279_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.842</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963279_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963279_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.037</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963279_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.930</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963280_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.380</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963280_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963280_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.575</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963280_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.314</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963281_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.898</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963281_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>13.609</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C67[0][A]</td>
<td>fir_guide_audio_7_1/mult_963282_DOUT_1_s/I0</td>
</tr>
<tr>
<td>14.059</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963282_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>14.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963282_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>14.296</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963282_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>16.731</td>
<td>2.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>fir_guide_audio_7_1/mult_963283_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.181</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963283_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>fir_guide_audio_7_1/mult_963283_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963283_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>18.164</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C90[0][A]</td>
<td>fir_guide_audio_7_1/mult_963284_DOUT_1_s/I0</td>
</tr>
<tr>
<td>18.615</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C90[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963284_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>18.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C90[0][B]</td>
<td>fir_guide_audio_7_1/mult_963284_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>18.855</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C90[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.842</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C66[0][A]</td>
<td>fir_guide_audio_7_1/mult_963285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.292</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C66[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963285_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963285_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>22.270</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C65[0][A]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_1_s/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C65[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>22.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C65[0][B]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>22.760</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C65[1][A]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.955</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.724</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963287_DOUT_2_s/I0</td>
</tr>
<tr>
<td>24.174</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963287_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>24.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963287_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>24.369</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963287_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>25.110</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C65[0][B]</td>
<td>fir_guide_audio_7_1/mult_963288_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.560</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963288_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C65[1][A]</td>
<td>fir_guide_audio_7_1/mult_963288_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>25.755</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963288_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963289_DOUT_2_s/I0</td>
</tr>
<tr>
<td>27.097</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963289_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>27.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963289_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>27.292</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963289_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.569</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963290_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.020</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963290_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C66[1][A]</td>
<td>fir_guide_audio_7_1/mult_963290_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>28.215</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C66[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963290_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>29.101</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_2_s/I0</td>
</tr>
<tr>
<td>29.552</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>29.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.592</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>29.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[1][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.632</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C67[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>29.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[2][A]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>29.672</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C67[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>29.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[2][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.913</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.428</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C62[2][A]</td>
<td>fir_guide_audio_7_1/mult_963292_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.878</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C62[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963292_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C62[2][B]</td>
<td>fir_guide_audio_7_1/mult_963292_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.115</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C62[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963292_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.643</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C64[2][A]</td>
<td>fir_guide_audio_7_1/mult_963293_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.227</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963293_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>34.641</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C64[1][B]</td>
<td>fir_guide_audio_7_1/mult_963294_DOUT_4_s/I1</td>
</tr>
<tr>
<td>35.097</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C64[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963294_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.261</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][B]</td>
<td>fir_guide_audio_7_1/mult_963297_DOUT_1_s3/I3</td>
</tr>
<tr>
<td>36.593</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963297_DOUT_1_s3/F</td>
</tr>
<tr>
<td>36.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_1/mout[0]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][B]</td>
<td>fir_guide_audio_7_1/mout[0]_23_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C88[3][B]</td>
<td>fir_guide_audio_7_1/mout[0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.749, 37.040%; route: 21.365, 62.071%; tC2Q: 0.306, 0.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_a_b[7]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_b/mout[7]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>coef_a_b[7]_7_s1/CLK</td>
</tr>
<tr>
<td>2.463</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">coef_a_b[7]_7_s1/Q</td>
</tr>
<tr>
<td>6.110</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[2][B]</td>
<td>fir_guide_b/mult_970_s311/I0</td>
</tr>
<tr>
<td>6.320</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C66[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970_s311/F</td>
</tr>
<tr>
<td>6.448</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C65[0][B]</td>
<td>fir_guide_b/mult_970276_DOUT_2_s/I1</td>
</tr>
<tr>
<td>6.842</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970276_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C65[1][A]</td>
<td>fir_guide_b/mult_970276_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.037</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970276_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>fir_guide_b/mult_970277_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.758</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>fir_guide_b/mult_970277_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>9.798</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>fir_guide_b/mult_970277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>fir_guide_b/mult_970277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.878</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>fir_guide_b/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.918</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>9.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>fir_guide_b/mult_970277_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.613</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C47[2][B]</td>
<td>fir_guide_b/mult_970278_DOUT_6_s/I0</td>
</tr>
<tr>
<td>11.197</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.323</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C47[2][A]</td>
<td>fir_guide_b/mult_970279_DOUT_5_s/I0</td>
</tr>
<tr>
<td>11.907</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>14.045</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C65[1][B]</td>
<td>fir_guide_b/mult_970280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>14.629</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C65[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>16.192</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>fir_guide_b/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.776</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.272</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C61[0][B]</td>
<td>fir_guide_b/mult_970282_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.722</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C61[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C61[1][A]</td>
<td>fir_guide_b/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.762</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C61[1][B]</td>
<td>fir_guide_b/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.999</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.272</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C51[2][A]</td>
<td>fir_guide_b/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.722</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970283_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C51[2][B]</td>
<td>fir_guide_b/mult_970283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.305</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C61[1][A]</td>
<td>fir_guide_b/mult_970284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.889</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970284_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.471</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C56[0][B]</td>
<td>fir_guide_b/mult_970285_DOUT_2_s/I0</td>
</tr>
<tr>
<td>24.055</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C56[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.609</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C62[0][A]</td>
<td>fir_guide_b/mult_970286_DOUT_1_s/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C62[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970286_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C62[0][B]</td>
<td>fir_guide_b/mult_970286_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.296</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C62[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970286_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.847</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[0][A]</td>
<td>fir_guide_b/mult_970287_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.297</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C47[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C47[0][B]</td>
<td>fir_guide_b/mult_970287_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>27.337</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>27.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[1][A]</td>
<td>fir_guide_b/mult_970287_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>27.377</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[1][B]</td>
<td>fir_guide_b/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.417</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[2][A]</td>
<td>fir_guide_b/mult_970287_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.608</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C47[1][B]</td>
<td>fir_guide_b/mult_970288_DOUT_4_s/I0</td>
</tr>
<tr>
<td>29.058</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970288_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>29.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C47[2][A]</td>
<td>fir_guide_b/mult_970288_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>29.098</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970288_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>29.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C47[2][B]</td>
<td>fir_guide_b/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.335</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.641</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C49[2][A]</td>
<td>fir_guide_b/mult_970289_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970289_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>30.611</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>fir_guide_b/mult_970290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>31.061</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970290_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>31.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[2][A]</td>
<td>fir_guide_b/mult_970290_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>31.256</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970290_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>31.534</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C49[1][B]</td>
<td>fir_guide_b/mult_970291_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.118</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C49[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.462</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C49[1][A]</td>
<td>fir_guide_b/mult_970292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>32.912</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>32.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C49[1][B]</td>
<td>fir_guide_b/mult_970292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.952</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C49[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970292_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C49[2][A]</td>
<td>fir_guide_b/mult_970292_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.992</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C49[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970292_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C49[2][B]</td>
<td>fir_guide_b/mult_970292_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.229</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C49[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970292_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.659</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C48[2][A]</td>
<td>fir_guide_b/mult_970293_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.243</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C48[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970293_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>34.743</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C47[1][B]</td>
<td>fir_guide_b/mult_970294_DOUT_4_s/I0</td>
</tr>
<tr>
<td>35.327</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970294_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.481</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C47[1][A]</td>
<td>fir_guide_b/mult_970295_DOUT_3_s/I0</td>
</tr>
<tr>
<td>36.065</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970295_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>36.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>fir_guide_b/mult_970297_DOUT_1_s3/I2</td>
</tr>
<tr>
<td>36.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970297_DOUT_1_s3/F</td>
</tr>
<tr>
<td>36.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td style=" font-weight:bold;">fir_guide_b/mout[7]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>11.978</td>
<td>1.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>fir_guide_b/mout[7]_23_s0/CLK</td>
</tr>
<tr>
<td>11.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fir_guide_b/mout[7]_23_s0</td>
</tr>
<tr>
<td>11.898</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C47[3][A]</td>
<td>fir_guide_b/mout[7]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.265, 38.852%; route: 20.571, 60.251%; tC2Q: 0.306, 0.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.978, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_1/mout[0]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C82[0][A]</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C82[0][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_1/add_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>4.314</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C89[0][A]</td>
<td>fir_guide_audio_7_1/mult_963276_DOUT_1_s/I0</td>
</tr>
<tr>
<td>4.764</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C89[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>4.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C89[0][B]</td>
<td>fir_guide_audio_7_1/mult_963276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C89[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963276_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>5.013</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C89[1][B]</td>
<td>fir_guide_audio_7_1/mult_963277_DOUT_1_s1/I1</td>
</tr>
<tr>
<td>5.426</td>
<td>0.413</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C89[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963277_DOUT_1_s1/F</td>
</tr>
<tr>
<td>6.539</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C90[2][A]</td>
<td>fir_guide_audio_7_1/mult_963277_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.734</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C90[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C64[0][A]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.895</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.935</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.392</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963279_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.842</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963279_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963279_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.037</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963279_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.930</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963280_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.380</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963280_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963280_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.575</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963280_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.314</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963281_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.898</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963281_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>13.609</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C67[0][A]</td>
<td>fir_guide_audio_7_1/mult_963282_DOUT_1_s/I0</td>
</tr>
<tr>
<td>14.059</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963282_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>14.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963282_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>14.296</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963282_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>16.731</td>
<td>2.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>fir_guide_audio_7_1/mult_963283_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.181</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963283_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>fir_guide_audio_7_1/mult_963283_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963283_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>18.164</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C90[0][A]</td>
<td>fir_guide_audio_7_1/mult_963284_DOUT_1_s/I0</td>
</tr>
<tr>
<td>18.615</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C90[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963284_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>18.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C90[0][B]</td>
<td>fir_guide_audio_7_1/mult_963284_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>18.855</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C90[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.842</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C66[0][A]</td>
<td>fir_guide_audio_7_1/mult_963285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.292</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C66[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963285_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963285_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>22.270</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C65[0][A]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_1_s/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C65[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>22.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C65[0][B]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>22.760</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C65[1][A]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.955</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.724</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963287_DOUT_2_s/I0</td>
</tr>
<tr>
<td>24.174</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963287_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>24.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963287_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>24.369</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963287_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>25.110</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C65[0][B]</td>
<td>fir_guide_audio_7_1/mult_963288_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.560</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963288_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C65[1][A]</td>
<td>fir_guide_audio_7_1/mult_963288_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>25.755</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963288_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963289_DOUT_2_s/I0</td>
</tr>
<tr>
<td>27.097</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963289_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>27.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963289_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>27.292</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963289_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.569</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963290_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.020</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963290_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C66[1][A]</td>
<td>fir_guide_audio_7_1/mult_963290_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>28.215</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C66[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963290_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>29.101</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_2_s/I0</td>
</tr>
<tr>
<td>29.552</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>29.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.592</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>29.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[1][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.833</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.288</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_963292_DOUT_3_s/I1</td>
</tr>
<tr>
<td>31.681</td>
<td>0.394</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_963292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.918</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.416</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963293_DOUT_3_s/I1</td>
</tr>
<tr>
<td>33.872</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>34.302</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963294_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.886</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963294_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>36.185</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[3][B]</td>
<td>fir_guide_audio_7_1/mult_963295_DOUT_1_s0/I1</td>
</tr>
<tr>
<td>36.517</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C88[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963295_DOUT_1_s0/F</td>
</tr>
<tr>
<td>36.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[3][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_1/mout[0]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.167</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[3][B]</td>
<td>fir_guide_audio_7_1/mout[0]_21_s0/CLK</td>
</tr>
<tr>
<td>12.116</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C88[3][B]</td>
<td>fir_guide_audio_7_1/mout[0]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.613, 36.725%; route: 21.425, 62.384%; tC2Q: 0.306, 0.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.168, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_a_b[7]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_b/mout[7]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>coef_a_b[7]_7_s1/CLK</td>
</tr>
<tr>
<td>2.463</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">coef_a_b[7]_7_s1/Q</td>
</tr>
<tr>
<td>6.110</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C66[2][B]</td>
<td>fir_guide_b/mult_970_s311/I0</td>
</tr>
<tr>
<td>6.320</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C66[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970_s311/F</td>
</tr>
<tr>
<td>6.448</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C65[0][B]</td>
<td>fir_guide_b/mult_970276_DOUT_2_s/I1</td>
</tr>
<tr>
<td>6.842</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970276_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C65[1][A]</td>
<td>fir_guide_b/mult_970276_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>7.037</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970276_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[0][B]</td>
<td>fir_guide_b/mult_970277_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.758</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[1][A]</td>
<td>fir_guide_b/mult_970277_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>9.798</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>fir_guide_b/mult_970277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.838</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>fir_guide_b/mult_970277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>9.878</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>9.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>fir_guide_b/mult_970277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>9.918</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>9.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>fir_guide_b/mult_970277_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>10.113</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970277_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>10.613</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C47[2][B]</td>
<td>fir_guide_b/mult_970278_DOUT_6_s/I0</td>
</tr>
<tr>
<td>11.197</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970278_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>11.323</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C47[2][A]</td>
<td>fir_guide_b/mult_970279_DOUT_5_s/I0</td>
</tr>
<tr>
<td>11.907</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>14.045</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C65[1][B]</td>
<td>fir_guide_b/mult_970280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>14.629</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C65[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>16.192</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>fir_guide_b/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.776</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.272</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C61[0][B]</td>
<td>fir_guide_b/mult_970282_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.722</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C61[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C61[1][A]</td>
<td>fir_guide_b/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.762</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C61[1][B]</td>
<td>fir_guide_b/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.999</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C61[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.272</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C51[2][A]</td>
<td>fir_guide_b/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.722</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970283_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C51[2][B]</td>
<td>fir_guide_b/mult_970283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.305</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C61[1][A]</td>
<td>fir_guide_b/mult_970284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.889</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C61[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970284_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.471</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C56[0][B]</td>
<td>fir_guide_b/mult_970285_DOUT_2_s/I0</td>
</tr>
<tr>
<td>24.055</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C56[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.609</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C62[0][A]</td>
<td>fir_guide_b/mult_970286_DOUT_1_s/I0</td>
</tr>
<tr>
<td>25.059</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C62[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970286_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>25.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C62[0][B]</td>
<td>fir_guide_b/mult_970286_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.296</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C62[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970286_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.847</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[0][A]</td>
<td>fir_guide_b/mult_970287_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.297</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C47[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>27.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C47[0][B]</td>
<td>fir_guide_b/mult_970287_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>27.337</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>27.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[1][A]</td>
<td>fir_guide_b/mult_970287_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>27.377</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[1][B]</td>
<td>fir_guide_b/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.417</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C47[2][A]</td>
<td>fir_guide_b/mult_970287_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.612</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970287_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.608</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C47[1][B]</td>
<td>fir_guide_b/mult_970288_DOUT_4_s/I0</td>
</tr>
<tr>
<td>29.058</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970288_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>29.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C47[2][A]</td>
<td>fir_guide_b/mult_970288_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>29.098</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970288_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>29.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C47[2][B]</td>
<td>fir_guide_b/mult_970288_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>29.335</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970288_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.641</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C49[2][A]</td>
<td>fir_guide_b/mult_970289_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.225</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970289_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>30.611</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C49[1][B]</td>
<td>fir_guide_b/mult_970290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>31.061</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C49[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970290_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>31.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C49[2][A]</td>
<td>fir_guide_b/mult_970290_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>31.256</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C49[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970290_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>31.534</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C49[1][B]</td>
<td>fir_guide_b/mult_970291_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.118</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C49[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.462</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C49[1][A]</td>
<td>fir_guide_b/mult_970292_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.046</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C49[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970292_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.308</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C48[0][B]</td>
<td>fir_guide_b/mult_970293_DOUT_2_s/I0</td>
</tr>
<tr>
<td>33.758</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C48[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970293_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>33.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C48[1][A]</td>
<td>fir_guide_b/mult_970293_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>33.953</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C48[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>34.285</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C47[0][B]</td>
<td>fir_guide_b/mult_970294_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.735</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970294_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>34.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C47[1][A]</td>
<td>fir_guide_b/mult_970294_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>34.930</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970294_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.192</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C47[0][B]</td>
<td>fir_guide_b/mult_970295_DOUT_2_s/I0</td>
</tr>
<tr>
<td>35.776</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C47[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970295_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>36.056</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>fir_guide_b/mult_970296_DOUT_1_s5/I0</td>
</tr>
<tr>
<td>36.288</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_970296_DOUT_1_s5/F</td>
</tr>
<tr>
<td>36.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" font-weight:bold;">fir_guide_b/mout[7]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>11.976</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>fir_guide_b/mout[7]_22_s0/CLK</td>
</tr>
<tr>
<td>11.941</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fir_guide_b/mout[7]_22_s0</td>
</tr>
<tr>
<td>11.896</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>fir_guide_b/mout[7]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.181</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.204, 38.686%; route: 20.621, 60.417%; tC2Q: 0.306, 0.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.976, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_a/add_reg[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_8_0/mout[7]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>fir_guide_low_adc_a/add_reg[7]_1_s0/CLK</td>
</tr>
<tr>
<td>2.474</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R31C44[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_a/add_reg[7]_1_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C29[1][A]</td>
<td>fir_guide_audio_8_0/mult_970276_DOUT_3_s/I1</td>
</tr>
<tr>
<td>4.032</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C29[1][B]</td>
<td>fir_guide_audio_8_0/mult_970276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C29[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.335</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>fir_guide_audio_8_0/mult_970277_DOUT_3_s1/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.212</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970277_DOUT_3_s1/F</td>
</tr>
<tr>
<td>6.933</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>fir_guide_audio_8_0/mult_970277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>6.973</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.322</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>fir_guide_audio_8_0/mult_970278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>7.772</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970278_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.470</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C54[2][A]</td>
<td>fir_guide_audio_8_0/mult_970279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.584</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C54[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>9.316</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C52[1][B]</td>
<td>fir_guide_audio_8_0/mult_970280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>9.766</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970280_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C52[2][A]</td>
<td>fir_guide_audio_8_0/mult_970280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.961</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C52[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.391</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C50[2][B]</td>
<td>fir_guide_audio_8_0/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>10.975</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>11.541</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>fir_guide_audio_8_0/mult_970282_DOUT_2_s/I1</td>
</tr>
<tr>
<td>11.935</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>fir_guide_audio_8_0/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.975</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>fir_guide_audio_8_0/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.252</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C59[1][B]</td>
<td>fir_guide_audio_8_0/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C59[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>14.438</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C55[1][A]</td>
<td>fir_guide_audio_8_0/mult_970284_DOUT_2_s/I1</td>
</tr>
<tr>
<td>14.832</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970284_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C55[1][B]</td>
<td>fir_guide_audio_8_0/mult_970284_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.872</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C55[2][A]</td>
<td>fir_guide_audio_8_0/mult_970284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.067</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>15.563</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C51[1][B]</td>
<td>fir_guide_audio_8_0/mult_970285_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970285_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>16.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C51[2][A]</td>
<td>fir_guide_audio_8_0/mult_970285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>16.053</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970285_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>16.634</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C50[2][A]</td>
<td>fir_guide_audio_8_0/mult_970286_DOUT_4_s/I0</td>
</tr>
<tr>
<td>17.218</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>17.987</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C45[2][B]</td>
<td>fir_guide_audio_8_0/mult_970287_DOUT_3_s/I0</td>
</tr>
<tr>
<td>18.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>18.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C46[0][A]</td>
<td>fir_guide_audio_8_0/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.477</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.655</td>
<td>3.178</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970288_DOUT_4_s/I0</td>
</tr>
<tr>
<td>22.239</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970288_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.501</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C21[1][B]</td>
<td>fir_guide_audio_8_0/mult_970289_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.951</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970289_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.991</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970289_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>23.925</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C22[2][A]</td>
<td>fir_guide_audio_8_0/mult_970290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.509</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.992</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C21[1][B]</td>
<td>fir_guide_audio_8_0/mult_970291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.442</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C21[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.483</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970291_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.483</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970292_DOUT_4_s/I0</td>
</tr>
<tr>
<td>29.066</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.455</td>
<td>2.389</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C52[0][A]</td>
<td>fir_guide_audio_8_0/mult_970293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.906</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970293_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C52[0][B]</td>
<td>fir_guide_audio_8_0/mult_970293_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.143</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C52[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970293_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.269</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[0][B]</td>
<td>fir_guide_audio_8_0/mult_970294_DOUT_3_s/I0</td>
</tr>
<tr>
<td>32.853</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970294_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.283</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>fir_guide_audio_8_0/mult_970295_DOUT_2_s/I1</td>
</tr>
<tr>
<td>33.677</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970295_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>33.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>fir_guide_audio_8_0/mult_970295_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>33.914</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970295_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>36.006</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][B]</td>
<td>fir_guide_audio_8_0/n1340_s3/I3</td>
</tr>
<tr>
<td>36.418</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/n1340_s3/F</td>
</tr>
<tr>
<td>36.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][B]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_0/mout[7]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][B]</td>
<td>fir_guide_audio_8_0/mout[7]_23_s0/CLK</td>
</tr>
<tr>
<td>12.122</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C33[1][B]</td>
<td>fir_guide_audio_8_0/mout[7]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.603, 33.876%; route: 22.342, 65.230%; tC2Q: 0.306, 0.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_1/mout[0]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C82[0][A]</td>
<td>fir_guide_audio_8_1/add_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>2.478</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C82[0][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_1/add_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>4.314</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C89[0][A]</td>
<td>fir_guide_audio_7_1/mult_963276_DOUT_1_s/I0</td>
</tr>
<tr>
<td>4.764</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C89[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>4.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C89[0][B]</td>
<td>fir_guide_audio_7_1/mult_963276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C89[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963276_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>5.013</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C89[1][B]</td>
<td>fir_guide_audio_7_1/mult_963277_DOUT_1_s1/I1</td>
</tr>
<tr>
<td>5.426</td>
<td>0.413</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C89[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963277_DOUT_1_s1/F</td>
</tr>
<tr>
<td>6.539</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C90[2][A]</td>
<td>fir_guide_audio_7_1/mult_963277_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>6.734</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C90[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C64[0][A]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>8.895</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C64[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>8.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>8.935</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>8.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963278_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>9.130</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963278_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>9.392</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963279_DOUT_2_s/I0</td>
</tr>
<tr>
<td>9.842</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963279_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>9.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963279_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>10.037</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963279_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>10.930</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963280_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.380</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963280_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963280_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.575</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963280_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>12.314</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963281_DOUT_2_s/I0</td>
</tr>
<tr>
<td>12.898</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963281_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>13.609</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C67[0][A]</td>
<td>fir_guide_audio_7_1/mult_963282_DOUT_1_s/I0</td>
</tr>
<tr>
<td>14.059</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963282_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>14.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963282_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>14.296</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963282_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>16.731</td>
<td>2.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>fir_guide_audio_7_1/mult_963283_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.181</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963283_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][B]</td>
<td>fir_guide_audio_7_1/mult_963283_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C84[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963283_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>18.164</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C90[0][A]</td>
<td>fir_guide_audio_7_1/mult_963284_DOUT_1_s/I0</td>
</tr>
<tr>
<td>18.615</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C90[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963284_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>18.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C90[0][B]</td>
<td>fir_guide_audio_7_1/mult_963284_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>18.855</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C90[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>20.842</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C66[0][A]</td>
<td>fir_guide_audio_7_1/mult_963285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>21.292</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C66[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963285_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>21.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963285_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>22.270</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C65[0][A]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_1_s/I0</td>
</tr>
<tr>
<td>22.720</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C65[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>22.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C65[0][B]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>22.760</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C65[1][A]</td>
<td>fir_guide_audio_7_1/mult_963286_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.955</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963286_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.724</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963287_DOUT_2_s/I0</td>
</tr>
<tr>
<td>24.174</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963287_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>24.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963287_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>24.369</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963287_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>25.110</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C65[0][B]</td>
<td>fir_guide_audio_7_1/mult_963288_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.560</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C65[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963288_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>25.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C65[1][A]</td>
<td>fir_guide_audio_7_1/mult_963288_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>25.755</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C65[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963288_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.646</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963289_DOUT_2_s/I0</td>
</tr>
<tr>
<td>27.097</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963289_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>27.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963289_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>27.292</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963289_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.569</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C66[0][B]</td>
<td>fir_guide_audio_7_1/mult_963290_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.020</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C66[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963290_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>28.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C66[1][A]</td>
<td>fir_guide_audio_7_1/mult_963290_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>28.215</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C66[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963290_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>29.101</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[0][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_2_s/I0</td>
</tr>
<tr>
<td>29.552</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>29.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C67[1][A]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>29.592</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C67[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>29.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C67[1][B]</td>
<td>fir_guide_audio_7_1/mult_963291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.833</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.288</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C62[1][A]</td>
<td>fir_guide_audio_7_1/mult_963292_DOUT_3_s/I1</td>
</tr>
<tr>
<td>31.681</td>
<td>0.394</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C62[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963292_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C62[1][B]</td>
<td>fir_guide_audio_7_1/mult_963292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>31.918</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C62[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.416</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C64[1][A]</td>
<td>fir_guide_audio_7_1/mult_963293_DOUT_3_s/I1</td>
</tr>
<tr>
<td>33.872</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C64[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963293_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>34.302</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C64[0][B]</td>
<td>fir_guide_audio_7_1/mult_963294_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.886</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R36C64[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963294_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>35.969</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>fir_guide_audio_7_1/mult_963296_DOUT_1_s4/I1</td>
</tr>
<tr>
<td>36.367</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_1/mult_963296_DOUT_1_s4/F</td>
</tr>
<tr>
<td>36.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_1/mout[0]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>fir_guide_audio_7_1/mout[0]_22_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>fir_guide_audio_7_1/mout[0]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.679, 37.080%; route: 21.209, 62.026%; tC2Q: 0.306, 0.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_a_b[7]_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_b/mout[6]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>coef_a_b[7]_7_s1/CLK</td>
</tr>
<tr>
<td>2.463</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">coef_a_b[7]_7_s1/Q</td>
</tr>
<tr>
<td>4.317</td>
<td>1.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C49[3][A]</td>
<td>fir_guide_b/mult_969_s307/I1</td>
</tr>
<tr>
<td>4.549</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C49[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969_s307/F</td>
</tr>
<tr>
<td>4.797</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][A]</td>
<td>fir_guide_b/n1329_s/I0</td>
</tr>
<tr>
<td>5.247</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C50[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1329_s/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C50[0][B]</td>
<td>fir_guide_b/mult_969276_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C50[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][A]</td>
<td>fir_guide_b/mult_969276_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[1][B]</td>
<td>fir_guide_b/mult_969276_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C50[2][A]</td>
<td>fir_guide_b/mult_969276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>5.562</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C50[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>6.498</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[1][B]</td>
<td>fir_guide_b/mult_969277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>6.948</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C46[2][A]</td>
<td>fir_guide_b/mult_969277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>6.988</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>6.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C46[2][B]</td>
<td>fir_guide_b/mult_969277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>7.028</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>7.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C47[0][A]</td>
<td>fir_guide_b/mult_969277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>7.223</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>7.898</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C45[2][B]</td>
<td>fir_guide_b/mult_969278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>8.482</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>9.403</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C51[0][A]</td>
<td>fir_guide_b/mult_969279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>9.853</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>9.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C51[0][B]</td>
<td>fir_guide_b/mult_969279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>10.090</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C51[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>10.997</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C45[2][A]</td>
<td>fir_guide_b/mult_969280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>11.581</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.912</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C47[1][B]</td>
<td>fir_guide_b/mult_969281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.362</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C47[2][A]</td>
<td>fir_guide_b/mult_969281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.557</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.100</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C47[1][B]</td>
<td>fir_guide_b/mult_969282_DOUT_3_s/I0</td>
</tr>
<tr>
<td>14.550</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>14.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C47[2][A]</td>
<td>fir_guide_b/mult_969282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>14.745</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>15.839</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C45[2][B]</td>
<td>fir_guide_b/mult_969283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.423</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.098</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[1][A]</td>
<td>fir_guide_b/mult_969284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>17.548</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C47[1][B]</td>
<td>fir_guide_b/mult_969284_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.588</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td>fir_guide_b/mult_969284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.628</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][B]</td>
<td>fir_guide_b/mult_969284_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>17.865</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969284_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.794</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C55[2][A]</td>
<td>fir_guide_b/mult_969285_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.244</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>19.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C55[2][B]</td>
<td>fir_guide_b/mult_969285_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.481</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969285_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.625</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[2][A]</td>
<td>fir_guide_b/mult_969286_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C56[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C56[2][B]</td>
<td>fir_guide_b/mult_969286_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.312</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C56[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969286_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>22.192</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C55[2][A]</td>
<td>fir_guide_b/mult_969287_DOUT_4_s/I0</td>
</tr>
<tr>
<td>22.642</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C55[2][B]</td>
<td>fir_guide_b/mult_969287_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.682</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C55[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C56[0][A]</td>
<td>fir_guide_b/mult_969287_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.877</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C56[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969287_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>24.106</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C49[2][B]</td>
<td>fir_guide_b/mult_969288_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.690</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969288_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>25.104</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>fir_guide_b/mult_969289_DOUT_4_s/I0</td>
</tr>
<tr>
<td>25.688</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969289_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.184</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C66[1][B]</td>
<td>fir_guide_b/mult_969290_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.768</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C66[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969290_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>29.267</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C51[1][A]</td>
<td>fir_guide_b/mult_969291_DOUT_2_s/I0</td>
</tr>
<tr>
<td>29.851</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969291_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>31.053</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C45[2][B]</td>
<td>fir_guide_b/mult_969292_DOUT_1_s/I0</td>
</tr>
<tr>
<td>31.637</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969292_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>32.384</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C47[2][A]</td>
<td>fir_guide_b/n1312_s/I0</td>
</tr>
<tr>
<td>32.834</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1312_s/COUT</td>
</tr>
<tr>
<td>32.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C47[2][B]</td>
<td>fir_guide_b/mult_969293_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>33.071</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969293_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>33.638</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[0][A]</td>
<td>fir_guide_b/n1311_s/I0</td>
</tr>
<tr>
<td>34.088</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1311_s/COUT</td>
</tr>
<tr>
<td>34.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[0][B]</td>
<td>fir_guide_b/mult_969294_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>34.325</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_b/mult_969294_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>35.406</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C55[0][A]</td>
<td>fir_guide_b/n1310_s/I0</td>
</tr>
<tr>
<td>35.990</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C55[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_b/n1310_s/SUM</td>
</tr>
<tr>
<td>35.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C55[0][A]</td>
<td style=" font-weight:bold;">fir_guide_b/mout[6]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>11.983</td>
<td>1.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C55[0][A]</td>
<td>fir_guide_b/mout[6]_20_s0/CLK</td>
</tr>
<tr>
<td>11.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fir_guide_b/mout[6]_20_s0</td>
</tr>
<tr>
<td>11.897</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C55[0][A]</td>
<td>fir_guide_b/mout[6]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.175</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.155, 38.882%; route: 20.372, 60.213%; tC2Q: 0.306, 0.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.982, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_audio_8_0/add_reg[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_7_0/mout[2]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>2.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>fir_guide_audio_8_0/add_reg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_0/add_reg[2]_0_s0/Q</td>
</tr>
<tr>
<td>4.670</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C42[1][A]</td>
<td>fir_guide_audio_7_0/mult_965277_DOUT_2_s/I0</td>
</tr>
<tr>
<td>5.120</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C42[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965277_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C42[1][B]</td>
<td>fir_guide_audio_7_0/mult_965277_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C42[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965277_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>5.639</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>fir_guide_audio_7_0/mult_965278_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>6.037</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965278_DOUT_3_s0/F</td>
</tr>
<tr>
<td>7.262</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][A]</td>
<td>fir_guide_audio_7_0/mult_965278_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.457</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>8.374</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>fir_guide_audio_7_0/mult_965279_DOUT_3_s0/I0</td>
</tr>
<tr>
<td>8.791</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965279_DOUT_3_s0/F</td>
</tr>
<tr>
<td>9.650</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>fir_guide_audio_7_0/mult_965279_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.845</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.449</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>fir_guide_audio_7_0/mult_965280_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>10.681</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965280_DOUT_3_s2/F</td>
</tr>
<tr>
<td>11.940</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C25[2][A]</td>
<td>fir_guide_audio_7_0/mult_965280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C25[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.819</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td>fir_guide_audio_7_0/mult_965281_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>13.217</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965281_DOUT_3_s2/F</td>
</tr>
<tr>
<td>14.152</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C25[2][A]</td>
<td>fir_guide_audio_7_0/mult_965281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>14.347</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C25[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.875</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td>fir_guide_audio_7_0/mult_965282_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>15.107</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965282_DOUT_3_s2/F</td>
</tr>
<tr>
<td>15.670</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>fir_guide_audio_7_0/mult_965282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.865</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>16.299</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[3][A]</td>
<td>fir_guide_audio_7_0/mult_965283_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>16.716</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965283_DOUT_3_s2/F</td>
</tr>
<tr>
<td>17.585</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>fir_guide_audio_7_0/mult_965283_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>18.134</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td>fir_guide_audio_7_0/mult_965284_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>18.503</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C30[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965284_DOUT_3_s2/F</td>
</tr>
<tr>
<td>19.372</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C27[1][A]</td>
<td>fir_guide_audio_7_0/mult_965284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>19.567</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C27[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.359</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td>fir_guide_audio_7_0/mult_965285_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>20.691</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965285_DOUT_3_s2/F</td>
</tr>
<tr>
<td>21.210</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C34[1][B]</td>
<td>fir_guide_audio_7_0/mult_965285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.447</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965285_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.729</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>fir_guide_audio_7_0/mult_965286_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>22.061</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965286_DOUT_3_s2/F</td>
</tr>
<tr>
<td>22.732</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[1][B]</td>
<td>fir_guide_audio_7_0/mult_965286_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.969</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>23.253</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][B]</td>
<td>fir_guide_audio_7_0/mult_965287_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>23.585</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965287_DOUT_3_s2/F</td>
</tr>
<tr>
<td>24.424</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C34[0][A]</td>
<td>fir_guide_audio_7_0/mult_965287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>24.619</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965287_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.899</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>fir_guide_audio_7_0/mult_965288_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>25.297</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965288_DOUT_3_s2/F</td>
</tr>
<tr>
<td>25.968</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>fir_guide_audio_7_0/mult_965288_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.163</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965288_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>26.731</td>
<td>0.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td>fir_guide_audio_7_0/mult_965289_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>26.963</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C35[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965289_DOUT_3_s2/F</td>
</tr>
<tr>
<td>27.502</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C35[1][B]</td>
<td>fir_guide_audio_7_0/mult_965289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.739</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965289_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>28.023</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>fir_guide_audio_7_0/mult_965290_DOUT_3_s2/I0</td>
</tr>
<tr>
<td>28.392</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965290_DOUT_3_s2/F</td>
</tr>
<tr>
<td>28.911</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[0][B]</td>
<td>fir_guide_audio_7_0/mult_965290_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>29.148</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C33[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>29.278</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>fir_guide_audio_7_0/mult_965291_DOUT_3_s0/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965291_DOUT_3_s0/F</td>
</tr>
<tr>
<td>30.611</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C23[1][B]</td>
<td>fir_guide_audio_7_0/mult_965291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>30.848</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C23[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965291_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.128</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td>fir_guide_audio_7_0/mult_965292_DOUT_3_s0/I1</td>
</tr>
<tr>
<td>31.526</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C24[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965292_DOUT_3_s0/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C24[2][A]</td>
<td>fir_guide_audio_7_0/mult_965292_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.256</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C24[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.418</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][B]</td>
<td>fir_guide_audio_7_0/mult_965293_DOUT_3_s0/I2</td>
</tr>
<tr>
<td>33.750</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965293_DOUT_3_s0/F</td>
</tr>
<tr>
<td>34.893</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][A]</td>
<td>fir_guide_audio_7_0/mult_965293_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>35.088</td>
<td>0.195</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965293_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.789</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>fir_guide_audio_7_0/mult_965295_DOUT_2_s4/I2</td>
</tr>
<tr>
<td>36.121</td>
<td>0.332</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_7_0/mult_965295_DOUT_2_s4/F</td>
</tr>
<tr>
<td>36.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_7_0/mout[2]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.201</td>
<td>2.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>fir_guide_audio_7_0/mout[2]_22_s0/CLK</td>
</tr>
<tr>
<td>12.151</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>fir_guide_audio_7_0/mout[2]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.178, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.977, 29.393%; route: 23.672, 69.740%; tC2Q: 0.294, 0.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>fir_guide_low_adc_a/add_reg[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fir_guide_audio_8_0/mout[7]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td>fir_guide_low_adc_a/add_reg[7]_1_s0/CLK</td>
</tr>
<tr>
<td>2.474</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R31C44[0][A]</td>
<td style=" font-weight:bold;">fir_guide_low_adc_a/add_reg[7]_1_s0/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C29[1][A]</td>
<td>fir_guide_audio_8_0/mult_970276_DOUT_3_s/I1</td>
</tr>
<tr>
<td>4.032</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>4.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C29[1][B]</td>
<td>fir_guide_audio_8_0/mult_970276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C29[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>5.335</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>fir_guide_audio_8_0/mult_970277_DOUT_3_s1/I1</td>
</tr>
<tr>
<td>5.547</td>
<td>0.212</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970277_DOUT_3_s1/F</td>
</tr>
<tr>
<td>6.933</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>fir_guide_audio_8_0/mult_970277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>6.973</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>7.322</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>fir_guide_audio_8_0/mult_970278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>7.772</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970278_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>8.470</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C54[2][A]</td>
<td>fir_guide_audio_8_0/mult_970279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>9.054</td>
<td>0.584</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C54[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>9.316</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C52[1][B]</td>
<td>fir_guide_audio_8_0/mult_970280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>9.766</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970280_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C52[2][A]</td>
<td>fir_guide_audio_8_0/mult_970280_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>9.961</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C52[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>10.391</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C50[2][B]</td>
<td>fir_guide_audio_8_0/mult_970281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>10.975</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>11.541</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][A]</td>
<td>fir_guide_audio_8_0/mult_970282_DOUT_2_s/I1</td>
</tr>
<tr>
<td>11.935</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[1][B]</td>
<td>fir_guide_audio_8_0/mult_970282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.975</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970282_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C53[2][A]</td>
<td>fir_guide_audio_8_0/mult_970282_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.170</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C53[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.252</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C59[1][B]</td>
<td>fir_guide_audio_8_0/mult_970283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.836</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C59[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>14.438</td>
<td>0.602</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C55[1][A]</td>
<td>fir_guide_audio_8_0/mult_970284_DOUT_2_s/I1</td>
</tr>
<tr>
<td>14.832</td>
<td>0.394</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970284_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>14.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C55[1][B]</td>
<td>fir_guide_audio_8_0/mult_970284_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>14.872</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970284_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C55[2][A]</td>
<td>fir_guide_audio_8_0/mult_970284_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>15.067</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970284_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>15.563</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C51[1][B]</td>
<td>fir_guide_audio_8_0/mult_970285_DOUT_3_s/I0</td>
</tr>
<tr>
<td>16.013</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C51[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970285_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>16.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C51[2][A]</td>
<td>fir_guide_audio_8_0/mult_970285_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>16.053</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C51[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970285_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>16.634</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C50[2][A]</td>
<td>fir_guide_audio_8_0/mult_970286_DOUT_4_s/I0</td>
</tr>
<tr>
<td>17.218</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970286_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>17.987</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C45[2][B]</td>
<td>fir_guide_audio_8_0/mult_970287_DOUT_3_s/I0</td>
</tr>
<tr>
<td>18.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C45[2][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970287_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>18.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C46[0][A]</td>
<td>fir_guide_audio_8_0/mult_970287_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>18.477</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970287_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.655</td>
<td>3.178</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970288_DOUT_4_s/I0</td>
</tr>
<tr>
<td>22.239</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970288_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.501</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C21[1][B]</td>
<td>fir_guide_audio_8_0/mult_970289_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.951</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970289_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970289_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.991</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970289_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>23.925</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C22[2][A]</td>
<td>fir_guide_audio_8_0/mult_970290_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.509</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970290_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.992</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C21[1][B]</td>
<td>fir_guide_audio_8_0/mult_970291_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.442</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C21[1][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970291_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970291_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.483</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970291_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.483</td>
<td>2.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C21[2][A]</td>
<td>fir_guide_audio_8_0/mult_970292_DOUT_4_s/I0</td>
</tr>
<tr>
<td>29.066</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970292_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>31.455</td>
<td>2.389</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C52[0][A]</td>
<td>fir_guide_audio_8_0/mult_970293_DOUT_3_s/I0</td>
</tr>
<tr>
<td>31.906</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C52[0][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970293_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>31.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C52[0][B]</td>
<td>fir_guide_audio_8_0/mult_970293_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>32.143</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C52[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970293_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.269</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[0][B]</td>
<td>fir_guide_audio_8_0/mult_970294_DOUT_3_s/I0</td>
</tr>
<tr>
<td>32.853</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970294_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>33.283</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>fir_guide_audio_8_0/mult_970295_DOUT_2_s/I1</td>
</tr>
<tr>
<td>33.739</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/mult_970295_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>35.698</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>fir_guide_audio_8_0/n1341_s4/I2</td>
</tr>
<tr>
<td>36.067</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">fir_guide_audio_8_0/n1341_s4/F</td>
</tr>
<tr>
<td>36.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td style=" font-weight:bold;">fir_guide_audio_8_0/mout[7]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.172</td>
<td>2.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>fir_guide_audio_8_0/mout[7]_22_s0/CLK</td>
</tr>
<tr>
<td>12.122</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>fir_guide_audio_8_0/mout[7]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.168, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 33.582%; route: 22.209, 65.515%; tC2Q: 0.306, 0.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>125.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_fifo/fifo_inst/n4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_out_48k_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>125.006</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C55[0][B]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/n4_s2/I0</td>
</tr>
<tr>
<td>125.254</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C55[0][B]</td>
<td style=" background: #97FFFF;">delay_fifo/fifo_inst/n4_s2/F</td>
</tr>
<tr>
<td>125.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C55[0][B]</td>
<td style=" font-weight:bold;">clk_out_48k_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>126.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>127.551</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/CLK</td>
</tr>
<tr>
<td>127.586</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k_s1</td>
</tr>
<tr>
<td>127.611</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.551</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 97.638%; route: 0.000, 0.000%; tC2Q: 0.006, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.849, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dac_clk_normal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dac_clk_normal</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1059</td>
<td>R24C46[3][A]</td>
<td>dac_clk_normal_s0/Q</td>
</tr>
<tr>
<td>251.134</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C54[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/CLK</td>
</tr>
<tr>
<td>252.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td>252.522</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C54[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.134, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.540</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>251.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.558</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>252.593</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>252.540</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>251.465</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.553</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/CLK</td>
</tr>
<tr>
<td>252.588</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td>252.535</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_matlab[0]_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][A]</td>
<td>coef_matlab[0]_11_s1/CLK</td>
</tr>
<tr>
<td>501.418</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][A]</td>
<td style=" font-weight:bold;">coef_matlab[0]_11_s1/Q</td>
</tr>
<tr>
<td>501.749</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>502.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>502.522</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C51[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.267</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.331, 69.684%; tC2Q: 0.144, 30.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_matlab[0]_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C56[2][A]</td>
<td>coef_matlab[0]_9_s1/CLK</td>
</tr>
<tr>
<td>501.422</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C56[2][A]</td>
<td style=" font-weight:bold;">coef_matlab[0]_9_s1/Q</td>
</tr>
<tr>
<td>501.770</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.560</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>502.595</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>502.542</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.459%; route: 0.697, 54.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.348, 70.732%; tC2Q: 0.144, 29.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_matlab[0]_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][A]</td>
<td>coef_matlab[0]_8_s1/CLK</td>
</tr>
<tr>
<td>501.414</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][A]</td>
<td style=" font-weight:bold;">coef_matlab[0]_8_s1/Q</td>
</tr>
<tr>
<td>501.837</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.556</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>502.591</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>502.538</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 74.603%; tC2Q: 0.144, 25.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_matlab[0]_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C57[0][B]</td>
<td>coef_matlab[0]_12_s1/CLK</td>
</tr>
<tr>
<td>501.418</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C57[0][B]</td>
<td style=" font-weight:bold;">coef_matlab[0]_12_s1/Q</td>
</tr>
<tr>
<td>501.839</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>502.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>502.522</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.267</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 74.513%; tC2Q: 0.144, 25.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_matlab[0]_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C58[1][B]</td>
<td>coef_matlab[0]_6_s1/CLK</td>
</tr>
<tr>
<td>501.414</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C58[1][B]</td>
<td style=" font-weight:bold;">coef_matlab[0]_6_s1/Q</td>
</tr>
<tr>
<td>501.862</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.559</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>502.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>502.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>LP_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.296</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[1][B]</td>
<td>LP_0_s0/CLK</td>
</tr>
<tr>
<td>501.440</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C55[1][B]</td>
<td style=" font-weight:bold;">LP_0_s0/Q</td>
</tr>
<tr>
<td>501.890</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.548</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0/CLK</td>
</tr>
<tr>
<td>502.583</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
<tr>
<td>502.530</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.819%; route: 0.715, 55.181%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.450, 75.758%; tC2Q: 0.144, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>coef_matlab[0]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C56[3][A]</td>
<td>coef_matlab[0]_0_s1/CLK</td>
</tr>
<tr>
<td>501.422</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C56[3][A]</td>
<td style=" font-weight:bold;">coef_matlab[0]_0_s1/Q</td>
</tr>
<tr>
<td>501.937</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.559</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>502.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>502.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.459%; route: 0.697, 54.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 78.149%; tC2Q: 0.144, 21.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADC_FS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>ADC_FS_2_s0/CLK</td>
</tr>
<tr>
<td>501.444</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R22C64[1][A]</td>
<td style=" font-weight:bold;">ADC_FS_2_s0/Q</td>
</tr>
<tr>
<td>501.977</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.582</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0/CLK</td>
</tr>
<tr>
<td>502.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0</td>
</tr>
<tr>
<td>502.564</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.681%; route: 0.719, 55.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 78.730%; tC2Q: 0.144, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAC_FS_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[3][B]</td>
<td>DAC_FS_1_s0/CLK</td>
</tr>
<tr>
<td>501.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R36C52[3][B]</td>
<td style=" font-weight:bold;">DAC_FS_1_s0/Q</td>
</tr>
<tr>
<td>501.971</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.559</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/CLK</td>
</tr>
<tr>
<td>502.594</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
<tr>
<td>502.541</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C52[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.545, 79.100%; tC2Q: 0.144, 20.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>LP_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[0][A]</td>
<td>LP_2_s0/CLK</td>
</tr>
<tr>
<td>501.444</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C56[0][A]</td>
<td style=" font-weight:bold;">LP_2_s0/Q</td>
</tr>
<tr>
<td>501.960</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/CLK</td>
</tr>
<tr>
<td>502.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td>502.522</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.681%; route: 0.719, 55.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 78.182%; tC2Q: 0.144, 21.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>LP_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.295</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][B]</td>
<td>LP_9_s0/CLK</td>
</tr>
<tr>
<td>501.439</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R25C56[1][B]</td>
<td style=" font-weight:bold;">LP_9_s0/Q</td>
</tr>
<tr>
<td>501.982</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.551</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0/CLK</td>
</tr>
<tr>
<td>502.586</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0</td>
</tr>
<tr>
<td>502.533</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.862%; route: 0.714, 55.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 79.039%; tC2Q: 0.144, 20.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.849, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>mode_2_s18</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.284</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C61[3][A]</td>
<td>mode_2_s18/CLK</td>
</tr>
<tr>
<td>501.428</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R35C61[3][A]</td>
<td style=" font-weight:bold;">mode_2_s18/Q</td>
</tr>
<tr>
<td>501.994</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.544</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0/CLK</td>
</tr>
<tr>
<td>502.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0</td>
</tr>
<tr>
<td>502.526</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.229%; route: 0.704, 54.771%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.566, 79.718%; tC2Q: 0.144, 20.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>LP_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[3][A]</td>
<td>LP_1_s0/CLK</td>
</tr>
<tr>
<td>501.414</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C51[3][A]</td>
<td style=" font-weight:bold;">LP_1_s0/Q</td>
</tr>
<tr>
<td>502.054</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/CLK</td>
</tr>
<tr>
<td>502.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td>502.522</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.640, 81.633%; tC2Q: 0.144, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R30C67[3][A]</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>251.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C56[0][B]</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_14_s0/CLK</td>
</tr>
<tr>
<td>251.675</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R12C56[0][B]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/rddata_tmp_latch_14_s0/Q</td>
</tr>
<tr>
<td>252.124</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_76_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_76_s0/CLK</td>
</tr>
<tr>
<td>252.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_76_s0</td>
</tr>
<tr>
<td>252.588</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C52[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 75.717%; tC2Q: 0.144, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R30C67[3][A]</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>251.539</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_12_s0/CLK</td>
</tr>
<tr>
<td>251.683</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C55[1][A]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/rddata_tmp_latch_12_s0/Q</td>
</tr>
<tr>
<td>252.124</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_74_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.540</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C52[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_74_s0/CLK</td>
</tr>
<tr>
<td>252.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_74_s0</td>
</tr>
<tr>
<td>252.588</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C52[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.539, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 75.385%; tC2Q: 0.144, 24.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADC_FS_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.294</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C63[3][A]</td>
<td>ADC_FS_0_s0/CLK</td>
</tr>
<tr>
<td>501.438</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R23C63[3][A]</td>
<td style=" font-weight:bold;">ADC_FS_0_s0/Q</td>
</tr>
<tr>
<td>502.079</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.556</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/CLK</td>
</tr>
<tr>
<td>502.591</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td>502.538</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.879%; route: 0.714, 55.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.641, 81.656%; tC2Q: 0.144, 18.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R30C67[3][A]</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>251.540</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C58[0][B]</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_11_s0/CLK</td>
</tr>
<tr>
<td>251.684</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C58[0][B]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/rddata_tmp_latch_11_s0/Q</td>
</tr>
<tr>
<td>252.080</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C53[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_73_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.552</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C53[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_73_s0/CLK</td>
</tr>
<tr>
<td>252.587</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_73_s0</td>
</tr>
<tr>
<td>252.534</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C53[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.540, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 73.333%; tC2Q: 0.144, 26.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.850, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>207</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>0.975</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td>1.023</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 59.602%; route: 0.394, 40.398%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>252.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>R30C67[3][A]</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>251.540</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C58[0][A]</td>
<td>i2s_rx/adc_fifo/rddata_tmp_latch_8_s0/CLK</td>
</tr>
<tr>
<td>251.684</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C58[0][A]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/rddata_tmp_latch_8_s0/Q</td>
</tr>
<tr>
<td>252.116</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_70_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>251.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>252.544</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C52[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_70_s0/CLK</td>
</tr>
<tr>
<td>252.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_70_s0</td>
</tr>
<tr>
<td>252.526</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C52[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.540, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 75.000%; tC2Q: 0.144, 25.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAC_FS_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C62[3][A]</td>
<td>DAC_FS_3_s0/CLK</td>
</tr>
<tr>
<td>501.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C62[3][A]</td>
<td style=" font-weight:bold;">DAC_FS_3_s0/Q</td>
</tr>
<tr>
<td>502.141</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.563</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/CLK</td>
</tr>
<tr>
<td>502.598</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
<tr>
<td>502.545</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 83.236%; tC2Q: 0.144, 16.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>LP_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C61[3][A]</td>
<td>LP_6_s0/CLK</td>
</tr>
<tr>
<td>501.423</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C61[3][A]</td>
<td style=" font-weight:bold;">LP_6_s0/Q</td>
</tr>
<tr>
<td>502.141</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>501.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>502.548</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/CLK</td>
</tr>
<tr>
<td>502.583</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td>502.530</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.423%; route: 0.698, 54.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.960</td>
<td>3.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.111</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 92.320%; tC2Q: 0.294, 7.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.960</td>
<td>3.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[3][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[3][B]</td>
<td>fifo_mix_1/fifo_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>7.111</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_1/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C61[3][B]</td>
<td>fifo_mix_1/fifo_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 92.320%; tC2Q: 0.294, 7.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.960</td>
<td>3.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[3][A]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[3][A]</td>
<td>fifo_mix_1/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.111</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_1/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C61[3][A]</td>
<td>fifo_mix_1/fifo_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 92.320%; tC2Q: 0.294, 7.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.960</td>
<td>3.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][A]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][A]</td>
<td>fifo_mix_1/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.111</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_1/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C61[2][A]</td>
<td>fifo_mix_1/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.534, 92.320%; tC2Q: 0.294, 7.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>203.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>197.917</td>
<td>197.917</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>197.917</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>199.619</td>
<td>1.702</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>201.556</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>201.910</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R13C54[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>202.196</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C53[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>200.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>200.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>201.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>203.523</td>
<td>2.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>203.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>203.210</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C53[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 44.688%; tC2Q: 0.354, 55.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 33.320%; route: 2.349, 66.680%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>203.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>197.917</td>
<td>197.917</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>197.917</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>199.619</td>
<td>1.702</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>201.556</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>201.910</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R13C54[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>202.196</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>200.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>200.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>201.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>203.523</td>
<td>2.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>203.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>203.210</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 44.688%; tC2Q: 0.354, 55.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 33.320%; route: 2.349, 66.680%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>203.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>197.917</td>
<td>197.917</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>197.917</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>199.619</td>
<td>1.702</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>201.556</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C54[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>201.910</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R13C54[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>202.196</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C53[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>200.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>200.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>201.174</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>203.523</td>
<td>2.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C53[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>203.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>203.210</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C53[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.083</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 44.688%; tC2Q: 0.354, 55.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.174, 33.320%; route: 2.349, 66.680%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_3/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.675</td>
<td>3.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][A]</td>
<td style=" font-weight:bold;">fifo_mix_3/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.178</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][A]</td>
<td>fifo_mix_3/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.143</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_3/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>6.909</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C65[2][A]</td>
<td>fifo_mix_3/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.249, 91.702%; tC2Q: 0.294, 8.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.178, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_3/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.675</td>
<td>3.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_3/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.178</td>
<td>2.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][B]</td>
<td>fifo_mix_3/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.143</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_3/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>6.909</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C65[2][B]</td>
<td>fifo_mix_3/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.249, 91.702%; tC2Q: 0.294, 8.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.178, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_3/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.528</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td style=" font-weight:bold;">fifo_mix_3/fifo_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.174</td>
<td>2.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>fifo_mix_3/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.139</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_3/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>6.905</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>fifo_mix_3/fifo_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 91.343%; tC2Q: 0.294, 8.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.174, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_3/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.344</td>
<td>2.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td style=" font-weight:bold;">fifo_mix_3/fifo_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.181</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>fifo_mix_3/fifo_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>7.147</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_3/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>6.912</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>fifo_mix_3/fifo_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 90.847%; tC2Q: 0.294, 9.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_2/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>2.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[3][A]</td>
<td style=" font-weight:bold;">fifo_mix_2/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.181</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[3][A]</td>
<td>fifo_mix_2/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.146</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_2/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>6.912</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[3][A]</td>
<td>fifo_mix_2/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.888, 90.761%; tC2Q: 0.294, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_2/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>2.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_2/fifo_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.181</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[2][B]</td>
<td>fifo_mix_2/fifo_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>7.146</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_2/fifo_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>6.912</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[2][B]</td>
<td>fifo_mix_2/fifo_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.888, 90.761%; tC2Q: 0.294, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_2/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>2.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td style=" font-weight:bold;">fifo_mix_2/fifo_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.181</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>fifo_mix_2/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.146</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_2/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>6.912</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[2][A]</td>
<td>fifo_mix_2/fifo_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.888, 90.761%; tC2Q: 0.294, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_2/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>2.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[3][B]</td>
<td style=" font-weight:bold;">fifo_mix_2/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.181</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[3][B]</td>
<td>fifo_mix_2/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>7.146</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_mix_2/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>6.912</td>
<td>-0.234</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C61[3][B]</td>
<td>fifo_mix_2/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.888, 90.761%; tC2Q: 0.294, 9.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_fifo/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.494</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.767</td>
<td>3.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>delay_fifo/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>delay_fifo/fifo_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 90.240%; tC2Q: 0.354, 9.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_fifo/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.494</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.767</td>
<td>3.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/Equal.wbin_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>delay_fifo/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>delay_fifo/fifo_inst/Equal.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 90.240%; tC2Q: 0.354, 9.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_fifo/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.494</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>10.767</td>
<td>3.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.163</td>
<td>2.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>delay_fifo/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>delay_fifo/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 90.240%; tC2Q: 0.354, 9.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.163, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_fifo/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.494</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.851</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>delay_fifo/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>delay_fifo/fifo_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.357, 86.942%; tC2Q: 0.354, 13.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>delay_fifo/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>delay_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.494</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.851</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td style=" font-weight:bold;">delay_fifo/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>delay_fifo/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>delay_fifo/fifo_inst/Equal.wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.357, 86.942%; tC2Q: 0.354, 13.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.500</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R15C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.759</td>
<td>2.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C66[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[2][B]</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C66[2][B]</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 86.452%; tC2Q: 0.354, 13.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.500</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R15C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.759</td>
<td>2.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C66[2][A]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/Equal.rq2_wptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[2][A]</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_9_s0/CLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C66[2][A]</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 86.452%; tC2Q: 0.354, 13.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.500</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R15C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.759</td>
<td>2.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[1][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/Equal.rq2_wptr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[1][B]</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_11_s0/CLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C62[1][B]</td>
<td>fifo_mix_1/fifo_inst/Equal.rq2_wptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 86.452%; tC2Q: 0.354, 13.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.500</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R15C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.759</td>
<td>2.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C62[1][A]</td>
<td>fifo_mix_1/fifo_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C62[1][A]</td>
<td>fifo_mix_1/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 86.452%; tC2Q: 0.354, 13.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_48k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.146</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C61[2][B]</td>
<td>fifo_mix_1/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.500</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>52</td>
<td>R15C61[2][B]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>2.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[2][A]</td>
<td style=" font-weight:bold;">fifo_mix_1/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>12.162</td>
<td>2.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[2][A]</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.884</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C62[2][A]</td>
<td>fifo_mix_1/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.146, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.260, 86.460%; tC2Q: 0.354, 13.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.162, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>cnt_0and1s_23_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_23_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>cnt_0and1s_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[0][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[0][A]</td>
<td>cnt_0and1s_19_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_19_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C61[0][A]</td>
<td>cnt_0and1s_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[0][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[0][B]</td>
<td>cnt_0and1s_20_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_20_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C61[0][B]</td>
<td>cnt_0and1s_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[1][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[1][A]</td>
<td>cnt_0and1s_21_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_21_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C61[1][A]</td>
<td>cnt_0and1s_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[1][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[1][B]</td>
<td>cnt_0and1s_22_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_22_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C61[1][B]</td>
<td>cnt_0and1s_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.642</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C64[2][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.096</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C64[2][A]</td>
<td>cnt_0and1s_0_s0/CLK</td>
</tr>
<tr>
<td>1.131</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_0_s0</td>
</tr>
<tr>
<td>1.078</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C64[2][A]</td>
<td>cnt_0and1s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 61.702%; tC2Q: 0.144, 38.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.096, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][A]</td>
<td>cnt_0and1s_13_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_13_s0</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[0][A]</td>
<td>cnt_0and1s_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.087, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[0][B]</td>
<td>cnt_0and1s_14_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_14_s0</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[0][B]</td>
<td>cnt_0and1s_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.087, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][A]</td>
<td>cnt_0and1s_15_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_15_s0</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[1][A]</td>
<td>cnt_0and1s_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.087, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[1][B]</td>
<td>cnt_0and1s_16_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_16_s0</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[1][B]</td>
<td>cnt_0and1s_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.087, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][A]</td>
<td>cnt_0and1s_17_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_17_s0</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[2][A]</td>
<td>cnt_0and1s_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.087, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>1.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C60[2][B]</td>
<td>cnt_0and1s_18_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_18_s0</td>
</tr>
<tr>
<td>1.069</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C60[2][B]</td>
<td>cnt_0and1s_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.087, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td>cnt_0and1s_7_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_7_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[0][A]</td>
<td>cnt_0and1s_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][B]</td>
<td>cnt_0and1s_8_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_8_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[0][B]</td>
<td>cnt_0and1s_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[1][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[1][A]</td>
<td>cnt_0and1s_9_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_9_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[1][A]</td>
<td>cnt_0and1s_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[1][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[1][B]</td>
<td>cnt_0and1s_10_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_10_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[1][B]</td>
<td>cnt_0and1s_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[2][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[2][A]</td>
<td>cnt_0and1s_11_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_11_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[2][A]</td>
<td>cnt_0and1s_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[2][B]</td>
<td style=" font-weight:bold;">cnt_0and1s_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[2][B]</td>
<td>cnt_0and1s_12_s0/CLK</td>
</tr>
<tr>
<td>1.118</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_12_s0</td>
</tr>
<tr>
<td>1.065</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[2][B]</td>
<td>cnt_0and1s_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 68.000%; tC2Q: 0.144, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_max2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td style=" font-weight:bold;">cnt_max2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>cnt_max2_7_s0/CLK</td>
</tr>
<tr>
<td>1.134</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_max2_7_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>cnt_max2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_max2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[0][B]</td>
<td style=" font-weight:bold;">cnt_max2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[0][B]</td>
<td>cnt_max2_8_s0/CLK</td>
</tr>
<tr>
<td>1.134</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_max2_8_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[0][B]</td>
<td>cnt_max2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_max2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td style=" font-weight:bold;">cnt_max2_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][A]</td>
<td>cnt_max2_9_s0/CLK</td>
</tr>
<tr>
<td>1.134</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_max2_9_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[1][A]</td>
<td>cnt_max2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_max2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][B]</td>
<td style=" font-weight:bold;">cnt_max2_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[1][B]</td>
<td>cnt_max2_10_s0/CLK</td>
</tr>
<tr>
<td>1.134</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_max2_10_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[1][B]</td>
<td>cnt_max2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_max2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[2][A]</td>
<td style=" font-weight:bold;">cnt_max2_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[2][A]</td>
<td>cnt_max2_11_s0/CLK</td>
</tr>
<tr>
<td>1.134</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_max2_11_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[2][A]</td>
<td>cnt_max2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_max_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_max2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C50[1][B]</td>
<td>reset_n_delay_max_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R36C50[1][B]</td>
<td style=" font-weight:bold;">reset_n_delay_max_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[2][B]</td>
<td style=" font-weight:bold;">cnt_max2_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.099</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C52[2][B]</td>
<td>cnt_max2_12_s0/CLK</td>
</tr>
<tr>
<td>1.134</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_max2_12_s0</td>
</tr>
<tr>
<td>1.081</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C52[2][B]</td>
<td>cnt_max2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_n_delay_fifo_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0and1s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1499</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[2][B]</td>
<td>reset_n_delay_fifo_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R30C64[2][B]</td>
<td style=" font-weight:bold;">reset_n_delay_fifo_s0/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C58[0][A]</td>
<td style=" font-weight:bold;">cnt_0and1s_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3305</td>
<td>R35C55[0][B]</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C58[0][A]</td>
<td>cnt_0and1s_1_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0and1s_1_s0</td>
</tr>
<tr>
<td>1.061</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C58[0][A]</td>
<td>cnt_0and1s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 73.913%; tC2Q: 0.144, 26.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.797</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>7.739</td>
<td>2.739</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.797</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adc_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>7.739</td>
<td>2.739</td>
<td>tNET</td>
<td>FF</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adc_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adc_clk_s1/Q</td>
</tr>
<tr>
<td>11.536</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>delay_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.167</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>delay_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.104</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>delay_fifo/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.167</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.104</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_3/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_2/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.941</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_48k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>7.160</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_48k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_out_48k_s1/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_mix_1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3305</td>
<td>clk_out_48k</td>
<td>-35.642</td>
<td>2.744</td>
</tr>
<tr>
<td>1499</td>
<td>clk_d</td>
<td>-27.309</td>
<td>1.588</td>
</tr>
<tr>
<td>1425</td>
<td>en_r_233[1]</td>
<td>2.724</td>
<td>6.708</td>
</tr>
<tr>
<td>1059</td>
<td>dac_clk_normal</td>
<td>-26.636</td>
<td>2.207</td>
</tr>
<tr>
<td>560</td>
<td>en_r_233[2]</td>
<td>5.006</td>
<td>4.584</td>
</tr>
<tr>
<td>393</td>
<td>control0[0]</td>
<td>-1.539</td>
<td>2.403</td>
</tr>
<tr>
<td>333</td>
<td>clk_48M</td>
<td>-3.967</td>
<td>1.990</td>
</tr>
<tr>
<td>275</td>
<td>byte_rx_done</td>
<td>13.043</td>
<td>4.291</td>
</tr>
<tr>
<td>273</td>
<td>en_r[0]</td>
<td>6.890</td>
<td>2.676</td>
</tr>
<tr>
<td>273</td>
<td>en_r_233[0]</td>
<td>5.039</td>
<td>4.410</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C58</td>
<td>93.06%</td>
</tr>
<tr>
<td>R15C62</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C53</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C46</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C61</td>
<td>84.72%</td>
</tr>
<tr>
<td>R5C61</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C53</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C54</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C61</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C50</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
