<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesadormonociclo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="alu.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoinstru.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoinstru.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="memoinstru.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memoinstru.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mpc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mpc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mpc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mpc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mpc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mpc.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mpc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mpc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mpc.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mpc.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mpc.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mpc1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mpc_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mpc_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mpc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mpc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mpc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mpc_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mpc_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mpc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mpc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mux.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="pc.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="procesador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesador_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rf.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rf.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rf.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rf.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rftest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rftest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seu.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="seu.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sumador.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sumador.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sumador.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sumador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_procesador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_procesador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_procesador_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_mpc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_mpc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sumador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sumador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testalu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testmemoinstru_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testmux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testmux_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testpc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testpc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testseu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testseu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ucontrol.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ucontrol.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ucontrol.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ucontrol.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ucontrol.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ucontrol.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ucontrol.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ucontrol_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ucontrol_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ucontrol_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ucontrol_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ucontrol_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ucontrol_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ucontroltest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ucontroltest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476145909" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476145909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476661538" xil_pn:in_ck="8432546565495764135" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476661538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="memoinstru.vhd"/>
      <outfile xil_pn:name="mpc.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="rf.vhd"/>
      <outfile xil_pn:name="rftest.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_procesador.vhd"/>
      <outfile xil_pn:name="test_mpc.vhd"/>
      <outfile xil_pn:name="test_sumador.vhd"/>
      <outfile xil_pn:name="testalu.vhd"/>
      <outfile xil_pn:name="testmemoinstru.vhd"/>
      <outfile xil_pn:name="testmux.vhd"/>
      <outfile xil_pn:name="testpc.vhd"/>
      <outfile xil_pn:name="testseu.vhd"/>
      <outfile xil_pn:name="ucontrol.vhd"/>
      <outfile xil_pn:name="ucontroltest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476661563" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9120004155023862365" xil_pn:start_ts="1476661563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476661563" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6127322686536188513" xil_pn:start_ts="1476661563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476661173" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4532857564134775562" xil_pn:start_ts="1476661173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476661563" xil_pn:in_ck="8432546565495764135" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476661563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="memoinstru.vhd"/>
      <outfile xil_pn:name="mpc.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="procesador.vhd"/>
      <outfile xil_pn:name="rf.vhd"/>
      <outfile xil_pn:name="rftest.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_procesador.vhd"/>
      <outfile xil_pn:name="test_mpc.vhd"/>
      <outfile xil_pn:name="test_sumador.vhd"/>
      <outfile xil_pn:name="testalu.vhd"/>
      <outfile xil_pn:name="testmemoinstru.vhd"/>
      <outfile xil_pn:name="testmux.vhd"/>
      <outfile xil_pn:name="testpc.vhd"/>
      <outfile xil_pn:name="testseu.vhd"/>
      <outfile xil_pn:name="ucontrol.vhd"/>
      <outfile xil_pn:name="ucontroltest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476661568" xil_pn:in_ck="8432546565495764135" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="789409679283190620" xil_pn:start_ts="1476661563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_procesador_beh.prj"/>
      <outfile xil_pn:name="tb_procesador_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476661568" xil_pn:in_ck="3756580496201703422" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8208912748688671913" xil_pn:start_ts="1476661568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_procesador_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1475628754" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475628754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476659760" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6022522117374093425" xil_pn:start_ts="1476659760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476659760" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4532857564134775562" xil_pn:start_ts="1476659760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476659760" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476659760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476659760" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9205914386049854285" xil_pn:start_ts="1476659760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476659760" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1476659760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476659760" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9114233681765840128" xil_pn:start_ts="1476659760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476660446" xil_pn:in_ck="-4307002972436125046" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6816418192873034291" xil_pn:start_ts="1476660411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesador.lso"/>
      <outfile xil_pn:name="procesador.ngc"/>
      <outfile xil_pn:name="procesador.ngr"/>
      <outfile xil_pn:name="procesador.prj"/>
      <outfile xil_pn:name="procesador.stx"/>
      <outfile xil_pn:name="procesador.syr"/>
      <outfile xil_pn:name="procesador.xst"/>
      <outfile xil_pn:name="procesador_vhdl.prj"/>
      <outfile xil_pn:name="procesador_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1476053648" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8642918474517896392" xil_pn:start_ts="1476053647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
