{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398794146039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398794146039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 10:55:45 2014 " "Processing started: Tue Apr 29 10:55:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398794146039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398794146039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398794146039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398794146574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOS-rtl " "Found design unit 1: NIOS-rtl" {  } { { "NIOS/synthesis/NIOS.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147311 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOS " "Found entity 1: NIOS" {  } { { "NIOS/synthesis/NIOS.vhd" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_irq_mapper " "Found entity 1: NIOS_irq_mapper" {  } { { "NIOS/synthesis/submodules/NIOS_irq_mapper.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0 " "Found entity 1: NIOS_mm_interconnect_0" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147342 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: NIOS_mm_interconnect_0_rsp_xbar_mux" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: NIOS_mm_interconnect_0_cmd_xbar_mux" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: NIOS_mm_interconnect_0_cmd_xbar_demux" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1398794147362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1398794147362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_id_router_default_decode " "Found entity 1: NIOS_mm_interconnect_0_id_router_default_decode" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147363 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_id_router " "Found entity 2: NIOS_mm_interconnect_0_id_router" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1398794147367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at NIOS_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1398794147367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_mm_interconnect_0_addr_router_default_decode " "Found entity 1: NIOS_mm_interconnect_0_addr_router_default_decode" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147368 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_mm_interconnect_0_addr_router " "Found entity 2: NIOS_mm_interconnect_0_addr_router" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_onchip_memory2_0 " "Found entity 1: NIOS_onchip_memory2_0" {  } { { "NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_qsys_0_register_bank_a_module " "Found entity 1: NIOS_nios2_qsys_0_register_bank_a_module" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_nios2_qsys_0_register_bank_b_module " "Found entity 2: NIOS_nios2_qsys_0_register_bank_b_module" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_nios2_qsys_0_nios2_oci_debug " "Found entity 3: NIOS_nios2_qsys_0_nios2_oci_debug" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: NIOS_nios2_qsys_0_ociram_sp_ram_module" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_nios2_qsys_0_nios2_ocimem " "Found entity 5: NIOS_nios2_qsys_0_nios2_ocimem" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: NIOS_nios2_qsys_0_nios2_avalon_reg" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_nios2_qsys_0_nios2_oci_break " "Found entity 7: NIOS_nios2_qsys_0_nios2_oci_break" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: NIOS_nios2_qsys_0_nios2_oci_xbrk" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: NIOS_nios2_qsys_0_nios2_oci_dbrk" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: NIOS_nios2_qsys_0_nios2_oci_itrace" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: NIOS_nios2_qsys_0_nios2_oci_td_mode" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: NIOS_nios2_qsys_0_nios2_oci_dtrace" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: NIOS_nios2_qsys_0_nios2_oci_fifo" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_nios2_qsys_0_nios2_oci_pib " "Found entity 17: NIOS_nios2_qsys_0_nios2_oci_pib" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_nios2_qsys_0_nios2_oci_im " "Found entity 18: NIOS_nios2_qsys_0_nios2_oci_im" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: NIOS_nios2_qsys_0_nios2_performance_monitors" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_nios2_qsys_0_nios2_oci " "Found entity 20: NIOS_nios2_qsys_0_nios2_oci" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_nios2_qsys_0 " "Found entity 21: NIOS_nios2_qsys_0" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: NIOS_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: NIOS_nios2_qsys_0_jtag_debug_module_tck" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: NIOS_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_qsys_0_oci_test_bench " "Found entity 1: NIOS_nios2_qsys_0_oci_test_bench" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_nios2_qsys_0_test_bench " "Found entity 1: NIOS_nios2_qsys_0_test_bench" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147474 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at NIOS_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1398794147504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at NIOS_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1398794147504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at NIOS_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1398794147505 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at NIOS_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1398794147511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS " "Elaborating entity \"NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398794147647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0 NIOS_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NIOS_nios2_qsys_0\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\"" {  } { { "NIOS/synthesis/NIOS.vhd" "nios2_qsys_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_test_bench NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_test_bench:the_NIOS_nios2_qsys_0_test_bench " "Elaborating entity \"NIOS_nios2_qsys_0_test_bench\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_test_bench:the_NIOS_nios2_qsys_0_test_bench\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_register_bank_a_module NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a " "Elaborating entity \"NIOS_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "NIOS_nios2_qsys_0_register_bank_a" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"NIOS_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147751 ""}  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398794147751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilg1 " "Found entity 1: altsyncram_ilg1" {  } { { "db/altsyncram_ilg1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/db/altsyncram_ilg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794147864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794147864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ilg1 NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ilg1:auto_generated " "Elaborating entity \"altsyncram_ilg1\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_a_module:NIOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ilg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_register_bank_b_module NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b " "Elaborating entity \"NIOS_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "NIOS_nios2_qsys_0_register_bank_b" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"NIOS_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794147922 ""}  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398794147922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jlg1 " "Found entity 1: altsyncram_jlg1" {  } { { "db/altsyncram_jlg1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/db/altsyncram_jlg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794148034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794148034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jlg1 NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jlg1:auto_generated " "Elaborating entity \"altsyncram_jlg1\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_register_bank_b_module:NIOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jlg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_debug NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794148108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_debug:the_NIOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148108 ""}  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398794148108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_ocimem NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_ocimem\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_ociram_sp_ram_module NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"NIOS_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "NIOS_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"NIOS_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148132 ""}  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398794148132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5s81 " "Found entity 1: altsyncram_5s81" {  } { { "db/altsyncram_5s81.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/db/altsyncram_5s81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794148243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794148243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5s81 NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5s81:auto_generated " "Elaborating entity \"altsyncram_5s81\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_ocimem:the_NIOS_nios2_qsys_0_nios2_ocimem\|NIOS_nios2_qsys_0_ociram_sp_ram_module:NIOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5s81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_avalon_reg NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_avalon_reg:the_NIOS_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_avalon_reg:the_NIOS_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_break NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_break:the_NIOS_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_break\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_break:the_NIOS_nios2_qsys_0_nios2_oci_break\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_xbrk NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_xbrk:the_NIOS_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_xbrk:the_NIOS_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_dbrk NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_dbrk:the_NIOS_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_dbrk:the_NIOS_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_itrace NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_itrace:the_NIOS_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_itrace:the_NIOS_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_dtrace NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_dtrace:the_NIOS_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_dtrace:the_NIOS_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_td_mode NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_dtrace:the_NIOS_nios2_qsys_0_nios2_oci_dtrace\|NIOS_nios2_qsys_0_nios2_oci_td_mode:NIOS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_dtrace:the_NIOS_nios2_qsys_0_nios2_oci_dtrace\|NIOS_nios2_qsys_0_nios2_oci_td_mode:NIOS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "NIOS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_fifo NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_oci_test_bench NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_oci_test_bench:the_NIOS_nios2_qsys_0_oci_test_bench " "Elaborating entity \"NIOS_nios2_qsys_0_oci_test_bench\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_fifo:the_NIOS_nios2_qsys_0_nios2_oci_fifo\|NIOS_nios2_qsys_0_oci_test_bench:the_NIOS_nios2_qsys_0_oci_test_bench\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_pib NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_pib:the_NIOS_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_pib:the_NIOS_nios2_qsys_0_nios2_oci_pib\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_nios2_oci_im NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_im:the_NIOS_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"NIOS_nios2_qsys_0_nios2_oci_im\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_nios2_oci_im:the_NIOS_nios2_qsys_0_nios2_oci_im\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_jtag_debug_module_wrapper NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"NIOS_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_jtag_debug_module_tck NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS_nios2_qsys_0_jtag_debug_module_tck:the_NIOS_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"NIOS_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS_nios2_qsys_0_jtag_debug_module_tck:the_NIOS_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NIOS_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_nios2_qsys_0_jtag_debug_module_sysclk NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOS_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"NIOS_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOS_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NIOS_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "NIOS_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148377 ""}  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398794148377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS_nios2_qsys_0:nios2_qsys_0\|NIOS_nios2_qsys_0_nios2_oci:the_NIOS_nios2_qsys_0_nios2_oci\|NIOS_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_onchip_memory2_0 NIOS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOS_onchip_memory2_0\" for hierarchy \"NIOS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOS/synthesis/NIOS.vhd" "onchip_memory2_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148404 ""}  } { { "NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398794148404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_doc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_doc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_doc1 " "Found entity 1: altsyncram_doc1" {  } { { "db/altsyncram_doc1.tdf" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/db/altsyncram_doc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398794148515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398794148515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_doc1 NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_doc1:auto_generated " "Elaborating entity \"altsyncram_doc1\" for hierarchy \"NIOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_doc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0 NIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS_mm_interconnect_0\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS/synthesis/NIOS.vhd" "mm_interconnect_0" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_addr_router NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"NIOS_mm_interconnect_0_addr_router\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_addr_router:addr_router\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "addr_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_addr_router_default_decode NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_addr_router:addr_router\|NIOS_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_addr_router:addr_router\|NIOS_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_id_router NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_id_router:id_router " "Elaborating entity \"NIOS_mm_interconnect_0_id_router\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_id_router:id_router\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "id_router" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_id_router_default_decode NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_id_router:id_router\|NIOS_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"NIOS_mm_interconnect_0_id_router_default_decode\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_id_router:id_router\|NIOS_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_xbar_demux NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_cmd_xbar_mux NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"NIOS_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_mm_interconnect_0_rsp_xbar_mux NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"NIOS_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS_mm_interconnect_0:mm_interconnect_0\|NIOS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS_irq_mapper NIOS_irq_mapper:irq_mapper " "Elaborating entity \"NIOS_irq_mapper\" for hierarchy \"NIOS_irq_mapper:irq_mapper\"" {  } { { "NIOS/synthesis/NIOS.vhd" "irq_mapper" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "NIOS/synthesis/NIOS.vhd" "rst_controller" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398794148715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1398794153241 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3780 -1 0 } } { "NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/NIOS_nios2_qsys_0.v" 3205 -1 0 } } { "NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1398794153378 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1398794153378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794154743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1398794156114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1398794156200 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1398794156200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398794156285 "|NIOS|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1398794156285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794156491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/output_files/Test.map.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/output_files/Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1398794157012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398794157844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398794157844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1544 " "Implemented 1544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398794158216 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398794158216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1410 " "Implemented 1410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398794158216 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1398794158216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398794158216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398794158278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 10:55:58 2014 " "Processing ended: Tue Apr 29 10:55:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398794158278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398794158278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398794158278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398794158278 ""}
