
.\files\threadx.out:	file format elf32-littlearm

Disassembly of section .vectors:

00000000 <_vectors>:
       0: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x20 <reset_addr>
       4: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x24 <undefined_addr>
       8: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x28 <svc_addr>
       c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x2c <prefetch_abort_addr>
      10: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x30 <data_abort_addr>
      14: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x34 <reserved_addr>
      18: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x38 <irq_addr>
      1c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x3c <fiq_addr>

00000020 <reset_addr>:
      20: 94 6f 0b 70  	.word	0x700b6f94

00000024 <undefined_addr>:
      24: c1 62 0b 70  	.word	0x700b62c1

00000028 <svc_addr>:
      28: 00 66 0b 70  	.word	0x700b6600

0000002c <prefetch_abort_addr>:
      2c: 01 63 0b 70  	.word	0x700b6301

00000030 <data_abort_addr>:
      30: 00 64 0b 70  	.word	0x700b6400

00000034 <reserved_addr>:
      34: 81 62 0b 70  	.word	0x700b6281

00000038 <irq_addr>:
      38: 00 65 0b 70  	.word	0x700b6500

0000003c <fiq_addr>:
      3c: 11 61 0b 70  	.word	0x700b6111

Disassembly of section .text.hwi:

700b5a00 <HwiP_enableInt>:
700b5a00: b580         	push	{r7, lr}
700b5a02: b084         	sub	sp, #0x10
700b5a04: 9003         	str	r0, [sp, #0xc]
700b5a06: f7ff ff73    	bl	0x700b58f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x11a
700b5a0a: f248 7088    	movw	r0, #0x8788
700b5a0e: f2c7 000b    	movt	r0, #0x700b
700b5a12: 6801         	ldr	r1, [r0]
700b5a14: 9803         	ldr	r0, [sp, #0xc]
700b5a16: f400 70f0    	and	r0, r0, #0x1e0
700b5a1a: 4408         	add	r0, r1
700b5a1c: f500 6081    	add.w	r0, r0, #0x408
700b5a20: 9002         	str	r0, [sp, #0x8]
700b5a22: 9803         	ldr	r0, [sp, #0xc]
700b5a24: f000 001f    	and	r0, r0, #0x1f
700b5a28: 9001         	str	r0, [sp, #0x4]
700b5a2a: 9901         	ldr	r1, [sp, #0x4]
700b5a2c: 2001         	movs	r0, #0x1
700b5a2e: 4088         	lsls	r0, r1
700b5a30: 9902         	ldr	r1, [sp, #0x8]
700b5a32: 6008         	str	r0, [r1]
700b5a34: b004         	add	sp, #0x10
700b5a36: bd80         	pop	{r7, pc}
700b5a38: bf00         	nop
700b5a3a: bf00         	nop
700b5a3c: bf00         	nop
700b5a3e: bf00         	nop

700b5a40 <HwiP_disableInt>:
700b5a40: b580         	push	{r7, lr}
700b5a42: b084         	sub	sp, #0x10
700b5a44: 9003         	str	r0, [sp, #0xc]
700b5a46: 2000         	movs	r0, #0x0
700b5a48: 9000         	str	r0, [sp]
700b5a4a: f248 7088    	movw	r0, #0x8788
700b5a4e: f2c7 000b    	movt	r0, #0x700b
700b5a52: 6801         	ldr	r1, [r0]
700b5a54: 9803         	ldr	r0, [sp, #0xc]
700b5a56: f400 70f0    	and	r0, r0, #0x1e0
700b5a5a: 4408         	add	r0, r1
700b5a5c: f200 400c    	addw	r0, r0, #0x40c
700b5a60: 9002         	str	r0, [sp, #0x8]
700b5a62: 9803         	ldr	r0, [sp, #0xc]
700b5a64: f000 001f    	and	r0, r0, #0x1f
700b5a68: 9001         	str	r0, [sp, #0x4]
700b5a6a: 9802         	ldr	r0, [sp, #0x8]
700b5a6c: 6800         	ldr	r0, [r0]
700b5a6e: 9901         	ldr	r1, [sp, #0x4]
700b5a70: 40c8         	lsrs	r0, r1
700b5a72: 07c0         	lsls	r0, r0, #0x1f
700b5a74: b118         	cbz	r0, 0x700b5a7e <HwiP_disableInt+0x3e> @ imm = #0x6
700b5a76: e7ff         	b	0x700b5a78 <HwiP_disableInt+0x38> @ imm = #-0x2
700b5a78: 2001         	movs	r0, #0x1
700b5a7a: 9000         	str	r0, [sp]
700b5a7c: e7ff         	b	0x700b5a7e <HwiP_disableInt+0x3e> @ imm = #-0x2
700b5a7e: 9901         	ldr	r1, [sp, #0x4]
700b5a80: 2001         	movs	r0, #0x1
700b5a82: 4088         	lsls	r0, r1
700b5a84: 9902         	ldr	r1, [sp, #0x8]
700b5a86: 6008         	str	r0, [r1]
700b5a88: f7ff ff32    	bl	0x700b58f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x19c
700b5a8c: 9800         	ldr	r0, [sp]
700b5a8e: b004         	add	sp, #0x10
700b5a90: bd80         	pop	{r7, pc}
700b5a92: bf00         	nop
700b5a94: bf00         	nop
700b5a96: bf00         	nop
700b5a98: bf00         	nop
700b5a9a: bf00         	nop
700b5a9c: bf00         	nop
700b5a9e: bf00         	nop

700b5aa0 <HwiP_restoreInt>:
700b5aa0: b580         	push	{r7, lr}
700b5aa2: b082         	sub	sp, #0x8
700b5aa4: 9001         	str	r0, [sp, #0x4]
700b5aa6: 9100         	str	r1, [sp]
700b5aa8: 9800         	ldr	r0, [sp]
700b5aaa: b120         	cbz	r0, 0x700b5ab6 <HwiP_restoreInt+0x16> @ imm = #0x8
700b5aac: e7ff         	b	0x700b5aae <HwiP_restoreInt+0xe> @ imm = #-0x2
700b5aae: 9801         	ldr	r0, [sp, #0x4]
700b5ab0: f7ff ffa6    	bl	0x700b5a00 <HwiP_enableInt> @ imm = #-0xb4
700b5ab4: e003         	b	0x700b5abe <HwiP_restoreInt+0x1e> @ imm = #0x6
700b5ab6: 9801         	ldr	r0, [sp, #0x4]
700b5ab8: f7ff ffc2    	bl	0x700b5a40 <HwiP_disableInt> @ imm = #-0x7c
700b5abc: e7ff         	b	0x700b5abe <HwiP_restoreInt+0x1e> @ imm = #-0x2
700b5abe: b002         	add	sp, #0x8
700b5ac0: bd80         	pop	{r7, pc}
700b5ac2: bf00         	nop
700b5ac4: bf00         	nop
700b5ac6: bf00         	nop
700b5ac8: bf00         	nop
700b5aca: bf00         	nop
700b5acc: bf00         	nop
700b5ace: bf00         	nop

700b5ad0 <HwiP_clearInt>:
700b5ad0: b083         	sub	sp, #0xc
700b5ad2: 9002         	str	r0, [sp, #0x8]
700b5ad4: f248 7088    	movw	r0, #0x8788
700b5ad8: f2c7 000b    	movt	r0, #0x700b
700b5adc: 6801         	ldr	r1, [r0]
700b5ade: 9802         	ldr	r0, [sp, #0x8]
700b5ae0: f400 70f0    	and	r0, r0, #0x1e0
700b5ae4: 4408         	add	r0, r1
700b5ae6: f200 4004    	addw	r0, r0, #0x404
700b5aea: 9001         	str	r0, [sp, #0x4]
700b5aec: 9802         	ldr	r0, [sp, #0x8]
700b5aee: f000 001f    	and	r0, r0, #0x1f
700b5af2: 9000         	str	r0, [sp]
700b5af4: 9900         	ldr	r1, [sp]
700b5af6: 2001         	movs	r0, #0x1
700b5af8: 4088         	lsls	r0, r1
700b5afa: 9901         	ldr	r1, [sp, #0x4]
700b5afc: 6008         	str	r0, [r1]
700b5afe: b003         	add	sp, #0xc
700b5b00: 4770         	bx	lr
700b5b02: bf00         	nop
700b5b04: bf00         	nop
700b5b06: bf00         	nop
700b5b08: bf00         	nop
700b5b0a: bf00         	nop
700b5b0c: bf00         	nop
700b5b0e: bf00         	nop

700b5b10 <HwiP_post>:
700b5b10: b580         	push	{r7, lr}
700b5b12: b084         	sub	sp, #0x10
700b5b14: 9003         	str	r0, [sp, #0xc]
700b5b16: f248 7088    	movw	r0, #0x8788
700b5b1a: f2c7 000b    	movt	r0, #0x700b
700b5b1e: 6801         	ldr	r1, [r0]
700b5b20: 9803         	ldr	r0, [sp, #0xc]
700b5b22: f400 70f0    	and	r0, r0, #0x1e0
700b5b26: 4408         	add	r0, r1
700b5b28: f500 6080    	add.w	r0, r0, #0x400
700b5b2c: 9002         	str	r0, [sp, #0x8]
700b5b2e: 9803         	ldr	r0, [sp, #0xc]
700b5b30: f000 001f    	and	r0, r0, #0x1f
700b5b34: 9001         	str	r0, [sp, #0x4]
700b5b36: 9901         	ldr	r1, [sp, #0x4]
700b5b38: 2001         	movs	r0, #0x1
700b5b3a: 4088         	lsls	r0, r1
700b5b3c: 9902         	ldr	r1, [sp, #0x8]
700b5b3e: 6008         	str	r0, [r1]
700b5b40: f7ff fed6    	bl	0x700b58f0 <Hwip_dataAndInstructionBarrier> @ imm = #-0x254
700b5b44: b004         	add	sp, #0x10
700b5b46: bd80         	pop	{r7, pc}
700b5b48: bf00         	nop
700b5b4a: bf00         	nop
700b5b4c: bf00         	nop
700b5b4e: bf00         	nop

700b5b50 <HwiP_Params_init>:
700b5b50: b081         	sub	sp, #0x4
700b5b52: 9000         	str	r0, [sp]
700b5b54: 9900         	ldr	r1, [sp]
700b5b56: 2000         	movs	r0, #0x0
700b5b58: 6008         	str	r0, [r1]
700b5b5a: 9900         	ldr	r1, [sp]
700b5b5c: 6048         	str	r0, [r1, #0x4]
700b5b5e: 9900         	ldr	r1, [sp]
700b5b60: 6088         	str	r0, [r1, #0x8]
700b5b62: 9900         	ldr	r1, [sp]
700b5b64: 8188         	strh	r0, [r1, #0xc]
700b5b66: 9a00         	ldr	r2, [sp]
700b5b68: 210f         	movs	r1, #0xf
700b5b6a: 7391         	strb	r1, [r2, #0xe]
700b5b6c: 9900         	ldr	r1, [sp]
700b5b6e: 73c8         	strb	r0, [r1, #0xf]
700b5b70: 9900         	ldr	r1, [sp]
700b5b72: 7408         	strb	r0, [r1, #0x10]
700b5b74: b001         	add	sp, #0x4
700b5b76: 4770         	bx	lr
700b5b78: bf00         	nop
700b5b7a: bf00         	nop
700b5b7c: bf00         	nop
700b5b7e: bf00         	nop

700b5b80 <HwiP_construct>:
700b5b80: b580         	push	{r7, lr}
700b5b82: b084         	sub	sp, #0x10
700b5b84: 9003         	str	r0, [sp, #0xc]
700b5b86: 9102         	str	r1, [sp, #0x8]
700b5b88: 9803         	ldr	r0, [sp, #0xc]
700b5b8a: 9001         	str	r0, [sp, #0x4]
700b5b8c: 2001         	movs	r0, #0x1
700b5b8e: f001 fa97    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x152e
700b5b92: 9802         	ldr	r0, [sp, #0x8]
700b5b94: 6840         	ldr	r0, [r0, #0x4]
700b5b96: 2800         	cmp	r0, #0x0
700b5b98: bf18         	it	ne
700b5b9a: 2001         	movne	r0, #0x1
700b5b9c: f001 fa90    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x1520
700b5ba0: 9802         	ldr	r0, [sp, #0x8]
700b5ba2: 6801         	ldr	r1, [r0]
700b5ba4: 2000         	movs	r0, #0x0
700b5ba6: 9000         	str	r0, [sp]
700b5ba8: f5b1 7f80    	cmp.w	r1, #0x100
700b5bac: bf38         	it	lo
700b5bae: 2001         	movlo	r0, #0x1
700b5bb0: f001 fa86    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x150c
700b5bb4: 9800         	ldr	r0, [sp]
700b5bb6: 9902         	ldr	r1, [sp, #0x8]
700b5bb8: 7b89         	ldrb	r1, [r1, #0xe]
700b5bba: 2910         	cmp	r1, #0x10
700b5bbc: bf38         	it	lo
700b5bbe: 2001         	movlo	r0, #0x1
700b5bc0: f001 fa7e    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x14fc
700b5bc4: 9802         	ldr	r0, [sp, #0x8]
700b5bc6: 6800         	ldr	r0, [r0]
700b5bc8: f7ff ff3a    	bl	0x700b5a40 <HwiP_disableInt> @ imm = #-0x18c
700b5bcc: 9802         	ldr	r0, [sp, #0x8]
700b5bce: 6800         	ldr	r0, [r0]
700b5bd0: f7ff ff7e    	bl	0x700b5ad0 <HwiP_clearInt> @ imm = #-0x104
700b5bd4: 9902         	ldr	r1, [sp, #0x8]
700b5bd6: 6808         	ldr	r0, [r1]
700b5bd8: 7bc9         	ldrb	r1, [r1, #0xf]
700b5bda: f000 f841    	bl	0x700b5c60 <HwiP_setAsFIQ> @ imm = #0x82
700b5bde: 9902         	ldr	r1, [sp, #0x8]
700b5be0: 6808         	ldr	r0, [r1]
700b5be2: 7b89         	ldrb	r1, [r1, #0xe]
700b5be4: f000 f86c    	bl	0x700b5cc0 <HwiP_setPri> @ imm = #0xd8
700b5be8: 9902         	ldr	r1, [sp, #0x8]
700b5bea: 6808         	ldr	r0, [r1]
700b5bec: 7c09         	ldrb	r1, [r1, #0x10]
700b5bee: f000 f87f    	bl	0x700b5cf0 <HwiP_setAsPulse> @ imm = #0xfe
700b5bf2: 9802         	ldr	r0, [sp, #0x8]
700b5bf4: 7bc0         	ldrb	r0, [r0, #0xf]
700b5bf6: b148         	cbz	r0, 0x700b5c0c <HwiP_construct+0x8c> @ imm = #0x12
700b5bf8: e7ff         	b	0x700b5bfa <HwiP_construct+0x7a> @ imm = #-0x2
700b5bfa: 9802         	ldr	r0, [sp, #0x8]
700b5bfc: 6800         	ldr	r0, [r0]
700b5bfe: f246 1111    	movw	r1, #0x6111
700b5c02: f2c7 010b    	movt	r1, #0x700b
700b5c06: f000 f8a3    	bl	0x700b5d50 <HwiP_setVecAddr> @ imm = #0x146
700b5c0a: e008         	b	0x700b5c1e <HwiP_construct+0x9e> @ imm = #0x10
700b5c0c: 9802         	ldr	r0, [sp, #0x8]
700b5c0e: 6800         	ldr	r0, [r0]
700b5c10: f246 5100    	movw	r1, #0x6500
700b5c14: f2c7 010b    	movt	r1, #0x700b
700b5c18: f000 f89a    	bl	0x700b5d50 <HwiP_setVecAddr> @ imm = #0x134
700b5c1c: e7ff         	b	0x700b5c1e <HwiP_construct+0x9e> @ imm = #-0x2
700b5c1e: 9802         	ldr	r0, [sp, #0x8]
700b5c20: 6802         	ldr	r2, [r0]
700b5c22: 6840         	ldr	r0, [r0, #0x4]
700b5c24: f648 710c    	movw	r1, #0x8f0c
700b5c28: f2c7 0108    	movt	r1, #0x7008
700b5c2c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5c30: 9802         	ldr	r0, [sp, #0x8]
700b5c32: 6802         	ldr	r2, [r0]
700b5c34: 6880         	ldr	r0, [r0, #0x8]
700b5c36: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b5c3a: f8c1 0400    	str.w	r0, [r1, #0x400]
700b5c3e: 9802         	ldr	r0, [sp, #0x8]
700b5c40: 6800         	ldr	r0, [r0]
700b5c42: 9901         	ldr	r1, [sp, #0x4]
700b5c44: 6008         	str	r0, [r1]
700b5c46: 9802         	ldr	r0, [sp, #0x8]
700b5c48: 6800         	ldr	r0, [r0]
700b5c4a: f7ff fed9    	bl	0x700b5a00 <HwiP_enableInt> @ imm = #-0x24e
700b5c4e: 2000         	movs	r0, #0x0
700b5c50: b004         	add	sp, #0x10
700b5c52: bd80         	pop	{r7, pc}
700b5c54: bf00         	nop
700b5c56: bf00         	nop
700b5c58: bf00         	nop
700b5c5a: bf00         	nop
700b5c5c: bf00         	nop
700b5c5e: bf00         	nop

700b5c60 <HwiP_setAsFIQ>:
700b5c60: b084         	sub	sp, #0x10
700b5c62: 9003         	str	r0, [sp, #0xc]
700b5c64: 9102         	str	r1, [sp, #0x8]
700b5c66: f248 7088    	movw	r0, #0x8788
700b5c6a: f2c7 000b    	movt	r0, #0x700b
700b5c6e: 6801         	ldr	r1, [r0]
700b5c70: 9803         	ldr	r0, [sp, #0xc]
700b5c72: f400 70f0    	and	r0, r0, #0x1e0
700b5c76: 4408         	add	r0, r1
700b5c78: f500 6083    	add.w	r0, r0, #0x418
700b5c7c: 9001         	str	r0, [sp, #0x4]
700b5c7e: 9803         	ldr	r0, [sp, #0xc]
700b5c80: f000 001f    	and	r0, r0, #0x1f
700b5c84: 9000         	str	r0, [sp]
700b5c86: 9802         	ldr	r0, [sp, #0x8]
700b5c88: b148         	cbz	r0, 0x700b5c9e <HwiP_setAsFIQ+0x3e> @ imm = #0x12
700b5c8a: e7ff         	b	0x700b5c8c <HwiP_setAsFIQ+0x2c> @ imm = #-0x2
700b5c8c: 9900         	ldr	r1, [sp]
700b5c8e: 2001         	movs	r0, #0x1
700b5c90: fa00 f201    	lsl.w	r2, r0, r1
700b5c94: 9901         	ldr	r1, [sp, #0x4]
700b5c96: 6808         	ldr	r0, [r1]
700b5c98: 4310         	orrs	r0, r2
700b5c9a: 6008         	str	r0, [r1]
700b5c9c: e008         	b	0x700b5cb0 <HwiP_setAsFIQ+0x50> @ imm = #0x10
700b5c9e: 9900         	ldr	r1, [sp]
700b5ca0: 2001         	movs	r0, #0x1
700b5ca2: fa00 f201    	lsl.w	r2, r0, r1
700b5ca6: 9901         	ldr	r1, [sp, #0x4]
700b5ca8: 6808         	ldr	r0, [r1]
700b5caa: 4390         	bics	r0, r2
700b5cac: 6008         	str	r0, [r1]
700b5cae: e7ff         	b	0x700b5cb0 <HwiP_setAsFIQ+0x50> @ imm = #-0x2
700b5cb0: b004         	add	sp, #0x10
700b5cb2: 4770         	bx	lr
700b5cb4: bf00         	nop
700b5cb6: bf00         	nop
700b5cb8: bf00         	nop
700b5cba: bf00         	nop
700b5cbc: bf00         	nop
700b5cbe: bf00         	nop

700b5cc0 <HwiP_setPri>:
700b5cc0: b083         	sub	sp, #0xc
700b5cc2: 9002         	str	r0, [sp, #0x8]
700b5cc4: 9101         	str	r1, [sp, #0x4]
700b5cc6: f248 7088    	movw	r0, #0x8788
700b5cca: f2c7 000b    	movt	r0, #0x700b
700b5cce: 6800         	ldr	r0, [r0]
700b5cd0: 9902         	ldr	r1, [sp, #0x8]
700b5cd2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5cd6: f500 5080    	add.w	r0, r0, #0x1000
700b5cda: 9000         	str	r0, [sp]
700b5cdc: 9801         	ldr	r0, [sp, #0x4]
700b5cde: f000 000f    	and	r0, r0, #0xf
700b5ce2: 9900         	ldr	r1, [sp]
700b5ce4: 6008         	str	r0, [r1]
700b5ce6: b003         	add	sp, #0xc
700b5ce8: 4770         	bx	lr
700b5cea: bf00         	nop
700b5cec: bf00         	nop
700b5cee: bf00         	nop

700b5cf0 <HwiP_setAsPulse>:
700b5cf0: b084         	sub	sp, #0x10
700b5cf2: 9003         	str	r0, [sp, #0xc]
700b5cf4: 9102         	str	r1, [sp, #0x8]
700b5cf6: f248 7088    	movw	r0, #0x8788
700b5cfa: f2c7 000b    	movt	r0, #0x700b
700b5cfe: 6801         	ldr	r1, [r0]
700b5d00: 9803         	ldr	r0, [sp, #0xc]
700b5d02: f400 70f0    	and	r0, r0, #0x1e0
700b5d06: 4408         	add	r0, r1
700b5d08: f200 401c    	addw	r0, r0, #0x41c
700b5d0c: 9001         	str	r0, [sp, #0x4]
700b5d0e: 9803         	ldr	r0, [sp, #0xc]
700b5d10: f000 001f    	and	r0, r0, #0x1f
700b5d14: 9000         	str	r0, [sp]
700b5d16: 9802         	ldr	r0, [sp, #0x8]
700b5d18: b148         	cbz	r0, 0x700b5d2e <HwiP_setAsPulse+0x3e> @ imm = #0x12
700b5d1a: e7ff         	b	0x700b5d1c <HwiP_setAsPulse+0x2c> @ imm = #-0x2
700b5d1c: 9900         	ldr	r1, [sp]
700b5d1e: 2001         	movs	r0, #0x1
700b5d20: fa00 f201    	lsl.w	r2, r0, r1
700b5d24: 9901         	ldr	r1, [sp, #0x4]
700b5d26: 6808         	ldr	r0, [r1]
700b5d28: 4310         	orrs	r0, r2
700b5d2a: 6008         	str	r0, [r1]
700b5d2c: e008         	b	0x700b5d40 <HwiP_setAsPulse+0x50> @ imm = #0x10
700b5d2e: 9900         	ldr	r1, [sp]
700b5d30: 2001         	movs	r0, #0x1
700b5d32: fa00 f201    	lsl.w	r2, r0, r1
700b5d36: 9901         	ldr	r1, [sp, #0x4]
700b5d38: 6808         	ldr	r0, [r1]
700b5d3a: 4390         	bics	r0, r2
700b5d3c: 6008         	str	r0, [r1]
700b5d3e: e7ff         	b	0x700b5d40 <HwiP_setAsPulse+0x50> @ imm = #-0x2
700b5d40: b004         	add	sp, #0x10
700b5d42: 4770         	bx	lr
700b5d44: bf00         	nop
700b5d46: bf00         	nop
700b5d48: bf00         	nop
700b5d4a: bf00         	nop
700b5d4c: bf00         	nop
700b5d4e: bf00         	nop

700b5d50 <HwiP_setVecAddr>:
700b5d50: b083         	sub	sp, #0xc
700b5d52: 9002         	str	r0, [sp, #0x8]
700b5d54: 9101         	str	r1, [sp, #0x4]
700b5d56: f248 7088    	movw	r0, #0x8788
700b5d5a: f2c7 000b    	movt	r0, #0x700b
700b5d5e: 6800         	ldr	r0, [r0]
700b5d60: 9902         	ldr	r1, [sp, #0x8]
700b5d62: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5d66: f500 5000    	add.w	r0, r0, #0x2000
700b5d6a: 9000         	str	r0, [sp]
700b5d6c: 9801         	ldr	r0, [sp, #0x4]
700b5d6e: f020 0003    	bic	r0, r0, #0x3
700b5d72: 9900         	ldr	r1, [sp]
700b5d74: 6008         	str	r0, [r1]
700b5d76: b003         	add	sp, #0xc
700b5d78: 4770         	bx	lr
700b5d7a: bf00         	nop
700b5d7c: bf00         	nop
700b5d7e: bf00         	nop

700b5d80 <HwiP_destruct>:
700b5d80: b580         	push	{r7, lr}
700b5d82: b084         	sub	sp, #0x10
700b5d84: 9003         	str	r0, [sp, #0xc]
700b5d86: 9803         	ldr	r0, [sp, #0xc]
700b5d88: 9002         	str	r0, [sp, #0x8]
700b5d8a: 9802         	ldr	r0, [sp, #0x8]
700b5d8c: 6800         	ldr	r0, [r0]
700b5d8e: f7ff fe57    	bl	0x700b5a40 <HwiP_disableInt> @ imm = #-0x352
700b5d92: 9802         	ldr	r0, [sp, #0x8]
700b5d94: 6800         	ldr	r0, [r0]
700b5d96: f7ff fe9b    	bl	0x700b5ad0 <HwiP_clearInt> @ imm = #-0x2ca
700b5d9a: 9802         	ldr	r0, [sp, #0x8]
700b5d9c: 6800         	ldr	r0, [r0]
700b5d9e: 2100         	movs	r1, #0x0
700b5da0: 9101         	str	r1, [sp, #0x4]
700b5da2: f7ff ff5d    	bl	0x700b5c60 <HwiP_setAsFIQ> @ imm = #-0x146
700b5da6: 9802         	ldr	r0, [sp, #0x8]
700b5da8: 6800         	ldr	r0, [r0]
700b5daa: 210f         	movs	r1, #0xf
700b5dac: f7ff ff88    	bl	0x700b5cc0 <HwiP_setPri> @ imm = #-0xf0
700b5db0: 9901         	ldr	r1, [sp, #0x4]
700b5db2: 9802         	ldr	r0, [sp, #0x8]
700b5db4: 6800         	ldr	r0, [r0]
700b5db6: f7ff ff9b    	bl	0x700b5cf0 <HwiP_setAsPulse> @ imm = #-0xca
700b5dba: 9802         	ldr	r0, [sp, #0x8]
700b5dbc: 6800         	ldr	r0, [r0]
700b5dbe: f246 5100    	movw	r1, #0x6500
700b5dc2: f2c7 010b    	movt	r1, #0x700b
700b5dc6: f7ff ffc3    	bl	0x700b5d50 <HwiP_setVecAddr> @ imm = #-0x7a
700b5dca: 9801         	ldr	r0, [sp, #0x4]
700b5dcc: 9902         	ldr	r1, [sp, #0x8]
700b5dce: 680a         	ldr	r2, [r1]
700b5dd0: f648 710c    	movw	r1, #0x8f0c
700b5dd4: f2c7 0108    	movt	r1, #0x7008
700b5dd8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5ddc: 9a02         	ldr	r2, [sp, #0x8]
700b5dde: 6812         	ldr	r2, [r2]
700b5de0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b5de4: f8c1 0400    	str.w	r0, [r1, #0x400]
700b5de8: b004         	add	sp, #0x10
700b5dea: bd80         	pop	{r7, pc}
700b5dec: bf00         	nop
700b5dee: bf00         	nop

700b5df0 <HwiP_init>:
700b5df0: b580         	push	{r7, lr}
700b5df2: b084         	sub	sp, #0x10
700b5df4: f000 eabe    	blx	0x700b6374 <HwiP_disable> @ imm = #0x57c
700b5df8: f000 eac4    	blx	0x700b6384 <HwiP_disableFIQ> @ imm = #0x588
700b5dfc: f248 7088    	movw	r0, #0x8788
700b5e00: f2c7 000b    	movt	r0, #0x700b
700b5e04: 6800         	ldr	r0, [r0]
700b5e06: 2800         	cmp	r0, #0x0
700b5e08: bf18         	it	ne
700b5e0a: 2001         	movne	r0, #0x1
700b5e0c: f001 f958    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x12b0
700b5e10: f648 710c    	movw	r1, #0x8f0c
700b5e14: f2c7 0108    	movt	r1, #0x7008
700b5e18: 2000         	movs	r0, #0x0
700b5e1a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b5e1e: f8c1 0804    	str.w	r0, [r1, #0x804]
700b5e22: 9003         	str	r0, [sp, #0xc]
700b5e24: e7ff         	b	0x700b5e26 <HwiP_init+0x36> @ imm = #-0x2
700b5e26: 9803         	ldr	r0, [sp, #0xc]
700b5e28: 28ff         	cmp	r0, #0xff
700b5e2a: d81d         	bhi	0x700b5e68 <HwiP_init+0x78> @ imm = #0x3a
700b5e2c: e7ff         	b	0x700b5e2e <HwiP_init+0x3e> @ imm = #-0x2
700b5e2e: 9a03         	ldr	r2, [sp, #0xc]
700b5e30: f648 710c    	movw	r1, #0x8f0c
700b5e34: f2c7 0108    	movt	r1, #0x7008
700b5e38: 2000         	movs	r0, #0x0
700b5e3a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b5e3e: 9a03         	ldr	r2, [sp, #0xc]
700b5e40: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b5e44: f8c1 0400    	str.w	r0, [r1, #0x400]
700b5e48: 9803         	ldr	r0, [sp, #0xc]
700b5e4a: 210f         	movs	r1, #0xf
700b5e4c: f7ff ff38    	bl	0x700b5cc0 <HwiP_setPri> @ imm = #-0x190
700b5e50: 9803         	ldr	r0, [sp, #0xc]
700b5e52: f246 5100    	movw	r1, #0x6500
700b5e56: f2c7 010b    	movt	r1, #0x700b
700b5e5a: f7ff ff79    	bl	0x700b5d50 <HwiP_setVecAddr> @ imm = #-0x10e
700b5e5e: e7ff         	b	0x700b5e60 <HwiP_init+0x70> @ imm = #-0x2
700b5e60: 9803         	ldr	r0, [sp, #0xc]
700b5e62: 3001         	adds	r0, #0x1
700b5e64: 9003         	str	r0, [sp, #0xc]
700b5e66: e7de         	b	0x700b5e26 <HwiP_init+0x36> @ imm = #-0x44
700b5e68: 2000         	movs	r0, #0x0
700b5e6a: 9003         	str	r0, [sp, #0xc]
700b5e6c: e7ff         	b	0x700b5e6e <HwiP_init+0x7e> @ imm = #-0x2
700b5e6e: 9803         	ldr	r0, [sp, #0xc]
700b5e70: 2807         	cmp	r0, #0x7
700b5e72: d838         	bhi	0x700b5ee6 <HwiP_init+0xf6> @ imm = #0x70
700b5e74: e7ff         	b	0x700b5e76 <HwiP_init+0x86> @ imm = #-0x2
700b5e76: f248 7188    	movw	r1, #0x8788
700b5e7a: f2c7 010b    	movt	r1, #0x700b
700b5e7e: 6808         	ldr	r0, [r1]
700b5e80: 9a03         	ldr	r2, [sp, #0xc]
700b5e82: f002 020f    	and	r2, r2, #0xf
700b5e86: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b5e8a: f200 400c    	addw	r0, r0, #0x40c
700b5e8e: 9002         	str	r0, [sp, #0x8]
700b5e90: 9a02         	ldr	r2, [sp, #0x8]
700b5e92: f04f 30ff    	mov.w	r0, #0xffffffff
700b5e96: 6010         	str	r0, [r2]
700b5e98: 680a         	ldr	r2, [r1]
700b5e9a: 9b03         	ldr	r3, [sp, #0xc]
700b5e9c: f003 030f    	and	r3, r3, #0xf
700b5ea0: eb02 1243    	add.w	r2, r2, r3, lsl #5
700b5ea4: f202 4204    	addw	r2, r2, #0x404
700b5ea8: 9202         	str	r2, [sp, #0x8]
700b5eaa: 9a02         	ldr	r2, [sp, #0x8]
700b5eac: 6010         	str	r0, [r2]
700b5eae: 6808         	ldr	r0, [r1]
700b5eb0: 9a03         	ldr	r2, [sp, #0xc]
700b5eb2: f002 020f    	and	r2, r2, #0xf
700b5eb6: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b5eba: f200 401c    	addw	r0, r0, #0x41c
700b5ebe: 9002         	str	r0, [sp, #0x8]
700b5ec0: 9a02         	ldr	r2, [sp, #0x8]
700b5ec2: 2000         	movs	r0, #0x0
700b5ec4: 6010         	str	r0, [r2]
700b5ec6: 6809         	ldr	r1, [r1]
700b5ec8: 9a03         	ldr	r2, [sp, #0xc]
700b5eca: f002 020f    	and	r2, r2, #0xf
700b5ece: eb01 1142    	add.w	r1, r1, r2, lsl #5
700b5ed2: f501 6183    	add.w	r1, r1, #0x418
700b5ed6: 9102         	str	r1, [sp, #0x8]
700b5ed8: 9902         	ldr	r1, [sp, #0x8]
700b5eda: 6008         	str	r0, [r1]
700b5edc: e7ff         	b	0x700b5ede <HwiP_init+0xee> @ imm = #-0x2
700b5ede: 9803         	ldr	r0, [sp, #0xc]
700b5ee0: 3001         	adds	r0, #0x1
700b5ee2: 9003         	str	r0, [sp, #0xc]
700b5ee4: e7c3         	b	0x700b5e6e <HwiP_init+0x7e> @ imm = #-0x7a
700b5ee6: f000 f81b    	bl	0x700b5f20 <HwiP_getIRQVecAddr> @ imm = #0x36
700b5eea: f64a 2120    	movw	r1, #0xaa20
700b5eee: f2c7 0108    	movt	r1, #0x7008
700b5ef2: 9100         	str	r1, [sp]
700b5ef4: 6008         	str	r0, [r1]
700b5ef6: f000 f823    	bl	0x700b5f40 <HwiP_getFIQVecAddr> @ imm = #0x46
700b5efa: 9900         	ldr	r1, [sp]
700b5efc: 6008         	str	r0, [r1]
700b5efe: 2000         	movs	r0, #0x0
700b5f00: 9001         	str	r0, [sp, #0x4]
700b5f02: f000 f82d    	bl	0x700b5f60 <HwiP_ackIRQ> @ imm = #0x5a
700b5f06: 9801         	ldr	r0, [sp, #0x4]
700b5f08: f000 f83a    	bl	0x700b5f80 <HwiP_ackFIQ> @ imm = #0x74
700b5f0c: f000 ea56    	blx	0x700b63bc <HwiP_enableVIC> @ imm = #0x4ac
700b5f10: f000 ea48    	blx	0x700b63a4 <HwiP_enableFIQ> @ imm = #0x490
700b5f14: b004         	add	sp, #0x10
700b5f16: bd80         	pop	{r7, pc}
700b5f18: bf00         	nop
700b5f1a: bf00         	nop
700b5f1c: bf00         	nop
700b5f1e: bf00         	nop

700b5f20 <HwiP_getIRQVecAddr>:
700b5f20: b081         	sub	sp, #0x4
700b5f22: f248 7088    	movw	r0, #0x8788
700b5f26: f2c7 000b    	movt	r0, #0x700b
700b5f2a: 6800         	ldr	r0, [r0]
700b5f2c: 3018         	adds	r0, #0x18
700b5f2e: 9000         	str	r0, [sp]
700b5f30: 9800         	ldr	r0, [sp]
700b5f32: 6800         	ldr	r0, [r0]
700b5f34: b001         	add	sp, #0x4
700b5f36: 4770         	bx	lr
700b5f38: bf00         	nop
700b5f3a: bf00         	nop
700b5f3c: bf00         	nop
700b5f3e: bf00         	nop

700b5f40 <HwiP_getFIQVecAddr>:
700b5f40: b081         	sub	sp, #0x4
700b5f42: f248 7088    	movw	r0, #0x8788
700b5f46: f2c7 000b    	movt	r0, #0x700b
700b5f4a: 6800         	ldr	r0, [r0]
700b5f4c: 301c         	adds	r0, #0x1c
700b5f4e: 9000         	str	r0, [sp]
700b5f50: 9800         	ldr	r0, [sp]
700b5f52: 6800         	ldr	r0, [r0]
700b5f54: b001         	add	sp, #0x4
700b5f56: 4770         	bx	lr
700b5f58: bf00         	nop
700b5f5a: bf00         	nop
700b5f5c: bf00         	nop
700b5f5e: bf00         	nop

700b5f60 <HwiP_ackIRQ>:
700b5f60: b082         	sub	sp, #0x8
700b5f62: 9001         	str	r0, [sp, #0x4]
700b5f64: f248 7088    	movw	r0, #0x8788
700b5f68: f2c7 000b    	movt	r0, #0x700b
700b5f6c: 6800         	ldr	r0, [r0]
700b5f6e: 3018         	adds	r0, #0x18
700b5f70: 9000         	str	r0, [sp]
700b5f72: 9801         	ldr	r0, [sp, #0x4]
700b5f74: 9900         	ldr	r1, [sp]
700b5f76: 6008         	str	r0, [r1]
700b5f78: b002         	add	sp, #0x8
700b5f7a: 4770         	bx	lr
700b5f7c: bf00         	nop
700b5f7e: bf00         	nop

700b5f80 <HwiP_ackFIQ>:
700b5f80: b082         	sub	sp, #0x8
700b5f82: 9001         	str	r0, [sp, #0x4]
700b5f84: f248 7088    	movw	r0, #0x8788
700b5f88: f2c7 000b    	movt	r0, #0x700b
700b5f8c: 6800         	ldr	r0, [r0]
700b5f8e: 301c         	adds	r0, #0x1c
700b5f90: 9000         	str	r0, [sp]
700b5f92: 9801         	ldr	r0, [sp, #0x4]
700b5f94: 9900         	ldr	r1, [sp]
700b5f96: 6008         	str	r0, [r1]
700b5f98: b002         	add	sp, #0x8
700b5f9a: 4770         	bx	lr
700b5f9c: bf00         	nop
700b5f9e: bf00         	nop

700b5fa0 <HwiP_inISR>:
700b5fa0: b580         	push	{r7, lr}
700b5fa2: b082         	sub	sp, #0x8
700b5fa4: f000 ea1a    	blx	0x700b63dc <HwiP_getCPSR> @ imm = #0x434
700b5fa8: f000 001f    	and	r0, r0, #0x1f
700b5fac: 9001         	str	r0, [sp, #0x4]
700b5fae: 2000         	movs	r0, #0x0
700b5fb0: 9000         	str	r0, [sp]
700b5fb2: 9801         	ldr	r0, [sp, #0x4]
700b5fb4: 281f         	cmp	r0, #0x1f
700b5fb6: d003         	beq	0x700b5fc0 <HwiP_inISR+0x20> @ imm = #0x6
700b5fb8: e7ff         	b	0x700b5fba <HwiP_inISR+0x1a> @ imm = #-0x2
700b5fba: 2001         	movs	r0, #0x1
700b5fbc: 9000         	str	r0, [sp]
700b5fbe: e7ff         	b	0x700b5fc0 <HwiP_inISR+0x20> @ imm = #-0x2
700b5fc0: 9800         	ldr	r0, [sp]
700b5fc2: b002         	add	sp, #0x8
700b5fc4: bd80         	pop	{r7, pc}
		...
700b5fce: 0000         	movs	r0, r0

700b5fd0 <HwiP_irq_handler_c>:
700b5fd0: b580         	push	{r7, lr}
700b5fd2: b086         	sub	sp, #0x18
700b5fd4: a804         	add	r0, sp, #0x10
700b5fd6: f000 f843    	bl	0x700b6060 <HwiP_getIRQ> @ imm = #0x86
700b5fda: 9005         	str	r0, [sp, #0x14]
700b5fdc: 9805         	ldr	r0, [sp, #0x14]
700b5fde: bb68         	cbnz	r0, 0x700b603c <HwiP_irq_handler_c+0x6c> @ imm = #0x5a
700b5fe0: e7ff         	b	0x700b5fe2 <HwiP_irq_handler_c+0x12> @ imm = #-0x2
700b5fe2: 9804         	ldr	r0, [sp, #0x10]
700b5fe4: f000 f864    	bl	0x700b60b0 <HwiP_isPulse> @ imm = #0xc8
700b5fe8: 9003         	str	r0, [sp, #0xc]
700b5fea: 9803         	ldr	r0, [sp, #0xc]
700b5fec: b120         	cbz	r0, 0x700b5ff8 <HwiP_irq_handler_c+0x28> @ imm = #0x8
700b5fee: e7ff         	b	0x700b5ff0 <HwiP_irq_handler_c+0x20> @ imm = #-0x2
700b5ff0: 9804         	ldr	r0, [sp, #0x10]
700b5ff2: f7ff fd6d    	bl	0x700b5ad0 <HwiP_clearInt> @ imm = #-0x526
700b5ff6: e7ff         	b	0x700b5ff8 <HwiP_irq_handler_c+0x28> @ imm = #-0x2
700b5ff8: 9904         	ldr	r1, [sp, #0x10]
700b5ffa: f648 700c    	movw	r0, #0x8f0c
700b5ffe: f2c7 0008    	movt	r0, #0x7008
700b6002: f850 1021    	ldr.w	r1, [r0, r1, lsl #2]
700b6006: 9102         	str	r1, [sp, #0x8]
700b6008: 9904         	ldr	r1, [sp, #0x10]
700b600a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b600e: f8d0 0400    	ldr.w	r0, [r0, #0x400]
700b6012: 9001         	str	r0, [sp, #0x4]
700b6014: 9802         	ldr	r0, [sp, #0x8]
700b6016: b120         	cbz	r0, 0x700b6022 <HwiP_irq_handler_c+0x52> @ imm = #0x8
700b6018: e7ff         	b	0x700b601a <HwiP_irq_handler_c+0x4a> @ imm = #-0x2
700b601a: 9902         	ldr	r1, [sp, #0x8]
700b601c: 9801         	ldr	r0, [sp, #0x4]
700b601e: 4788         	blx	r1
700b6020: e7ff         	b	0x700b6022 <HwiP_irq_handler_c+0x52> @ imm = #-0x2
700b6022: f000 e9a8    	blx	0x700b6374 <HwiP_disable> @ imm = #0x350
700b6026: 9803         	ldr	r0, [sp, #0xc]
700b6028: b920         	cbnz	r0, 0x700b6034 <HwiP_irq_handler_c+0x64> @ imm = #0x8
700b602a: e7ff         	b	0x700b602c <HwiP_irq_handler_c+0x5c> @ imm = #-0x2
700b602c: 9804         	ldr	r0, [sp, #0x10]
700b602e: f7ff fd4f    	bl	0x700b5ad0 <HwiP_clearInt> @ imm = #-0x562
700b6032: e7ff         	b	0x700b6034 <HwiP_irq_handler_c+0x64> @ imm = #-0x2
700b6034: 9804         	ldr	r0, [sp, #0x10]
700b6036: f000 f85b    	bl	0x700b60f0 <HwiP_ackIRQ> @ imm = #0xb6
700b603a: e00c         	b	0x700b6056 <HwiP_irq_handler_c+0x86> @ imm = #0x18
700b603c: f648 710c    	movw	r1, #0x8f0c
700b6040: f2c7 0108    	movt	r1, #0x7008
700b6044: f8d1 0800    	ldr.w	r0, [r1, #0x800]
700b6048: 3001         	adds	r0, #0x1
700b604a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b604e: 2000         	movs	r0, #0x0
700b6050: f000 f84e    	bl	0x700b60f0 <HwiP_ackIRQ> @ imm = #0x9c
700b6054: e7ff         	b	0x700b6056 <HwiP_irq_handler_c+0x86> @ imm = #-0x2
700b6056: b006         	add	sp, #0x18
700b6058: bd80         	pop	{r7, pc}
700b605a: bf00         	nop
700b605c: bf00         	nop
700b605e: bf00         	nop

700b6060 <HwiP_getIRQ>:
700b6060: b084         	sub	sp, #0x10
700b6062: 9003         	str	r0, [sp, #0xc]
700b6064: f04f 30ff    	mov.w	r0, #0xffffffff
700b6068: 9001         	str	r0, [sp, #0x4]
700b606a: 9903         	ldr	r1, [sp, #0xc]
700b606c: 2000         	movs	r0, #0x0
700b606e: 6008         	str	r0, [r1]
700b6070: f248 7088    	movw	r0, #0x8788
700b6074: f2c7 000b    	movt	r0, #0x700b
700b6078: 6800         	ldr	r0, [r0]
700b607a: 3020         	adds	r0, #0x20
700b607c: 9002         	str	r0, [sp, #0x8]
700b607e: 9802         	ldr	r0, [sp, #0x8]
700b6080: 6800         	ldr	r0, [r0]
700b6082: 9000         	str	r0, [sp]
700b6084: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b6088: 0600         	lsls	r0, r0, #0x18
700b608a: 2800         	cmp	r0, #0x0
700b608c: d507         	bpl	0x700b609e <HwiP_getIRQ+0x3e> @ imm = #0xe
700b608e: e7ff         	b	0x700b6090 <HwiP_getIRQ+0x30> @ imm = #-0x2
700b6090: f89d 0000    	ldrb.w	r0, [sp]
700b6094: 9903         	ldr	r1, [sp, #0xc]
700b6096: 6008         	str	r0, [r1]
700b6098: 2000         	movs	r0, #0x0
700b609a: 9001         	str	r0, [sp, #0x4]
700b609c: e7ff         	b	0x700b609e <HwiP_getIRQ+0x3e> @ imm = #-0x2
700b609e: 9801         	ldr	r0, [sp, #0x4]
700b60a0: b004         	add	sp, #0x10
700b60a2: 4770         	bx	lr
700b60a4: bf00         	nop
700b60a6: bf00         	nop
700b60a8: bf00         	nop
700b60aa: bf00         	nop
700b60ac: bf00         	nop
700b60ae: bf00         	nop

700b60b0 <HwiP_isPulse>:
700b60b0: b083         	sub	sp, #0xc
700b60b2: 9002         	str	r0, [sp, #0x8]
700b60b4: f248 7088    	movw	r0, #0x8788
700b60b8: f2c7 000b    	movt	r0, #0x700b
700b60bc: 6801         	ldr	r1, [r0]
700b60be: 9802         	ldr	r0, [sp, #0x8]
700b60c0: f400 70f0    	and	r0, r0, #0x1e0
700b60c4: 4408         	add	r0, r1
700b60c6: f200 401c    	addw	r0, r0, #0x41c
700b60ca: 9001         	str	r0, [sp, #0x4]
700b60cc: 9802         	ldr	r0, [sp, #0x8]
700b60ce: f000 001f    	and	r0, r0, #0x1f
700b60d2: 9000         	str	r0, [sp]
700b60d4: 9801         	ldr	r0, [sp, #0x4]
700b60d6: 6800         	ldr	r0, [r0]
700b60d8: 9900         	ldr	r1, [sp]
700b60da: 40c8         	lsrs	r0, r1
700b60dc: f000 0001    	and	r0, r0, #0x1
700b60e0: b003         	add	sp, #0xc
700b60e2: 4770         	bx	lr
700b60e4: bf00         	nop
700b60e6: bf00         	nop
700b60e8: bf00         	nop
700b60ea: bf00         	nop
700b60ec: bf00         	nop
700b60ee: bf00         	nop

700b60f0 <HwiP_ackIRQ>:
700b60f0: b082         	sub	sp, #0x8
700b60f2: 9001         	str	r0, [sp, #0x4]
700b60f4: f248 7088    	movw	r0, #0x8788
700b60f8: f2c7 000b    	movt	r0, #0x700b
700b60fc: 6800         	ldr	r0, [r0]
700b60fe: 3018         	adds	r0, #0x18
700b6100: 9000         	str	r0, [sp]
700b6102: 9801         	ldr	r0, [sp, #0x4]
700b6104: 9900         	ldr	r1, [sp]
700b6106: 6008         	str	r0, [r1]
700b6108: b002         	add	sp, #0x8
700b610a: 4770         	bx	lr
700b610c: bf00         	nop
700b610e: bf00         	nop

700b6110 <HwiP_fiq_handler>:
700b6110: b5df         	push	{r0, r1, r2, r3, r4, r6, r7, lr}
700b6112: af06         	add	r7, sp, #0x18
700b6114: b086         	sub	sp, #0x18
700b6116: 466c         	mov	r4, sp
700b6118: f36f 0402    	bfc	r4, #0, #3
700b611c: 46a5         	mov	sp, r4
700b611e: f000 f867    	bl	0x700b61f0 <HwiP_getFIQVecAddr> @ imm = #0xce
700b6122: f649 681c    	movw	r8, #0x9e1c
700b6126: f2c7 0808    	movt	r8, #0x7008
700b612a: f8c8 0000    	str.w	r0, [r8]
700b612e: a804         	add	r0, sp, #0x10
700b6130: f000 f86e    	bl	0x700b6210 <HwiP_getFIQ> @ imm = #0xdc
700b6134: 9005         	str	r0, [sp, #0x14]
700b6136: f8dd 8014    	ldr.w	r8, [sp, #0x14]
700b613a: f1b8 0f00    	cmp.w	r8, #0x0
700b613e: d13b         	bne	0x700b61b8 <HwiP_fiq_handler+0xa8> @ imm = #0x76
700b6140: e7ff         	b	0x700b6142 <HwiP_fiq_handler+0x32> @ imm = #-0x2
700b6142: 9804         	ldr	r0, [sp, #0x10]
700b6144: f7ff ffb4    	bl	0x700b60b0 <HwiP_isPulse> @ imm = #-0x98
700b6148: 9003         	str	r0, [sp, #0xc]
700b614a: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b614e: f1b8 0f00    	cmp.w	r8, #0x0
700b6152: d004         	beq	0x700b615e <HwiP_fiq_handler+0x4e> @ imm = #0x8
700b6154: e7ff         	b	0x700b6156 <HwiP_fiq_handler+0x46> @ imm = #-0x2
700b6156: 9804         	ldr	r0, [sp, #0x10]
700b6158: f7ff fcba    	bl	0x700b5ad0 <HwiP_clearInt> @ imm = #-0x68c
700b615c: e7ff         	b	0x700b615e <HwiP_fiq_handler+0x4e> @ imm = #-0x2
700b615e: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b6162: f648 780c    	movw	r8, #0x8f0c
700b6166: f2c7 0808    	movt	r8, #0x7008
700b616a: f858 9029    	ldr.w	r9, [r8, r9, lsl #2]
700b616e: f8cd 9008    	str.w	r9, [sp, #0x8]
700b6172: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b6176: eb08 0889    	add.w	r8, r8, r9, lsl #2
700b617a: f8d8 8400    	ldr.w	r8, [r8, #0x400]
700b617e: f8cd 8004    	str.w	r8, [sp, #0x4]
700b6182: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b6186: f1b8 0f00    	cmp.w	r8, #0x0
700b618a: d005         	beq	0x700b6198 <HwiP_fiq_handler+0x88> @ imm = #0xa
700b618c: e7ff         	b	0x700b618e <HwiP_fiq_handler+0x7e> @ imm = #-0x2
700b618e: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b6192: 9801         	ldr	r0, [sp, #0x4]
700b6194: 47c0         	blx	r8
700b6196: e7ff         	b	0x700b6198 <HwiP_fiq_handler+0x88> @ imm = #-0x2
700b6198: f000 e8f4    	blx	0x700b6384 <HwiP_disableFIQ> @ imm = #0x1e8
700b619c: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b61a0: f1b8 0f00    	cmp.w	r8, #0x0
700b61a4: d104         	bne	0x700b61b0 <HwiP_fiq_handler+0xa0> @ imm = #0x8
700b61a6: e7ff         	b	0x700b61a8 <HwiP_fiq_handler+0x98> @ imm = #-0x2
700b61a8: 9804         	ldr	r0, [sp, #0x10]
700b61aa: f7ff fc91    	bl	0x700b5ad0 <HwiP_clearInt> @ imm = #-0x6de
700b61ae: e7ff         	b	0x700b61b0 <HwiP_fiq_handler+0xa0> @ imm = #-0x2
700b61b0: 9804         	ldr	r0, [sp, #0x10]
700b61b2: f000 f855    	bl	0x700b6260 <HwiP_ackFIQ> @ imm = #0xaa
700b61b6: e00d         	b	0x700b61d4 <HwiP_fiq_handler+0xc4> @ imm = #0x1a
700b61b8: f648 790c    	movw	r9, #0x8f0c
700b61bc: f2c7 0908    	movt	r9, #0x7008
700b61c0: f8d9 8804    	ldr.w	r8, [r9, #0x804]
700b61c4: f108 0801    	add.w	r8, r8, #0x1
700b61c8: f8c9 8804    	str.w	r8, [r9, #0x804]
700b61cc: 2000         	movs	r0, #0x0
700b61ce: f000 f847    	bl	0x700b6260 <HwiP_ackFIQ> @ imm = #0x8e
700b61d2: e7ff         	b	0x700b61d4 <HwiP_fiq_handler+0xc4> @ imm = #-0x2
700b61d4: f1a7 0418    	sub.w	r4, r7, #0x18
700b61d8: 46a5         	mov	sp, r4
700b61da: e8bd 40df    	pop.w	{r0, r1, r2, r3, r4, r6, r7, lr}
700b61de: f3de 8f04    	subs	pc, lr, #0x4
700b61e2: bf00         	nop
700b61e4: bf00         	nop
700b61e6: bf00         	nop
700b61e8: bf00         	nop
700b61ea: bf00         	nop
700b61ec: bf00         	nop
700b61ee: bf00         	nop

700b61f0 <HwiP_getFIQVecAddr>:
700b61f0: b081         	sub	sp, #0x4
700b61f2: f248 7088    	movw	r0, #0x8788
700b61f6: f2c7 000b    	movt	r0, #0x700b
700b61fa: 6800         	ldr	r0, [r0]
700b61fc: 301c         	adds	r0, #0x1c
700b61fe: 9000         	str	r0, [sp]
700b6200: 9800         	ldr	r0, [sp]
700b6202: 6800         	ldr	r0, [r0]
700b6204: b001         	add	sp, #0x4
700b6206: 4770         	bx	lr
700b6208: bf00         	nop
700b620a: bf00         	nop
700b620c: bf00         	nop
700b620e: bf00         	nop

700b6210 <HwiP_getFIQ>:
700b6210: b084         	sub	sp, #0x10
700b6212: 9003         	str	r0, [sp, #0xc]
700b6214: f04f 30ff    	mov.w	r0, #0xffffffff
700b6218: 9001         	str	r0, [sp, #0x4]
700b621a: 9903         	ldr	r1, [sp, #0xc]
700b621c: 2000         	movs	r0, #0x0
700b621e: 6008         	str	r0, [r1]
700b6220: f248 7088    	movw	r0, #0x8788
700b6224: f2c7 000b    	movt	r0, #0x700b
700b6228: 6800         	ldr	r0, [r0]
700b622a: 3024         	adds	r0, #0x24
700b622c: 9002         	str	r0, [sp, #0x8]
700b622e: 9802         	ldr	r0, [sp, #0x8]
700b6230: 6800         	ldr	r0, [r0]
700b6232: 9000         	str	r0, [sp]
700b6234: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b6238: 0600         	lsls	r0, r0, #0x18
700b623a: 2800         	cmp	r0, #0x0
700b623c: d508         	bpl	0x700b6250 <HwiP_getFIQ+0x40> @ imm = #0x10
700b623e: e7ff         	b	0x700b6240 <HwiP_getFIQ+0x30> @ imm = #-0x2
700b6240: 9800         	ldr	r0, [sp]
700b6242: f36f 209f    	bfc	r0, #10, #22
700b6246: 9903         	ldr	r1, [sp, #0xc]
700b6248: 6008         	str	r0, [r1]
700b624a: 2000         	movs	r0, #0x0
700b624c: 9001         	str	r0, [sp, #0x4]
700b624e: e7ff         	b	0x700b6250 <HwiP_getFIQ+0x40> @ imm = #-0x2
700b6250: 9801         	ldr	r0, [sp, #0x4]
700b6252: b004         	add	sp, #0x10
700b6254: 4770         	bx	lr
700b6256: bf00         	nop
700b6258: bf00         	nop
700b625a: bf00         	nop
700b625c: bf00         	nop
700b625e: bf00         	nop

700b6260 <HwiP_ackFIQ>:
700b6260: b082         	sub	sp, #0x8
700b6262: 9001         	str	r0, [sp, #0x4]
700b6264: f248 7088    	movw	r0, #0x8788
700b6268: f2c7 000b    	movt	r0, #0x700b
700b626c: 6800         	ldr	r0, [r0]
700b626e: 301c         	adds	r0, #0x1c
700b6270: 9000         	str	r0, [sp]
700b6272: 9801         	ldr	r0, [sp, #0x4]
700b6274: 9900         	ldr	r1, [sp]
700b6276: 6008         	str	r0, [r1]
700b6278: b002         	add	sp, #0x8
700b627a: 4770         	bx	lr
700b627c: bf00         	nop
700b627e: bf00         	nop

700b6280 <HwiP_reserved_handler>:
700b6280: b5d0         	push	{r4, r6, r7, lr}
700b6282: af02         	add	r7, sp, #0x8
700b6284: b082         	sub	sp, #0x8
700b6286: 466c         	mov	r4, sp
700b6288: f36f 0402    	bfc	r4, #0, #3
700b628c: 46a5         	mov	sp, r4
700b628e: f04f 0e01    	mov.w	lr, #0x1
700b6292: f8cd e004    	str.w	lr, [sp, #0x4]
700b6296: e7ff         	b	0x700b6298 <HwiP_reserved_handler+0x18> @ imm = #-0x2
700b6298: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b629c: f1be 0f00    	cmp.w	lr, #0x0
700b62a0: d001         	beq	0x700b62a6 <HwiP_reserved_handler+0x26> @ imm = #0x2
700b62a2: e7ff         	b	0x700b62a4 <HwiP_reserved_handler+0x24> @ imm = #-0x2
700b62a4: e7f8         	b	0x700b6298 <HwiP_reserved_handler+0x18> @ imm = #-0x10
700b62a6: f1a7 0408    	sub.w	r4, r7, #0x8
700b62aa: 46a5         	mov	sp, r4
700b62ac: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b62b0: f3de 8f00    	subs	pc, lr, #0x0
700b62b4: bf00         	nop
700b62b6: bf00         	nop
700b62b8: bf00         	nop
700b62ba: bf00         	nop
700b62bc: bf00         	nop
700b62be: bf00         	nop

700b62c0 <HwiP_undefined_handler>:
700b62c0: b5d0         	push	{r4, r6, r7, lr}
700b62c2: af02         	add	r7, sp, #0x8
700b62c4: b082         	sub	sp, #0x8
700b62c6: 466c         	mov	r4, sp
700b62c8: f36f 0402    	bfc	r4, #0, #3
700b62cc: 46a5         	mov	sp, r4
700b62ce: f04f 0e01    	mov.w	lr, #0x1
700b62d2: f8cd e004    	str.w	lr, [sp, #0x4]
700b62d6: e7ff         	b	0x700b62d8 <HwiP_undefined_handler+0x18> @ imm = #-0x2
700b62d8: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b62dc: f1be 0f00    	cmp.w	lr, #0x0
700b62e0: d001         	beq	0x700b62e6 <HwiP_undefined_handler+0x26> @ imm = #0x2
700b62e2: e7ff         	b	0x700b62e4 <HwiP_undefined_handler+0x24> @ imm = #-0x2
700b62e4: e7f8         	b	0x700b62d8 <HwiP_undefined_handler+0x18> @ imm = #-0x10
700b62e6: f1a7 0408    	sub.w	r4, r7, #0x8
700b62ea: 46a5         	mov	sp, r4
700b62ec: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b62f0: f3de 8f00    	subs	pc, lr, #0x0
700b62f4: bf00         	nop
700b62f6: bf00         	nop
700b62f8: bf00         	nop
700b62fa: bf00         	nop
700b62fc: bf00         	nop
700b62fe: bf00         	nop

700b6300 <HwiP_prefetch_abort_handler>:
700b6300: b5d0         	push	{r4, r6, r7, lr}
700b6302: af02         	add	r7, sp, #0x8
700b6304: b082         	sub	sp, #0x8
700b6306: 466c         	mov	r4, sp
700b6308: f36f 0402    	bfc	r4, #0, #3
700b630c: 46a5         	mov	sp, r4
700b630e: f04f 0e01    	mov.w	lr, #0x1
700b6312: f8cd e004    	str.w	lr, [sp, #0x4]
700b6316: e7ff         	b	0x700b6318 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x2
700b6318: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b631c: f1be 0f00    	cmp.w	lr, #0x0
700b6320: d001         	beq	0x700b6326 <HwiP_prefetch_abort_handler+0x26> @ imm = #0x2
700b6322: e7ff         	b	0x700b6324 <HwiP_prefetch_abort_handler+0x24> @ imm = #-0x2
700b6324: e7f8         	b	0x700b6318 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x10
700b6326: f1a7 0408    	sub.w	r4, r7, #0x8
700b632a: 46a5         	mov	sp, r4
700b632c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b6330: f3de 8f04    	subs	pc, lr, #0x4
700b6334: bf00         	nop
700b6336: bf00         	nop
700b6338: bf00         	nop
700b633a: bf00         	nop
700b633c: bf00         	nop
700b633e: bf00         	nop

700b6340 <HwiP_data_abort_handler_c>:
700b6340: b5d0         	push	{r4, r6, r7, lr}
700b6342: af02         	add	r7, sp, #0x8
700b6344: b082         	sub	sp, #0x8
700b6346: 466c         	mov	r4, sp
700b6348: f36f 0402    	bfc	r4, #0, #3
700b634c: 46a5         	mov	sp, r4
700b634e: f04f 0e01    	mov.w	lr, #0x1
700b6352: f8cd e004    	str.w	lr, [sp, #0x4]
700b6356: e7ff         	b	0x700b6358 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x2
700b6358: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b635c: f1be 0f00    	cmp.w	lr, #0x0
700b6360: d001         	beq	0x700b6366 <HwiP_data_abort_handler_c+0x26> @ imm = #0x2
700b6362: e7ff         	b	0x700b6364 <HwiP_data_abort_handler_c+0x24> @ imm = #-0x2
700b6364: e7f8         	b	0x700b6358 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x10
700b6366: f1a7 0408    	sub.w	r4, r7, #0x8
700b636a: 46a5         	mov	sp, r4
700b636c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b6370: f3de 8f04    	subs	pc, lr, #0x4

700b6374 <HwiP_disable>:
700b6374: e10f0000     	mrs	r0, apsr
700b6378: e380c080     	orr	r12, r0, #128
700b637c: e129f00c     	msr	CPSR_fc, r12
700b6380: e12fff1e     	bx	lr

700b6384 <HwiP_disableFIQ>:
700b6384: e10f0000     	mrs	r0, apsr
700b6388: e380c040     	orr	r12, r0, #64
700b638c: e129f00c     	msr	CPSR_fc, r12
700b6390: e12fff1e     	bx	lr

700b6394 <HwiP_enable>:
700b6394: e10f0000     	mrs	r0, apsr
700b6398: e3c0c080     	bic	r12, r0, #128
700b639c: e129f00c     	msr	CPSR_fc, r12
700b63a0: e12fff1e     	bx	lr

700b63a4 <HwiP_enableFIQ>:
700b63a4: e10f0000     	mrs	r0, apsr
700b63a8: e3c0c040     	bic	r12, r0, #64
700b63ac: e129f00c     	msr	CPSR_fc, r12
700b63b0: e12fff1e     	bx	lr

700b63b4 <HwiP_restore>:
700b63b4: e129f000     	msr	CPSR_fc, r0
700b63b8: e12fff1e     	bx	lr

700b63bc <HwiP_enableVIC>:
700b63bc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b63c0: e3800401     	orr	r0, r0, #16777216
700b63c4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b63c8: e12fff1e     	bx	lr

700b63cc <HwiP_disableVIC>:
700b63cc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b63d0: e3c00401     	bic	r0, r0, #16777216
700b63d4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b63d8: e12fff1e     	bx	lr

700b63dc <HwiP_getCPSR>:
700b63dc: e10f0000     	mrs	r0, apsr
700b63e0: e12fff1e     	bx	lr
		...

700b6400 <HwiP_data_abort_handler>:
700b6400: e92d101f     	push	{r0, r1, r2, r3, r4, r12}
700b6404: e14f0000     	mrs	r0, spsr
700b6408: e2001020     	and	r1, r0, #32
700b640c: e3510000     	cmp	r1, #0
700b6410: 0a000000     	beq	0x700b6418 <ARM_STATE>  @ imm = #0x0
700b6414: e24ee002     	sub	lr, lr, #2

700b6418 <ARM_STATE>:
700b6418: e24ee004     	sub	lr, lr, #4

700b641c <END>:
700b641c: e52de004     	str	lr, [sp, #-0x4]!
700b6420: e14fe000     	mrs	lr, spsr
700b6424: e52de004     	str	lr, [sp, #-0x4]!
700b6428: e59f1014     	ldr	r1, [pc, #0x14]         @ 0x700b6444 <HwiP_data_abort_handler_const>
700b642c: e12fff31     	blx	r1
700b6430: e49de004     	ldr	lr, [sp], #4
700b6434: e16ff00e     	msr	SPSR_fsxc, lr
700b6438: e49de004     	ldr	lr, [sp], #4
700b643c: e8bd101f     	pop	{r0, r1, r2, r3, r4, r12}
700b6440: e1b0f00e     	movs	pc, lr

700b6444 <HwiP_data_abort_handler_const>:
700b6444: 41 63 0b 70  	.word	0x700b6341
700b6448: 00 f0 20 e3  	.word	0xe320f000
700b644c: 00 f0 20 e3  	.word	0xe320f000
700b6450: 00 f0 20 e3  	.word	0xe320f000
700b6454: 00 f0 20 e3  	.word	0xe320f000
700b6458: 00 f0 20 e3  	.word	0xe320f000
700b645c: 00 f0 20 e3  	.word	0xe320f000
700b6460: 00 f0 20 e3  	.word	0xe320f000
700b6464: 00 f0 20 e3  	.word	0xe320f000
700b6468: 00 f0 20 e3  	.word	0xe320f000
700b646c: 00 f0 20 e3  	.word	0xe320f000
700b6470: 00 f0 20 e3  	.word	0xe320f000
700b6474: 00 f0 20 e3  	.word	0xe320f000
700b6478: 00 f0 20 e3  	.word	0xe320f000
700b647c: 00 f0 20 e3  	.word	0xe320f000
700b6480: 00 f0 20 e3  	.word	0xe320f000
700b6484: 00 f0 20 e3  	.word	0xe320f000
700b6488: 00 f0 20 e3  	.word	0xe320f000
700b648c: 00 f0 20 e3  	.word	0xe320f000
700b6490: 00 f0 20 e3  	.word	0xe320f000
700b6494: 00 f0 20 e3  	.word	0xe320f000
700b6498: 00 f0 20 e3  	.word	0xe320f000
700b649c: 00 f0 20 e3  	.word	0xe320f000
700b64a0: 00 f0 20 e3  	.word	0xe320f000
700b64a4: 00 f0 20 e3  	.word	0xe320f000
700b64a8: 00 f0 20 e3  	.word	0xe320f000
700b64ac: 00 f0 20 e3  	.word	0xe320f000
700b64b0: 00 f0 20 e3  	.word	0xe320f000
700b64b4: 00 f0 20 e3  	.word	0xe320f000
700b64b8: 00 f0 20 e3  	.word	0xe320f000
700b64bc: 00 f0 20 e3  	.word	0xe320f000
700b64c0: 00 f0 20 e3  	.word	0xe320f000
700b64c4: 00 f0 20 e3  	.word	0xe320f000
700b64c8: 00 f0 20 e3  	.word	0xe320f000
700b64cc: 00 f0 20 e3  	.word	0xe320f000
700b64d0: 00 f0 20 e3  	.word	0xe320f000
700b64d4: 00 f0 20 e3  	.word	0xe320f000
700b64d8: 00 f0 20 e3  	.word	0xe320f000
700b64dc: 00 f0 20 e3  	.word	0xe320f000
700b64e0: 00 f0 20 e3  	.word	0xe320f000
700b64e4: 00 f0 20 e3  	.word	0xe320f000
700b64e8: 00 f0 20 e3  	.word	0xe320f000
700b64ec: 00 f0 20 e3  	.word	0xe320f000
700b64f0: 00 f0 20 e3  	.word	0xe320f000
700b64f4: 00 f0 20 e3  	.word	0xe320f000
700b64f8: 00 f0 20 e3  	.word	0xe320f000
700b64fc: 00 f0 20 e3  	.word	0xe320f000

700b6500 <HwiP_irq_handler>:
700b6500: eaffecee     	b	0x700b18c0 <_tx_thread_context_save> @ imm = #-0x4c48

700b6504 <__tx_irq_processing_return>:
700b6504: fafffeb1     	blx	0x700b5fd0 <HwiP_irq_handler_c> @ imm = #-0x53c
700b6508: eaffd5d9     	b	0x700abc74 <_tx_thread_context_restore> @ imm = #-0xa89c
700b650c: eafffffe     	b	0x700b650c <__tx_irq_processing_return+0x8> @ imm = #-0x8
700b6510: e320f000     	nop
700b6514: e320f000     	nop
700b6518: e320f000     	nop
700b651c: e320f000     	nop
700b6520: e320f000     	nop
700b6524: e320f000     	nop
700b6528: e320f000     	nop
700b652c: e320f000     	nop
700b6530: e320f000     	nop
700b6534: e320f000     	nop
700b6538: e320f000     	nop
700b653c: e320f000     	nop
700b6540: e320f000     	nop
700b6544: e320f000     	nop
700b6548: e320f000     	nop
700b654c: e320f000     	nop
700b6550: e320f000     	nop
700b6554: e320f000     	nop
700b6558: e320f000     	nop
700b655c: e320f000     	nop
700b6560: e320f000     	nop
700b6564: e320f000     	nop
700b6568: e320f000     	nop
700b656c: e320f000     	nop
700b6570: e320f000     	nop
700b6574: e320f000     	nop
700b6578: e320f000     	nop
700b657c: e320f000     	nop
700b6580: e320f000     	nop
700b6584: e320f000     	nop
700b6588: e320f000     	nop
700b658c: e320f000     	nop
700b6590: e320f000     	nop
700b6594: e320f000     	nop
700b6598: e320f000     	nop
700b659c: e320f000     	nop
700b65a0: e320f000     	nop
700b65a4: e320f000     	nop
700b65a8: e320f000     	nop
700b65ac: e320f000     	nop
700b65b0: e320f000     	nop
700b65b4: e320f000     	nop
700b65b8: e320f000     	nop
700b65bc: e320f000     	nop
700b65c0: e320f000     	nop
700b65c4: e320f000     	nop
700b65c8: e320f000     	nop
700b65cc: e320f000     	nop
700b65d0: e320f000     	nop
700b65d4: e320f000     	nop
700b65d8: e320f000     	nop
700b65dc: e320f000     	nop
700b65e0: e320f000     	nop
700b65e4: e320f000     	nop
700b65e8: e320f000     	nop
700b65ec: e320f000     	nop
700b65f0: e320f000     	nop
700b65f4: e320f000     	nop
700b65f8: e320f000     	nop
700b65fc: e320f000     	nop

700b6600 <HwiP_svc_handler>:
700b6600: e320f000     	nop
700b6604: eafffffe     	b	0x700b6604 <HwiP_svc_handler+0x4> @ imm = #-0x8
700b6608: e320f000     	nop
700b660c: e12fff1e     	bx	lr
700b6610: e320f000     	nop
700b6614: e320f000     	nop
700b6618: e320f000     	nop
700b661c: e320f000     	nop
700b6620: e320f000     	nop
700b6624: e320f000     	nop
700b6628: e320f000     	nop
700b662c: e320f000     	nop
700b6630: e320f000     	nop
700b6634: e320f000     	nop
700b6638: e320f000     	nop
700b663c: e320f000     	nop
700b6640: e320f000     	nop
700b6644: e320f000     	nop
700b6648: e320f000     	nop
700b664c: e320f000     	nop
700b6650: e320f000     	nop
700b6654: e320f000     	nop
700b6658: e320f000     	nop
700b665c: e320f000     	nop
700b6660: e320f000     	nop
700b6664: e320f000     	nop
700b6668: e320f000     	nop
700b666c: e320f000     	nop
700b6670: e320f000     	nop
700b6674: e320f000     	nop
700b6678: e320f000     	nop
700b667c: e320f000     	nop
700b6680: e320f000     	nop
700b6684: e320f000     	nop
700b6688: e320f000     	nop
700b668c: e320f000     	nop
700b6690: e320f000     	nop
700b6694: e320f000     	nop
700b6698: e320f000     	nop
700b669c: e320f000     	nop
700b66a0: e320f000     	nop
700b66a4: e320f000     	nop
700b66a8: e320f000     	nop
700b66ac: e320f000     	nop
700b66b0: e320f000     	nop
700b66b4: e320f000     	nop
700b66b8: e320f000     	nop
700b66bc: e320f000     	nop
700b66c0: e320f000     	nop
700b66c4: e320f000     	nop
700b66c8: e320f000     	nop
700b66cc: e320f000     	nop
700b66d0: e320f000     	nop
700b66d4: e320f000     	nop
700b66d8: e320f000     	nop
700b66dc: e320f000     	nop
700b66e0: e320f000     	nop
700b66e4: e320f000     	nop
700b66e8: e320f000     	nop
700b66ec: e320f000     	nop
700b66f0: e320f000     	nop
700b66f4: e320f000     	nop
700b66f8: e320f000     	nop
700b66fc: e320f000     	nop

700b6700 <_tx_initialize_low_level>:
700b6700: e320f000     	nop
700b6704: e12fff1e     	bx	lr
		...

Disassembly of section .text.cache:

700b6800 <CacheP_disableL1d>:
700b6800: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6804: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6808: e3c00004     	bic	r0, r0, #4
700b680c: f57ff04f     	dsb	sy
700b6810: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6814: e3060a2c     	movw	r0, #0x6a2c
700b6818: e347000b     	movt	r0, #0x700b
700b681c: e12fff30     	blx	r0
700b6820: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6824: e12fff1e     	bx	lr

700b6828 <CacheP_disableL1p>:
700b6828: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b682c: e3c00a01     	bic	r0, r0, #4096
700b6830: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6834: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6838: f57ff06f     	isb	sy
700b683c: e12fff1e     	bx	lr

700b6840 <CacheP_enableL1d>:
700b6840: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6844: e3800004     	orr	r0, r0, #4
700b6848: f57ff04f     	dsb	sy
700b684c: ee0f1f15     	mcr	p15, #0x0, r1, c15, c5, #0x0
700b6850: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6854: e12fff1e     	bx	lr

700b6858 <CacheP_enableL1p>:
700b6858: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b685c: e3800a01     	orr	r0, r0, #4096
700b6860: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b6864: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6868: f57ff06f     	isb	sy
700b686c: e12fff1e     	bx	lr

700b6870 <CacheP_invL1d>:
700b6870: e52d4004     	str	r4, [sp, #-0x4]!
700b6874: e0801001     	add	r1, r0, r1
700b6878: e59f3024     	ldr	r3, [pc, #0x24]         @ 0x700b68a4 <l1dCacheLineSizeInvL1dAddr>
700b687c: e5933000     	ldr	r3, [r3]
700b6880: e2434001     	sub	r4, r3, #1
700b6884: e1c00004     	bic	r0, r0, r4

700b6888 <invL1dCache_loop>:
700b6888: ee070f36     	mcr	p15, #0x0, r0, c7, c6, #0x1
700b688c: e0800003     	add	r0, r0, r3
700b6890: e1500001     	cmp	r0, r1
700b6894: 3afffffb     	blo	0x700b6888 <invL1dCache_loop> @ imm = #-0x14
700b6898: f57ff04f     	dsb	sy
700b689c: e49d4004     	ldr	r4, [sp], #4
700b68a0: e12fff1e     	bx	lr

700b68a4 <l1dCacheLineSizeInvL1dAddr>:
700b68a4: e8 83 0b 70  	.word	0x700b83e8

700b68a8 <CacheP_invL1p>:
700b68a8: e52d4004     	str	r4, [sp, #-0x4]!
700b68ac: e0801001     	add	r1, r0, r1
700b68b0: e59f3028     	ldr	r3, [pc, #0x28]         @ 0x700b68e0 <l1pCacheLineSizeAddr>
700b68b4: e5933000     	ldr	r3, [r3]
700b68b8: e2434001     	sub	r4, r3, #1
700b68bc: e1c00004     	bic	r0, r0, r4

700b68c0 <invL1pCache_loop>:
700b68c0: ee070f35     	mcr	p15, #0x0, r0, c7, c5, #0x1
700b68c4: e0800003     	add	r0, r0, r3
700b68c8: e1500001     	cmp	r0, r1
700b68cc: 3afffffb     	blo	0x700b68c0 <invL1pCache_loop> @ imm = #-0x14
700b68d0: f57ff04f     	dsb	sy
700b68d4: f57ff06f     	isb	sy
700b68d8: e49d4004     	ldr	r4, [sp], #4
700b68dc: e12fff1e     	bx	lr

700b68e0 <l1pCacheLineSizeAddr>:
700b68e0: ec 83 0b 70  	.word	0x700b83ec

700b68e4 <CacheP_invL1dAll>:
700b68e4: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b68e8: e12fff1e     	bx	lr

700b68ec <CacheP_invL1pAll>:
700b68ec: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b68f0: e12fff1e     	bx	lr

700b68f4 <CacheP_wb>:
700b68f4: e92d0030     	push	{r4, r5}
700b68f8: f57ff05f     	dmb	sy
700b68fc: e0801001     	add	r1, r0, r1
700b6900: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b692c <l1dCacheLineSizeWbAddr>
700b6904: e5944000     	ldr	r4, [r4]
700b6908: e2445001     	sub	r5, r4, #1
700b690c: e1c00005     	bic	r0, r0, r5

700b6910 <writeback>:
700b6910: ee070f3a     	mcr	p15, #0x0, r0, c7, c10, #0x1
700b6914: e0800004     	add	r0, r0, r4
700b6918: e1500001     	cmp	r0, r1
700b691c: 3afffffb     	blo	0x700b6910 <writeback>  @ imm = #-0x14
700b6920: f57ff04f     	dsb	sy
700b6924: e8bd0030     	pop	{r4, r5}
700b6928: e12fff1e     	bx	lr

700b692c <l1dCacheLineSizeWbAddr>:
700b692c: e8 83 0b 70  	.word	0x700b83e8

700b6930 <CacheP_wbInv>:
700b6930: e92d0030     	push	{r4, r5}
700b6934: f57ff05f     	dmb	sy
700b6938: e0801001     	add	r1, r0, r1
700b693c: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b6968 <l1dCacheLineSizeWbInvAddr>
700b6940: e5944000     	ldr	r4, [r4]
700b6944: e2445001     	sub	r5, r4, #1
700b6948: e1c00005     	bic	r0, r0, r5

700b694c <writebackInv>:
700b694c: ee070f3e     	mcr	p15, #0x0, r0, c7, c14, #0x1
700b6950: e0800004     	add	r0, r0, r4
700b6954: e1500001     	cmp	r0, r1
700b6958: 3afffffb     	blo	0x700b694c <writebackInv> @ imm = #-0x14
700b695c: f57ff04f     	dsb	sy
700b6960: e8bd0030     	pop	{r4, r5}
700b6964: e12fff1e     	bx	lr

700b6968 <l1dCacheLineSizeWbInvAddr>:
700b6968: e8 83 0b 70  	.word	0x700b83e8

700b696c <CacheP_wbAll>:
700b696c: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6970: f57ff05f     	dmb	sy
700b6974: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6978: e2103407     	ands	r3, r0, #117440512
700b697c: e1a03ba3     	lsr	r3, r3, #23
700b6980: 0a00001d     	beq	0x700b69fc <wbafinished> @ imm = #0x74
700b6984: e3a0a000     	mov	r10, #0

700b6988 <wbaloop1>:
700b6988: e08a20aa     	add	r2, r10, r10, lsr #1
700b698c: e1a01230     	lsr	r1, r0, r2
700b6990: e2011007     	and	r1, r1, #7
700b6994: e3510002     	cmp	r1, #2
700b6998: ba000014     	blt	0x700b69f0 <wbaskip>    @ imm = #0x50
700b699c: e10f6000     	mrs	r6, apsr
700b69a0: f10c0080     	cpsid	i
700b69a4: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b69a8: f57ff06f     	isb	sy
700b69ac: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b69b0: e121f006     	msr	CPSR_c, r6
700b69b4: e2012007     	and	r2, r1, #7
700b69b8: e2822004     	add	r2, r2, #4
700b69bc: e30043ff     	movw	r4, #0x3ff
700b69c0: e01441a1     	ands	r4, r4, r1, lsr #3
700b69c4: e16f5f14     	clz	r5, r4
700b69c8: e3077fff     	movw	r7, #0x7fff
700b69cc: e01776a1     	ands	r7, r7, r1, lsr #13

700b69d0 <wbaloop2>:
700b69d0: e1a09004     	mov	r9, r4

700b69d4 <wbaloop3>:
700b69d4: e18ab519     	orr	r11, r10, r9, lsl r5
700b69d8: e18bb217     	orr	r11, r11, r7, lsl r2
700b69dc: ee07bf5a     	mcr	p15, #0x0, r11, c7, c10, #0x2
700b69e0: e2599001     	subs	r9, r9, #1
700b69e4: aafffffa     	bge	0x700b69d4 <wbaloop3>   @ imm = #-0x18
700b69e8: e2577001     	subs	r7, r7, #1
700b69ec: aafffff7     	bge	0x700b69d0 <wbaloop2>   @ imm = #-0x24

700b69f0 <wbaskip>:
700b69f0: e28aa002     	add	r10, r10, #2
700b69f4: e153000a     	cmp	r3, r10
700b69f8: caffffe2     	bgt	0x700b6988 <wbaloop1>   @ imm = #-0x78

700b69fc <wbafinished>:
700b69fc: e3a0a000     	mov	r10, #0
700b6a00: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6a04: f57ff04f     	dsb	sy
700b6a08: f57ff06f     	isb	sy
700b6a0c: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6a10: e12fff1e     	bx	lr

700b6a14 <CacheP_wbInvAll>:
700b6a14: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6a18: e3060a2c     	movw	r0, #0x6a2c
700b6a1c: e347000b     	movt	r0, #0x700b
700b6a20: e12fff30     	blx	r0
700b6a24: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b6a28: e12fff1e     	bx	lr

700b6a2c <CacheP_wbInvAllAsm>:
700b6a2c: f57ff05f     	dmb	sy
700b6a30: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b6a34: e2103407     	ands	r3, r0, #117440512
700b6a38: e1a03ba3     	lsr	r3, r3, #23
700b6a3c: 0a00001d     	beq	0x700b6ab8 <finished>   @ imm = #0x74
700b6a40: e3a0a000     	mov	r10, #0

700b6a44 <loop1>:
700b6a44: e08a20aa     	add	r2, r10, r10, lsr #1
700b6a48: e1a01230     	lsr	r1, r0, r2
700b6a4c: e2011007     	and	r1, r1, #7
700b6a50: e3510002     	cmp	r1, #2
700b6a54: ba000014     	blt	0x700b6aac <skip>       @ imm = #0x50
700b6a58: e10f6000     	mrs	r6, apsr
700b6a5c: f10c0080     	cpsid	i
700b6a60: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6a64: f57ff06f     	isb	sy
700b6a68: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b6a6c: e121f006     	msr	CPSR_c, r6
700b6a70: e2012007     	and	r2, r1, #7
700b6a74: e2822004     	add	r2, r2, #4
700b6a78: e30043ff     	movw	r4, #0x3ff
700b6a7c: e01441a1     	ands	r4, r4, r1, lsr #3
700b6a80: e16f5f14     	clz	r5, r4
700b6a84: e3077fff     	movw	r7, #0x7fff
700b6a88: e01776a1     	ands	r7, r7, r1, lsr #13

700b6a8c <loop2>:
700b6a8c: e1a09004     	mov	r9, r4

700b6a90 <loop3>:
700b6a90: e18ab519     	orr	r11, r10, r9, lsl r5
700b6a94: e18bb217     	orr	r11, r11, r7, lsl r2
700b6a98: ee07bf5e     	mcr	p15, #0x0, r11, c7, c14, #0x2
700b6a9c: e2599001     	subs	r9, r9, #1
700b6aa0: aafffffa     	bge	0x700b6a90 <loop3>      @ imm = #-0x18
700b6aa4: e2577001     	subs	r7, r7, #1
700b6aa8: aafffff7     	bge	0x700b6a8c <loop2>      @ imm = #-0x24

700b6aac <skip>:
700b6aac: e28aa002     	add	r10, r10, #2
700b6ab0: e153000a     	cmp	r3, r10
700b6ab4: caffffe2     	bgt	0x700b6a44 <loop1>      @ imm = #-0x78

700b6ab8 <finished>:
700b6ab8: e3a0a000     	mov	r10, #0
700b6abc: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b6ac0: f57ff04f     	dsb	sy
700b6ac4: f57ff06f     	isb	sy
700b6ac8: e12fff1e     	bx	lr

700b6acc <CacheP_getEnabled>:
700b6acc: e3a00000     	mov	r0, #0
700b6ad0: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b6ad4: e3110a01     	tst	r1, #4096
700b6ad8: 12800001     	addne	r0, r0, #1
700b6adc: e3110004     	tst	r1, #4
700b6ae0: 12800002     	addne	r0, r0, #2
700b6ae4: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6ae8: e3110002     	tst	r1, #2
700b6aec: 0a000003     	beq	0x700b6b00 <getEnabledDone> @ imm = #0xc
700b6af0: e3100001     	tst	r0, #1
700b6af4: 12800004     	addne	r0, r0, #4
700b6af8: e3100002     	tst	r0, #2
700b6afc: 12800008     	addne	r0, r0, #8

700b6b00 <getEnabledDone>:
700b6b00: e12fff1e     	bx	lr

700b6b04 <CacheP_getCacheLevelInfo>:
700b6b04: ee400f10     	mcr	p15, #0x2, r0, c0, c0, #0x0
700b6b08: ee300f10     	mrc	p15, #0x1, r0, c0, c0, #0x0
700b6b0c: e12fff1e     	bx	lr

700b6b10 <CacheP_configForceWrThru>:
700b6b10: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6b14: e3500000     	cmp	r0, #0
700b6b18: 0a000001     	beq	0x700b6b24 <FWT_disable> @ imm = #0x4
700b6b1c: e3811c02     	orr	r1, r1, #512
700b6b20: ea000000     	b	0x700b6b28 <FWT_exit>   @ imm = #0x0

700b6b24 <FWT_disable>:
700b6b24: e3c11c02     	bic	r1, r1, #512

700b6b28 <FWT_exit>:
700b6b28: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b6b2c: e12fff1e     	bx	lr

700b6b30 <CacheP_setDLFO>:
700b6b30: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b6b34: e3811a02     	orr	r1, r1, #8192
700b6b38: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b6b3c: e12fff1e     	bx	lr

700b6b40 <CacheP_init>:
700b6b40: b580         	push	{r7, lr}
700b6b42: b084         	sub	sp, #0x10
700b6b44: 2000         	movs	r0, #0x0
700b6b46: f7ff efde    	blx	0x700b6b04 <CacheP_getCacheLevelInfo> @ imm = #-0x44
700b6b4a: 9003         	str	r0, [sp, #0xc]
700b6b4c: 9803         	ldr	r0, [sp, #0xc]
700b6b4e: f000 0007    	and	r0, r0, #0x7
700b6b52: 1c81         	adds	r1, r0, #0x2
700b6b54: 2004         	movs	r0, #0x4
700b6b56: 9001         	str	r0, [sp, #0x4]
700b6b58: 4088         	lsls	r0, r1
700b6b5a: 3820         	subs	r0, #0x20
700b6b5c: fab0 f080    	clz	r0, r0
700b6b60: 0940         	lsrs	r0, r0, #0x5
700b6b62: f000 faad    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x55a
700b6b66: 2001         	movs	r0, #0x1
700b6b68: f7ff efcc    	blx	0x700b6b04 <CacheP_getCacheLevelInfo> @ imm = #-0x68
700b6b6c: 4601         	mov	r1, r0
700b6b6e: 9801         	ldr	r0, [sp, #0x4]
700b6b70: 9103         	str	r1, [sp, #0xc]
700b6b72: 9903         	ldr	r1, [sp, #0xc]
700b6b74: f001 0107    	and	r1, r1, #0x7
700b6b78: 3102         	adds	r1, #0x2
700b6b7a: 4088         	lsls	r0, r1
700b6b7c: 3820         	subs	r0, #0x20
700b6b7e: fab0 f080    	clz	r0, r0
700b6b82: 0940         	lsrs	r0, r0, #0x5
700b6b84: f000 fa9c    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x538
700b6b88: f7ff efa0    	blx	0x700b6acc <CacheP_getEnabled> @ imm = #-0xc0
700b6b8c: 9002         	str	r0, [sp, #0x8]
700b6b8e: 9802         	ldr	r0, [sp, #0x8]
700b6b90: b120         	cbz	r0, 0x700b6b9c <CacheP_init+0x5c> @ imm = #0x8
700b6b92: e7ff         	b	0x700b6b94 <CacheP_init+0x54> @ imm = #-0x2
700b6b94: 200f         	movs	r0, #0xf
700b6b96: f000 f81b    	bl	0x700b6bd0 <CacheP_disable> @ imm = #0x36
700b6b9a: e7ff         	b	0x700b6b9c <CacheP_init+0x5c> @ imm = #-0x2
700b6b9c: f247 50e8    	movw	r0, #0x75e8
700b6ba0: f2c7 000b    	movt	r0, #0x700b
700b6ba4: 6800         	ldr	r0, [r0]
700b6ba6: b158         	cbz	r0, 0x700b6bc0 <CacheP_init+0x80> @ imm = #0x16
700b6ba8: e7ff         	b	0x700b6baa <CacheP_init+0x6a> @ imm = #-0x2
700b6baa: f247 50e8    	movw	r0, #0x75e8
700b6bae: f2c7 000b    	movt	r0, #0x700b
700b6bb2: 6840         	ldr	r0, [r0, #0x4]
700b6bb4: f7ff efac    	blx	0x700b6b10 <CacheP_configForceWrThru> @ imm = #-0xa8
700b6bb8: 200f         	movs	r0, #0xf
700b6bba: f000 f831    	bl	0x700b6c20 <CacheP_enable> @ imm = #0x62
700b6bbe: e7ff         	b	0x700b6bc0 <CacheP_init+0x80> @ imm = #-0x2
700b6bc0: b004         	add	sp, #0x10
700b6bc2: bd80         	pop	{r7, pc}
700b6bc4: bf00         	nop
700b6bc6: bf00         	nop
700b6bc8: bf00         	nop
700b6bca: bf00         	nop
700b6bcc: bf00         	nop
700b6bce: bf00         	nop

700b6bd0 <CacheP_disable>:
700b6bd0: b580         	push	{r7, lr}
700b6bd2: b084         	sub	sp, #0x10
700b6bd4: 9003         	str	r0, [sp, #0xc]
700b6bd6: f7ff ef7a    	blx	0x700b6acc <CacheP_getEnabled> @ imm = #-0x10c
700b6bda: 9002         	str	r0, [sp, #0x8]
700b6bdc: 9902         	ldr	r1, [sp, #0x8]
700b6bde: 9803         	ldr	r0, [sp, #0xc]
700b6be0: 4008         	ands	r0, r1
700b6be2: 0780         	lsls	r0, r0, #0x1e
700b6be4: 2800         	cmp	r0, #0x0
700b6be6: d509         	bpl	0x700b6bfc <CacheP_disable+0x2c> @ imm = #0x12
700b6be8: e7ff         	b	0x700b6bea <CacheP_disable+0x1a> @ imm = #-0x2
700b6bea: f7ff ebc4    	blx	0x700b6374 <HwiP_disable> @ imm = #-0x878
700b6bee: 9001         	str	r0, [sp, #0x4]
700b6bf0: f7ff ee06    	blx	0x700b6800 <CacheP_disableL1d> @ imm = #-0x3f4
700b6bf4: 9801         	ldr	r0, [sp, #0x4]
700b6bf6: f7ff ebde    	blx	0x700b63b4 <HwiP_restore> @ imm = #-0x844
700b6bfa: e7ff         	b	0x700b6bfc <CacheP_disable+0x2c> @ imm = #-0x2
700b6bfc: 9902         	ldr	r1, [sp, #0x8]
700b6bfe: 9803         	ldr	r0, [sp, #0xc]
700b6c00: 4008         	ands	r0, r1
700b6c02: 07c0         	lsls	r0, r0, #0x1f
700b6c04: b148         	cbz	r0, 0x700b6c1a <CacheP_disable+0x4a> @ imm = #0x12
700b6c06: e7ff         	b	0x700b6c08 <CacheP_disable+0x38> @ imm = #-0x2
700b6c08: f7ff ebb4    	blx	0x700b6374 <HwiP_disable> @ imm = #-0x898
700b6c0c: 9001         	str	r0, [sp, #0x4]
700b6c0e: f7ff ee0c    	blx	0x700b6828 <CacheP_disableL1p> @ imm = #-0x3e8
700b6c12: 9801         	ldr	r0, [sp, #0x4]
700b6c14: f7ff ebce    	blx	0x700b63b4 <HwiP_restore> @ imm = #-0x864
700b6c18: e7ff         	b	0x700b6c1a <CacheP_disable+0x4a> @ imm = #-0x2
700b6c1a: b004         	add	sp, #0x10
700b6c1c: bd80         	pop	{r7, pc}
700b6c1e: bf00         	nop

700b6c20 <CacheP_enable>:
700b6c20: b580         	push	{r7, lr}
700b6c22: b082         	sub	sp, #0x8
700b6c24: 9001         	str	r0, [sp, #0x4]
700b6c26: f7ff ef52    	blx	0x700b6acc <CacheP_getEnabled> @ imm = #-0x15c
700b6c2a: 43c0         	mvns	r0, r0
700b6c2c: 9000         	str	r0, [sp]
700b6c2e: 9900         	ldr	r1, [sp]
700b6c30: 9801         	ldr	r0, [sp, #0x4]
700b6c32: 4008         	ands	r0, r1
700b6c34: 0780         	lsls	r0, r0, #0x1e
700b6c36: 2800         	cmp	r0, #0x0
700b6c38: d503         	bpl	0x700b6c42 <CacheP_enable+0x22> @ imm = #0x6
700b6c3a: e7ff         	b	0x700b6c3c <CacheP_enable+0x1c> @ imm = #-0x2
700b6c3c: f7ff ee00    	blx	0x700b6840 <CacheP_enableL1d> @ imm = #-0x400
700b6c40: e7ff         	b	0x700b6c42 <CacheP_enable+0x22> @ imm = #-0x2
700b6c42: 9900         	ldr	r1, [sp]
700b6c44: 9801         	ldr	r0, [sp, #0x4]
700b6c46: 4008         	ands	r0, r1
700b6c48: 07c0         	lsls	r0, r0, #0x1f
700b6c4a: b118         	cbz	r0, 0x700b6c54 <CacheP_enable+0x34> @ imm = #0x6
700b6c4c: e7ff         	b	0x700b6c4e <CacheP_enable+0x2e> @ imm = #-0x2
700b6c4e: f7ff ee04    	blx	0x700b6858 <CacheP_enableL1p> @ imm = #-0x3f8
700b6c52: e7ff         	b	0x700b6c54 <CacheP_enable+0x34> @ imm = #-0x2
700b6c54: b002         	add	sp, #0x8
700b6c56: bd80         	pop	{r7, pc}
700b6c58: bf00         	nop
700b6c5a: bf00         	nop
700b6c5c: bf00         	nop
700b6c5e: bf00         	nop

700b6c60 <CacheP_inv>:
700b6c60: b580         	push	{r7, lr}
700b6c62: b084         	sub	sp, #0x10
700b6c64: 9003         	str	r0, [sp, #0xc]
700b6c66: 9102         	str	r1, [sp, #0x8]
700b6c68: 9201         	str	r2, [sp, #0x4]
700b6c6a: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6c6e: 07c0         	lsls	r0, r0, #0x1f
700b6c70: b128         	cbz	r0, 0x700b6c7e <CacheP_inv+0x1e> @ imm = #0xa
700b6c72: e7ff         	b	0x700b6c74 <CacheP_inv+0x14> @ imm = #-0x2
700b6c74: 9803         	ldr	r0, [sp, #0xc]
700b6c76: 9902         	ldr	r1, [sp, #0x8]
700b6c78: f7ff ee16    	blx	0x700b68a8 <CacheP_invL1p> @ imm = #-0x3d4
700b6c7c: e7ff         	b	0x700b6c7e <CacheP_inv+0x1e> @ imm = #-0x2
700b6c7e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6c82: 0780         	lsls	r0, r0, #0x1e
700b6c84: 2800         	cmp	r0, #0x0
700b6c86: d505         	bpl	0x700b6c94 <CacheP_inv+0x34> @ imm = #0xa
700b6c88: e7ff         	b	0x700b6c8a <CacheP_inv+0x2a> @ imm = #-0x2
700b6c8a: 9803         	ldr	r0, [sp, #0xc]
700b6c8c: 9902         	ldr	r1, [sp, #0x8]
700b6c8e: f7ff edf0    	blx	0x700b6870 <CacheP_invL1d> @ imm = #-0x420
700b6c92: e7ff         	b	0x700b6c94 <CacheP_inv+0x34> @ imm = #-0x2
700b6c94: b004         	add	sp, #0x10
700b6c96: bd80         	pop	{r7, pc}
		...

Disassembly of section .text.mpu:

700b6ca0 <MpuP_RegionAttrs_init>:
700b6ca0: b081         	sub	sp, #0x4
700b6ca2: 9000         	str	r0, [sp]
700b6ca4: 9900         	ldr	r1, [sp]
700b6ca6: 2000         	movs	r0, #0x0
700b6ca8: 7108         	strb	r0, [r1, #0x4]
700b6caa: 9a00         	ldr	r2, [sp]
700b6cac: 2102         	movs	r1, #0x2
700b6cae: 7191         	strb	r1, [r2, #0x6]
700b6cb0: 9900         	ldr	r1, [sp]
700b6cb2: 7148         	strb	r0, [r1, #0x5]
700b6cb4: 9a00         	ldr	r2, [sp]
700b6cb6: 2101         	movs	r1, #0x1
700b6cb8: 70d1         	strb	r1, [r2, #0x3]
700b6cba: 9900         	ldr	r1, [sp]
700b6cbc: 7048         	strb	r0, [r1, #0x1]
700b6cbe: 9900         	ldr	r1, [sp]
700b6cc0: 7088         	strb	r0, [r1, #0x2]
700b6cc2: 9900         	ldr	r1, [sp]
700b6cc4: 7008         	strb	r0, [r1]
700b6cc6: 9900         	ldr	r1, [sp]
700b6cc8: 71c8         	strb	r0, [r1, #0x7]
700b6cca: b001         	add	sp, #0x4
700b6ccc: 4770         	bx	lr
700b6cce: bf00         	nop

700b6cd0 <MpuP_setRegion>:
700b6cd0: b580         	push	{r7, lr}
700b6cd2: b08a         	sub	sp, #0x28
700b6cd4: 9009         	str	r0, [sp, #0x24]
700b6cd6: 9108         	str	r1, [sp, #0x20]
700b6cd8: 9207         	str	r2, [sp, #0x1c]
700b6cda: 9306         	str	r3, [sp, #0x18]
700b6cdc: 9807         	ldr	r0, [sp, #0x1c]
700b6cde: 9000         	str	r0, [sp]
700b6ce0: 9909         	ldr	r1, [sp, #0x24]
700b6ce2: 2000         	movs	r0, #0x0
700b6ce4: 2910         	cmp	r1, #0x10
700b6ce6: bf38         	it	lo
700b6ce8: 2001         	movlo	r0, #0x1
700b6cea: f000 f9e9    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x3d2
700b6cee: 9800         	ldr	r0, [sp]
700b6cf0: f000 001f    	and	r0, r0, #0x1f
700b6cf4: 9000         	str	r0, [sp]
700b6cf6: 9806         	ldr	r0, [sp, #0x18]
700b6cf8: 7801         	ldrb	r1, [r0]
700b6cfa: 79c0         	ldrb	r0, [r0, #0x7]
700b6cfc: 0200         	lsls	r0, r0, #0x8
700b6cfe: 9a00         	ldr	r2, [sp]
700b6d00: f002 021f    	and	r2, r2, #0x1f
700b6d04: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b6d08: f001 0101    	and	r1, r1, #0x1
700b6d0c: 4408         	add	r0, r1
700b6d0e: 9004         	str	r0, [sp, #0x10]
700b6d10: 9808         	ldr	r0, [sp, #0x20]
700b6d12: 9900         	ldr	r1, [sp]
700b6d14: 1c4a         	adds	r2, r1, #0x1
700b6d16: 2101         	movs	r1, #0x1
700b6d18: 4091         	lsls	r1, r2
700b6d1a: 4249         	rsbs	r1, r1, #0
700b6d1c: 4008         	ands	r0, r1
700b6d1e: 9005         	str	r0, [sp, #0x14]
700b6d20: 9806         	ldr	r0, [sp, #0x18]
700b6d22: f000 f81d    	bl	0x700b6d60 <MpuP_getAttrs> @ imm = #0x3a
700b6d26: 9003         	str	r0, [sp, #0xc]
700b6d28: f000 f84a    	bl	0x700b6dc0 <MpuP_isEnable> @ imm = #0x94
700b6d2c: 9002         	str	r0, [sp, #0x8]
700b6d2e: f000 f84f    	bl	0x700b6dd0 <MpuP_disable> @ imm = #0x9e
700b6d32: f7ff eb20    	blx	0x700b6374 <HwiP_disable> @ imm = #-0x9c0
700b6d36: 9001         	str	r0, [sp, #0x4]
700b6d38: 9809         	ldr	r0, [sp, #0x24]
700b6d3a: 9905         	ldr	r1, [sp, #0x14]
700b6d3c: 9a04         	ldr	r2, [sp, #0x10]
700b6d3e: 9b03         	ldr	r3, [sp, #0xc]
700b6d40: f000 e90c    	blx	0x700b6f5c <MpuP_setRegionAsm> @ imm = #0x218
700b6d44: 9801         	ldr	r0, [sp, #0x4]
700b6d46: f7ff eb36    	blx	0x700b63b4 <HwiP_restore> @ imm = #-0x994
700b6d4a: 9802         	ldr	r0, [sp, #0x8]
700b6d4c: b118         	cbz	r0, 0x700b6d56 <MpuP_setRegion+0x86> @ imm = #0x6
700b6d4e: e7ff         	b	0x700b6d50 <MpuP_setRegion+0x80> @ imm = #-0x2
700b6d50: f000 f85e    	bl	0x700b6e10 <MpuP_enable> @ imm = #0xbc
700b6d54: e7ff         	b	0x700b6d56 <MpuP_setRegion+0x86> @ imm = #-0x2
700b6d56: b00a         	add	sp, #0x28
700b6d58: bd80         	pop	{r7, pc}
700b6d5a: bf00         	nop
700b6d5c: bf00         	nop
700b6d5e: bf00         	nop

700b6d60 <MpuP_getAttrs>:
700b6d60: b580         	push	{r7, lr}
700b6d62: b082         	sub	sp, #0x8
700b6d64: 9001         	str	r0, [sp, #0x4]
700b6d66: f8dd c004    	ldr.w	r12, [sp, #0x4]
700b6d6a: f89c 2001    	ldrb.w	r2, [r12, #0x1]
700b6d6e: f89c 1002    	ldrb.w	r1, [r12, #0x2]
700b6d72: f89c 3003    	ldrb.w	r3, [r12, #0x3]
700b6d76: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700b6d7a: f000 0001    	and	r0, r0, #0x1
700b6d7e: 0300         	lsls	r0, r0, #0xc
700b6d80: f89c e006    	ldrb.w	lr, [r12, #0x6]
700b6d84: f00e 0e07    	and	lr, lr, #0x7
700b6d88: ea40 200e    	orr.w	r0, r0, lr, lsl #8
700b6d8c: f89c c005    	ldrb.w	r12, [r12, #0x5]
700b6d90: f00c 0c07    	and	r12, r12, #0x7
700b6d94: ea40 00cc    	orr.w	r0, r0, r12, lsl #3
700b6d98: f003 0301    	and	r3, r3, #0x1
700b6d9c: ea40 0083    	orr.w	r0, r0, r3, lsl #2
700b6da0: f002 0201    	and	r2, r2, #0x1
700b6da4: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b6da8: f001 0101    	and	r1, r1, #0x1
700b6dac: 4408         	add	r0, r1
700b6dae: 9000         	str	r0, [sp]
700b6db0: 9800         	ldr	r0, [sp]
700b6db2: b002         	add	sp, #0x8
700b6db4: bd80         	pop	{r7, pc}
700b6db6: bf00         	nop
700b6db8: bf00         	nop
700b6dba: bf00         	nop
700b6dbc: bf00         	nop
700b6dbe: bf00         	nop

700b6dc0 <MpuP_isEnable>:
700b6dc0: b580         	push	{r7, lr}
700b6dc2: f000 e8c2    	blx	0x700b6f48 <MpuP_isEnableAsm> @ imm = #0x184
700b6dc6: bd80         	pop	{r7, pc}
700b6dc8: bf00         	nop
700b6dca: bf00         	nop
700b6dcc: bf00         	nop
700b6dce: bf00         	nop

700b6dd0 <MpuP_disable>:
700b6dd0: b580         	push	{r7, lr}
700b6dd2: b082         	sub	sp, #0x8
700b6dd4: f7ff fff4    	bl	0x700b6dc0 <MpuP_isEnable> @ imm = #-0x18
700b6dd8: b1a0         	cbz	r0, 0x700b6e04 <MpuP_disable+0x34> @ imm = #0x28
700b6dda: e7ff         	b	0x700b6ddc <MpuP_disable+0xc> @ imm = #-0x2
700b6ddc: f7ff eaca    	blx	0x700b6374 <HwiP_disable> @ imm = #-0xa6c
700b6de0: 9000         	str	r0, [sp]
700b6de2: f7ff ee74    	blx	0x700b6acc <CacheP_getEnabled> @ imm = #-0x318
700b6de6: 9001         	str	r0, [sp, #0x4]
700b6de8: 9801         	ldr	r0, [sp, #0x4]
700b6dea: f7ff fef1    	bl	0x700b6bd0 <CacheP_disable> @ imm = #-0x21e
700b6dee: f3bf 8f4f    	dsb	sy
700b6df2: f000 e882    	blx	0x700b6ef8 <MpuP_disableAsm> @ imm = #0x104
700b6df6: 9801         	ldr	r0, [sp, #0x4]
700b6df8: f7ff ff12    	bl	0x700b6c20 <CacheP_enable> @ imm = #-0x1dc
700b6dfc: 9800         	ldr	r0, [sp]
700b6dfe: f7ff eada    	blx	0x700b63b4 <HwiP_restore> @ imm = #-0xa4c
700b6e02: e7ff         	b	0x700b6e04 <MpuP_disable+0x34> @ imm = #-0x2
700b6e04: b002         	add	sp, #0x8
700b6e06: bd80         	pop	{r7, pc}
700b6e08: bf00         	nop
700b6e0a: bf00         	nop
700b6e0c: bf00         	nop
700b6e0e: bf00         	nop

700b6e10 <MpuP_enable>:
700b6e10: b580         	push	{r7, lr}
700b6e12: b082         	sub	sp, #0x8
700b6e14: f7ff ffd4    	bl	0x700b6dc0 <MpuP_isEnable> @ imm = #-0x58
700b6e18: b9e0         	cbnz	r0, 0x700b6e54 <MpuP_enable+0x44> @ imm = #0x38
700b6e1a: e7ff         	b	0x700b6e1c <MpuP_enable+0xc> @ imm = #-0x2
700b6e1c: f7ff eaaa    	blx	0x700b6374 <HwiP_disable> @ imm = #-0xaac
700b6e20: 9000         	str	r0, [sp]
700b6e22: f7ff ee54    	blx	0x700b6acc <CacheP_getEnabled> @ imm = #-0x358
700b6e26: 9001         	str	r0, [sp, #0x4]
700b6e28: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b6e2c: 0780         	lsls	r0, r0, #0x1e
700b6e2e: b120         	cbz	r0, 0x700b6e3a <MpuP_enable+0x2a> @ imm = #0x8
700b6e30: e7ff         	b	0x700b6e32 <MpuP_enable+0x22> @ imm = #-0x2
700b6e32: 2003         	movs	r0, #0x3
700b6e34: f7ff fecc    	bl	0x700b6bd0 <CacheP_disable> @ imm = #-0x268
700b6e38: e7ff         	b	0x700b6e3a <MpuP_enable+0x2a> @ imm = #-0x2
700b6e3a: f000 e872    	blx	0x700b6f20 <MpuP_enableAsm> @ imm = #0xe4
700b6e3e: 9801         	ldr	r0, [sp, #0x4]
700b6e40: f7ff feee    	bl	0x700b6c20 <CacheP_enable> @ imm = #-0x224
700b6e44: f3bf 8f4f    	dsb	sy
700b6e48: f3bf 8f6f    	isb	sy
700b6e4c: 9800         	ldr	r0, [sp]
700b6e4e: f7ff eab2    	blx	0x700b63b4 <HwiP_restore> @ imm = #-0xa9c
700b6e52: e7ff         	b	0x700b6e54 <MpuP_enable+0x44> @ imm = #-0x2
700b6e54: b002         	add	sp, #0x8
700b6e56: bd80         	pop	{r7, pc}
700b6e58: bf00         	nop
700b6e5a: bf00         	nop
700b6e5c: bf00         	nop
700b6e5e: bf00         	nop

700b6e60 <MpuP_init>:
700b6e60: b580         	push	{r7, lr}
700b6e62: b082         	sub	sp, #0x8
700b6e64: f7ff ffac    	bl	0x700b6dc0 <MpuP_isEnable> @ imm = #-0xa8
700b6e68: b118         	cbz	r0, 0x700b6e72 <MpuP_init+0x12> @ imm = #0x6
700b6e6a: e7ff         	b	0x700b6e6c <MpuP_init+0xc> @ imm = #-0x2
700b6e6c: f7ff ffb0    	bl	0x700b6dd0 <MpuP_disable> @ imm = #-0xa0
700b6e70: e7ff         	b	0x700b6e72 <MpuP_init+0x12> @ imm = #-0x2
700b6e72: f000 e84e    	blx	0x700b6f10 <MpuP_disableBRAsm> @ imm = #0x9c
700b6e76: f247 50f0    	movw	r0, #0x75f0
700b6e7a: f2c7 000b    	movt	r0, #0x700b
700b6e7e: 6801         	ldr	r1, [r0]
700b6e80: 2000         	movs	r0, #0x0
700b6e82: 9000         	str	r0, [sp]
700b6e84: 2910         	cmp	r1, #0x10
700b6e86: bf38         	it	lo
700b6e88: 2001         	movlo	r0, #0x1
700b6e8a: f000 f919    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x232
700b6e8e: 9800         	ldr	r0, [sp]
700b6e90: 9001         	str	r0, [sp, #0x4]
700b6e92: e7ff         	b	0x700b6e94 <MpuP_init+0x34> @ imm = #-0x2
700b6e94: 9801         	ldr	r0, [sp, #0x4]
700b6e96: f247 51f0    	movw	r1, #0x75f0
700b6e9a: f2c7 010b    	movt	r1, #0x700b
700b6e9e: 6809         	ldr	r1, [r1]
700b6ea0: 4288         	cmp	r0, r1
700b6ea2: d212         	bhs	0x700b6eca <MpuP_init+0x6a> @ imm = #0x24
700b6ea4: e7ff         	b	0x700b6ea6 <MpuP_init+0x46> @ imm = #-0x2
700b6ea6: 9801         	ldr	r0, [sp, #0x4]
700b6ea8: f247 51fc    	movw	r1, #0x75fc
700b6eac: f2c7 010b    	movt	r1, #0x700b
700b6eb0: eb01 1300    	add.w	r3, r1, r0, lsl #4
700b6eb4: 0102         	lsls	r2, r0, #0x4
700b6eb6: 5889         	ldr	r1, [r1, r2]
700b6eb8: 685a         	ldr	r2, [r3, #0x4]
700b6eba: 3308         	adds	r3, #0x8
700b6ebc: f7ff ff08    	bl	0x700b6cd0 <MpuP_setRegion> @ imm = #-0x1f0
700b6ec0: e7ff         	b	0x700b6ec2 <MpuP_init+0x62> @ imm = #-0x2
700b6ec2: 9801         	ldr	r0, [sp, #0x4]
700b6ec4: 3001         	adds	r0, #0x1
700b6ec6: 9001         	str	r0, [sp, #0x4]
700b6ec8: e7e4         	b	0x700b6e94 <MpuP_init+0x34> @ imm = #-0x38
700b6eca: f247 50f0    	movw	r0, #0x75f0
700b6ece: f2c7 000b    	movt	r0, #0x700b
700b6ed2: 6840         	ldr	r0, [r0, #0x4]
700b6ed4: b118         	cbz	r0, 0x700b6ede <MpuP_init+0x7e> @ imm = #0x6
700b6ed6: e7ff         	b	0x700b6ed8 <MpuP_init+0x78> @ imm = #-0x2
700b6ed8: f000 e82e    	blx	0x700b6f38 <MpuP_enableBRAsm> @ imm = #0x5c
700b6edc: e7ff         	b	0x700b6ede <MpuP_init+0x7e> @ imm = #-0x2
700b6ede: f247 50f0    	movw	r0, #0x75f0
700b6ee2: f2c7 000b    	movt	r0, #0x700b
700b6ee6: 6880         	ldr	r0, [r0, #0x8]
700b6ee8: b118         	cbz	r0, 0x700b6ef2 <MpuP_init+0x92> @ imm = #0x6
700b6eea: e7ff         	b	0x700b6eec <MpuP_init+0x8c> @ imm = #-0x2
700b6eec: f7ff ff90    	bl	0x700b6e10 <MpuP_enable> @ imm = #-0xe0
700b6ef0: e7ff         	b	0x700b6ef2 <MpuP_init+0x92> @ imm = #-0x2
700b6ef2: b002         	add	sp, #0x8
700b6ef4: bd80         	pop	{r7, pc}
700b6ef6: 0000         	movs	r0, r0

700b6ef8 <MpuP_disableAsm>:
700b6ef8: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6efc: e3c00001     	bic	r0, r0, #1
700b6f00: f57ff04f     	dsb	sy
700b6f04: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6f08: f57ff06f     	isb	sy
700b6f0c: e12fff1e     	bx	lr

700b6f10 <MpuP_disableBRAsm>:
700b6f10: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6f14: e3c00802     	bic	r0, r0, #131072
700b6f18: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6f1c: e12fff1e     	bx	lr

700b6f20 <MpuP_enableAsm>:
700b6f20: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6f24: e3800001     	orr	r0, r0, #1
700b6f28: f57ff04f     	dsb	sy
700b6f2c: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6f30: f57ff06f     	isb	sy
700b6f34: e12fff1e     	bx	lr

700b6f38 <MpuP_enableBRAsm>:
700b6f38: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b6f3c: e3800802     	orr	r0, r0, #131072
700b6f40: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b6f44: e12fff1e     	bx	lr

700b6f48 <MpuP_isEnableAsm>:
700b6f48: e3a00000     	mov	r0, #0
700b6f4c: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b6f50: e3110001     	tst	r1, #1
700b6f54: 13a00001     	movne	r0, #1
700b6f58: e12fff1e     	bx	lr

700b6f5c <MpuP_setRegionAsm>:
700b6f5c: ee060f12     	mcr	p15, #0x0, r0, c6, c2, #0x0
700b6f60: ee061f11     	mcr	p15, #0x0, r1, c6, c1, #0x0
700b6f64: ee062f51     	mcr	p15, #0x0, r2, c6, c1, #0x2
700b6f68: ee063f91     	mcr	p15, #0x0, r3, c6, c1, #0x4
700b6f6c: e12fff1e     	bx	lr

Disassembly of section .text.boot:

700b6f70 <_c_int00_sbl>:
700b6f70: ee101fb0     	mrc	p15, #0x0, r1, c0, c0, #0x5
700b6f74: e7df141f     	bfc	r1, #8, #24
700b6f78: e3510000     	cmp	r1, #0
700b6f7c: 1a000001     	bne	0x700b6f88 <_sblLoopForever> @ imm = #0x4
700b6f80: e59f1008     	ldr	r1, [pc, #0x8]          @ 0x700b6f90 <_c_int00_addr>
700b6f84: e12fff31     	blx	r1

700b6f88 <_sblLoopForever>:
700b6f88: e320f003     	wfi
700b6f8c: eafffffd     	b	0x700b6f88 <_sblLoopForever> @ imm = #-0xc

700b6f90 <_c_int00_addr>:
700b6f90: 94 6f 0b 70  	.word	0x700b6f94

700b6f94 <_c_int00>:
700b6f94: e10f0000     	mrs	r0, apsr
700b6f98: e38000c0     	orr	r0, r0, #192
700b6f9c: e129f000     	msr	CPSR_fc, r0
700b6fa0: ee110f50     	mrc	p15, #0x0, r0, c1, c0, #0x2
700b6fa4: e3a0360f     	mov	r3, #15728640
700b6fa8: e1800003     	orr	r0, r0, r3
700b6fac: ee010f50     	mcr	p15, #0x0, r0, c1, c0, #0x2
700b6fb0: e3a00101     	mov	r0, #1073741824
700b6fb4: eee80a10     	vmsr	fpexc, r0
700b6fb8: e10f0000     	mrs	r0, apsr
700b6fbc: e3c0001f     	bic	r0, r0, #31
700b6fc0: e3800011     	orr	r0, r0, #17
700b6fc4: e129f000     	msr	CPSR_fc, r0
700b6fc8: e59fd0d4     	ldr	sp, [pc, #0xd4]         @ 0x700b70a4 <c_FIQ_STACK_END>
700b6fcc: e10f0000     	mrs	r0, apsr
700b6fd0: e3c0001f     	bic	r0, r0, #31
700b6fd4: e3800012     	orr	r0, r0, #18
700b6fd8: e129f000     	msr	CPSR_fc, r0
700b6fdc: e59fd0bc     	ldr	sp, [pc, #0xbc]         @ 0x700b70a0 <c_IRQ_STACK_END>
700b6fe0: e10f0000     	mrs	r0, apsr
700b6fe4: e3c0001f     	bic	r0, r0, #31
700b6fe8: e3800013     	orr	r0, r0, #19
700b6fec: e129f000     	msr	CPSR_fc, r0
700b6ff0: e59fd0b0     	ldr	sp, [pc, #0xb0]         @ 0x700b70a8 <c_SVC_STACK_END>
700b6ff4: e10f0000     	mrs	r0, apsr
700b6ff8: e3c0001f     	bic	r0, r0, #31
700b6ffc: e3800017     	orr	r0, r0, #23
700b7000: e129f000     	msr	CPSR_fc, r0
700b7004: e59fd0a0     	ldr	sp, [pc, #0xa0]         @ 0x700b70ac <c_ABORT_STACK_END>
700b7008: e10f0000     	mrs	r0, apsr
700b700c: e3c0001f     	bic	r0, r0, #31
700b7010: e380001b     	orr	r0, r0, #27
700b7014: e129f000     	msr	CPSR_fc, r0
700b7018: e59fd090     	ldr	sp, [pc, #0x90]         @ 0x700b70b0 <c_UNDEFINED_STACK_END>
700b701c: e10f0000     	mrs	r0, apsr
700b7020: e3c0001f     	bic	r0, r0, #31
700b7024: e380001f     	orr	r0, r0, #31
700b7028: e129f000     	msr	CPSR_fc, r0
700b702c: e59fd068     	ldr	sp, [pc, #0x68]         @ 0x700b709c <c_STACK_END>
700b7030: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b7034: e3c00004     	bic	r0, r0, #4
700b7038: e3c00a01     	bic	r0, r0, #4096
700b703c: f57ff04f     	dsb	sy
700b7040: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7044: f57ff06f     	isb	sy
700b7048: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b704c: e3811008     	orr	r1, r1, #8
700b7050: e3811020     	orr	r1, r1, #32
700b7054: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b7058: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b705c: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b7060: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b7064: e3800004     	orr	r0, r0, #4
700b7068: e3800a01     	orr	r0, r0, #4096
700b706c: f57ff04f     	dsb	sy
700b7070: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b7074: f57ff06f     	isb	sy
700b7078: fa000028     	blx	0x700b7120 <__mpu_init> @ imm = #0xa0
700b707c: fa00001b     	blx	0x700b70f0 <_system_pre_init> @ imm = #0x6c
700b7080: e3500000     	cmp	r0, #0
700b7084: 0a000000     	beq	0x700b708c <bypass_auto_init> @ imm = #0x0
700b7088: ebfff0b1     	bl	0x700b3354 <__TI_auto_init_nobinit_nopinit> @ imm = #-0x3d3c

700b708c <bypass_auto_init>:
700b708c: fafffa3b     	blx	0x700b5980 <main>       @ imm = #-0x1714
700b7090: e3a00001     	mov	r0, #1
700b7094: eb000025     	bl	0x700b7130 <abort>      @ imm = #0x94

700b7098 <L1>:
700b7098: eafffffe     	b	0x700b7098 <L1>         @ imm = #-0x8

700b709c <c_STACK_END>:
700b709c: 00 eb 09 70  	.word	0x7009eb00

700b70a0 <c_IRQ_STACK_END>:
700b70a0: a8 88 0b 70  	.word	0x700b88a8

700b70a4 <c_FIQ_STACK_END>:
700b70a4: a8 89 0b 70  	.word	0x700b89a8

700b70a8 <c_SVC_STACK_END>:
700b70a8: a8 99 0b 70  	.word	0x700b99a8

700b70ac <c_ABORT_STACK_END>:
700b70ac: a8 9a 0b 70  	.word	0x700b9aa8

700b70b0 <c_UNDEFINED_STACK_END>:
700b70b0: a8 9b 0b 70  	.word	0x700b9ba8
700b70b4: 00 00 00 00  	.word	0x00000000
700b70b8: 00 00 00 00  	.word	0x00000000
700b70bc: 00 00 00 00  	.word	0x00000000

700b70c0 <_DebugP_assertNoLog>:
700b70c0: b580         	push	{r7, lr}
700b70c2: b082         	sub	sp, #0x8
700b70c4: 9001         	str	r0, [sp, #0x4]
700b70c6: 9801         	ldr	r0, [sp, #0x4]
700b70c8: b950         	cbnz	r0, 0x700b70e0 <_DebugP_assertNoLog+0x20> @ imm = #0x14
700b70ca: e7ff         	b	0x700b70cc <_DebugP_assertNoLog+0xc> @ imm = #-0x2
700b70cc: 2001         	movs	r0, #0x1
700b70ce: 9000         	str	r0, [sp]
700b70d0: f7ff e950    	blx	0x700b6374 <HwiP_disable> @ imm = #-0xd60
700b70d4: e7ff         	b	0x700b70d6 <_DebugP_assertNoLog+0x16> @ imm = #-0x2
700b70d6: 9800         	ldr	r0, [sp]
700b70d8: b108         	cbz	r0, 0x700b70de <_DebugP_assertNoLog+0x1e> @ imm = #0x2
700b70da: e7ff         	b	0x700b70dc <_DebugP_assertNoLog+0x1c> @ imm = #-0x2
700b70dc: e7fb         	b	0x700b70d6 <_DebugP_assertNoLog+0x16> @ imm = #-0xa
700b70de: e7ff         	b	0x700b70e0 <_DebugP_assertNoLog+0x20> @ imm = #-0x2
700b70e0: b002         	add	sp, #0x8
700b70e2: bd80         	pop	{r7, pc}
		...

700b70f0 <_system_pre_init>:
700b70f0: b580         	push	{r7, lr}
700b70f2: b082         	sub	sp, #0x8
700b70f4: f240 0000    	movw	r0, #0x0
700b70f8: f2c7 0008    	movt	r0, #0x7008
700b70fc: f64a 3100    	movw	r1, #0xab00
700b7100: f2c7 0108    	movt	r1, #0x7008
700b7104: 1a09         	subs	r1, r1, r0
700b7106: 9101         	str	r1, [sp, #0x4]
700b7108: 9901         	ldr	r1, [sp, #0x4]
700b710a: f7e9 eef4    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x16218
700b710e: 2001         	movs	r0, #0x1
700b7110: b002         	add	sp, #0x8
700b7112: bd80         	pop	{r7, pc}
		...

700b7120 <__mpu_init>:
; {
700b7120: b580         	push	{r7, lr}
;     MpuP_init();
700b7122: f7ff fe9d    	bl	0x700b6e60 <MpuP_init>  @ imm = #-0x2c6
;     CacheP_init();
700b7126: e8bd 4080    	pop.w	{r7, lr}
700b712a: f7ff bd09    	b.w	0x700b6b40 <CacheP_init> @ imm = #-0x5ee
700b712e: 0000         	movs	r0, r0

Disassembly of section .text:abort:

700b7130 <abort>:
700b7130: e320f000     	nop
700b7134: eafffffe     	b	0x700b7134 <abort+0x4>  @ imm = #-0x8

Disassembly of section .text:

7009eb00 <__TI_printfi_nofloat>:
7009eb00: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009eb04: e24ddf89     	sub	sp, sp, #548
7009eb08: e5907000     	ldr	r7, [r0]
7009eb0c: e1a08000     	mov	r8, r0
7009eb10: e1a05003     	mov	r5, r3
7009eb14: e1a06002     	mov	r6, r2
7009eb18: e58d1220     	str	r1, [sp, #0x220]
7009eb1c: e1a00007     	mov	r0, r7
7009eb20: eb0059d1     	bl	0x700b526c <strlen>     @ imm = #0x16744
7009eb24: e0879000     	add	r9, r7, r0
7009eb28: e3a0a000     	mov	r10, #0
7009eb2c: e28dbf83     	add	r11, sp, #524
7009eb30: e3a04000     	mov	r4, #0
7009eb34: e3e00000     	mvn	r0, #0
7009eb38: e58da21c     	str	r10, [sp, #0x21c]
7009eb3c: e1570009     	cmp	r7, r9
7009eb40: 2a0000a0     	bhs	0x7009edc8 <__TI_printfi_nofloat+0x2c8> @ imm = #0x280
7009eb44: e2877001     	add	r7, r7, #1
7009eb48: e58da20c     	str	r10, [sp, #0x20c]
7009eb4c: e5cda218     	strb	r10, [sp, #0x218]
7009eb50: e58da210     	str	r10, [sp, #0x210]
7009eb54: e58d0214     	str	r0, [sp, #0x214]
7009eb58: e5570001     	ldrb	r0, [r7, #-0x1]
7009eb5c: e3500000     	cmp	r0, #0
7009eb60: 0a000098     	beq	0x7009edc8 <__TI_printfi_nofloat+0x2c8> @ imm = #0x260
7009eb64: e3500025     	cmp	r0, #37
7009eb68: 0a000005     	beq	0x7009eb84 <__TI_printfi_nofloat+0x84> @ imm = #0x14
7009eb6c: e1a01006     	mov	r1, r6
7009eb70: e5887000     	str	r7, [r8]
7009eb74: e12fff35     	blx	r5
7009eb78: e2844001     	add	r4, r4, #1
7009eb7c: e2877001     	add	r7, r7, #1
7009eb80: eafffff4     	b	0x7009eb58 <__TI_printfi_nofloat+0x58> @ imm = #-0x30
7009eb84: e1a0000b     	mov	r0, r11
7009eb88: e1a01008     	mov	r1, r8
7009eb8c: e58d421c     	str	r4, [sp, #0x21c]
7009eb90: e5887000     	str	r7, [r8]
7009eb94: eb00008e     	bl	0x7009edd4 <pproc_fflags___TI_printfi_nofloat> @ imm = #0x238
7009eb98: e1a0000b     	mov	r0, r11
7009eb9c: e1a01008     	mov	r1, r8
7009eba0: e28d2e22     	add	r2, sp, #544
7009eba4: eb0000a6     	bl	0x7009ee44 <_pproc_fwp___TI_printfi_nofloat> @ imm = #0x298
7009eba8: e5981000     	ldr	r1, [r8]
7009ebac: e5d12000     	ldrb	r2, [r1]
7009ebb0: e2420068     	sub	r0, r2, #104
7009ebb4: e1a030e0     	ror	r3, r0, #1
7009ebb8: e3530009     	cmp	r3, #9
7009ebbc: 8a00002b     	bhi	0x7009ec70 <__TI_printfi_nofloat+0x170> @ imm = #0xac
7009ebc0: e28f7004     	add	r7, pc, #4
7009ebc4: e2810001     	add	r0, r1, #1
7009ebc8: e797f103     	ldr	pc, [r7, r3, lsl #2]
7009ebcc: f4 eb 09 70  	.word	0x7009ebf4
7009ebd0: 34 ec 09 70  	.word	0x7009ec34
7009ebd4: 10 ec 09 70  	.word	0x7009ec10
7009ebd8: 70 ec 09 70  	.word	0x7009ec70
7009ebdc: 70 ec 09 70  	.word	0x7009ec70
7009ebe0: 70 ec 09 70  	.word	0x7009ec70
7009ebe4: 40 ec 09 70  	.word	0x7009ec40
7009ebe8: 70 ec 09 70  	.word	0x7009ec70
7009ebec: 70 ec 09 70  	.word	0x7009ec70
7009ebf0: 4c ec 09 70  	.word	0x7009ec4c
7009ebf4: e1a00001     	mov	r0, r1
7009ebf8: e59d220c     	ldr	r2, [sp, #0x20c]
7009ebfc: e5f03001     	ldrb	r3, [r0, #0x1]!
7009ec00: e3530068     	cmp	r3, #104
7009ec04: 1a000015     	bne	0x7009ec60 <__TI_printfi_nofloat+0x160> @ imm = #0x54
7009ec08: e3822c02     	orr	r2, r2, #512
7009ec0c: ea000005     	b	0x7009ec28 <__TI_printfi_nofloat+0x128> @ imm = #0x14
7009ec10: e1a00001     	mov	r0, r1
7009ec14: e59d220c     	ldr	r2, [sp, #0x20c]
7009ec18: e5f03001     	ldrb	r3, [r0, #0x1]!
7009ec1c: e353006c     	cmp	r3, #108
7009ec20: 1a00000c     	bne	0x7009ec58 <__TI_printfi_nofloat+0x158> @ imm = #0x30
7009ec24: e3822c01     	orr	r2, r2, #256
7009ec28: e2810002     	add	r0, r1, #2
7009ec2c: e58d220c     	str	r2, [sp, #0x20c]
7009ec30: ea00000c     	b	0x7009ec68 <__TI_printfi_nofloat+0x168> @ imm = #0x30
7009ec34: e59d120c     	ldr	r1, [sp, #0x20c]
7009ec38: e3811b02     	orr	r1, r1, #2048
7009ec3c: ea000008     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x20
7009ec40: e59d120c     	ldr	r1, [sp, #0x20c]
7009ec44: e3811a02     	orr	r1, r1, #8192
7009ec48: ea000005     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x14
7009ec4c: e59d120c     	ldr	r1, [sp, #0x20c]
7009ec50: e3811a01     	orr	r1, r1, #4096
7009ec54: ea000002     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x8
7009ec58: e3821040     	orr	r1, r2, #64
7009ec5c: ea000000     	b	0x7009ec64 <__TI_printfi_nofloat+0x164> @ imm = #0x0
7009ec60: e3821020     	orr	r1, r2, #32
7009ec64: e58d120c     	str	r1, [sp, #0x20c]
7009ec68: e5d02000     	ldrb	r2, [r0]
7009ec6c: e1a01000     	mov	r1, r0
7009ec70: e2817001     	add	r7, r1, #1
7009ec74: e5cd2218     	strb	r2, [sp, #0x218]
7009ec78: e3520073     	cmp	r2, #115
7009ec7c: e5887000     	str	r7, [r8]
7009ec80: 0a00000e     	beq	0x7009ecc0 <__TI_printfi_nofloat+0x1c0> @ imm = #0x38
7009ec84: e352006e     	cmp	r2, #110
7009ec88: 1a000016     	bne	0x7009ece8 <__TI_printfi_nofloat+0x1e8> @ imm = #0x58
7009ec8c: e59d020c     	ldr	r0, [sp, #0x20c]
7009ec90: e3031f60     	movw	r1, #0x3f60
7009ec94: e0000001     	and	r0, r0, r1
7009ec98: e3500020     	cmp	r0, #32
7009ec9c: 0a00003b     	beq	0x7009ed90 <__TI_printfi_nofloat+0x290> @ imm = #0xec
7009eca0: e3500040     	cmp	r0, #64
7009eca4: 13500a02     	cmpne	r0, #8192
7009eca8: 1a000029     	bne	0x7009ed54 <__TI_printfi_nofloat+0x254> @ imm = #0xa4
7009ecac: e59d0220     	ldr	r0, [sp, #0x220]
7009ecb0: e4901004     	ldr	r1, [r0], #4
7009ecb4: e58d0220     	str	r0, [sp, #0x220]
7009ecb8: e5814000     	str	r4, [r1]
7009ecbc: ea00003c     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0xf0
7009ecc0: e5dd020c     	ldrb	r0, [sp, #0x20c]
7009ecc4: e3100040     	tst	r0, #64
7009ecc8: 1a00001a     	bne	0x7009ed38 <__TI_printfi_nofloat+0x238> @ imm = #0x68
7009eccc: e1a0000b     	mov	r0, r11
7009ecd0: e1a01006     	mov	r1, r6
7009ecd4: e28d2e22     	add	r2, sp, #544
7009ecd8: e28d3f87     	add	r3, sp, #540
7009ecdc: e58d5000     	str	r5, [sp]
7009ece0: eb0000fe     	bl	0x7009f0e0 <_pproc_str___TI_printfi_nofloat> @ imm = #0x3f8
7009ece4: ea000032     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc8
7009ece8: e1a0a009     	mov	r10, r9
7009ecec: e1a0900b     	mov	r9, r11
7009ecf0: e28db00e     	add	r11, sp, #14
7009ecf4: e28d2e22     	add	r2, sp, #544
7009ecf8: e1a01009     	mov	r1, r9
7009ecfc: e1a0000b     	mov	r0, r11
7009ed00: eb00013b     	bl	0x7009f1f4 <_setfield___TI_printfi_nofloat> @ imm = #0x4ec
7009ed04: e59d3248     	ldr	r3, [sp, #0x248]
7009ed08: e1a02000     	mov	r2, r0
7009ed0c: e1a0000b     	mov	r0, r11
7009ed10: e1a01006     	mov	r1, r6
7009ed14: e1a0b009     	mov	r11, r9
7009ed18: e1a0900a     	mov	r9, r10
7009ed1c: e3a0a000     	mov	r10, #0
7009ed20: e12fff33     	blx	r3
7009ed24: e3700001     	cmn	r0, #1
7009ed28: 10800004     	addne	r0, r0, r4
7009ed2c: e1a04000     	mov	r4, r0
7009ed30: e58d021c     	str	r0, [sp, #0x21c]
7009ed34: ea00001f     	b	0x7009edb8 <__TI_printfi_nofloat+0x2b8> @ imm = #0x7c
7009ed38: e1a0000b     	mov	r0, r11
7009ed3c: e1a01006     	mov	r1, r6
7009ed40: e28d2e22     	add	r2, sp, #544
7009ed44: e28d3f87     	add	r3, sp, #540
7009ed48: e58d5000     	str	r5, [sp]
7009ed4c: eb000093     	bl	0x7009efa0 <_pproc_wstr___TI_printfi_nofloat> @ imm = #0x24c
7009ed50: ea000017     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0x5c
7009ed54: e3500c02     	cmp	r0, #512
7009ed58: 0a000011     	beq	0x7009eda4 <__TI_printfi_nofloat+0x2a4> @ imm = #0x44
7009ed5c: e1a01fc4     	asr	r1, r4, #31
7009ed60: e3500b02     	cmp	r0, #2048
7009ed64: 0a000003     	beq	0x7009ed78 <__TI_printfi_nofloat+0x278> @ imm = #0xc
7009ed68: e3500a01     	cmp	r0, #4096
7009ed6c: 0affffce     	beq	0x7009ecac <__TI_printfi_nofloat+0x1ac> @ imm = #-0xc8
7009ed70: e3500c01     	cmp	r0, #256
7009ed74: 1affffcc     	bne	0x7009ecac <__TI_printfi_nofloat+0x1ac> @ imm = #-0xd0
7009ed78: e59d0220     	ldr	r0, [sp, #0x220]
7009ed7c: e4902004     	ldr	r2, [r0], #4
7009ed80: e58d0220     	str	r0, [sp, #0x220]
7009ed84: e5824000     	str	r4, [r2]
7009ed88: e5821004     	str	r1, [r2, #0x4]
7009ed8c: ea000008     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0x20
7009ed90: e59d0220     	ldr	r0, [sp, #0x220]
7009ed94: e4901004     	ldr	r1, [r0], #4
7009ed98: e58d0220     	str	r0, [sp, #0x220]
7009ed9c: e1c140b0     	strh	r4, [r1]
7009eda0: ea000003     	b	0x7009edb4 <__TI_printfi_nofloat+0x2b4> @ imm = #0xc
7009eda4: e59d0220     	ldr	r0, [sp, #0x220]
7009eda8: e4901004     	ldr	r1, [r0], #4
7009edac: e58d0220     	str	r0, [sp, #0x220]
7009edb0: e5c14000     	strb	r4, [r1]
7009edb4: e59d421c     	ldr	r4, [sp, #0x21c]
7009edb8: e3e00000     	mvn	r0, #0
7009edbc: e3740001     	cmn	r4, #1
7009edc0: 1affff5d     	bne	0x7009eb3c <__TI_printfi_nofloat+0x3c> @ imm = #-0x28c
7009edc4: e3e04000     	mvn	r4, #0
7009edc8: e1a00004     	mov	r0, r4
7009edcc: e28ddf89     	add	sp, sp, #548
7009edd0: e8bd8ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009edd4 <pproc_fflags___TI_printfi_nofloat>:
7009edd4: e5912000     	ldr	r2, [r1]
7009edd8: e2822001     	add	r2, r2, #1
7009eddc: e5523001     	ldrb	r3, [r2, #-0x1]
7009ede0: e3530030     	cmp	r3, #48
7009ede4: 0a00000f     	beq	0x7009ee28 <pproc_fflags___TI_printfi_nofloat+0x54> @ imm = #0x3c
7009ede8: e3530023     	cmp	r3, #35
7009edec: 0a000007     	beq	0x7009ee10 <pproc_fflags___TI_printfi_nofloat+0x3c> @ imm = #0x1c
7009edf0: e353002b     	cmp	r3, #43
7009edf4: 0a000009     	beq	0x7009ee20 <pproc_fflags___TI_printfi_nofloat+0x4c> @ imm = #0x24
7009edf8: e353002d     	cmp	r3, #45
7009edfc: 0a000005     	beq	0x7009ee18 <pproc_fflags___TI_printfi_nofloat+0x44> @ imm = #0x14
7009ee00: e3530020     	cmp	r3, #32
7009ee04: 112fff1e     	bxne	lr
7009ee08: e3a0c004     	mov	r12, #4
7009ee0c: ea000006     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x18
7009ee10: e3a0c008     	mov	r12, #8
7009ee14: ea000004     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x10
7009ee18: e3a0c001     	mov	r12, #1
7009ee1c: ea000002     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x8
7009ee20: e3a0c002     	mov	r12, #2
7009ee24: ea000000     	b	0x7009ee2c <pproc_fflags___TI_printfi_nofloat+0x58> @ imm = #0x0
7009ee28: e3a0c010     	mov	r12, #16
7009ee2c: e5903000     	ldr	r3, [r0]
7009ee30: e5812000     	str	r2, [r1]
7009ee34: e2822001     	add	r2, r2, #1
7009ee38: e183300c     	orr	r3, r3, r12
7009ee3c: e5803000     	str	r3, [r0]
7009ee40: eaffffe5     	b	0x7009eddc <pproc_fflags___TI_printfi_nofloat+0x8> @ imm = #-0x6c

7009ee44 <_pproc_fwp___TI_printfi_nofloat>:
7009ee44: e92d48ff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r11, lr}
7009ee48: e1a05001     	mov	r5, r1
7009ee4c: e5911000     	ldr	r1, [r1]
7009ee50: e1a06002     	mov	r6, r2
7009ee54: e1a04000     	mov	r4, r0
7009ee58: e5d13000     	ldrb	r3, [r1]
7009ee5c: e353002a     	cmp	r3, #42
7009ee60: 1a00000f     	bne	0x7009eea4 <_pproc_fwp___TI_printfi_nofloat+0x60> @ imm = #0x3c
7009ee64: e5960000     	ldr	r0, [r6]
7009ee68: e2801004     	add	r1, r0, #4
7009ee6c: e5861000     	str	r1, [r6]
7009ee70: e5900000     	ldr	r0, [r0]
7009ee74: e3700001     	cmn	r0, #1
7009ee78: e5840004     	str	r0, [r4, #0x4]
7009ee7c: ca000004     	bgt	0x7009ee94 <_pproc_fwp___TI_printfi_nofloat+0x50> @ imm = #0x10
7009ee80: e5941000     	ldr	r1, [r4]
7009ee84: e2600000     	rsb	r0, r0, #0
7009ee88: e3811001     	orr	r1, r1, #1
7009ee8c: e5840004     	str	r0, [r4, #0x4]
7009ee90: e5841000     	str	r1, [r4]
7009ee94: e5950000     	ldr	r0, [r5]
7009ee98: e2807001     	add	r7, r0, #1
7009ee9c: e5857000     	str	r7, [r5]
7009eea0: ea000015     	b	0x7009eefc <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x54
7009eea4: e3a00000     	mov	r0, #0
7009eea8: e28d2006     	add	r2, sp, #6
7009eeac: e2433030     	sub	r3, r3, #48
7009eeb0: e3530009     	cmp	r3, #9
7009eeb4: 8a000007     	bhi	0x7009eed8 <_pproc_fwp___TI_printfi_nofloat+0x94> @ imm = #0x1c
7009eeb8: e0813000     	add	r3, r1, r0
7009eebc: e2837001     	add	r7, r3, #1
7009eec0: e5857000     	str	r7, [r5]
7009eec4: e7d17000     	ldrb	r7, [r1, r0]
7009eec8: e5d33001     	ldrb	r3, [r3, #0x1]
7009eecc: e7c27000     	strb	r7, [r2, r0]
7009eed0: e2800001     	add	r0, r0, #1
7009eed4: eafffff4     	b	0x7009eeac <_pproc_fwp___TI_printfi_nofloat+0x68> @ imm = #-0x30
7009eed8: e3a03000     	mov	r3, #0
7009eedc: e0817000     	add	r7, r1, r0
7009eee0: e7c23000     	strb	r3, [r2, r0]
7009eee4: e5dd2006     	ldrb	r2, [sp, #0x6]
7009eee8: e3520000     	cmp	r2, #0
7009eeec: 0a000002     	beq	0x7009eefc <_pproc_fwp___TI_printfi_nofloat+0xb8> @ imm = #0x8
7009eef0: e28d0006     	add	r0, sp, #6
7009eef4: eb004bdb     	bl	0x700b1e68 <atoi>       @ imm = #0x12f6c
7009eef8: e5840004     	str	r0, [r4, #0x4]
7009eefc: e5d70000     	ldrb	r0, [r7]
7009ef00: e350002e     	cmp	r0, #46
7009ef04: 18bd88ff     	popne	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef08: e2870001     	add	r0, r7, #1
7009ef0c: e5850000     	str	r0, [r5]
7009ef10: e5d72001     	ldrb	r2, [r7, #0x1]
7009ef14: e352002a     	cmp	r2, #42
7009ef18: 1a000008     	bne	0x7009ef40 <_pproc_fwp___TI_printfi_nofloat+0xfc> @ imm = #0x20
7009ef1c: e5960000     	ldr	r0, [r6]
7009ef20: e2801004     	add	r1, r0, #4
7009ef24: e5861000     	str	r1, [r6]
7009ef28: e5951000     	ldr	r1, [r5]
7009ef2c: e5900000     	ldr	r0, [r0]
7009ef30: e2811001     	add	r1, r1, #1
7009ef34: e5840008     	str	r0, [r4, #0x8]
7009ef38: e5851000     	str	r1, [r5]
7009ef3c: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef40: e3a00000     	mov	r0, #0
7009ef44: e28d1006     	add	r1, sp, #6
7009ef48: e2422030     	sub	r2, r2, #48
7009ef4c: e3520009     	cmp	r2, #9
7009ef50: 8a000007     	bhi	0x7009ef74 <_pproc_fwp___TI_printfi_nofloat+0x130> @ imm = #0x1c
7009ef54: e0872000     	add	r2, r7, r0
7009ef58: e2823002     	add	r3, r2, #2
7009ef5c: e5853000     	str	r3, [r5]
7009ef60: e5d23001     	ldrb	r3, [r2, #0x1]
7009ef64: e5d22002     	ldrb	r2, [r2, #0x2]
7009ef68: e7c13000     	strb	r3, [r1, r0]
7009ef6c: e2800001     	add	r0, r0, #1
7009ef70: eafffff4     	b	0x7009ef48 <_pproc_fwp___TI_printfi_nofloat+0x104> @ imm = #-0x30
7009ef74: e3a02000     	mov	r2, #0
7009ef78: e7c12000     	strb	r2, [r1, r0]
7009ef7c: e5dd0006     	ldrb	r0, [sp, #0x6]
7009ef80: e3500000     	cmp	r0, #0
7009ef84: 0a000003     	beq	0x7009ef98 <_pproc_fwp___TI_printfi_nofloat+0x154> @ imm = #0xc
7009ef88: e28d0006     	add	r0, sp, #6
7009ef8c: eb004bb5     	bl	0x700b1e68 <atoi>       @ imm = #0x12ed4
7009ef90: e5840008     	str	r0, [r4, #0x8]
7009ef94: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}
7009ef98: e5842008     	str	r2, [r4, #0x8]
7009ef9c: e8bd88ff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r11, pc}

7009efa0 <_pproc_wstr___TI_printfi_nofloat>:
7009efa0: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009efa4: e5927000     	ldr	r7, [r2]
7009efa8: e1a04001     	mov	r4, r1
7009efac: e59dc028     	ldr	r12, [sp, #0x28]
7009efb0: e2876004     	add	r6, r7, #4
7009efb4: e5826000     	str	r6, [r2]
7009efb8: e5977000     	ldr	r7, [r7]
7009efbc: e3570000     	cmp	r7, #0
7009efc0: 0a00002d     	beq	0x7009f07c <_pproc_wstr___TI_printfi_nofloat+0xdc> @ imm = #0xb4
7009efc4: e5906008     	ldr	r6, [r0, #0x8]
7009efc8: e1a05003     	mov	r5, r3
7009efcc: e1a09000     	mov	r9, r0
7009efd0: e1a0800c     	mov	r8, r12
7009efd4: e3560000     	cmp	r6, #0
7009efd8: 4a000003     	bmi	0x7009efec <_pproc_wstr___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009efdc: e1a00007     	mov	r0, r7
7009efe0: eb005852     	bl	0x700b5130 <wcslen>     @ imm = #0x16148
7009efe4: e1560000     	cmp	r6, r0
7009efe8: 3a000002     	blo	0x7009eff8 <_pproc_wstr___TI_printfi_nofloat+0x58> @ imm = #0x8
7009efec: e1a00007     	mov	r0, r7
7009eff0: eb00584e     	bl	0x700b5130 <wcslen>     @ imm = #0x16138
7009eff4: e1a06000     	mov	r6, r0
7009eff8: e599a004     	ldr	r10, [r9, #0x4]
7009effc: e1a0b006     	mov	r11, r6
7009f000: e5950000     	ldr	r0, [r5]
7009f004: e58d5000     	str	r5, [sp]
7009f008: e15a0006     	cmp	r10, r6
7009f00c: c1a0b00a     	movgt	r11, r10
7009f010: e080000b     	add	r0, r0, r11
7009f014: e5850000     	str	r0, [r5]
7009f018: da00000b     	ble	0x7009f04c <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f01c: e5d90000     	ldrb	r0, [r9]
7009f020: e3100001     	tst	r0, #1
7009f024: 1a000008     	bne	0x7009f04c <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x20
7009f028: e04b0006     	sub	r0, r11, r6
7009f02c: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f030: e3550000     	cmp	r5, #0
7009f034: 0a000004     	beq	0x7009f04c <_pproc_wstr___TI_printfi_nofloat+0xac> @ imm = #0x10
7009f038: e3a00020     	mov	r0, #32
7009f03c: e1a01004     	mov	r1, r4
7009f040: e12fff38     	blx	r8
7009f044: e2455001     	sub	r5, r5, #1
7009f048: eafffff8     	b	0x7009f030 <_pproc_wstr___TI_printfi_nofloat+0x90> @ imm = #-0x20
7009f04c: e1c65fc6     	bic	r5, r6, r6, asr #31
7009f050: e3550000     	cmp	r5, #0
7009f054: 0a00000c     	beq	0x7009f08c <_pproc_wstr___TI_printfi_nofloat+0xec> @ imm = #0x30
7009f058: e5970000     	ldr	r0, [r7]
7009f05c: e3500c01     	cmp	r0, #256
7009f060: 2a000017     	bhs	0x7009f0c4 <_pproc_wstr___TI_printfi_nofloat+0x124> @ imm = #0x5c
7009f064: e6ef0070     	uxtb	r0, r0
7009f068: e1a01004     	mov	r1, r4
7009f06c: e2877004     	add	r7, r7, #4
7009f070: e12fff38     	blx	r8
7009f074: e2455001     	sub	r5, r5, #1
7009f078: eafffff4     	b	0x7009f050 <_pproc_wstr___TI_printfi_nofloat+0xb0> @ imm = #-0x30
7009f07c: e3a00000     	mov	r0, #0
7009f080: e1a01004     	mov	r1, r4
7009f084: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f088: e12fff1c     	bx	r12
7009f08c: e15a0006     	cmp	r10, r6
7009f090: da000011     	ble	0x7009f0dc <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x44
7009f094: e5d90000     	ldrb	r0, [r9]
7009f098: e3100001     	tst	r0, #1
7009f09c: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f0a0: e04b0006     	sub	r0, r11, r6
7009f0a4: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f0a8: e3550000     	cmp	r5, #0
7009f0ac: 0a00000a     	beq	0x7009f0dc <_pproc_wstr___TI_printfi_nofloat+0x13c> @ imm = #0x28
7009f0b0: e3a00020     	mov	r0, #32
7009f0b4: e1a01004     	mov	r1, r4
7009f0b8: e12fff38     	blx	r8
7009f0bc: e2455001     	sub	r5, r5, #1
7009f0c0: eafffff8     	b	0x7009f0a8 <_pproc_wstr___TI_printfi_nofloat+0x108> @ imm = #-0x20
7009f0c4: e3e00000     	mvn	r0, #0
7009f0c8: e59d1000     	ldr	r1, [sp]
7009f0cc: e5810000     	str	r0, [r1]
7009f0d0: eb00048f     	bl	0x700a0314 <__aeabi_errno_addr> @ imm = #0x123c
7009f0d4: e3a01058     	mov	r1, #88
7009f0d8: e5801000     	str	r1, [r0]
7009f0dc: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}

7009f0e0 <_pproc_str___TI_printfi_nofloat>:
7009f0e0: e92d4ff8     	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f0e4: e5927000     	ldr	r7, [r2]
7009f0e8: e1a04001     	mov	r4, r1
7009f0ec: e59dc028     	ldr	r12, [sp, #0x28]
7009f0f0: e2876004     	add	r6, r7, #4
7009f0f4: e5826000     	str	r6, [r2]
7009f0f8: e5976000     	ldr	r6, [r7]
7009f0fc: e3560000     	cmp	r6, #0
7009f100: 0a000037     	beq	0x7009f1e4 <_pproc_str___TI_printfi_nofloat+0x104> @ imm = #0xdc
7009f104: e590b008     	ldr	r11, [r0, #0x8]
7009f108: e1a05003     	mov	r5, r3
7009f10c: e1a08000     	mov	r8, r0
7009f110: e1a0700c     	mov	r7, r12
7009f114: e35b0000     	cmp	r11, #0
7009f118: 4a000003     	bmi	0x7009f12c <_pproc_str___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f11c: e1a00006     	mov	r0, r6
7009f120: eb005851     	bl	0x700b526c <strlen>     @ imm = #0x16144
7009f124: e15b0000     	cmp	r11, r0
7009f128: 3a000002     	blo	0x7009f138 <_pproc_str___TI_printfi_nofloat+0x58> @ imm = #0x8
7009f12c: e1a00006     	mov	r0, r6
7009f130: eb00584d     	bl	0x700b526c <strlen>     @ imm = #0x16134
7009f134: e1a0b000     	mov	r11, r0
7009f138: e598a004     	ldr	r10, [r8, #0x4]
7009f13c: e1a0900b     	mov	r9, r11
7009f140: e5950000     	ldr	r0, [r5]
7009f144: e15a000b     	cmp	r10, r11
7009f148: c1a0900a     	movgt	r9, r10
7009f14c: e0800009     	add	r0, r0, r9
7009f150: e5850000     	str	r0, [r5]
7009f154: da00000b     	ble	0x7009f188 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x2c
7009f158: e5d80000     	ldrb	r0, [r8]
7009f15c: e3100001     	tst	r0, #1
7009f160: 1a000008     	bne	0x7009f188 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x20
7009f164: e049000b     	sub	r0, r9, r11
7009f168: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f16c: e3550000     	cmp	r5, #0
7009f170: 0a000004     	beq	0x7009f188 <_pproc_str___TI_printfi_nofloat+0xa8> @ imm = #0x10
7009f174: e3a00020     	mov	r0, #32
7009f178: e1a01004     	mov	r1, r4
7009f17c: e12fff37     	blx	r7
7009f180: e2455001     	sub	r5, r5, #1
7009f184: eafffff8     	b	0x7009f16c <_pproc_str___TI_printfi_nofloat+0x8c> @ imm = #-0x20
7009f188: e1cb5fcb     	bic	r5, r11, r11, asr #31
7009f18c: e3550000     	cmp	r5, #0
7009f190: 0a000004     	beq	0x7009f1a8 <_pproc_str___TI_printfi_nofloat+0xc8> @ imm = #0x10
7009f194: e4d60001     	ldrb	r0, [r6], #1
7009f198: e1a01004     	mov	r1, r4
7009f19c: e12fff37     	blx	r7
7009f1a0: e2455001     	sub	r5, r5, #1
7009f1a4: eafffff8     	b	0x7009f18c <_pproc_str___TI_printfi_nofloat+0xac> @ imm = #-0x20
7009f1a8: e15a000b     	cmp	r10, r11
7009f1ac: da00000b     	ble	0x7009f1e0 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x2c
7009f1b0: e5d80000     	ldrb	r0, [r8]
7009f1b4: e3100001     	tst	r0, #1
7009f1b8: 08bd8ff8     	popeq	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f1bc: e049000b     	sub	r0, r9, r11
7009f1c0: e1c05fc0     	bic	r5, r0, r0, asr #31
7009f1c4: e3550000     	cmp	r5, #0
7009f1c8: 0a000004     	beq	0x7009f1e0 <_pproc_str___TI_printfi_nofloat+0x100> @ imm = #0x10
7009f1cc: e3a00020     	mov	r0, #32
7009f1d0: e1a01004     	mov	r1, r4
7009f1d4: e12fff37     	blx	r7
7009f1d8: e2455001     	sub	r5, r5, #1
7009f1dc: eafffff8     	b	0x7009f1c4 <_pproc_str___TI_printfi_nofloat+0xe4> @ imm = #-0x20
7009f1e0: e8bd8ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f1e4: e3a00000     	mov	r0, #0
7009f1e8: e1a01004     	mov	r1, r4
7009f1ec: e8bd4ff8     	pop	{r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f1f0: e12fff1c     	bx	r12

7009f1f4 <_setfield___TI_printfi_nofloat>:
7009f1f4: e92d4ffe     	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, lr}
7009f1f8: e1a05001     	mov	r5, r1
7009f1fc: e5918004     	ldr	r8, [r1, #0x4]
7009f200: e3a09000     	mov	r9, #0
7009f204: e1a06002     	mov	r6, r2
7009f208: e30011fd     	movw	r1, #0x1fd
7009f20c: e3a02020     	mov	r2, #32
7009f210: e1a04000     	mov	r4, r0
7009f214: e58d9004     	str	r9, [sp, #0x4]
7009f218: eb00597c     	bl	0x700b5810 <__aeabi_memset8> @ imm = #0x165f0
7009f21c: e1a0b004     	mov	r11, r4
7009f220: e2842f7f     	add	r2, r4, #508
7009f224: e5eb91fd     	strb	r9, [r11, #0x1fd]!
7009f228: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f22c: e58d2008     	str	r2, [sp, #0x8]
7009f230: e2401063     	sub	r1, r0, #99
7009f234: e3510015     	cmp	r1, #21
7009f238: 8a00002f     	bhi	0x7009f2fc <_setfield___TI_printfi_nofloat+0x108> @ imm = #0xbc
7009f23c: e59f2260     	ldr	r2, [pc, #0x260]        @ 0x7009f4a4 <_setfield___TI_printfi_nofloat+0x2b0>
7009f240: e3a03001     	mov	r3, #1
7009f244: e1120113     	tst	r2, r3, lsl r1
7009f248: 0a00001a     	beq	0x7009f2b8 <_setfield___TI_printfi_nofloat+0xc4> @ imm = #0x68
7009f24c: e28d1004     	add	r1, sp, #4
7009f250: e28d2008     	add	r2, sp, #8
7009f254: e1a00005     	mov	r0, r5
7009f258: e1a03006     	mov	r3, r6
7009f25c: eb000091     	bl	0x7009f4a8 <_pproc_diouxp___TI_printfi_nofloat> @ imm = #0x244
7009f260: e3a09000     	mov	r9, #0
7009f264: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f268: e3a0a000     	mov	r10, #0
7009f26c: e240106f     	sub	r1, r0, #111
7009f270: e3510009     	cmp	r1, #9
7009f274: 8a000003     	bhi	0x7009f288 <_setfield___TI_printfi_nofloat+0x94> @ imm = #0xc
7009f278: e3a02001     	mov	r2, #1
7009f27c: e3003243     	movw	r3, #0x243
7009f280: e1130112     	tst	r3, r2, lsl r1
7009f284: 1a000031     	bne	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xc4
7009f288: e3500058     	cmp	r0, #88
7009f28c: 0a00002f     	beq	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0xbc
7009f290: e5950000     	ldr	r0, [r5]
7009f294: e59d1004     	ldr	r1, [sp, #0x4]
7009f298: e3510000     	cmp	r1, #0
7009f29c: 0a00001f     	beq	0x7009f320 <_setfield___TI_printfi_nofloat+0x12c> @ imm = #0x7c
7009f2a0: e3a0102d     	mov	r1, #45
7009f2a4: e59d2008     	ldr	r2, [sp, #0x8]
7009f2a8: e4421001     	strb	r1, [r2], #-1
7009f2ac: e58d2008     	str	r2, [sp, #0x8]
7009f2b0: e7e0a0d0     	ubfx	r10, r0, #0x1, #0x1
7009f2b4: ea000025     	b	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x94
7009f2b8: e3510000     	cmp	r1, #0
7009f2bc: 1a00000e     	bne	0x7009f2fc <_setfield___TI_printfi_nofloat+0x108> @ imm = #0x38
7009f2c0: e5960000     	ldr	r0, [r6]
7009f2c4: e2801004     	add	r1, r0, #4
7009f2c8: e5861000     	str	r1, [r6]
7009f2cc: e5900000     	ldr	r0, [r0]
7009f2d0: e6ef1070     	uxtb	r1, r0
7009f2d4: e5c401fc     	strb	r0, [r4, #0x1fc]
7009f2d8: e30001fb     	movw	r0, #0x1fb
7009f2dc: e5952000     	ldr	r2, [r5]
7009f2e0: e16f1f11     	clz	r1, r1
7009f2e4: e0840000     	add	r0, r4, r0
7009f2e8: e3c22002     	bic	r2, r2, #2
7009f2ec: e1a092a1     	lsr	r9, r1, #5
7009f2f0: e58d0008     	str	r0, [sp, #0x8]
7009f2f4: e5852000     	str	r2, [r5]
7009f2f8: eaffffd9     	b	0x7009f264 <_setfield___TI_printfi_nofloat+0x70> @ imm = #-0x9c
7009f2fc: e3500025     	cmp	r0, #37
7009f300: 0a000002     	beq	0x7009f310 <_setfield___TI_printfi_nofloat+0x11c> @ imm = #0x8
7009f304: e3500058     	cmp	r0, #88
7009f308: 0affffcf     	beq	0x7009f24c <_setfield___TI_printfi_nofloat+0x58> @ imm = #-0xc4
7009f30c: eaffffd5     	b	0x7009f268 <_setfield___TI_printfi_nofloat+0x74> @ imm = #-0xac
7009f310: e3a01025     	mov	r1, #37
7009f314: e3a00001     	mov	r0, #1
7009f318: e1c410b0     	strh	r1, [r4]
7009f31c: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f320: e3100002     	tst	r0, #2
7009f324: 1a000004     	bne	0x7009f33c <_setfield___TI_printfi_nofloat+0x148> @ imm = #0x10
7009f328: e3100004     	tst	r0, #4
7009f32c: 0a000007     	beq	0x7009f350 <_setfield___TI_printfi_nofloat+0x15c> @ imm = #0x1c
7009f330: e3a00020     	mov	r0, #32
7009f334: e59d1008     	ldr	r1, [sp, #0x8]
7009f338: ea000002     	b	0x7009f348 <_setfield___TI_printfi_nofloat+0x154> @ imm = #0x8
7009f33c: e3a0002b     	mov	r0, #43
7009f340: e59d1008     	ldr	r1, [sp, #0x8]
7009f344: e3a0a001     	mov	r10, #1
7009f348: e4410001     	strb	r0, [r1], #-1
7009f34c: e58d1008     	str	r1, [sp, #0x8]
7009f350: e5d51000     	ldrb	r1, [r5]
7009f354: e0847008     	add	r7, r4, r8
7009f358: e59d0008     	ldr	r0, [sp, #0x8]
7009f35c: e1a06004     	mov	r6, r4
7009f360: e3110001     	tst	r1, #1
7009f364: 1a000006     	bne	0x7009f384 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x18
7009f368: e5952004     	ldr	r2, [r5, #0x4]
7009f36c: e04b1000     	sub	r1, r11, r0
7009f370: e1a06004     	mov	r6, r4
7009f374: e1510002     	cmp	r1, r2
7009f378: ca000001     	bgt	0x7009f384 <_setfield___TI_printfi_nofloat+0x190> @ imm = #0x4
7009f37c: e0471001     	sub	r1, r7, r1
7009f380: e2816001     	add	r6, r1, #1
7009f384: e2801001     	add	r1, r0, #1
7009f388: e1a00006     	mov	r0, r6
7009f38c: e3a02000     	mov	r2, #0
7009f390: e30031fe     	movw	r3, #0x1fe
7009f394: e3a08000     	mov	r8, #0
7009f398: eb0050eb     	bl	0x700b374c <memccpy>    @ imm = #0x143ac
7009f39c: e58d0008     	str	r0, [sp, #0x8]
7009f3a0: e3590000     	cmp	r9, #0
7009f3a4: 0a000001     	beq	0x7009f3b0 <_setfield___TI_printfi_nofloat+0x1bc> @ imm = #0x4
7009f3a8: e4c08001     	strb	r8, [r0], #1
7009f3ac: e58d0008     	str	r0, [sp, #0x8]
7009f3b0: e1500007     	cmp	r0, r7
7009f3b4: 8a000006     	bhi	0x7009f3d4 <_setfield___TI_printfi_nofloat+0x1e0> @ imm = #0x18
7009f3b8: e0471000     	sub	r1, r7, r0
7009f3bc: e2400001     	sub	r0, r0, #1
7009f3c0: e3a02020     	mov	r2, #32
7009f3c4: e2811001     	add	r1, r1, #1
7009f3c8: eb005910     	bl	0x700b5810 <__aeabi_memset8> @ imm = #0x16440
7009f3cc: e3a00000     	mov	r0, #0
7009f3d0: e5c70000     	strb	r0, [r7]
7009f3d4: e5d50000     	ldrb	r0, [r5]
7009f3d8: e3100010     	tst	r0, #16
7009f3dc: 1a000004     	bne	0x7009f3f4 <_setfield___TI_printfi_nofloat+0x200> @ imm = #0x10
7009f3e0: e0461004     	sub	r1, r6, r4
7009f3e4: e1a00004     	mov	r0, r4
7009f3e8: e3a02020     	mov	r2, #32
7009f3ec: eb005907     	bl	0x700b5810 <__aeabi_memset8> @ imm = #0x1641c
7009f3f0: ea000027     	b	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x9c
7009f3f4: e1560004     	cmp	r6, r4
7009f3f8: 0a000025     	beq	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x94
7009f3fc: e0461004     	sub	r1, r6, r4
7009f400: e1a00004     	mov	r0, r4
7009f404: e3a02030     	mov	r2, #48
7009f408: e3a07030     	mov	r7, #48
7009f40c: eb0058ff     	bl	0x700b5810 <__aeabi_memset8> @ imm = #0x163fc
7009f410: e59d0004     	ldr	r0, [sp, #0x4]
7009f414: e3500000     	cmp	r0, #0
7009f418: 13000001     	movwne	r0, #0x1
7009f41c: e190000a     	orrs	r0, r0, r10
7009f420: 1a000004     	bne	0x7009f438 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x10
7009f424: e5d50000     	ldrb	r0, [r5]
7009f428: e3100004     	tst	r0, #4
7009f42c: 1a000001     	bne	0x7009f438 <_setfield___TI_printfi_nofloat+0x244> @ imm = #0x4
7009f430: e1a00004     	mov	r0, r4
7009f434: ea000003     	b	0x7009f448 <_setfield___TI_printfi_nofloat+0x254> @ imm = #0xc
7009f438: e5d61000     	ldrb	r1, [r6]
7009f43c: e1a00004     	mov	r0, r4
7009f440: e4c01001     	strb	r1, [r0], #1
7009f444: e4c67001     	strb	r7, [r6], #1
7009f448: e5d5100c     	ldrb	r1, [r5, #0xc]
7009f44c: e3510041     	cmp	r1, #65
7009f450: 0a00000b     	beq	0x7009f484 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x2c
7009f454: e3510058     	cmp	r1, #88
7009f458: 0a000004     	beq	0x7009f470 <_setfield___TI_printfi_nofloat+0x27c> @ imm = #0x10
7009f45c: e3510061     	cmp	r1, #97
7009f460: 0a000007     	beq	0x7009f484 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x1c
7009f464: e3510078     	cmp	r1, #120
7009f468: 13510070     	cmpne	r1, #112
7009f46c: 1a000008     	bne	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0x20
7009f470: e5d52000     	ldrb	r2, [r5]
7009f474: e3120008     	tst	r2, #8
7009f478: 1a000001     	bne	0x7009f484 <_setfield___TI_printfi_nofloat+0x290> @ imm = #0x4
7009f47c: e3510061     	cmp	r1, #97
7009f480: 1a000003     	bne	0x7009f494 <_setfield___TI_printfi_nofloat+0x2a0> @ imm = #0xc
7009f484: e5d61001     	ldrb	r1, [r6, #0x1]
7009f488: e3a02030     	mov	r2, #48
7009f48c: e5c01001     	strb	r1, [r0, #0x1]
7009f490: e5c62001     	strb	r2, [r6, #0x1]
7009f494: e1a00004     	mov	r0, r4
7009f498: eb005773     	bl	0x700b526c <strlen>     @ imm = #0x15dcc
7009f49c: e0800009     	add	r0, r0, r9
7009f4a0: e8bd8ffe     	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, pc}
7009f4a4: 42 30 24 00  	.word	0x00243042

7009f4a8 <_pproc_diouxp___TI_printfi_nofloat>:
7009f4a8: e92d48fc     	push	{r2, r3, r4, r5, r6, r7, r11, lr}
7009f4ac: e1a05000     	mov	r5, r0
7009f4b0: e5900008     	ldr	r0, [r0, #0x8]
7009f4b4: e1a04002     	mov	r4, r2
7009f4b8: e1a07001     	mov	r7, r1
7009f4bc: e3a06010     	mov	r6, #16
7009f4c0: e3700001     	cmn	r0, #1
7009f4c4: c5950000     	ldrgt	r0, [r5]
7009f4c8: c3c00010     	bicgt	r0, r0, #16
7009f4cc: c5850000     	strgt	r0, [r5]
7009f4d0: d3a00001     	movle	r0, #1
7009f4d4: d5850008     	strle	r0, [r5, #0x8]
7009f4d8: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f4dc: e3500058     	cmp	r0, #88
7009f4e0: 0a000005     	beq	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x14
7009f4e4: e3500078     	cmp	r0, #120
7009f4e8: 13500070     	cmpne	r0, #112
7009f4ec: 0a000002     	beq	0x7009f4fc <_pproc_diouxp___TI_printfi_nofloat+0x54> @ imm = #0x8
7009f4f0: e350006f     	cmp	r0, #111
7009f4f4: 13a0600a     	movne	r6, #10
7009f4f8: 03a06008     	moveq	r6, #8
7009f4fc: e1a00005     	mov	r0, r5
7009f500: e1a01003     	mov	r1, r3
7009f504: eb00004d     	bl	0x7009f640 <_getarg_diouxp___TI_printfi_nofloat> @ imm = #0x134
7009f508: e5952008     	ldr	r2, [r5, #0x8]
7009f50c: e3520000     	cmp	r2, #0
7009f510: 01902001     	orrseq	r2, r0, r1
7009f514: 0a000007     	beq	0x7009f538 <_pproc_diouxp___TI_printfi_nofloat+0x90> @ imm = #0x1c
7009f518: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f51c: e3530064     	cmp	r3, #100
7009f520: 1a00000b     	bne	0x7009f554 <_pproc_diouxp___TI_printfi_nofloat+0xac> @ imm = #0x2c
7009f524: e3a02064     	mov	r2, #100
7009f528: e3a03064     	mov	r3, #100
7009f52c: e3710001     	cmn	r1, #1
7009f530: ca000011     	bgt	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x44
7009f534: ea00000b     	b	0x7009f568 <_pproc_diouxp___TI_printfi_nofloat+0xc0> @ imm = #0x2c
7009f538: e5d50000     	ldrb	r0, [r5]
7009f53c: e3100008     	tst	r0, #8
7009f540: 0a00003d     	beq	0x7009f63c <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0xf4
7009f544: e5d5300c     	ldrb	r3, [r5, #0xc]
7009f548: e3a00000     	mov	r0, #0
7009f54c: e3a01000     	mov	r1, #0
7009f550: ea000009     	b	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x24
7009f554: e3530069     	cmp	r3, #105
7009f558: 1a000007     	bne	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f55c: e3a02069     	mov	r2, #105
7009f560: e3510000     	cmp	r1, #0
7009f564: 5a000004     	bpl	0x7009f57c <_pproc_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x10
7009f568: e2700000     	rsbs	r0, r0, #0
7009f56c: e3a0c001     	mov	r12, #1
7009f570: e2e11000     	rsc	r1, r1, #0
7009f574: e1a03002     	mov	r3, r2
7009f578: e587c000     	str	r12, [r7]
7009f57c: e1a02006     	mov	r2, r6
7009f580: e58d4000     	str	r4, [sp]
7009f584: eb00009c     	bl	0x7009f7fc <_ltostr___TI_printfi_nofloat> @ imm = #0x270
7009f588: e3a01030     	mov	r1, #48
7009f58c: e5952008     	ldr	r2, [r5, #0x8]
7009f590: e1500002     	cmp	r0, r2
7009f594: aa000005     	bge	0x7009f5b0 <_pproc_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f598: e5942000     	ldr	r2, [r4]
7009f59c: e2800001     	add	r0, r0, #1
7009f5a0: e2423001     	sub	r3, r2, #1
7009f5a4: e5843000     	str	r3, [r4]
7009f5a8: e5c21000     	strb	r1, [r2]
7009f5ac: eafffff6     	b	0x7009f58c <_pproc_diouxp___TI_printfi_nofloat+0xe4> @ imm = #-0x28
7009f5b0: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f5b4: e3500058     	cmp	r0, #88
7009f5b8: 13500078     	cmpne	r0, #120
7009f5bc: 1a00000f     	bne	0x7009f600 <_pproc_diouxp___TI_printfi_nofloat+0x158> @ imm = #0x3c
7009f5c0: e5d51000     	ldrb	r1, [r5]
7009f5c4: e3110008     	tst	r1, #8
7009f5c8: 0a00000e     	beq	0x7009f608 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x38
7009f5cc: e5941000     	ldr	r1, [r4]
7009f5d0: e3500070     	cmp	r0, #112
7009f5d4: 03000078     	movweq	r0, #0x78
7009f5d8: e2412001     	sub	r2, r1, #1
7009f5dc: e5842000     	str	r2, [r4]
7009f5e0: e3a02030     	mov	r2, #48
7009f5e4: e5c10000     	strb	r0, [r1]
7009f5e8: e5940000     	ldr	r0, [r4]
7009f5ec: e2401001     	sub	r1, r0, #1
7009f5f0: e5841000     	str	r1, [r4]
7009f5f4: e5c02000     	strb	r2, [r0]
7009f5f8: e5d5000c     	ldrb	r0, [r5, #0xc]
7009f5fc: ea000001     	b	0x7009f608 <_pproc_diouxp___TI_printfi_nofloat+0x160> @ imm = #0x4
7009f600: e3500070     	cmp	r0, #112
7009f604: 0affffed     	beq	0x7009f5c0 <_pproc_diouxp___TI_printfi_nofloat+0x118> @ imm = #-0x4c
7009f608: e350006f     	cmp	r0, #111
7009f60c: 1a00000a     	bne	0x7009f63c <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x28
7009f610: e5d50000     	ldrb	r0, [r5]
7009f614: e3100008     	tst	r0, #8
7009f618: 0a000007     	beq	0x7009f63c <_pproc_diouxp___TI_printfi_nofloat+0x194> @ imm = #0x1c
7009f61c: e5940000     	ldr	r0, [r4]
7009f620: e5d01001     	ldrb	r1, [r0, #0x1]
7009f624: e3510030     	cmp	r1, #48
7009f628: 08bd88fc     	popeq	{r2, r3, r4, r5, r6, r7, r11, pc}
7009f62c: e2401001     	sub	r1, r0, #1
7009f630: e3a02030     	mov	r2, #48
7009f634: e5841000     	str	r1, [r4]
7009f638: e5c02000     	strb	r2, [r0]
7009f63c: e8bd88fc     	pop	{r2, r3, r4, r5, r6, r7, r11, pc}

7009f640 <_getarg_diouxp___TI_printfi_nofloat>:
7009f640: e92d4800     	push	{r11, lr}
7009f644: e5d0200c     	ldrb	r2, [r0, #0xc]
7009f648: e3520070     	cmp	r2, #112
7009f64c: 1a000002     	bne	0x7009f65c <_getarg_diouxp___TI_printfi_nofloat+0x1c> @ imm = #0x8
7009f650: e5910000     	ldr	r0, [r1]
7009f654: e3a03000     	mov	r3, #0
7009f658: ea000037     	b	0x7009f73c <_getarg_diouxp___TI_printfi_nofloat+0xfc> @ imm = #0xdc
7009f65c: e5900000     	ldr	r0, [r0]
7009f660: e3033f60     	movw	r3, #0x3f60
7009f664: e0000003     	and	r0, r0, r3
7009f668: e3500a02     	cmp	r0, #8192
7009f66c: 13500040     	cmpne	r0, #64
7009f670: 1a000011     	bne	0x7009f6bc <_getarg_diouxp___TI_printfi_nofloat+0x7c> @ imm = #0x44
7009f674: e3a03000     	mov	r3, #0
7009f678: e242e064     	sub	lr, r2, #100
7009f67c: e35e0014     	cmp	lr, #20
7009f680: 8a00002a     	bhi	0x7009f730 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0xa8
7009f684: e3000800     	movw	r0, #0x800
7009f688: e3a0c001     	mov	r12, #1
7009f68c: e3400012     	movt	r0, #0x12
7009f690: e1100e1c     	tst	r0, r12, lsl lr
7009f694: 1a000027     	bne	0x7009f738 <_getarg_diouxp___TI_printfi_nofloat+0xf8> @ imm = #0x9c
7009f698: e3a00021     	mov	r0, #33
7009f69c: e1100e1c     	tst	r0, r12, lsl lr
7009f6a0: 0a000022     	beq	0x7009f730 <_getarg_diouxp___TI_printfi_nofloat+0xf0> @ imm = #0x88
7009f6a4: e5910000     	ldr	r0, [r1]
7009f6a8: e2802004     	add	r2, r0, #4
7009f6ac: e5812000     	str	r2, [r1]
7009f6b0: e5900000     	ldr	r0, [r0]
7009f6b4: e1a03fc0     	asr	r3, r0, #31
7009f6b8: ea000022     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x88
7009f6bc: e3500c01     	cmp	r0, #256
7009f6c0: 0a000022     	beq	0x7009f750 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x88
7009f6c4: e3500c02     	cmp	r0, #512
7009f6c8: 0a000036     	beq	0x7009f7a8 <_getarg_diouxp___TI_printfi_nofloat+0x168> @ imm = #0xd8
7009f6cc: e3500b02     	cmp	r0, #2048
7009f6d0: 0a00001e     	beq	0x7009f750 <_getarg_diouxp___TI_printfi_nofloat+0x110> @ imm = #0x78
7009f6d4: e3a03000     	mov	r3, #0
7009f6d8: e242e064     	sub	lr, r2, #100
7009f6dc: e3500a01     	cmp	r0, #4096
7009f6e0: 0affffe5     	beq	0x7009f67c <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x6c
7009f6e4: e3500020     	cmp	r0, #32
7009f6e8: 1affffe3     	bne	0x7009f67c <_getarg_diouxp___TI_printfi_nofloat+0x3c> @ imm = #-0x74
7009f6ec: e35e0014     	cmp	lr, #20
7009f6f0: 8a000007     	bhi	0x7009f714 <_getarg_diouxp___TI_printfi_nofloat+0xd4> @ imm = #0x1c
7009f6f4: e3000800     	movw	r0, #0x800
7009f6f8: e3a0c001     	mov	r12, #1
7009f6fc: e3400012     	movt	r0, #0x12
7009f700: e1100e1c     	tst	r0, r12, lsl lr
7009f704: 1a000004     	bne	0x7009f71c <_getarg_diouxp___TI_printfi_nofloat+0xdc> @ imm = #0x10
7009f708: e3a00021     	mov	r0, #33
7009f70c: e1100e1c     	tst	r0, r12, lsl lr
7009f710: 1affffe3     	bne	0x7009f6a4 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x74
7009f714: e3520058     	cmp	r2, #88
7009f718: 1a000035     	bne	0x7009f7f4 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xd4
7009f71c: e5910000     	ldr	r0, [r1]
7009f720: e2802004     	add	r2, r0, #4
7009f724: e5812000     	str	r2, [r1]
7009f728: e1d000b0     	ldrh	r0, [r0]
7009f72c: ea000005     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #0x14
7009f730: e3520058     	cmp	r2, #88
7009f734: 1a00002e     	bne	0x7009f7f4 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0xb8
7009f738: e5910000     	ldr	r0, [r1]
7009f73c: e2802004     	add	r2, r0, #4
7009f740: e5812000     	str	r2, [r1]
7009f744: e5900000     	ldr	r0, [r0]
7009f748: e1a01003     	mov	r1, r3
7009f74c: e8bd8800     	pop	{r11, pc}
7009f750: e2420064     	sub	r0, r2, #100
7009f754: e3500014     	cmp	r0, #20
7009f758: 8a000007     	bhi	0x7009f77c <_getarg_diouxp___TI_printfi_nofloat+0x13c> @ imm = #0x1c
7009f75c: e3003800     	movw	r3, #0x800
7009f760: e3a0c001     	mov	r12, #1
7009f764: e3403012     	movt	r3, #0x12
7009f768: e113001c     	tst	r3, r12, lsl r0
7009f76c: 1a000006     	bne	0x7009f78c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0x18
7009f770: e3a03021     	mov	r3, #33
7009f774: e113001c     	tst	r3, r12, lsl r0
7009f778: 1a000003     	bne	0x7009f78c <_getarg_diouxp___TI_printfi_nofloat+0x14c> @ imm = #0xc
7009f77c: e3a00000     	mov	r0, #0
7009f780: e3a03000     	mov	r3, #0
7009f784: e3520058     	cmp	r2, #88
7009f788: 1affffee     	bne	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x48
7009f78c: e5910000     	ldr	r0, [r1]
7009f790: e2800007     	add	r0, r0, #7
7009f794: e3c00007     	bic	r0, r0, #7
7009f798: e2802008     	add	r2, r0, #8
7009f79c: e5812000     	str	r2, [r1]
7009f7a0: e8900009     	ldm	r0, {r0, r3}
7009f7a4: eaffffe7     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0x64
7009f7a8: e3a03000     	mov	r3, #0
7009f7ac: e242e064     	sub	lr, r2, #100
7009f7b0: e35e0014     	cmp	lr, #20
7009f7b4: 8a000007     	bhi	0x7009f7d8 <_getarg_diouxp___TI_printfi_nofloat+0x198> @ imm = #0x1c
7009f7b8: e3000800     	movw	r0, #0x800
7009f7bc: e3a0c001     	mov	r12, #1
7009f7c0: e3400012     	movt	r0, #0x12
7009f7c4: e1100e1c     	tst	r0, r12, lsl lr
7009f7c8: 1a000004     	bne	0x7009f7e0 <_getarg_diouxp___TI_printfi_nofloat+0x1a0> @ imm = #0x10
7009f7cc: e3a00021     	mov	r0, #33
7009f7d0: e1100e1c     	tst	r0, r12, lsl lr
7009f7d4: 1affffb2     	bne	0x7009f6a4 <_getarg_diouxp___TI_printfi_nofloat+0x64> @ imm = #-0x138
7009f7d8: e3520058     	cmp	r2, #88
7009f7dc: 1a000004     	bne	0x7009f7f4 <_getarg_diouxp___TI_printfi_nofloat+0x1b4> @ imm = #0x10
7009f7e0: e5910000     	ldr	r0, [r1]
7009f7e4: e2802004     	add	r2, r0, #4
7009f7e8: e5812000     	str	r2, [r1]
7009f7ec: e5d00000     	ldrb	r0, [r0]
7009f7f0: eaffffd4     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb0
7009f7f4: e3a00000     	mov	r0, #0
7009f7f8: eaffffd2     	b	0x7009f748 <_getarg_diouxp___TI_printfi_nofloat+0x108> @ imm = #-0xb8

7009f7fc <_ltostr___TI_printfi_nofloat>:
7009f7fc: e92d41f0     	push	{r4, r5, r6, r7, r8, lr}
7009f800: e59fc074     	ldr	r12, [pc, #0x74]        @ 0x7009f87c <_ltostr___TI_printfi_nofloat+0x80>
7009f804: e1a04002     	mov	r4, r2
7009f808: e59f8070     	ldr	r8, [pc, #0x70]         @ 0x7009f880 <_ltostr___TI_printfi_nofloat+0x84>
7009f80c: e1a05000     	mov	r5, r0
7009f810: e59d7018     	ldr	r7, [sp, #0x18]
7009f814: e3530058     	cmp	r3, #88
7009f818: 01a0800c     	moveq	r8, r12
7009f81c: e1900001     	orrs	r0, r0, r1
7009f820: 1a00000f     	bne	0x7009f864 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x3c
7009f824: e5970000     	ldr	r0, [r7]
7009f828: e3a03030     	mov	r3, #48
7009f82c: e2402001     	sub	r2, r0, #1
7009f830: e5872000     	str	r2, [r7]
7009f834: e5c03000     	strb	r3, [r0]
7009f838: ea000009     	b	0x7009f864 <_ltostr___TI_printfi_nofloat+0x68> @ imm = #0x24
7009f83c: e1a00005     	mov	r0, r5
7009f840: e1a02004     	mov	r2, r4
7009f844: eb00000e     	bl	0x7009f884 <_div___TI_printfi_nofloat> @ imm = #0x38
7009f848: e0625490     	mls	r2, r0, r4, r5
7009f84c: e5973000     	ldr	r3, [r7]
7009f850: e1a05000     	mov	r5, r0
7009f854: e2436001     	sub	r6, r3, #1
7009f858: e7d82002     	ldrb	r2, [r8, r2]
7009f85c: e5876000     	str	r6, [r7]
7009f860: e5c32000     	strb	r2, [r3]
7009f864: e1950001     	orrs	r0, r5, r1
7009f868: 1afffff3     	bne	0x7009f83c <_ltostr___TI_printfi_nofloat+0x40> @ imm = #-0x34
7009f86c: e5970000     	ldr	r0, [r7]
7009f870: eb00567d     	bl	0x700b526c <strlen>     @ imm = #0x159f4
7009f874: e2400001     	sub	r0, r0, #1
7009f878: e8bd81f0     	pop	{r4, r5, r6, r7, r8, pc}
7009f87c: 20 7e 0b 70  	.word	0x700b7e20
7009f880: 31 7e 0b 70  	.word	0x700b7e31

7009f884 <_div___TI_printfi_nofloat>:
7009f884: e3520010     	cmp	r2, #16
7009f888: 0a000005     	beq	0x7009f8a4 <_div___TI_printfi_nofloat+0x20> @ imm = #0x14
7009f88c: e3520008     	cmp	r2, #8
7009f890: 1a000007     	bne	0x7009f8b4 <_div___TI_printfi_nofloat+0x30> @ imm = #0x1c
7009f894: e1a001a0     	lsr	r0, r0, #3
7009f898: e1800e81     	orr	r0, r0, r1, lsl #29
7009f89c: e1a011a1     	lsr	r1, r1, #3
7009f8a0: e12fff1e     	bx	lr
7009f8a4: e1a00220     	lsr	r0, r0, #4
7009f8a8: e1800e01     	orr	r0, r0, r1, lsl #28
7009f8ac: e1a01221     	lsr	r1, r1, #4
7009f8b0: e12fff1e     	bx	lr
7009f8b4: e92d4800     	push	{r11, lr}
7009f8b8: e3510000     	cmp	r1, #0
7009f8bc: 1a000003     	bne	0x7009f8d0 <_div___TI_printfi_nofloat+0x4c> @ imm = #0xc
7009f8c0: e1a01002     	mov	r1, r2
7009f8c4: eb001cc4     	bl	0x700a6bdc <__udivsi3>  @ imm = #0x7310
7009f8c8: e3a01000     	mov	r1, #0
7009f8cc: e8bd8800     	pop	{r11, pc}
7009f8d0: e3a03000     	mov	r3, #0
7009f8d4: eb005576     	bl	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0x155d8
7009f8d8: e8bd8800     	pop	{r11, pc}

7009f8dc <__aeabi_idiv0>:
7009f8dc: e12fff1e     	bx	lr

7009f8e0 <_vsnprintf>:
7009f8e0: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
7009f8e4: b0c1         	sub	sp, #0x104
7009f8e6: f8dd c120    	ldr.w	r12, [sp, #0x120]
7009f8ea: f8cd c100    	str.w	r12, [sp, #0x100]
7009f8ee: 903f         	str	r0, [sp, #0xfc]
7009f8f0: 913e         	str	r1, [sp, #0xf8]
7009f8f2: 923d         	str	r2, [sp, #0xf4]
7009f8f4: 933c         	str	r3, [sp, #0xf0]
7009f8f6: 2000         	movs	r0, #0x0
7009f8f8: 9037         	str	r0, [sp, #0xdc]
7009f8fa: 983e         	ldr	r0, [sp, #0xf8]
7009f8fc: b930         	cbnz	r0, 0x7009f90c <_vsnprintf+0x2c> @ imm = #0xc
7009f8fe: e7ff         	b	0x7009f900 <_vsnprintf+0x20> @ imm = #-0x2
7009f900: f645 0021    	movw	r0, #0x5821
7009f904: f2c7 000b    	movt	r0, #0x700b
7009f908: 903f         	str	r0, [sp, #0xfc]
7009f90a: e7ff         	b	0x7009f90c <_vsnprintf+0x2c> @ imm = #-0x2
7009f90c: e7ff         	b	0x7009f90e <_vsnprintf+0x2e> @ imm = #-0x2
7009f90e: 983c         	ldr	r0, [sp, #0xf0]
7009f910: 7800         	ldrb	r0, [r0]
7009f912: 2800         	cmp	r0, #0x0
7009f914: f000 84e3    	beq.w	0x700a02de <_vsnprintf+0x9fe> @ imm = #0x9c6
7009f918: e7ff         	b	0x7009f91a <_vsnprintf+0x3a> @ imm = #-0x2
7009f91a: 983c         	ldr	r0, [sp, #0xf0]
7009f91c: 7800         	ldrb	r0, [r0]
7009f91e: 2825         	cmp	r0, #0x25
7009f920: d00e         	beq	0x7009f940 <_vsnprintf+0x60> @ imm = #0x1c
7009f922: e7ff         	b	0x7009f924 <_vsnprintf+0x44> @ imm = #-0x2
7009f924: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f928: 983c         	ldr	r0, [sp, #0xf0]
7009f92a: 7800         	ldrb	r0, [r0]
7009f92c: 993e         	ldr	r1, [sp, #0xf8]
7009f92e: 9a37         	ldr	r2, [sp, #0xdc]
7009f930: 1c53         	adds	r3, r2, #0x1
7009f932: 9337         	str	r3, [sp, #0xdc]
7009f934: 9b3d         	ldr	r3, [sp, #0xf4]
7009f936: 47e0         	blx	r12
7009f938: 983c         	ldr	r0, [sp, #0xf0]
7009f93a: 3001         	adds	r0, #0x1
7009f93c: 903c         	str	r0, [sp, #0xf0]
7009f93e: e7e6         	b	0x7009f90e <_vsnprintf+0x2e> @ imm = #-0x34
7009f940: 983c         	ldr	r0, [sp, #0xf0]
7009f942: 3001         	adds	r0, #0x1
7009f944: 903c         	str	r0, [sp, #0xf0]
7009f946: e7ff         	b	0x7009f948 <_vsnprintf+0x68> @ imm = #-0x2
7009f948: 2000         	movs	r0, #0x0
7009f94a: 903b         	str	r0, [sp, #0xec]
7009f94c: e7ff         	b	0x7009f94e <_vsnprintf+0x6e> @ imm = #-0x2
7009f94e: 983c         	ldr	r0, [sp, #0xf0]
7009f950: 7800         	ldrb	r0, [r0]
7009f952: 3820         	subs	r0, #0x20
7009f954: 4601         	mov	r1, r0
7009f956: 912a         	str	r1, [sp, #0xa8]
7009f958: 2810         	cmp	r0, #0x10
7009f95a: d83d         	bhi	0x7009f9d8 <_vsnprintf+0xf8> @ imm = #0x7a
7009f95c: 992a         	ldr	r1, [sp, #0xa8]
7009f95e: e8df f001    	tbb	[pc, r1]
7009f962: 27 3b 3b 31  	.word	0x313b3b27
7009f966: 3b 3b 3b 3b  	.word	0x3b3b3b3b
7009f96a: 3b 3b 3b 1d  	.word	0x1d3b3b3b
7009f96e: 3b 13 3b 3b  	.word	0x3b3b133b
7009f972: 09 00        	.short	0x0009
7009f974: 983b         	ldr	r0, [sp, #0xec]
7009f976: f040 0001    	orr	r0, r0, #0x1
7009f97a: 903b         	str	r0, [sp, #0xec]
7009f97c: 983c         	ldr	r0, [sp, #0xf0]
7009f97e: 3001         	adds	r0, #0x1
7009f980: 903c         	str	r0, [sp, #0xf0]
7009f982: 2001         	movs	r0, #0x1
7009f984: 9038         	str	r0, [sp, #0xe0]
7009f986: e02a         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x54
7009f988: 983b         	ldr	r0, [sp, #0xec]
7009f98a: f040 0002    	orr	r0, r0, #0x2
7009f98e: 903b         	str	r0, [sp, #0xec]
7009f990: 983c         	ldr	r0, [sp, #0xf0]
7009f992: 3001         	adds	r0, #0x1
7009f994: 903c         	str	r0, [sp, #0xf0]
7009f996: 2001         	movs	r0, #0x1
7009f998: 9038         	str	r0, [sp, #0xe0]
7009f99a: e020         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x40
7009f99c: 983b         	ldr	r0, [sp, #0xec]
7009f99e: f040 0004    	orr	r0, r0, #0x4
7009f9a2: 903b         	str	r0, [sp, #0xec]
7009f9a4: 983c         	ldr	r0, [sp, #0xf0]
7009f9a6: 3001         	adds	r0, #0x1
7009f9a8: 903c         	str	r0, [sp, #0xf0]
7009f9aa: 2001         	movs	r0, #0x1
7009f9ac: 9038         	str	r0, [sp, #0xe0]
7009f9ae: e016         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x2c
7009f9b0: 983b         	ldr	r0, [sp, #0xec]
7009f9b2: f040 0008    	orr	r0, r0, #0x8
7009f9b6: 903b         	str	r0, [sp, #0xec]
7009f9b8: 983c         	ldr	r0, [sp, #0xf0]
7009f9ba: 3001         	adds	r0, #0x1
7009f9bc: 903c         	str	r0, [sp, #0xf0]
7009f9be: 2001         	movs	r0, #0x1
7009f9c0: 9038         	str	r0, [sp, #0xe0]
7009f9c2: e00c         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x18
7009f9c4: 983b         	ldr	r0, [sp, #0xec]
7009f9c6: f040 0010    	orr	r0, r0, #0x10
7009f9ca: 903b         	str	r0, [sp, #0xec]
7009f9cc: 983c         	ldr	r0, [sp, #0xf0]
7009f9ce: 3001         	adds	r0, #0x1
7009f9d0: 903c         	str	r0, [sp, #0xf0]
7009f9d2: 2001         	movs	r0, #0x1
7009f9d4: 9038         	str	r0, [sp, #0xe0]
7009f9d6: e002         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #0x4
7009f9d8: 2000         	movs	r0, #0x0
7009f9da: 9038         	str	r0, [sp, #0xe0]
7009f9dc: e7ff         	b	0x7009f9de <_vsnprintf+0xfe> @ imm = #-0x2
7009f9de: e7ff         	b	0x7009f9e0 <_vsnprintf+0x100> @ imm = #-0x2
7009f9e0: 9838         	ldr	r0, [sp, #0xe0]
7009f9e2: 2800         	cmp	r0, #0x0
7009f9e4: d1b3         	bne	0x7009f94e <_vsnprintf+0x6e> @ imm = #-0x9a
7009f9e6: e7ff         	b	0x7009f9e8 <_vsnprintf+0x108> @ imm = #-0x2
7009f9e8: 2000         	movs	r0, #0x0
7009f9ea: 903a         	str	r0, [sp, #0xe8]
7009f9ec: 983c         	ldr	r0, [sp, #0xf0]
7009f9ee: 7800         	ldrb	r0, [r0]
7009f9f0: f014 ff96    	bl	0x700b4920 <_is_digit>  @ imm = #0x14f2c
7009f9f4: b128         	cbz	r0, 0x7009fa02 <_vsnprintf+0x122> @ imm = #0xa
7009f9f6: e7ff         	b	0x7009f9f8 <_vsnprintf+0x118> @ imm = #-0x2
7009f9f8: a83c         	add	r0, sp, #0xf0
7009f9fa: f014 fca1    	bl	0x700b4340 <_atoi>      @ imm = #0x14942
7009f9fe: 903a         	str	r0, [sp, #0xe8]
7009fa00: e01e         	b	0x7009fa40 <_vsnprintf+0x160> @ imm = #0x3c
7009fa02: 983c         	ldr	r0, [sp, #0xf0]
7009fa04: 7800         	ldrb	r0, [r0]
7009fa06: 282a         	cmp	r0, #0x2a
7009fa08: d119         	bne	0x7009fa3e <_vsnprintf+0x15e> @ imm = #0x32
7009fa0a: e7ff         	b	0x7009fa0c <_vsnprintf+0x12c> @ imm = #-0x2
7009fa0c: 9840         	ldr	r0, [sp, #0x100]
7009fa0e: 1d01         	adds	r1, r0, #0x4
7009fa10: 9140         	str	r1, [sp, #0x100]
7009fa12: 6800         	ldr	r0, [r0]
7009fa14: 9036         	str	r0, [sp, #0xd8]
7009fa16: 9836         	ldr	r0, [sp, #0xd8]
7009fa18: f1b0 3fff    	cmp.w	r0, #0xffffffff
7009fa1c: dc08         	bgt	0x7009fa30 <_vsnprintf+0x150> @ imm = #0x10
7009fa1e: e7ff         	b	0x7009fa20 <_vsnprintf+0x140> @ imm = #-0x2
7009fa20: 983b         	ldr	r0, [sp, #0xec]
7009fa22: f040 0002    	orr	r0, r0, #0x2
7009fa26: 903b         	str	r0, [sp, #0xec]
7009fa28: 9836         	ldr	r0, [sp, #0xd8]
7009fa2a: 4240         	rsbs	r0, r0, #0
7009fa2c: 903a         	str	r0, [sp, #0xe8]
7009fa2e: e002         	b	0x7009fa36 <_vsnprintf+0x156> @ imm = #0x4
7009fa30: 9836         	ldr	r0, [sp, #0xd8]
7009fa32: 903a         	str	r0, [sp, #0xe8]
7009fa34: e7ff         	b	0x7009fa36 <_vsnprintf+0x156> @ imm = #-0x2
7009fa36: 983c         	ldr	r0, [sp, #0xf0]
7009fa38: 3001         	adds	r0, #0x1
7009fa3a: 903c         	str	r0, [sp, #0xf0]
7009fa3c: e7ff         	b	0x7009fa3e <_vsnprintf+0x15e> @ imm = #-0x2
7009fa3e: e7ff         	b	0x7009fa40 <_vsnprintf+0x160> @ imm = #-0x2
7009fa40: 2000         	movs	r0, #0x0
7009fa42: 9039         	str	r0, [sp, #0xe4]
7009fa44: 983c         	ldr	r0, [sp, #0xf0]
7009fa46: 7800         	ldrb	r0, [r0]
7009fa48: 282e         	cmp	r0, #0x2e
7009fa4a: d12e         	bne	0x7009faaa <_vsnprintf+0x1ca> @ imm = #0x5c
7009fa4c: e7ff         	b	0x7009fa4e <_vsnprintf+0x16e> @ imm = #-0x2
7009fa4e: 983b         	ldr	r0, [sp, #0xec]
7009fa50: f440 6080    	orr	r0, r0, #0x400
7009fa54: 903b         	str	r0, [sp, #0xec]
7009fa56: 983c         	ldr	r0, [sp, #0xf0]
7009fa58: 3001         	adds	r0, #0x1
7009fa5a: 903c         	str	r0, [sp, #0xf0]
7009fa5c: 983c         	ldr	r0, [sp, #0xf0]
7009fa5e: 7800         	ldrb	r0, [r0]
7009fa60: f014 ff5e    	bl	0x700b4920 <_is_digit>  @ imm = #0x14ebc
7009fa64: b128         	cbz	r0, 0x7009fa72 <_vsnprintf+0x192> @ imm = #0xa
7009fa66: e7ff         	b	0x7009fa68 <_vsnprintf+0x188> @ imm = #-0x2
7009fa68: a83c         	add	r0, sp, #0xf0
7009fa6a: f014 fc69    	bl	0x700b4340 <_atoi>      @ imm = #0x148d2
7009fa6e: 9039         	str	r0, [sp, #0xe4]
7009fa70: e01a         	b	0x7009faa8 <_vsnprintf+0x1c8> @ imm = #0x34
7009fa72: 983c         	ldr	r0, [sp, #0xf0]
7009fa74: 7800         	ldrb	r0, [r0]
7009fa76: 282a         	cmp	r0, #0x2a
7009fa78: d115         	bne	0x7009faa6 <_vsnprintf+0x1c6> @ imm = #0x2a
7009fa7a: e7ff         	b	0x7009fa7c <_vsnprintf+0x19c> @ imm = #-0x2
7009fa7c: 9840         	ldr	r0, [sp, #0x100]
7009fa7e: 1d01         	adds	r1, r0, #0x4
7009fa80: 9140         	str	r1, [sp, #0x100]
7009fa82: 6800         	ldr	r0, [r0]
7009fa84: 9035         	str	r0, [sp, #0xd4]
7009fa86: 9835         	ldr	r0, [sp, #0xd4]
7009fa88: 2801         	cmp	r0, #0x1
7009fa8a: db03         	blt	0x7009fa94 <_vsnprintf+0x1b4> @ imm = #0x6
7009fa8c: e7ff         	b	0x7009fa8e <_vsnprintf+0x1ae> @ imm = #-0x2
7009fa8e: 9835         	ldr	r0, [sp, #0xd4]
7009fa90: 9029         	str	r0, [sp, #0xa4]
7009fa92: e002         	b	0x7009fa9a <_vsnprintf+0x1ba> @ imm = #0x4
7009fa94: 2000         	movs	r0, #0x0
7009fa96: 9029         	str	r0, [sp, #0xa4]
7009fa98: e7ff         	b	0x7009fa9a <_vsnprintf+0x1ba> @ imm = #-0x2
7009fa9a: 9829         	ldr	r0, [sp, #0xa4]
7009fa9c: 9039         	str	r0, [sp, #0xe4]
7009fa9e: 983c         	ldr	r0, [sp, #0xf0]
7009faa0: 3001         	adds	r0, #0x1
7009faa2: 903c         	str	r0, [sp, #0xf0]
7009faa4: e7ff         	b	0x7009faa6 <_vsnprintf+0x1c6> @ imm = #-0x2
7009faa6: e7ff         	b	0x7009faa8 <_vsnprintf+0x1c8> @ imm = #-0x2
7009faa8: e7ff         	b	0x7009faaa <_vsnprintf+0x1ca> @ imm = #-0x2
7009faaa: 983c         	ldr	r0, [sp, #0xf0]
7009faac: 7800         	ldrb	r0, [r0]
7009faae: 3868         	subs	r0, #0x68
7009fab0: 4601         	mov	r1, r0
7009fab2: 9128         	str	r1, [sp, #0xa0]
7009fab4: 2812         	cmp	r0, #0x12
7009fab6: d84e         	bhi	0x7009fb56 <_vsnprintf+0x276> @ imm = #0x9c
7009fab8: 9928         	ldr	r1, [sp, #0xa0]
7009faba: e8df f001    	tbb	[pc, r1]
7009fabe: 1f 4c 3c 4c  	.word	0x4c3c4c1f
7009fac2: 0a 4c 4c 4c  	.word	0x4c4c4c0a
7009fac6: 4c 4c 4c 4c  	.word	0x4c4c4c4c
7009faca: 34 4c 4c 4c  	.word	0x4c4c4c34
7009face: 4c 4c 44 00  	.word	0x00444c4c
7009fad2: 983b         	ldr	r0, [sp, #0xec]
7009fad4: f440 7080    	orr	r0, r0, #0x100
7009fad8: 903b         	str	r0, [sp, #0xec]
7009fada: 983c         	ldr	r0, [sp, #0xf0]
7009fadc: 3001         	adds	r0, #0x1
7009fade: 903c         	str	r0, [sp, #0xf0]
7009fae0: 983c         	ldr	r0, [sp, #0xf0]
7009fae2: 7800         	ldrb	r0, [r0]
7009fae4: 286c         	cmp	r0, #0x6c
7009fae6: d108         	bne	0x7009fafa <_vsnprintf+0x21a> @ imm = #0x10
7009fae8: e7ff         	b	0x7009faea <_vsnprintf+0x20a> @ imm = #-0x2
7009faea: 983b         	ldr	r0, [sp, #0xec]
7009faec: f440 7000    	orr	r0, r0, #0x200
7009faf0: 903b         	str	r0, [sp, #0xec]
7009faf2: 983c         	ldr	r0, [sp, #0xf0]
7009faf4: 3001         	adds	r0, #0x1
7009faf6: 903c         	str	r0, [sp, #0xf0]
7009faf8: e7ff         	b	0x7009fafa <_vsnprintf+0x21a> @ imm = #-0x2
7009fafa: e02d         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x5a
7009fafc: 983b         	ldr	r0, [sp, #0xec]
7009fafe: f040 0080    	orr	r0, r0, #0x80
7009fb02: 903b         	str	r0, [sp, #0xec]
7009fb04: 983c         	ldr	r0, [sp, #0xf0]
7009fb06: 3001         	adds	r0, #0x1
7009fb08: 903c         	str	r0, [sp, #0xf0]
7009fb0a: 983c         	ldr	r0, [sp, #0xf0]
7009fb0c: 7800         	ldrb	r0, [r0]
7009fb0e: 2868         	cmp	r0, #0x68
7009fb10: d108         	bne	0x7009fb24 <_vsnprintf+0x244> @ imm = #0x10
7009fb12: e7ff         	b	0x7009fb14 <_vsnprintf+0x234> @ imm = #-0x2
7009fb14: 983b         	ldr	r0, [sp, #0xec]
7009fb16: f040 0040    	orr	r0, r0, #0x40
7009fb1a: 903b         	str	r0, [sp, #0xec]
7009fb1c: 983c         	ldr	r0, [sp, #0xf0]
7009fb1e: 3001         	adds	r0, #0x1
7009fb20: 903c         	str	r0, [sp, #0xf0]
7009fb22: e7ff         	b	0x7009fb24 <_vsnprintf+0x244> @ imm = #-0x2
7009fb24: e018         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x30
7009fb26: 983b         	ldr	r0, [sp, #0xec]
7009fb28: f440 7080    	orr	r0, r0, #0x100
7009fb2c: 903b         	str	r0, [sp, #0xec]
7009fb2e: 983c         	ldr	r0, [sp, #0xf0]
7009fb30: 3001         	adds	r0, #0x1
7009fb32: 903c         	str	r0, [sp, #0xf0]
7009fb34: e010         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x20
7009fb36: 983b         	ldr	r0, [sp, #0xec]
7009fb38: f440 7000    	orr	r0, r0, #0x200
7009fb3c: 903b         	str	r0, [sp, #0xec]
7009fb3e: 983c         	ldr	r0, [sp, #0xf0]
7009fb40: 3001         	adds	r0, #0x1
7009fb42: 903c         	str	r0, [sp, #0xf0]
7009fb44: e008         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x10
7009fb46: 983b         	ldr	r0, [sp, #0xec]
7009fb48: f440 7080    	orr	r0, r0, #0x100
7009fb4c: 903b         	str	r0, [sp, #0xec]
7009fb4e: 983c         	ldr	r0, [sp, #0xf0]
7009fb50: 3001         	adds	r0, #0x1
7009fb52: 903c         	str	r0, [sp, #0xf0]
7009fb54: e000         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #0x0
7009fb56: e7ff         	b	0x7009fb58 <_vsnprintf+0x278> @ imm = #-0x2
7009fb58: 983c         	ldr	r0, [sp, #0xf0]
7009fb5a: 7800         	ldrb	r0, [r0]
7009fb5c: 3825         	subs	r0, #0x25
7009fb5e: 4601         	mov	r1, r0
7009fb60: 9127         	str	r1, [sp, #0x9c]
7009fb62: 2853         	cmp	r0, #0x53
7009fb64: f200 83ab    	bhi.w	0x700a02be <_vsnprintf+0x9de> @ imm = #0x756
7009fb68: 9927         	ldr	r1, [sp, #0x9c]
7009fb6a: e8df f011    	tbh	[pc, r1, lsl #1]
7009fb6e: 9b 03 a8 03  	.word	0x03a8039b
7009fb72: a8 03 a8 03  	.word	0x03a803a8
7009fb76: a8 03 a8 03  	.word	0x03a803a8
7009fb7a: a8 03 a8 03  	.word	0x03a803a8
7009fb7e: a8 03 a8 03  	.word	0x03a803a8
7009fb82: a8 03 a8 03  	.word	0x03a803a8
7009fb86: a8 03 a8 03  	.word	0x03a803a8
7009fb8a: a8 03 a8 03  	.word	0x03a803a8
7009fb8e: a8 03 a8 03  	.word	0x03a803a8
7009fb92: a8 03 a8 03  	.word	0x03a803a8
7009fb96: a8 03 a8 03  	.word	0x03a803a8
7009fb9a: a8 03 a8 03  	.word	0x03a803a8
7009fb9e: a8 03 a8 03  	.word	0x03a803a8
7009fba2: a8 03 a8 03  	.word	0x03a803a8
7009fba6: a8 03 a8 03  	.word	0x03a803a8
7009fbaa: a8 03 a8 03  	.word	0x03a803a8
7009fbae: 5e 02 32 02  	.word	0x0232025e
7009fbb2: 5e 02 a8 03  	.word	0x03a8025e
7009fbb6: a8 03 a8 03  	.word	0x03a803a8
7009fbba: a8 03 a8 03  	.word	0x03a803a8
7009fbbe: a8 03 a8 03  	.word	0x03a803a8
7009fbc2: a8 03 a8 03  	.word	0x03a803a8
7009fbc6: a8 03 a8 03  	.word	0x03a803a8
7009fbca: a8 03 a8 03  	.word	0x03a803a8
7009fbce: a8 03 a8 03  	.word	0x03a803a8
7009fbd2: a8 03 54 00  	.word	0x005403a8
7009fbd6: a8 03 a8 03  	.word	0x03a803a8
7009fbda: a8 03 a8 03  	.word	0x03a803a8
7009fbde: a8 03 a8 03  	.word	0x03a803a8
7009fbe2: a8 03 a8 03  	.word	0x03a803a8
7009fbe6: a8 03 54 00  	.word	0x005403a8
7009fbea: 9e 02 54 00  	.word	0x0054029e
7009fbee: 5e 02 32 02  	.word	0x0232025e
7009fbf2: 5e 02 a8 03  	.word	0x03a8025e
7009fbf6: 54 00 a8 03  	.word	0x03a80054
7009fbfa: a8 03 a8 03  	.word	0x03a803a8
7009fbfe: a8 03 a8 03  	.word	0x03a803a8
7009fc02: 54 00 6e 03  	.word	0x036e0054
7009fc06: a8 03 a8 03  	.word	0x03a803a8
7009fc0a: e2 02 a8 03  	.word	0x03a802e2
7009fc0e: 54 00 a8 03  	.word	0x03a80054
7009fc12: a8 03 54 00  	.word	0x005403a8
7009fc16: 983c         	ldr	r0, [sp, #0xf0]
7009fc18: 7800         	ldrb	r0, [r0]
7009fc1a: 2878         	cmp	r0, #0x78
7009fc1c: d005         	beq	0x7009fc2a <_vsnprintf+0x34a> @ imm = #0xa
7009fc1e: e7ff         	b	0x7009fc20 <_vsnprintf+0x340> @ imm = #-0x2
7009fc20: 983c         	ldr	r0, [sp, #0xf0]
7009fc22: 7800         	ldrb	r0, [r0]
7009fc24: 2858         	cmp	r0, #0x58
7009fc26: d103         	bne	0x7009fc30 <_vsnprintf+0x350> @ imm = #0x6
7009fc28: e7ff         	b	0x7009fc2a <_vsnprintf+0x34a> @ imm = #-0x2
7009fc2a: 2010         	movs	r0, #0x10
7009fc2c: 9034         	str	r0, [sp, #0xd0]
7009fc2e: e018         	b	0x7009fc62 <_vsnprintf+0x382> @ imm = #0x30
7009fc30: 983c         	ldr	r0, [sp, #0xf0]
7009fc32: 7800         	ldrb	r0, [r0]
7009fc34: 286f         	cmp	r0, #0x6f
7009fc36: d103         	bne	0x7009fc40 <_vsnprintf+0x360> @ imm = #0x6
7009fc38: e7ff         	b	0x7009fc3a <_vsnprintf+0x35a> @ imm = #-0x2
7009fc3a: 2008         	movs	r0, #0x8
7009fc3c: 9034         	str	r0, [sp, #0xd0]
7009fc3e: e00f         	b	0x7009fc60 <_vsnprintf+0x380> @ imm = #0x1e
7009fc40: 983c         	ldr	r0, [sp, #0xf0]
7009fc42: 7800         	ldrb	r0, [r0]
7009fc44: 2862         	cmp	r0, #0x62
7009fc46: d103         	bne	0x7009fc50 <_vsnprintf+0x370> @ imm = #0x6
7009fc48: e7ff         	b	0x7009fc4a <_vsnprintf+0x36a> @ imm = #-0x2
7009fc4a: 2002         	movs	r0, #0x2
7009fc4c: 9034         	str	r0, [sp, #0xd0]
7009fc4e: e006         	b	0x7009fc5e <_vsnprintf+0x37e> @ imm = #0xc
7009fc50: 200a         	movs	r0, #0xa
7009fc52: 9034         	str	r0, [sp, #0xd0]
7009fc54: 983b         	ldr	r0, [sp, #0xec]
7009fc56: f020 0010    	bic	r0, r0, #0x10
7009fc5a: 903b         	str	r0, [sp, #0xec]
7009fc5c: e7ff         	b	0x7009fc5e <_vsnprintf+0x37e> @ imm = #-0x2
7009fc5e: e7ff         	b	0x7009fc60 <_vsnprintf+0x380> @ imm = #-0x2
7009fc60: e7ff         	b	0x7009fc62 <_vsnprintf+0x382> @ imm = #-0x2
7009fc62: 983c         	ldr	r0, [sp, #0xf0]
7009fc64: 7800         	ldrb	r0, [r0]
7009fc66: 2858         	cmp	r0, #0x58
7009fc68: d105         	bne	0x7009fc76 <_vsnprintf+0x396> @ imm = #0xa
7009fc6a: e7ff         	b	0x7009fc6c <_vsnprintf+0x38c> @ imm = #-0x2
7009fc6c: 983b         	ldr	r0, [sp, #0xec]
7009fc6e: f040 0020    	orr	r0, r0, #0x20
7009fc72: 903b         	str	r0, [sp, #0xec]
7009fc74: e7ff         	b	0x7009fc76 <_vsnprintf+0x396> @ imm = #-0x2
7009fc76: 983c         	ldr	r0, [sp, #0xf0]
7009fc78: 7800         	ldrb	r0, [r0]
7009fc7a: 2869         	cmp	r0, #0x69
7009fc7c: d00a         	beq	0x7009fc94 <_vsnprintf+0x3b4> @ imm = #0x14
7009fc7e: e7ff         	b	0x7009fc80 <_vsnprintf+0x3a0> @ imm = #-0x2
7009fc80: 983c         	ldr	r0, [sp, #0xf0]
7009fc82: 7800         	ldrb	r0, [r0]
7009fc84: 2864         	cmp	r0, #0x64
7009fc86: d005         	beq	0x7009fc94 <_vsnprintf+0x3b4> @ imm = #0xa
7009fc88: e7ff         	b	0x7009fc8a <_vsnprintf+0x3aa> @ imm = #-0x2
7009fc8a: 983b         	ldr	r0, [sp, #0xec]
7009fc8c: f020 000c    	bic	r0, r0, #0xc
7009fc90: 903b         	str	r0, [sp, #0xec]
7009fc92: e7ff         	b	0x7009fc94 <_vsnprintf+0x3b4> @ imm = #-0x2
7009fc94: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fc98: 0740         	lsls	r0, r0, #0x1d
7009fc9a: 2800         	cmp	r0, #0x0
7009fc9c: d505         	bpl	0x7009fcaa <_vsnprintf+0x3ca> @ imm = #0xa
7009fc9e: e7ff         	b	0x7009fca0 <_vsnprintf+0x3c0> @ imm = #-0x2
7009fca0: 983b         	ldr	r0, [sp, #0xec]
7009fca2: f020 0001    	bic	r0, r0, #0x1
7009fca6: 903b         	str	r0, [sp, #0xec]
7009fca8: e7ff         	b	0x7009fcaa <_vsnprintf+0x3ca> @ imm = #-0x2
7009fcaa: 983c         	ldr	r0, [sp, #0xf0]
7009fcac: 7800         	ldrb	r0, [r0]
7009fcae: 2869         	cmp	r0, #0x69
7009fcb0: d006         	beq	0x7009fcc0 <_vsnprintf+0x3e0> @ imm = #0xc
7009fcb2: e7ff         	b	0x7009fcb4 <_vsnprintf+0x3d4> @ imm = #-0x2
7009fcb4: 983c         	ldr	r0, [sp, #0xf0]
7009fcb6: 7800         	ldrb	r0, [r0]
7009fcb8: 2864         	cmp	r0, #0x64
7009fcba: f040 80e9    	bne.w	0x7009fe90 <_vsnprintf+0x5b0> @ imm = #0x1d2
7009fcbe: e7ff         	b	0x7009fcc0 <_vsnprintf+0x3e0> @ imm = #-0x2
7009fcc0: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fcc4: 0780         	lsls	r0, r0, #0x1e
7009fcc6: 2800         	cmp	r0, #0x0
7009fcc8: d550         	bpl	0x7009fd6c <_vsnprintf+0x48c> @ imm = #0xa0
7009fcca: e7ff         	b	0x7009fccc <_vsnprintf+0x3ec> @ imm = #-0x2
7009fccc: 9840         	ldr	r0, [sp, #0x100]
7009fcce: 3007         	adds	r0, #0x7
7009fcd0: f020 0107    	bic	r1, r0, #0x7
7009fcd4: f101 0008    	add.w	r0, r1, #0x8
7009fcd8: 9040         	str	r0, [sp, #0x100]
7009fcda: 6808         	ldr	r0, [r1]
7009fcdc: 6849         	ldr	r1, [r1, #0x4]
7009fcde: 9133         	str	r1, [sp, #0xcc]
7009fce0: 9032         	str	r0, [sp, #0xc8]
7009fce2: 983f         	ldr	r0, [sp, #0xfc]
7009fce4: 9023         	str	r0, [sp, #0x8c]
7009fce6: 983e         	ldr	r0, [sp, #0xf8]
7009fce8: 9024         	str	r0, [sp, #0x90]
7009fcea: 9837         	ldr	r0, [sp, #0xdc]
7009fcec: 9025         	str	r0, [sp, #0x94]
7009fcee: 983d         	ldr	r0, [sp, #0xf4]
7009fcf0: 9026         	str	r0, [sp, #0x98]
7009fcf2: 9932         	ldr	r1, [sp, #0xc8]
7009fcf4: 9833         	ldr	r0, [sp, #0xcc]
7009fcf6: 3901         	subs	r1, #0x1
7009fcf8: f170 0000    	sbcs	r0, r0, #0x0
7009fcfc: db05         	blt	0x7009fd0a <_vsnprintf+0x42a> @ imm = #0xa
7009fcfe: e7ff         	b	0x7009fd00 <_vsnprintf+0x420> @ imm = #-0x2
7009fd00: 9932         	ldr	r1, [sp, #0xc8]
7009fd02: 9833         	ldr	r0, [sp, #0xcc]
7009fd04: 9121         	str	r1, [sp, #0x84]
7009fd06: 9022         	str	r0, [sp, #0x88]
7009fd08: e008         	b	0x7009fd1c <_vsnprintf+0x43c> @ imm = #0x10
7009fd0a: 9832         	ldr	r0, [sp, #0xc8]
7009fd0c: 9a33         	ldr	r2, [sp, #0xcc]
7009fd0e: 4241         	rsbs	r1, r0, #0
7009fd10: f04f 0000    	mov.w	r0, #0x0
7009fd14: 4190         	sbcs	r0, r2
7009fd16: 9121         	str	r1, [sp, #0x84]
7009fd18: 9022         	str	r0, [sp, #0x88]
7009fd1a: e7ff         	b	0x7009fd1c <_vsnprintf+0x43c> @ imm = #-0x2
7009fd1c: 9b26         	ldr	r3, [sp, #0x98]
7009fd1e: 9a25         	ldr	r2, [sp, #0x94]
7009fd20: 9924         	ldr	r1, [sp, #0x90]
7009fd22: 9823         	ldr	r0, [sp, #0x8c]
7009fd24: f8dd c084    	ldr.w	r12, [sp, #0x84]
7009fd28: 9c22         	ldr	r4, [sp, #0x88]
7009fd2a: 9d33         	ldr	r5, [sp, #0xcc]
7009fd2c: 9e34         	ldr	r6, [sp, #0xd0]
7009fd2e: 9f39         	ldr	r7, [sp, #0xe4]
7009fd30: f8dd 80e8    	ldr.w	r8, [sp, #0xe8]
7009fd34: f8dd 90ec    	ldr.w	r9, [sp, #0xec]
7009fd38: 46ee         	mov	lr, sp
7009fd3a: f8cd e080    	str.w	lr, [sp, #0x80]
7009fd3e: f8ce 9020    	str.w	r9, [lr, #0x20]
7009fd42: f8ce 801c    	str.w	r8, [lr, #0x1c]
7009fd46: f8ce 7018    	str.w	r7, [lr, #0x18]
7009fd4a: 2700         	movs	r7, #0x0
7009fd4c: f8ce 7014    	str.w	r7, [lr, #0x14]
7009fd50: f8ce 6010    	str.w	r6, [lr, #0x10]
7009fd54: ea4f 75d5    	lsr.w	r5, r5, #0x1f
7009fd58: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fd5c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fd60: f8ce c000    	str.w	r12, [lr]
7009fd64: f00a f854    	bl	0x700a9e10 <_ntoa_long_long> @ imm = #0xa0a8
7009fd68: 9037         	str	r0, [sp, #0xdc]
7009fd6a: e090         	b	0x7009fe8e <_vsnprintf+0x5ae> @ imm = #0x120
7009fd6c: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fd70: 07c0         	lsls	r0, r0, #0x1f
7009fd72: b3b0         	cbz	r0, 0x7009fde2 <_vsnprintf+0x502> @ imm = #0x6c
7009fd74: e7ff         	b	0x7009fd76 <_vsnprintf+0x496> @ imm = #-0x2
7009fd76: 9840         	ldr	r0, [sp, #0x100]
7009fd78: 1d01         	adds	r1, r0, #0x4
7009fd7a: 9140         	str	r1, [sp, #0x100]
7009fd7c: 6800         	ldr	r0, [r0]
7009fd7e: 9031         	str	r0, [sp, #0xc4]
7009fd80: 983f         	ldr	r0, [sp, #0xfc]
7009fd82: 901c         	str	r0, [sp, #0x70]
7009fd84: 983e         	ldr	r0, [sp, #0xf8]
7009fd86: 901d         	str	r0, [sp, #0x74]
7009fd88: 9837         	ldr	r0, [sp, #0xdc]
7009fd8a: 901e         	str	r0, [sp, #0x78]
7009fd8c: 983d         	ldr	r0, [sp, #0xf4]
7009fd8e: 901f         	str	r0, [sp, #0x7c]
7009fd90: 9831         	ldr	r0, [sp, #0xc4]
7009fd92: 2801         	cmp	r0, #0x1
7009fd94: db03         	blt	0x7009fd9e <_vsnprintf+0x4be> @ imm = #0x6
7009fd96: e7ff         	b	0x7009fd98 <_vsnprintf+0x4b8> @ imm = #-0x2
7009fd98: 9831         	ldr	r0, [sp, #0xc4]
7009fd9a: 901b         	str	r0, [sp, #0x6c]
7009fd9c: e003         	b	0x7009fda6 <_vsnprintf+0x4c6> @ imm = #0x6
7009fd9e: 9831         	ldr	r0, [sp, #0xc4]
7009fda0: 4240         	rsbs	r0, r0, #0
7009fda2: 901b         	str	r0, [sp, #0x6c]
7009fda4: e7ff         	b	0x7009fda6 <_vsnprintf+0x4c6> @ imm = #-0x2
7009fda6: 9b1f         	ldr	r3, [sp, #0x7c]
7009fda8: 9a1e         	ldr	r2, [sp, #0x78]
7009fdaa: 991d         	ldr	r1, [sp, #0x74]
7009fdac: 981c         	ldr	r0, [sp, #0x70]
7009fdae: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
7009fdb2: 9c31         	ldr	r4, [sp, #0xc4]
7009fdb4: 9d34         	ldr	r5, [sp, #0xd0]
7009fdb6: 9e39         	ldr	r6, [sp, #0xe4]
7009fdb8: 9f3a         	ldr	r7, [sp, #0xe8]
7009fdba: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fdbe: 46ee         	mov	lr, sp
7009fdc0: f8ce 8014    	str.w	r8, [lr, #0x14]
7009fdc4: f8ce 7010    	str.w	r7, [lr, #0x10]
7009fdc8: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fdcc: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fdd0: 0fe4         	lsrs	r4, r4, #0x1f
7009fdd2: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fdd6: f8ce c000    	str.w	r12, [lr]
7009fdda: f00b fec1    	bl	0x700abb60 <_ntoa_long> @ imm = #0xbd82
7009fdde: 9037         	str	r0, [sp, #0xdc]
7009fde0: e054         	b	0x7009fe8c <_vsnprintf+0x5ac> @ imm = #0xa8
7009fde2: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fde6: 0640         	lsls	r0, r0, #0x19
7009fde8: 2800         	cmp	r0, #0x0
7009fdea: d506         	bpl	0x7009fdfa <_vsnprintf+0x51a> @ imm = #0xc
7009fdec: e7ff         	b	0x7009fdee <_vsnprintf+0x50e> @ imm = #-0x2
7009fdee: 9840         	ldr	r0, [sp, #0x100]
7009fdf0: 1d01         	adds	r1, r0, #0x4
7009fdf2: 9140         	str	r1, [sp, #0x100]
7009fdf4: 7800         	ldrb	r0, [r0]
7009fdf6: 901a         	str	r0, [sp, #0x68]
7009fdf8: e015         	b	0x7009fe26 <_vsnprintf+0x546> @ imm = #0x2a
7009fdfa: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009fdfe: 0600         	lsls	r0, r0, #0x18
7009fe00: 2800         	cmp	r0, #0x0
7009fe02: d507         	bpl	0x7009fe14 <_vsnprintf+0x534> @ imm = #0xe
7009fe04: e7ff         	b	0x7009fe06 <_vsnprintf+0x526> @ imm = #-0x2
7009fe06: 9840         	ldr	r0, [sp, #0x100]
7009fe08: 1d01         	adds	r1, r0, #0x4
7009fe0a: 9140         	str	r1, [sp, #0x100]
7009fe0c: f9b0 0000    	ldrsh.w	r0, [r0]
7009fe10: 9019         	str	r0, [sp, #0x64]
7009fe12: e005         	b	0x7009fe20 <_vsnprintf+0x540> @ imm = #0xa
7009fe14: 9840         	ldr	r0, [sp, #0x100]
7009fe16: 1d01         	adds	r1, r0, #0x4
7009fe18: 9140         	str	r1, [sp, #0x100]
7009fe1a: 6800         	ldr	r0, [r0]
7009fe1c: 9019         	str	r0, [sp, #0x64]
7009fe1e: e7ff         	b	0x7009fe20 <_vsnprintf+0x540> @ imm = #-0x2
7009fe20: 9819         	ldr	r0, [sp, #0x64]
7009fe22: 901a         	str	r0, [sp, #0x68]
7009fe24: e7ff         	b	0x7009fe26 <_vsnprintf+0x546> @ imm = #-0x2
7009fe26: 981a         	ldr	r0, [sp, #0x68]
7009fe28: 9030         	str	r0, [sp, #0xc0]
7009fe2a: 983f         	ldr	r0, [sp, #0xfc]
7009fe2c: 9015         	str	r0, [sp, #0x54]
7009fe2e: 983e         	ldr	r0, [sp, #0xf8]
7009fe30: 9016         	str	r0, [sp, #0x58]
7009fe32: 9837         	ldr	r0, [sp, #0xdc]
7009fe34: 9017         	str	r0, [sp, #0x5c]
7009fe36: 983d         	ldr	r0, [sp, #0xf4]
7009fe38: 9018         	str	r0, [sp, #0x60]
7009fe3a: 9830         	ldr	r0, [sp, #0xc0]
7009fe3c: 2801         	cmp	r0, #0x1
7009fe3e: db03         	blt	0x7009fe48 <_vsnprintf+0x568> @ imm = #0x6
7009fe40: e7ff         	b	0x7009fe42 <_vsnprintf+0x562> @ imm = #-0x2
7009fe42: 9830         	ldr	r0, [sp, #0xc0]
7009fe44: 9014         	str	r0, [sp, #0x50]
7009fe46: e003         	b	0x7009fe50 <_vsnprintf+0x570> @ imm = #0x6
7009fe48: 9830         	ldr	r0, [sp, #0xc0]
7009fe4a: 4240         	rsbs	r0, r0, #0
7009fe4c: 9014         	str	r0, [sp, #0x50]
7009fe4e: e7ff         	b	0x7009fe50 <_vsnprintf+0x570> @ imm = #-0x2
7009fe50: 9b18         	ldr	r3, [sp, #0x60]
7009fe52: 9a17         	ldr	r2, [sp, #0x5c]
7009fe54: 9916         	ldr	r1, [sp, #0x58]
7009fe56: 9815         	ldr	r0, [sp, #0x54]
7009fe58: f8dd c050    	ldr.w	r12, [sp, #0x50]
7009fe5c: 9c30         	ldr	r4, [sp, #0xc0]
7009fe5e: 9d34         	ldr	r5, [sp, #0xd0]
7009fe60: 9e39         	ldr	r6, [sp, #0xe4]
7009fe62: 9f3a         	ldr	r7, [sp, #0xe8]
7009fe64: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009fe68: 46ee         	mov	lr, sp
7009fe6a: f8ce 8014    	str.w	r8, [lr, #0x14]
7009fe6e: f8ce 7010    	str.w	r7, [lr, #0x10]
7009fe72: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fe76: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fe7a: 0fe4         	lsrs	r4, r4, #0x1f
7009fe7c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fe80: f8ce c000    	str.w	r12, [lr]
7009fe84: f00b fe6c    	bl	0x700abb60 <_ntoa_long> @ imm = #0xbcd8
7009fe88: 9037         	str	r0, [sp, #0xdc]
7009fe8a: e7ff         	b	0x7009fe8c <_vsnprintf+0x5ac> @ imm = #-0x2
7009fe8c: e7ff         	b	0x7009fe8e <_vsnprintf+0x5ae> @ imm = #-0x2
7009fe8e: e09c         	b	0x7009ffca <_vsnprintf+0x6ea> @ imm = #0x138
7009fe90: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fe94: 0780         	lsls	r0, r0, #0x1e
7009fe96: 2800         	cmp	r0, #0x0
7009fe98: d52f         	bpl	0x7009fefa <_vsnprintf+0x61a> @ imm = #0x5e
7009fe9a: e7ff         	b	0x7009fe9c <_vsnprintf+0x5bc> @ imm = #-0x2
7009fe9c: 983f         	ldr	r0, [sp, #0xfc]
7009fe9e: 993e         	ldr	r1, [sp, #0xf8]
7009fea0: 9a37         	ldr	r2, [sp, #0xdc]
7009fea2: 9b3d         	ldr	r3, [sp, #0xf4]
7009fea4: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fea8: f10c 0c07    	add.w	r12, r12, #0x7
7009feac: f02c 0e07    	bic	lr, r12, #0x7
7009feb0: f10e 0c08    	add.w	r12, lr, #0x8
7009feb4: f8cd c100    	str.w	r12, [sp, #0x100]
7009feb8: f8de c000    	ldr.w	r12, [lr]
7009febc: f8de 4004    	ldr.w	r4, [lr, #0x4]
7009fec0: 9e34         	ldr	r6, [sp, #0xd0]
7009fec2: 9d39         	ldr	r5, [sp, #0xe4]
7009fec4: 9f3a         	ldr	r7, [sp, #0xe8]
7009fec6: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009feca: 46ee         	mov	lr, sp
7009fecc: f8cd e04c    	str.w	lr, [sp, #0x4c]
7009fed0: f8ce 8020    	str.w	r8, [lr, #0x20]
7009fed4: f8ce 701c    	str.w	r7, [lr, #0x1c]
7009fed8: f8ce 5018    	str.w	r5, [lr, #0x18]
7009fedc: 2500         	movs	r5, #0x0
7009fede: f8ce 5014    	str.w	r5, [lr, #0x14]
7009fee2: f8ce 6010    	str.w	r6, [lr, #0x10]
7009fee6: f8ce 5008    	str.w	r5, [lr, #0x8]
7009feea: f8ce 4004    	str.w	r4, [lr, #0x4]
7009feee: f8ce c000    	str.w	r12, [lr]
7009fef2: f009 ff8d    	bl	0x700a9e10 <_ntoa_long_long> @ imm = #0x9f1a
7009fef6: 9037         	str	r0, [sp, #0xdc]
7009fef8: e066         	b	0x7009ffc8 <_vsnprintf+0x6e8> @ imm = #0xcc
7009fefa: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009fefe: 07c0         	lsls	r0, r0, #0x1f
7009ff00: b310         	cbz	r0, 0x7009ff48 <_vsnprintf+0x668> @ imm = #0x44
7009ff02: e7ff         	b	0x7009ff04 <_vsnprintf+0x624> @ imm = #-0x2
7009ff04: 983f         	ldr	r0, [sp, #0xfc]
7009ff06: 993e         	ldr	r1, [sp, #0xf8]
7009ff08: 9a37         	ldr	r2, [sp, #0xdc]
7009ff0a: 9b3d         	ldr	r3, [sp, #0xf4]
7009ff0c: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009ff10: f10c 0e04    	add.w	lr, r12, #0x4
7009ff14: f8cd e100    	str.w	lr, [sp, #0x100]
7009ff18: f8dc c000    	ldr.w	r12, [r12]
7009ff1c: 9c34         	ldr	r4, [sp, #0xd0]
7009ff1e: 9d39         	ldr	r5, [sp, #0xe4]
7009ff20: 9e3a         	ldr	r6, [sp, #0xe8]
7009ff22: 9f3b         	ldr	r7, [sp, #0xec]
7009ff24: 46ee         	mov	lr, sp
7009ff26: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ff2a: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ff2e: f8ce 500c    	str.w	r5, [lr, #0xc]
7009ff32: f8ce 4008    	str.w	r4, [lr, #0x8]
7009ff36: 2400         	movs	r4, #0x0
7009ff38: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ff3c: f8ce c000    	str.w	r12, [lr]
7009ff40: f00b fe0e    	bl	0x700abb60 <_ntoa_long> @ imm = #0xbc1c
7009ff44: 9037         	str	r0, [sp, #0xdc]
7009ff46: e03e         	b	0x7009ffc6 <_vsnprintf+0x6e6> @ imm = #0x7c
7009ff48: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009ff4c: 0640         	lsls	r0, r0, #0x19
7009ff4e: 2800         	cmp	r0, #0x0
7009ff50: d506         	bpl	0x7009ff60 <_vsnprintf+0x680> @ imm = #0xc
7009ff52: e7ff         	b	0x7009ff54 <_vsnprintf+0x674> @ imm = #-0x2
7009ff54: 9840         	ldr	r0, [sp, #0x100]
7009ff56: 1d01         	adds	r1, r0, #0x4
7009ff58: 9140         	str	r1, [sp, #0x100]
7009ff5a: 7800         	ldrb	r0, [r0]
7009ff5c: 9012         	str	r0, [sp, #0x48]
7009ff5e: e014         	b	0x7009ff8a <_vsnprintf+0x6aa> @ imm = #0x28
7009ff60: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009ff64: 0600         	lsls	r0, r0, #0x18
7009ff66: 2800         	cmp	r0, #0x0
7009ff68: d506         	bpl	0x7009ff78 <_vsnprintf+0x698> @ imm = #0xc
7009ff6a: e7ff         	b	0x7009ff6c <_vsnprintf+0x68c> @ imm = #-0x2
7009ff6c: 9840         	ldr	r0, [sp, #0x100]
7009ff6e: 1d01         	adds	r1, r0, #0x4
7009ff70: 9140         	str	r1, [sp, #0x100]
7009ff72: 8800         	ldrh	r0, [r0]
7009ff74: 9011         	str	r0, [sp, #0x44]
7009ff76: e005         	b	0x7009ff84 <_vsnprintf+0x6a4> @ imm = #0xa
7009ff78: 9840         	ldr	r0, [sp, #0x100]
7009ff7a: 1d01         	adds	r1, r0, #0x4
7009ff7c: 9140         	str	r1, [sp, #0x100]
7009ff7e: 6800         	ldr	r0, [r0]
7009ff80: 9011         	str	r0, [sp, #0x44]
7009ff82: e7ff         	b	0x7009ff84 <_vsnprintf+0x6a4> @ imm = #-0x2
7009ff84: 9811         	ldr	r0, [sp, #0x44]
7009ff86: 9012         	str	r0, [sp, #0x48]
7009ff88: e7ff         	b	0x7009ff8a <_vsnprintf+0x6aa> @ imm = #-0x2
7009ff8a: 9812         	ldr	r0, [sp, #0x48]
7009ff8c: 902f         	str	r0, [sp, #0xbc]
7009ff8e: 983f         	ldr	r0, [sp, #0xfc]
7009ff90: 993e         	ldr	r1, [sp, #0xf8]
7009ff92: 9a37         	ldr	r2, [sp, #0xdc]
7009ff94: 9b3d         	ldr	r3, [sp, #0xf4]
7009ff96: f8dd c0bc    	ldr.w	r12, [sp, #0xbc]
7009ff9a: 9c34         	ldr	r4, [sp, #0xd0]
7009ff9c: 9d39         	ldr	r5, [sp, #0xe4]
7009ff9e: 9e3a         	ldr	r6, [sp, #0xe8]
7009ffa0: 9f3b         	ldr	r7, [sp, #0xec]
7009ffa2: 46ee         	mov	lr, sp
7009ffa4: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ffa8: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ffac: f8ce 500c    	str.w	r5, [lr, #0xc]
7009ffb0: f8ce 4008    	str.w	r4, [lr, #0x8]
7009ffb4: 2400         	movs	r4, #0x0
7009ffb6: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ffba: f8ce c000    	str.w	r12, [lr]
7009ffbe: f00b fdcf    	bl	0x700abb60 <_ntoa_long> @ imm = #0xbb9e
7009ffc2: 9037         	str	r0, [sp, #0xdc]
7009ffc4: e7ff         	b	0x7009ffc6 <_vsnprintf+0x6e6> @ imm = #-0x2
7009ffc6: e7ff         	b	0x7009ffc8 <_vsnprintf+0x6e8> @ imm = #-0x2
7009ffc8: e7ff         	b	0x7009ffca <_vsnprintf+0x6ea> @ imm = #-0x2
7009ffca: 983c         	ldr	r0, [sp, #0xf0]
7009ffcc: 3001         	adds	r0, #0x1
7009ffce: 903c         	str	r0, [sp, #0xf0]
7009ffd0: e183         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x306
7009ffd2: 983c         	ldr	r0, [sp, #0xf0]
7009ffd4: 7800         	ldrb	r0, [r0]
7009ffd6: 2846         	cmp	r0, #0x46
7009ffd8: d105         	bne	0x7009ffe6 <_vsnprintf+0x706> @ imm = #0xa
7009ffda: e7ff         	b	0x7009ffdc <_vsnprintf+0x6fc> @ imm = #-0x2
7009ffdc: 983b         	ldr	r0, [sp, #0xec]
7009ffde: f040 0020    	orr	r0, r0, #0x20
7009ffe2: 903b         	str	r0, [sp, #0xec]
7009ffe4: e7ff         	b	0x7009ffe6 <_vsnprintf+0x706> @ imm = #-0x2
7009ffe6: 983f         	ldr	r0, [sp, #0xfc]
7009ffe8: 993e         	ldr	r1, [sp, #0xf8]
7009ffea: 9a37         	ldr	r2, [sp, #0xdc]
7009ffec: 9b3d         	ldr	r3, [sp, #0xf4]
7009ffee: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009fff2: f10c 0c07    	add.w	r12, r12, #0x7
7009fff6: f02c 0c07    	bic	r12, r12, #0x7
7009fffa: f10c 0e08    	add.w	lr, r12, #0x8
7009fffe: f8cd e100    	str.w	lr, [sp, #0x100]
700a0002: ed9c 0b00    	vldr	d0, [r12]
700a0006: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a000a: 9c3a         	ldr	r4, [sp, #0xe8]
700a000c: 9d3b         	ldr	r5, [sp, #0xec]
700a000e: 46ee         	mov	lr, sp
700a0010: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0014: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0018: f8ce c000    	str.w	r12, [lr]
700a001c: f000 fc78    	bl	0x700a0910 <_ftoa>      @ imm = #0x8f0
700a0020: 9037         	str	r0, [sp, #0xdc]
700a0022: 983c         	ldr	r0, [sp, #0xf0]
700a0024: 3001         	adds	r0, #0x1
700a0026: 903c         	str	r0, [sp, #0xf0]
700a0028: e157         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x2ae
700a002a: 983c         	ldr	r0, [sp, #0xf0]
700a002c: 7800         	ldrb	r0, [r0]
700a002e: 2867         	cmp	r0, #0x67
700a0030: d005         	beq	0x700a003e <_vsnprintf+0x75e> @ imm = #0xa
700a0032: e7ff         	b	0x700a0034 <_vsnprintf+0x754> @ imm = #-0x2
700a0034: 983c         	ldr	r0, [sp, #0xf0]
700a0036: 7800         	ldrb	r0, [r0]
700a0038: 2847         	cmp	r0, #0x47
700a003a: d105         	bne	0x700a0048 <_vsnprintf+0x768> @ imm = #0xa
700a003c: e7ff         	b	0x700a003e <_vsnprintf+0x75e> @ imm = #-0x2
700a003e: 983b         	ldr	r0, [sp, #0xec]
700a0040: f440 6000    	orr	r0, r0, #0x800
700a0044: 903b         	str	r0, [sp, #0xec]
700a0046: e7ff         	b	0x700a0048 <_vsnprintf+0x768> @ imm = #-0x2
700a0048: 983c         	ldr	r0, [sp, #0xf0]
700a004a: 7800         	ldrb	r0, [r0]
700a004c: 2845         	cmp	r0, #0x45
700a004e: d005         	beq	0x700a005c <_vsnprintf+0x77c> @ imm = #0xa
700a0050: e7ff         	b	0x700a0052 <_vsnprintf+0x772> @ imm = #-0x2
700a0052: 983c         	ldr	r0, [sp, #0xf0]
700a0054: 7800         	ldrb	r0, [r0]
700a0056: 2847         	cmp	r0, #0x47
700a0058: d105         	bne	0x700a0066 <_vsnprintf+0x786> @ imm = #0xa
700a005a: e7ff         	b	0x700a005c <_vsnprintf+0x77c> @ imm = #-0x2
700a005c: 983b         	ldr	r0, [sp, #0xec]
700a005e: f040 0020    	orr	r0, r0, #0x20
700a0062: 903b         	str	r0, [sp, #0xec]
700a0064: e7ff         	b	0x700a0066 <_vsnprintf+0x786> @ imm = #-0x2
700a0066: 983f         	ldr	r0, [sp, #0xfc]
700a0068: 993e         	ldr	r1, [sp, #0xf8]
700a006a: 9a37         	ldr	r2, [sp, #0xdc]
700a006c: 9b3d         	ldr	r3, [sp, #0xf4]
700a006e: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0072: f10c 0c07    	add.w	r12, r12, #0x7
700a0076: f02c 0c07    	bic	r12, r12, #0x7
700a007a: f10c 0e08    	add.w	lr, r12, #0x8
700a007e: f8cd e100    	str.w	lr, [sp, #0x100]
700a0082: ed9c 0b00    	vldr	d0, [r12]
700a0086: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
700a008a: 9c3a         	ldr	r4, [sp, #0xe8]
700a008c: 9d3b         	ldr	r5, [sp, #0xec]
700a008e: 46ee         	mov	lr, sp
700a0090: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0094: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0098: f8ce c000    	str.w	r12, [lr]
700a009c: f000 ff30    	bl	0x700a0f00 <_etoa>      @ imm = #0xe60
700a00a0: 9037         	str	r0, [sp, #0xdc]
700a00a2: 983c         	ldr	r0, [sp, #0xf0]
700a00a4: 3001         	adds	r0, #0x1
700a00a6: 903c         	str	r0, [sp, #0xf0]
700a00a8: e117         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x22e
700a00aa: 2001         	movs	r0, #0x1
700a00ac: 902e         	str	r0, [sp, #0xb8]
700a00ae: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a00b2: 0780         	lsls	r0, r0, #0x1e
700a00b4: 2800         	cmp	r0, #0x0
700a00b6: d413         	bmi	0x700a00e0 <_vsnprintf+0x800> @ imm = #0x26
700a00b8: e7ff         	b	0x700a00ba <_vsnprintf+0x7da> @ imm = #-0x2
700a00ba: e7ff         	b	0x700a00bc <_vsnprintf+0x7dc> @ imm = #-0x2
700a00bc: 982e         	ldr	r0, [sp, #0xb8]
700a00be: 1c41         	adds	r1, r0, #0x1
700a00c0: 912e         	str	r1, [sp, #0xb8]
700a00c2: 993a         	ldr	r1, [sp, #0xe8]
700a00c4: 4288         	cmp	r0, r1
700a00c6: d20a         	bhs	0x700a00de <_vsnprintf+0x7fe> @ imm = #0x14
700a00c8: e7ff         	b	0x700a00ca <_vsnprintf+0x7ea> @ imm = #-0x2
700a00ca: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a00ce: 993e         	ldr	r1, [sp, #0xf8]
700a00d0: 9a37         	ldr	r2, [sp, #0xdc]
700a00d2: 1c50         	adds	r0, r2, #0x1
700a00d4: 9037         	str	r0, [sp, #0xdc]
700a00d6: 9b3d         	ldr	r3, [sp, #0xf4]
700a00d8: 2020         	movs	r0, #0x20
700a00da: 47e0         	blx	r12
700a00dc: e7ee         	b	0x700a00bc <_vsnprintf+0x7dc> @ imm = #-0x24
700a00de: e7ff         	b	0x700a00e0 <_vsnprintf+0x800> @ imm = #-0x2
700a00e0: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a00e4: 9840         	ldr	r0, [sp, #0x100]
700a00e6: 1d01         	adds	r1, r0, #0x4
700a00e8: 9140         	str	r1, [sp, #0x100]
700a00ea: 7800         	ldrb	r0, [r0]
700a00ec: 993e         	ldr	r1, [sp, #0xf8]
700a00ee: 9a37         	ldr	r2, [sp, #0xdc]
700a00f0: 1c53         	adds	r3, r2, #0x1
700a00f2: 9337         	str	r3, [sp, #0xdc]
700a00f4: 9b3d         	ldr	r3, [sp, #0xf4]
700a00f6: 47e0         	blx	r12
700a00f8: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a00fc: 0780         	lsls	r0, r0, #0x1e
700a00fe: 2800         	cmp	r0, #0x0
700a0100: d513         	bpl	0x700a012a <_vsnprintf+0x84a> @ imm = #0x26
700a0102: e7ff         	b	0x700a0104 <_vsnprintf+0x824> @ imm = #-0x2
700a0104: e7ff         	b	0x700a0106 <_vsnprintf+0x826> @ imm = #-0x2
700a0106: 982e         	ldr	r0, [sp, #0xb8]
700a0108: 1c41         	adds	r1, r0, #0x1
700a010a: 912e         	str	r1, [sp, #0xb8]
700a010c: 993a         	ldr	r1, [sp, #0xe8]
700a010e: 4288         	cmp	r0, r1
700a0110: d20a         	bhs	0x700a0128 <_vsnprintf+0x848> @ imm = #0x14
700a0112: e7ff         	b	0x700a0114 <_vsnprintf+0x834> @ imm = #-0x2
700a0114: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0118: 993e         	ldr	r1, [sp, #0xf8]
700a011a: 9a37         	ldr	r2, [sp, #0xdc]
700a011c: 1c50         	adds	r0, r2, #0x1
700a011e: 9037         	str	r0, [sp, #0xdc]
700a0120: 9b3d         	ldr	r3, [sp, #0xf4]
700a0122: 2020         	movs	r0, #0x20
700a0124: 47e0         	blx	r12
700a0126: e7ee         	b	0x700a0106 <_vsnprintf+0x826> @ imm = #-0x24
700a0128: e7ff         	b	0x700a012a <_vsnprintf+0x84a> @ imm = #-0x2
700a012a: 983c         	ldr	r0, [sp, #0xf0]
700a012c: 3001         	adds	r0, #0x1
700a012e: 903c         	str	r0, [sp, #0xf0]
700a0130: e0d3         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x1a6
700a0132: 9840         	ldr	r0, [sp, #0x100]
700a0134: 1d01         	adds	r1, r0, #0x4
700a0136: 9140         	str	r1, [sp, #0x100]
700a0138: 6800         	ldr	r0, [r0]
700a013a: 902d         	str	r0, [sp, #0xb4]
700a013c: 982d         	ldr	r0, [sp, #0xb4]
700a013e: 9010         	str	r0, [sp, #0x40]
700a0140: 9839         	ldr	r0, [sp, #0xe4]
700a0142: b118         	cbz	r0, 0x700a014c <_vsnprintf+0x86c> @ imm = #0x6
700a0144: e7ff         	b	0x700a0146 <_vsnprintf+0x866> @ imm = #-0x2
700a0146: 9839         	ldr	r0, [sp, #0xe4]
700a0148: 900f         	str	r0, [sp, #0x3c]
700a014a: e003         	b	0x700a0154 <_vsnprintf+0x874> @ imm = #0x6
700a014c: f04f 30ff    	mov.w	r0, #0xffffffff
700a0150: 900f         	str	r0, [sp, #0x3c]
700a0152: e7ff         	b	0x700a0154 <_vsnprintf+0x874> @ imm = #-0x2
700a0154: 9810         	ldr	r0, [sp, #0x40]
700a0156: 990f         	ldr	r1, [sp, #0x3c]
700a0158: f013 fd02    	bl	0x700b3b60 <_strnlen_s> @ imm = #0x13a04
700a015c: 902c         	str	r0, [sp, #0xb0]
700a015e: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
700a0162: 0740         	lsls	r0, r0, #0x1d
700a0164: 2800         	cmp	r0, #0x0
700a0166: d50e         	bpl	0x700a0186 <_vsnprintf+0x8a6> @ imm = #0x1c
700a0168: e7ff         	b	0x700a016a <_vsnprintf+0x88a> @ imm = #-0x2
700a016a: 982c         	ldr	r0, [sp, #0xb0]
700a016c: 9939         	ldr	r1, [sp, #0xe4]
700a016e: 4288         	cmp	r0, r1
700a0170: d203         	bhs	0x700a017a <_vsnprintf+0x89a> @ imm = #0x6
700a0172: e7ff         	b	0x700a0174 <_vsnprintf+0x894> @ imm = #-0x2
700a0174: 982c         	ldr	r0, [sp, #0xb0]
700a0176: 900e         	str	r0, [sp, #0x38]
700a0178: e002         	b	0x700a0180 <_vsnprintf+0x8a0> @ imm = #0x4
700a017a: 9839         	ldr	r0, [sp, #0xe4]
700a017c: 900e         	str	r0, [sp, #0x38]
700a017e: e7ff         	b	0x700a0180 <_vsnprintf+0x8a0> @ imm = #-0x2
700a0180: 980e         	ldr	r0, [sp, #0x38]
700a0182: 902c         	str	r0, [sp, #0xb0]
700a0184: e7ff         	b	0x700a0186 <_vsnprintf+0x8a6> @ imm = #-0x2
700a0186: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a018a: 0780         	lsls	r0, r0, #0x1e
700a018c: 2800         	cmp	r0, #0x0
700a018e: d413         	bmi	0x700a01b8 <_vsnprintf+0x8d8> @ imm = #0x26
700a0190: e7ff         	b	0x700a0192 <_vsnprintf+0x8b2> @ imm = #-0x2
700a0192: e7ff         	b	0x700a0194 <_vsnprintf+0x8b4> @ imm = #-0x2
700a0194: 982c         	ldr	r0, [sp, #0xb0]
700a0196: 1c41         	adds	r1, r0, #0x1
700a0198: 912c         	str	r1, [sp, #0xb0]
700a019a: 993a         	ldr	r1, [sp, #0xe8]
700a019c: 4288         	cmp	r0, r1
700a019e: d20a         	bhs	0x700a01b6 <_vsnprintf+0x8d6> @ imm = #0x14
700a01a0: e7ff         	b	0x700a01a2 <_vsnprintf+0x8c2> @ imm = #-0x2
700a01a2: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a01a6: 993e         	ldr	r1, [sp, #0xf8]
700a01a8: 9a37         	ldr	r2, [sp, #0xdc]
700a01aa: 1c50         	adds	r0, r2, #0x1
700a01ac: 9037         	str	r0, [sp, #0xdc]
700a01ae: 9b3d         	ldr	r3, [sp, #0xf4]
700a01b0: 2020         	movs	r0, #0x20
700a01b2: 47e0         	blx	r12
700a01b4: e7ee         	b	0x700a0194 <_vsnprintf+0x8b4> @ imm = #-0x24
700a01b6: e7ff         	b	0x700a01b8 <_vsnprintf+0x8d8> @ imm = #-0x2
700a01b8: e7ff         	b	0x700a01ba <_vsnprintf+0x8da> @ imm = #-0x2
700a01ba: 982d         	ldr	r0, [sp, #0xb4]
700a01bc: 7801         	ldrb	r1, [r0]
700a01be: 2000         	movs	r0, #0x0
700a01c0: 900d         	str	r0, [sp, #0x34]
700a01c2: b1a1         	cbz	r1, 0x700a01ee <_vsnprintf+0x90e> @ imm = #0x28
700a01c4: e7ff         	b	0x700a01c6 <_vsnprintf+0x8e6> @ imm = #-0x2
700a01c6: 2001         	movs	r0, #0x1
700a01c8: f89d 10ed    	ldrb.w	r1, [sp, #0xed]
700a01cc: ea4f 7141    	lsl.w	r1, r1, #0x1d
700a01d0: 2900         	cmp	r1, #0x0
700a01d2: 900c         	str	r0, [sp, #0x30]
700a01d4: d508         	bpl	0x700a01e8 <_vsnprintf+0x908> @ imm = #0x10
700a01d6: e7ff         	b	0x700a01d8 <_vsnprintf+0x8f8> @ imm = #-0x2
700a01d8: 9839         	ldr	r0, [sp, #0xe4]
700a01da: 1e41         	subs	r1, r0, #0x1
700a01dc: 9139         	str	r1, [sp, #0xe4]
700a01de: 2800         	cmp	r0, #0x0
700a01e0: bf18         	it	ne
700a01e2: 2001         	movne	r0, #0x1
700a01e4: 900c         	str	r0, [sp, #0x30]
700a01e6: e7ff         	b	0x700a01e8 <_vsnprintf+0x908> @ imm = #-0x2
700a01e8: 980c         	ldr	r0, [sp, #0x30]
700a01ea: 900d         	str	r0, [sp, #0x34]
700a01ec: e7ff         	b	0x700a01ee <_vsnprintf+0x90e> @ imm = #-0x2
700a01ee: 980d         	ldr	r0, [sp, #0x34]
700a01f0: 07c0         	lsls	r0, r0, #0x1f
700a01f2: b168         	cbz	r0, 0x700a0210 <_vsnprintf+0x930> @ imm = #0x1a
700a01f4: e7ff         	b	0x700a01f6 <_vsnprintf+0x916> @ imm = #-0x2
700a01f6: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a01fa: 982d         	ldr	r0, [sp, #0xb4]
700a01fc: 1c41         	adds	r1, r0, #0x1
700a01fe: 912d         	str	r1, [sp, #0xb4]
700a0200: 7800         	ldrb	r0, [r0]
700a0202: 993e         	ldr	r1, [sp, #0xf8]
700a0204: 9a37         	ldr	r2, [sp, #0xdc]
700a0206: 1c53         	adds	r3, r2, #0x1
700a0208: 9337         	str	r3, [sp, #0xdc]
700a020a: 9b3d         	ldr	r3, [sp, #0xf4]
700a020c: 47e0         	blx	r12
700a020e: e7d4         	b	0x700a01ba <_vsnprintf+0x8da> @ imm = #-0x58
700a0210: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
700a0214: 0780         	lsls	r0, r0, #0x1e
700a0216: 2800         	cmp	r0, #0x0
700a0218: d513         	bpl	0x700a0242 <_vsnprintf+0x962> @ imm = #0x26
700a021a: e7ff         	b	0x700a021c <_vsnprintf+0x93c> @ imm = #-0x2
700a021c: e7ff         	b	0x700a021e <_vsnprintf+0x93e> @ imm = #-0x2
700a021e: 982c         	ldr	r0, [sp, #0xb0]
700a0220: 1c41         	adds	r1, r0, #0x1
700a0222: 912c         	str	r1, [sp, #0xb0]
700a0224: 993a         	ldr	r1, [sp, #0xe8]
700a0226: 4288         	cmp	r0, r1
700a0228: d20a         	bhs	0x700a0240 <_vsnprintf+0x960> @ imm = #0x14
700a022a: e7ff         	b	0x700a022c <_vsnprintf+0x94c> @ imm = #-0x2
700a022c: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a0230: 993e         	ldr	r1, [sp, #0xf8]
700a0232: 9a37         	ldr	r2, [sp, #0xdc]
700a0234: 1c50         	adds	r0, r2, #0x1
700a0236: 9037         	str	r0, [sp, #0xdc]
700a0238: 9b3d         	ldr	r3, [sp, #0xf4]
700a023a: 2020         	movs	r0, #0x20
700a023c: 47e0         	blx	r12
700a023e: e7ee         	b	0x700a021e <_vsnprintf+0x93e> @ imm = #-0x24
700a0240: e7ff         	b	0x700a0242 <_vsnprintf+0x962> @ imm = #-0x2
700a0242: 983c         	ldr	r0, [sp, #0xf0]
700a0244: 3001         	adds	r0, #0x1
700a0246: 903c         	str	r0, [sp, #0xf0]
700a0248: e047         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x8e
700a024a: 2008         	movs	r0, #0x8
700a024c: 903a         	str	r0, [sp, #0xe8]
700a024e: 983b         	ldr	r0, [sp, #0xec]
700a0250: f040 0021    	orr	r0, r0, #0x21
700a0254: 903b         	str	r0, [sp, #0xec]
700a0256: 2400         	movs	r4, #0x0
700a0258: f88d 40af    	strb.w	r4, [sp, #0xaf]
700a025c: 983f         	ldr	r0, [sp, #0xfc]
700a025e: 993e         	ldr	r1, [sp, #0xf8]
700a0260: 9a37         	ldr	r2, [sp, #0xdc]
700a0262: 9b3d         	ldr	r3, [sp, #0xf4]
700a0264: f8dd c100    	ldr.w	r12, [sp, #0x100]
700a0268: f10c 0e04    	add.w	lr, r12, #0x4
700a026c: f8cd e100    	str.w	lr, [sp, #0x100]
700a0270: f8dc c000    	ldr.w	r12, [r12]
700a0274: 9d39         	ldr	r5, [sp, #0xe4]
700a0276: 9e3a         	ldr	r6, [sp, #0xe8]
700a0278: 9f3b         	ldr	r7, [sp, #0xec]
700a027a: 46ee         	mov	lr, sp
700a027c: f8ce 7014    	str.w	r7, [lr, #0x14]
700a0280: f8ce 6010    	str.w	r6, [lr, #0x10]
700a0284: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0288: 2510         	movs	r5, #0x10
700a028a: f8ce 5008    	str.w	r5, [lr, #0x8]
700a028e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0292: f8ce c000    	str.w	r12, [lr]
700a0296: f00b fc63    	bl	0x700abb60 <_ntoa_long> @ imm = #0xb8c6
700a029a: 9037         	str	r0, [sp, #0xdc]
700a029c: 983c         	ldr	r0, [sp, #0xf0]
700a029e: 3001         	adds	r0, #0x1
700a02a0: 903c         	str	r0, [sp, #0xf0]
700a02a2: e01a         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x34
700a02a4: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a02a8: 993e         	ldr	r1, [sp, #0xf8]
700a02aa: 9a37         	ldr	r2, [sp, #0xdc]
700a02ac: 1c50         	adds	r0, r2, #0x1
700a02ae: 9037         	str	r0, [sp, #0xdc]
700a02b0: 9b3d         	ldr	r3, [sp, #0xf4]
700a02b2: 2025         	movs	r0, #0x25
700a02b4: 47e0         	blx	r12
700a02b6: 983c         	ldr	r0, [sp, #0xf0]
700a02b8: 3001         	adds	r0, #0x1
700a02ba: 903c         	str	r0, [sp, #0xf0]
700a02bc: e00d         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #0x1a
700a02be: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
700a02c2: 983c         	ldr	r0, [sp, #0xf0]
700a02c4: 7800         	ldrb	r0, [r0]
700a02c6: 993e         	ldr	r1, [sp, #0xf8]
700a02c8: 9a37         	ldr	r2, [sp, #0xdc]
700a02ca: 1c53         	adds	r3, r2, #0x1
700a02cc: 9337         	str	r3, [sp, #0xdc]
700a02ce: 9b3d         	ldr	r3, [sp, #0xf4]
700a02d0: 47e0         	blx	r12
700a02d2: 983c         	ldr	r0, [sp, #0xf0]
700a02d4: 3001         	adds	r0, #0x1
700a02d6: 903c         	str	r0, [sp, #0xf0]
700a02d8: e7ff         	b	0x700a02da <_vsnprintf+0x9fa> @ imm = #-0x2
700a02da: f7ff bb18    	b.w	0x7009f90e <_vsnprintf+0x2e> @ imm = #-0x9d0
700a02de: 983f         	ldr	r0, [sp, #0xfc]
700a02e0: 900a         	str	r0, [sp, #0x28]
700a02e2: 983e         	ldr	r0, [sp, #0xf8]
700a02e4: 900b         	str	r0, [sp, #0x2c]
700a02e6: 9837         	ldr	r0, [sp, #0xdc]
700a02e8: 993d         	ldr	r1, [sp, #0xf4]
700a02ea: 4288         	cmp	r0, r1
700a02ec: d203         	bhs	0x700a02f6 <_vsnprintf+0xa16> @ imm = #0x6
700a02ee: e7ff         	b	0x700a02f0 <_vsnprintf+0xa10> @ imm = #-0x2
700a02f0: 9837         	ldr	r0, [sp, #0xdc]
700a02f2: 9009         	str	r0, [sp, #0x24]
700a02f4: e003         	b	0x700a02fe <_vsnprintf+0xa1e> @ imm = #0x6
700a02f6: 983d         	ldr	r0, [sp, #0xf4]
700a02f8: 3801         	subs	r0, #0x1
700a02fa: 9009         	str	r0, [sp, #0x24]
700a02fc: e7ff         	b	0x700a02fe <_vsnprintf+0xa1e> @ imm = #-0x2
700a02fe: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a0302: 990b         	ldr	r1, [sp, #0x2c]
700a0304: 9a09         	ldr	r2, [sp, #0x24]
700a0306: 9b3d         	ldr	r3, [sp, #0xf4]
700a0308: 2000         	movs	r0, #0x0
700a030a: 47e0         	blx	r12
700a030c: 9837         	ldr	r0, [sp, #0xdc]
700a030e: b041         	add	sp, #0x104
700a0310: e8bd 83f0    	pop.w	{r4, r5, r6, r7, r8, r9, pc}

700a0314 <__aeabi_errno_addr>:
700a0314: e59f0000     	ldr	r0, [pc]                @ 0x700a031c <__aeabi_errno_addr+0x8>
700a0318: e12fff1e     	bx	lr
700a031c: 5c 87 0b 70  	.word	0x700b875c

700a0320 <Sciclient_rmIrqRouteValidate>:
700a0320: b580         	push	{r7, lr}
700a0322: b09e         	sub	sp, #0x78
700a0324: 901d         	str	r0, [sp, #0x74]
700a0326: 2001         	movs	r0, #0x1
700a0328: f88d 0073    	strb.w	r0, [sp, #0x73]
700a032c: 2000         	movs	r0, #0x0
700a032e: 9009         	str	r0, [sp, #0x24]
700a0330: 9019         	str	r0, [sp, #0x64]
700a0332: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0336: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a033a: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a033e: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0342: 9014         	str	r0, [sp, #0x50]
700a0344: 9013         	str	r0, [sp, #0x4c]
700a0346: 9012         	str	r0, [sp, #0x48]
700a0348: 9011         	str	r0, [sp, #0x44]
700a034a: 9010         	str	r0, [sp, #0x40]
700a034c: 900f         	str	r0, [sp, #0x3c]
700a034e: 900e         	str	r0, [sp, #0x38]
700a0350: 900d         	str	r0, [sp, #0x34]
700a0352: 900c         	str	r0, [sp, #0x30]
700a0354: 900b         	str	r0, [sp, #0x2c]
700a0356: 900a         	str	r0, [sp, #0x28]
700a0358: 981d         	ldr	r0, [sp, #0x74]
700a035a: 8a00         	ldrh	r0, [r0, #0x10]
700a035c: 28ff         	cmp	r0, #0xff
700a035e: d12c         	bne	0x700a03ba <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #0x58
700a0360: e7ff         	b	0x700a0362 <Sciclient_rmIrqRouteValidate+0x42> @ imm = #-0x2
700a0362: 2000         	movs	r0, #0x0
700a0364: f014 ff04    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0x14e08
700a0368: 901a         	str	r0, [sp, #0x68]
700a036a: 981a         	ldr	r0, [sp, #0x68]
700a036c: b920         	cbnz	r0, 0x700a0378 <Sciclient_rmIrqRouteValidate+0x58> @ imm = #0x8
700a036e: e7ff         	b	0x700a0370 <Sciclient_rmIrqRouteValidate+0x50> @ imm = #-0x2
700a0370: 2000         	movs	r0, #0x0
700a0372: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0376: e01f         	b	0x700a03b8 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #0x3e
700a0378: 981a         	ldr	r0, [sp, #0x68]
700a037a: 6840         	ldr	r0, [r0, #0x4]
700a037c: 9008         	str	r0, [sp, #0x20]
700a037e: 2000         	movs	r0, #0x0
700a0380: f013 fd1e    	bl	0x700b3dc0 <Sciclient_rmPsGetIfIdx> @ imm = #0x13a3c
700a0384: 4601         	mov	r1, r0
700a0386: 9808         	ldr	r0, [sp, #0x20]
700a0388: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a038c: 9018         	str	r0, [sp, #0x60]
700a038e: 981d         	ldr	r0, [sp, #0x74]
700a0390: 8900         	ldrh	r0, [r0, #0x8]
700a0392: 9918         	ldr	r1, [sp, #0x60]
700a0394: 8809         	ldrh	r1, [r1]
700a0396: 4288         	cmp	r0, r1
700a0398: db09         	blt	0x700a03ae <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #0x12
700a039a: e7ff         	b	0x700a039c <Sciclient_rmIrqRouteValidate+0x7c> @ imm = #-0x2
700a039c: 981d         	ldr	r0, [sp, #0x74]
700a039e: 8900         	ldrh	r0, [r0, #0x8]
700a03a0: 9a18         	ldr	r2, [sp, #0x60]
700a03a2: 8811         	ldrh	r1, [r2]
700a03a4: 8892         	ldrh	r2, [r2, #0x4]
700a03a6: 4411         	add	r1, r2
700a03a8: 4288         	cmp	r0, r1
700a03aa: db04         	blt	0x700a03b6 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #0x8
700a03ac: e7ff         	b	0x700a03ae <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #-0x2
700a03ae: 2000         	movs	r0, #0x0
700a03b0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03b4: e7ff         	b	0x700a03b6 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #-0x2
700a03b6: e7ff         	b	0x700a03b8 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #-0x2
700a03b8: e7ff         	b	0x700a03ba <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #-0x2
700a03ba: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a03be: 07c0         	lsls	r0, r0, #0x1f
700a03c0: b148         	cbz	r0, 0x700a03d6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x12
700a03c2: e7ff         	b	0x700a03c4 <Sciclient_rmIrqRouteValidate+0xa4> @ imm = #-0x2
700a03c4: f015 fa7c    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x154f8
700a03c8: 2801         	cmp	r0, #0x1
700a03ca: d804         	bhi	0x700a03d6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x8
700a03cc: e7ff         	b	0x700a03ce <Sciclient_rmIrqRouteValidate+0xae> @ imm = #-0x2
700a03ce: 2000         	movs	r0, #0x0
700a03d0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03d4: e7ff         	b	0x700a03d6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #-0x2
700a03d6: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a03da: 07c0         	lsls	r0, r0, #0x1f
700a03dc: b150         	cbz	r0, 0x700a03f4 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #0x14
700a03de: e7ff         	b	0x700a03e0 <Sciclient_rmIrqRouteValidate+0xc0> @ imm = #-0x2
700a03e0: 981d         	ldr	r0, [sp, #0x74]
700a03e2: f00e fd95    	bl	0x700aef10 <Sciclient_rmIrqCheckLoop> @ imm = #0xeb2a
700a03e6: b120         	cbz	r0, 0x700a03f2 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #0x8
700a03e8: e7ff         	b	0x700a03ea <Sciclient_rmIrqRouteValidate+0xca> @ imm = #-0x2
700a03ea: 2000         	movs	r0, #0x0
700a03ec: f88d 0073    	strb.w	r0, [sp, #0x73]
700a03f0: e7ff         	b	0x700a03f2 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #-0x2
700a03f2: e7ff         	b	0x700a03f4 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #-0x2
700a03f4: 2000         	movs	r0, #0x0
700a03f6: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a03fa: e7ff         	b	0x700a03fc <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x2
700a03fc: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0400: 9006         	str	r0, [sp, #0x18]
700a0402: f015 fa5d    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x154ba
700a0406: 9906         	ldr	r1, [sp, #0x18]
700a0408: 4602         	mov	r2, r0
700a040a: 2000         	movs	r0, #0x0
700a040c: 4291         	cmp	r1, r2
700a040e: 9007         	str	r0, [sp, #0x1c]
700a0410: da04         	bge	0x700a041c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #0x8
700a0412: e7ff         	b	0x700a0414 <Sciclient_rmIrqRouteValidate+0xf4> @ imm = #-0x2
700a0414: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0418: 9007         	str	r0, [sp, #0x1c]
700a041a: e7ff         	b	0x700a041c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #-0x2
700a041c: 9807         	ldr	r0, [sp, #0x1c]
700a041e: 07c0         	lsls	r0, r0, #0x1f
700a0420: 2800         	cmp	r0, #0x0
700a0422: f000 826f    	beq.w	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x4de
700a0426: e7ff         	b	0x700a0428 <Sciclient_rmIrqRouteValidate+0x108> @ imm = #-0x2
700a0428: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a042c: f014 fea0    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0x14d40
700a0430: 901a         	str	r0, [sp, #0x68]
700a0432: 981a         	ldr	r0, [sp, #0x68]
700a0434: 6840         	ldr	r0, [r0, #0x4]
700a0436: 9004         	str	r0, [sp, #0x10]
700a0438: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a043c: f013 fcc0    	bl	0x700b3dc0 <Sciclient_rmPsGetIfIdx> @ imm = #0x13980
700a0440: 4601         	mov	r1, r0
700a0442: 9804         	ldr	r0, [sp, #0x10]
700a0444: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a0448: 9018         	str	r0, [sp, #0x60]
700a044a: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a044e: 9005         	str	r0, [sp, #0x14]
700a0450: f015 fa36    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x1546c
700a0454: 4601         	mov	r1, r0
700a0456: 9805         	ldr	r0, [sp, #0x14]
700a0458: 3901         	subs	r1, #0x1
700a045a: 4288         	cmp	r0, r1
700a045c: d20f         	bhs	0x700a047e <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #0x1e
700a045e: e7ff         	b	0x700a0460 <Sciclient_rmIrqRouteValidate+0x140> @ imm = #-0x2
700a0460: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0464: 3001         	adds	r0, #0x1
700a0466: b280         	uxth	r0, r0
700a0468: f014 fe82    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0x14d04
700a046c: 9019         	str	r0, [sp, #0x64]
700a046e: 9819         	ldr	r0, [sp, #0x64]
700a0470: b920         	cbnz	r0, 0x700a047c <Sciclient_rmIrqRouteValidate+0x15c> @ imm = #0x8
700a0472: e7ff         	b	0x700a0474 <Sciclient_rmIrqRouteValidate+0x154> @ imm = #-0x2
700a0474: 2000         	movs	r0, #0x0
700a0476: f88d 0073    	strb.w	r0, [sp, #0x73]
700a047a: e243         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x486
700a047c: e7ff         	b	0x700a047e <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #-0x2
700a047e: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a0482: b158         	cbz	r0, 0x700a049c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #0x16
700a0484: e7ff         	b	0x700a0486 <Sciclient_rmIrqRouteValidate+0x166> @ imm = #-0x2
700a0486: 981a         	ldr	r0, [sp, #0x68]
700a0488: 8800         	ldrh	r0, [r0]
700a048a: f014 fa01    	bl	0x700b4890 <Sciclient_rmIrIsIr> @ imm = #0x14402
700a048e: b920         	cbnz	r0, 0x700a049a <Sciclient_rmIrqRouteValidate+0x17a> @ imm = #0x8
700a0490: e7ff         	b	0x700a0492 <Sciclient_rmIrqRouteValidate+0x172> @ imm = #-0x2
700a0492: 2000         	movs	r0, #0x0
700a0494: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0498: e234         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x468
700a049a: e7ff         	b	0x700a049c <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #-0x2
700a049c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a04a0: 2800         	cmp	r0, #0x0
700a04a2: f040 8080    	bne.w	0x700a05a6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0x100
700a04a6: e7ff         	b	0x700a04a8 <Sciclient_rmIrqRouteValidate+0x188> @ imm = #-0x2
700a04a8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a04ac: 9003         	str	r0, [sp, #0xc]
700a04ae: f015 fa07    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x1540e
700a04b2: 4601         	mov	r1, r0
700a04b4: 9803         	ldr	r0, [sp, #0xc]
700a04b6: 3901         	subs	r1, #0x1
700a04b8: 4288         	cmp	r0, r1
700a04ba: d274         	bhs	0x700a05a6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0xe8
700a04bc: e7ff         	b	0x700a04be <Sciclient_rmIrqRouteValidate+0x19e> @ imm = #-0x2
700a04be: 981a         	ldr	r0, [sp, #0x68]
700a04c0: 8800         	ldrh	r0, [r0]
700a04c2: f014 f9cd    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0x1439a
700a04c6: 2800         	cmp	r0, #0x0
700a04c8: d049         	beq	0x700a055e <Sciclient_rmIrqRouteValidate+0x23e> @ imm = #0x92
700a04ca: e7ff         	b	0x700a04cc <Sciclient_rmIrqRouteValidate+0x1ac> @ imm = #-0x2
700a04cc: 2000         	movs	r0, #0x0
700a04ce: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a04d2: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a04d6: 9a18         	ldr	r2, [sp, #0x60]
700a04d8: 8850         	ldrh	r0, [r2, #0x2]
700a04da: 991d         	ldr	r1, [sp, #0x74]
700a04dc: 8a49         	ldrh	r1, [r1, #0x12]
700a04de: 8812         	ldrh	r2, [r2]
700a04e0: 1a89         	subs	r1, r1, r2
700a04e2: 4408         	add	r0, r1
700a04e4: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a04e8: 981d         	ldr	r0, [sp, #0x74]
700a04ea: 8a40         	ldrh	r0, [r0, #0x12]
700a04ec: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a04f0: 2001         	movs	r0, #0x1
700a04f2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a04f6: 9819         	ldr	r0, [sp, #0x64]
700a04f8: b160         	cbz	r0, 0x700a0514 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x18
700a04fa: e7ff         	b	0x700a04fc <Sciclient_rmIrqRouteValidate+0x1dc> @ imm = #-0x2
700a04fc: 9819         	ldr	r0, [sp, #0x64]
700a04fe: 8800         	ldrh	r0, [r0]
700a0500: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0504: f00c fcdc    	bl	0x700acec0 <Sciclient_rmIrInpIsFree> @ imm = #0xc9b8
700a0508: b920         	cbnz	r0, 0x700a0514 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x8
700a050a: e7ff         	b	0x700a050c <Sciclient_rmIrqRouteValidate+0x1ec> @ imm = #-0x2
700a050c: 2001         	movs	r0, #0x1
700a050e: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a0512: e7ff         	b	0x700a0514 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #-0x2
700a0514: 981d         	ldr	r0, [sp, #0x74]
700a0516: 6800         	ldr	r0, [r0]
700a0518: 2110         	movs	r1, #0x10
700a051a: f014 fac1    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x14582
700a051e: b1e8         	cbz	r0, 0x700a055c <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #0x3a
700a0520: e7ff         	b	0x700a0522 <Sciclient_rmIrqRouteValidate+0x202> @ imm = #-0x2
700a0522: 981d         	ldr	r0, [sp, #0x74]
700a0524: 89c0         	ldrh	r0, [r0, #0xe]
700a0526: 9016         	str	r0, [sp, #0x58]
700a0528: 981a         	ldr	r0, [sp, #0x68]
700a052a: 8800         	ldrh	r0, [r0]
700a052c: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a0530: f012 fa9e    	bl	0x700b2a70 <Sciclient_rmIaValidateGlobalEvt> @ imm = #0x1253c
700a0534: b968         	cbnz	r0, 0x700a0552 <Sciclient_rmIrqRouteValidate+0x232> @ imm = #0x1a
700a0536: e7ff         	b	0x700a0538 <Sciclient_rmIrqRouteValidate+0x218> @ imm = #-0x2
700a0538: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a053c: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
700a0540: f013 f88e    	bl	0x700b3660 <Sciclient_rmPsSetInp> @ imm = #0x1311c
700a0544: b120         	cbz	r0, 0x700a0550 <Sciclient_rmIrqRouteValidate+0x230> @ imm = #0x8
700a0546: e7ff         	b	0x700a0548 <Sciclient_rmIrqRouteValidate+0x228> @ imm = #-0x2
700a0548: 2000         	movs	r0, #0x0
700a054a: f88d 0073    	strb.w	r0, [sp, #0x73]
700a054e: e1d9         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3b2
700a0550: e003         	b	0x700a055a <Sciclient_rmIrqRouteValidate+0x23a> @ imm = #0x6
700a0552: 2000         	movs	r0, #0x0
700a0554: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0558: e1d4         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3a8
700a055a: e7ff         	b	0x700a055c <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #-0x2
700a055c: e022         	b	0x700a05a4 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #0x44
700a055e: 2001         	movs	r0, #0x1
700a0560: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0564: 2000         	movs	r0, #0x0
700a0566: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a056a: 981d         	ldr	r0, [sp, #0x74]
700a056c: 8900         	ldrh	r0, [r0, #0x8]
700a056e: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0572: 9a18         	ldr	r2, [sp, #0x60]
700a0574: 8850         	ldrh	r0, [r2, #0x2]
700a0576: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a057a: 8812         	ldrh	r2, [r2]
700a057c: 1a89         	subs	r1, r1, r2
700a057e: 4408         	add	r0, r1
700a0580: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0584: 9819         	ldr	r0, [sp, #0x64]
700a0586: b160         	cbz	r0, 0x700a05a2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x18
700a0588: e7ff         	b	0x700a058a <Sciclient_rmIrqRouteValidate+0x26a> @ imm = #-0x2
700a058a: 9819         	ldr	r0, [sp, #0x64]
700a058c: 8800         	ldrh	r0, [r0]
700a058e: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0592: f00c fc95    	bl	0x700acec0 <Sciclient_rmIrInpIsFree> @ imm = #0xc92a
700a0596: b920         	cbnz	r0, 0x700a05a2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x8
700a0598: e7ff         	b	0x700a059a <Sciclient_rmIrqRouteValidate+0x27a> @ imm = #-0x2
700a059a: 2001         	movs	r0, #0x1
700a059c: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a05a0: e7ff         	b	0x700a05a2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #-0x2
700a05a2: e7ff         	b	0x700a05a4 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #-0x2
700a05a4: e7ff         	b	0x700a05a6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #-0x2
700a05a6: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a05aa: 2800         	cmp	r0, #0x0
700a05ac: f000 80c4    	beq.w	0x700a0738 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x188
700a05b0: e7ff         	b	0x700a05b2 <Sciclient_rmIrqRouteValidate+0x292> @ imm = #-0x2
700a05b2: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a05b6: 9002         	str	r0, [sp, #0x8]
700a05b8: f015 f982    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x15304
700a05bc: 4601         	mov	r1, r0
700a05be: 9802         	ldr	r0, [sp, #0x8]
700a05c0: 3901         	subs	r1, #0x1
700a05c2: 4288         	cmp	r0, r1
700a05c4: f080 80b8    	bhs.w	0x700a0738 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x170
700a05c8: e7ff         	b	0x700a05ca <Sciclient_rmIrqRouteValidate+0x2aa> @ imm = #-0x2
700a05ca: 981d         	ldr	r0, [sp, #0x74]
700a05cc: 7900         	ldrb	r0, [r0, #0x4]
700a05ce: f88d 0053    	strb.w	r0, [sp, #0x53]
700a05d2: 981a         	ldr	r0, [sp, #0x68]
700a05d4: 8800         	ldrh	r0, [r0]
700a05d6: f8ad 0050    	strh.w	r0, [sp, #0x50]
700a05da: 2000         	movs	r0, #0x0
700a05dc: f88d 0052    	strb.w	r0, [sp, #0x52]
700a05e0: a812         	add	r0, sp, #0x48
700a05e2: a90e         	add	r1, sp, #0x38
700a05e4: f04f 32ff    	mov.w	r2, #0xffffffff
700a05e8: f011 f88a    	bl	0x700b1700 <Sciclient_rmGetResourceRange> @ imm = #0x11114
700a05ec: b120         	cbz	r0, 0x700a05f8 <Sciclient_rmIrqRouteValidate+0x2d8> @ imm = #0x8
700a05ee: e7ff         	b	0x700a05f0 <Sciclient_rmIrqRouteValidate+0x2d0> @ imm = #-0x2
700a05f0: 2000         	movs	r0, #0x0
700a05f2: f88d 0073    	strb.w	r0, [sp, #0x73]
700a05f6: e185         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30a
700a05f8: 2080         	movs	r0, #0x80
700a05fa: f88d 0053    	strb.w	r0, [sp, #0x53]
700a05fe: a812         	add	r0, sp, #0x48
700a0600: a90a         	add	r1, sp, #0x28
700a0602: f04f 32ff    	mov.w	r2, #0xffffffff
700a0606: f011 f87b    	bl	0x700b1700 <Sciclient_rmGetResourceRange> @ imm = #0x110f6
700a060a: b120         	cbz	r0, 0x700a0616 <Sciclient_rmIrqRouteValidate+0x2f6> @ imm = #0x8
700a060c: e7ff         	b	0x700a060e <Sciclient_rmIrqRouteValidate+0x2ee> @ imm = #-0x2
700a060e: 2000         	movs	r0, #0x0
700a0610: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0614: e176         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x2ec
700a0616: 9818         	ldr	r0, [sp, #0x60]
700a0618: 8800         	ldrh	r0, [r0]
700a061a: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a061e: e7ff         	b	0x700a0620 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x2
700a0620: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a0624: 9a18         	ldr	r2, [sp, #0x60]
700a0626: 8811         	ldrh	r1, [r2]
700a0628: 8892         	ldrh	r2, [r2, #0x4]
700a062a: 4411         	add	r1, r2
700a062c: 4288         	cmp	r0, r1
700a062e: f280 8082    	bge.w	0x700a0736 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0x104
700a0632: e7ff         	b	0x700a0634 <Sciclient_rmIrqRouteValidate+0x314> @ imm = #-0x2
700a0634: 2000         	movs	r0, #0x0
700a0636: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a063a: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a063e: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a0642: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a0646: 9a18         	ldr	r2, [sp, #0x60]
700a0648: 8850         	ldrh	r0, [r2, #0x2]
700a064a: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a064e: 8812         	ldrh	r2, [r2]
700a0650: 1a89         	subs	r1, r1, r2
700a0652: 4408         	add	r0, r1
700a0654: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a0658: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a065c: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a0660: 4288         	cmp	r0, r1
700a0662: db0a         	blt	0x700a067a <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #0x14
700a0664: e7ff         	b	0x700a0666 <Sciclient_rmIrqRouteValidate+0x346> @ imm = #-0x2
700a0666: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a066a: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a066e: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a0672: 4411         	add	r1, r2
700a0674: 4288         	cmp	r0, r1
700a0676: db33         	blt	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x66
700a0678: e7ff         	b	0x700a067a <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #-0x2
700a067a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a067e: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0682: 4288         	cmp	r0, r1
700a0684: db0a         	blt	0x700a069c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #0x14
700a0686: e7ff         	b	0x700a0688 <Sciclient_rmIrqRouteValidate+0x368> @ imm = #-0x2
700a0688: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a068c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a0690: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a0694: 4411         	add	r1, r2
700a0696: 4288         	cmp	r0, r1
700a0698: db22         	blt	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x44
700a069a: e7ff         	b	0x700a069c <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #-0x2
700a069c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06a0: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a06a4: 4288         	cmp	r0, r1
700a06a6: db0a         	blt	0x700a06be <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #0x14
700a06a8: e7ff         	b	0x700a06aa <Sciclient_rmIrqRouteValidate+0x38a> @ imm = #-0x2
700a06aa: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06ae: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a06b2: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a06b6: 4411         	add	r1, r2
700a06b8: 4288         	cmp	r0, r1
700a06ba: db11         	blt	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x22
700a06bc: e7ff         	b	0x700a06be <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #-0x2
700a06be: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06c2: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a06c6: 4288         	cmp	r0, r1
700a06c8: db2e         	blt	0x700a0728 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x5c
700a06ca: e7ff         	b	0x700a06cc <Sciclient_rmIrqRouteValidate+0x3ac> @ imm = #-0x2
700a06cc: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a06d0: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a06d4: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a06d8: 4411         	add	r1, r2
700a06da: 4288         	cmp	r0, r1
700a06dc: da24         	bge	0x700a0728 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x48
700a06de: e7ff         	b	0x700a06e0 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #-0x2
700a06e0: 981a         	ldr	r0, [sp, #0x68]
700a06e2: 8800         	ldrh	r0, [r0]
700a06e4: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a06e8: f00e ffea    	bl	0x700af6c0 <Sciclient_rmIrOutpIsFree> @ imm = #0xefd4
700a06ec: b920         	cbnz	r0, 0x700a06f8 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #0x8
700a06ee: e7ff         	b	0x700a06f0 <Sciclient_rmIrqRouteValidate+0x3d0> @ imm = #-0x2
700a06f0: 2001         	movs	r0, #0x1
700a06f2: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a06f6: e7ff         	b	0x700a06f8 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #-0x2
700a06f8: 9819         	ldr	r0, [sp, #0x64]
700a06fa: 8800         	ldrh	r0, [r0]
700a06fc: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a0700: f00c fbde    	bl	0x700acec0 <Sciclient_rmIrInpIsFree> @ imm = #0xc7bc
700a0704: b920         	cbnz	r0, 0x700a0710 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #0x8
700a0706: e7ff         	b	0x700a0708 <Sciclient_rmIrqRouteValidate+0x3e8> @ imm = #-0x2
700a0708: 2001         	movs	r0, #0x1
700a070a: f88d 005e    	strb.w	r0, [sp, #0x5e]
700a070e: e7ff         	b	0x700a0710 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #-0x2
700a0710: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0714: 07c0         	lsls	r0, r0, #0x1f
700a0716: b130         	cbz	r0, 0x700a0726 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0xc
700a0718: e7ff         	b	0x700a071a <Sciclient_rmIrqRouteValidate+0x3fa> @ imm = #-0x2
700a071a: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a071e: 07c0         	lsls	r0, r0, #0x1f
700a0720: b108         	cbz	r0, 0x700a0726 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0x2
700a0722: e7ff         	b	0x700a0724 <Sciclient_rmIrqRouteValidate+0x404> @ imm = #-0x2
700a0724: e007         	b	0x700a0736 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0xe
700a0726: e7ff         	b	0x700a0728 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #-0x2
700a0728: e7ff         	b	0x700a072a <Sciclient_rmIrqRouteValidate+0x40a> @ imm = #-0x2
700a072a: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
700a072e: 3001         	adds	r0, #0x1
700a0730: f8ad 006e    	strh.w	r0, [sp, #0x6e]
700a0734: e774         	b	0x700a0620 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x118
700a0736: e7ff         	b	0x700a0738 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #-0x2
700a0738: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a073c: 9001         	str	r0, [sp, #0x4]
700a073e: f015 f8bf    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x1517e
700a0742: 4601         	mov	r1, r0
700a0744: 9801         	ldr	r0, [sp, #0x4]
700a0746: 3901         	subs	r1, #0x1
700a0748: 4288         	cmp	r0, r1
700a074a: f040 809f    	bne.w	0x700a088c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #0x13e
700a074e: e7ff         	b	0x700a0750 <Sciclient_rmIrqRouteValidate+0x430> @ imm = #-0x2
700a0750: 2000         	movs	r0, #0x0
700a0752: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0756: 2101         	movs	r1, #0x1
700a0758: f88d 105e    	strb.w	r1, [sp, #0x5e]
700a075c: 991d         	ldr	r1, [sp, #0x74]
700a075e: 7909         	ldrb	r1, [r1, #0x4]
700a0760: f88d 1053    	strb.w	r1, [sp, #0x53]
700a0764: 991a         	ldr	r1, [sp, #0x68]
700a0766: 8809         	ldrh	r1, [r1]
700a0768: f8ad 1050    	strh.w	r1, [sp, #0x50]
700a076c: f88d 0052    	strb.w	r0, [sp, #0x52]
700a0770: a812         	add	r0, sp, #0x48
700a0772: a90e         	add	r1, sp, #0x38
700a0774: f04f 32ff    	mov.w	r2, #0xffffffff
700a0778: f010 ffc2    	bl	0x700b1700 <Sciclient_rmGetResourceRange> @ imm = #0x10f84
700a077c: b120         	cbz	r0, 0x700a0788 <Sciclient_rmIrqRouteValidate+0x468> @ imm = #0x8
700a077e: e7ff         	b	0x700a0780 <Sciclient_rmIrqRouteValidate+0x460> @ imm = #-0x2
700a0780: 2000         	movs	r0, #0x0
700a0782: f88d 0073    	strb.w	r0, [sp, #0x73]
700a0786: e0bd         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x17a
700a0788: 2080         	movs	r0, #0x80
700a078a: f88d 0053    	strb.w	r0, [sp, #0x53]
700a078e: a812         	add	r0, sp, #0x48
700a0790: a90a         	add	r1, sp, #0x28
700a0792: f04f 32ff    	mov.w	r2, #0xffffffff
700a0796: f010 ffb3    	bl	0x700b1700 <Sciclient_rmGetResourceRange> @ imm = #0x10f66
700a079a: b120         	cbz	r0, 0x700a07a6 <Sciclient_rmIrqRouteValidate+0x486> @ imm = #0x8
700a079c: e7ff         	b	0x700a079e <Sciclient_rmIrqRouteValidate+0x47e> @ imm = #-0x2
700a079e: 2000         	movs	r0, #0x0
700a07a0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a07a4: e0ae         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x15c
700a07a6: 9a18         	ldr	r2, [sp, #0x60]
700a07a8: 8810         	ldrh	r0, [r2]
700a07aa: 991d         	ldr	r1, [sp, #0x74]
700a07ac: 8989         	ldrh	r1, [r1, #0xc]
700a07ae: 8852         	ldrh	r2, [r2, #0x2]
700a07b0: 1a89         	subs	r1, r1, r2
700a07b2: 4408         	add	r0, r1
700a07b4: f8ad 0056    	strh.w	r0, [sp, #0x56]
700a07b8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07bc: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a07c0: 4288         	cmp	r0, r1
700a07c2: db0a         	blt	0x700a07da <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #0x14
700a07c4: e7ff         	b	0x700a07c6 <Sciclient_rmIrqRouteValidate+0x4a6> @ imm = #-0x2
700a07c6: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07ca: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
700a07ce: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
700a07d2: 4411         	add	r1, r2
700a07d4: 4288         	cmp	r0, r1
700a07d6: db33         	blt	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x66
700a07d8: e7ff         	b	0x700a07da <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #-0x2
700a07da: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07de: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a07e2: 4288         	cmp	r0, r1
700a07e4: db0a         	blt	0x700a07fc <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #0x14
700a07e6: e7ff         	b	0x700a07e8 <Sciclient_rmIrqRouteValidate+0x4c8> @ imm = #-0x2
700a07e8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a07ec: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
700a07f0: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
700a07f4: 4411         	add	r1, r2
700a07f6: 4288         	cmp	r0, r1
700a07f8: db22         	blt	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x44
700a07fa: e7ff         	b	0x700a07fc <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #-0x2
700a07fc: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0800: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0804: 4288         	cmp	r0, r1
700a0806: db0a         	blt	0x700a081e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #0x14
700a0808: e7ff         	b	0x700a080a <Sciclient_rmIrqRouteValidate+0x4ea> @ imm = #-0x2
700a080a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a080e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
700a0812: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
700a0816: 4411         	add	r1, r2
700a0818: 4288         	cmp	r0, r1
700a081a: db11         	blt	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x22
700a081c: e7ff         	b	0x700a081e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #-0x2
700a081e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0822: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0826: 4288         	cmp	r0, r1
700a0828: db2f         	blt	0x700a088a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x5e
700a082a: e7ff         	b	0x700a082c <Sciclient_rmIrqRouteValidate+0x50c> @ imm = #-0x2
700a082c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
700a0830: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
700a0834: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
700a0838: 4411         	add	r1, r2
700a083a: 4288         	cmp	r0, r1
700a083c: da25         	bge	0x700a088a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x4a
700a083e: e7ff         	b	0x700a0840 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #-0x2
700a0840: 9818         	ldr	r0, [sp, #0x60]
700a0842: 88c0         	ldrh	r0, [r0, #0x6]
700a0844: 991d         	ldr	r1, [sp, #0x74]
700a0846: 8949         	ldrh	r1, [r1, #0xa]
700a0848: 4288         	cmp	r0, r1
700a084a: d11d         	bne	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x3a
700a084c: e7ff         	b	0x700a084e <Sciclient_rmIrqRouteValidate+0x52e> @ imm = #-0x2
700a084e: 981d         	ldr	r0, [sp, #0x74]
700a0850: 8980         	ldrh	r0, [r0, #0xc]
700a0852: 9918         	ldr	r1, [sp, #0x60]
700a0854: 8849         	ldrh	r1, [r1, #0x2]
700a0856: 4288         	cmp	r0, r1
700a0858: db16         	blt	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x2c
700a085a: e7ff         	b	0x700a085c <Sciclient_rmIrqRouteValidate+0x53c> @ imm = #-0x2
700a085c: 981d         	ldr	r0, [sp, #0x74]
700a085e: 8980         	ldrh	r0, [r0, #0xc]
700a0860: 9a18         	ldr	r2, [sp, #0x60]
700a0862: 8851         	ldrh	r1, [r2, #0x2]
700a0864: 8892         	ldrh	r2, [r2, #0x4]
700a0866: 4411         	add	r1, r2
700a0868: 4288         	cmp	r0, r1
700a086a: da0d         	bge	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x1a
700a086c: e7ff         	b	0x700a086e <Sciclient_rmIrqRouteValidate+0x54e> @ imm = #-0x2
700a086e: 981a         	ldr	r0, [sp, #0x68]
700a0870: 8800         	ldrh	r0, [r0]
700a0872: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a0876: f00e ff23    	bl	0x700af6c0 <Sciclient_rmIrOutpIsFree> @ imm = #0xee46
700a087a: b920         	cbnz	r0, 0x700a0886 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #0x8
700a087c: e7ff         	b	0x700a087e <Sciclient_rmIrqRouteValidate+0x55e> @ imm = #-0x2
700a087e: 2001         	movs	r0, #0x1
700a0880: f88d 005f    	strb.w	r0, [sp, #0x5f]
700a0884: e7ff         	b	0x700a0886 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #-0x2
700a0886: e7ff         	b	0x700a0888 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #-0x2
700a0888: e7ff         	b	0x700a088a <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #-0x2
700a088a: e7ff         	b	0x700a088c <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #-0x2
700a088c: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
700a0890: 07c0         	lsls	r0, r0, #0x1f
700a0892: b360         	cbz	r0, 0x700a08ee <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x58
700a0894: e7ff         	b	0x700a0896 <Sciclient_rmIrqRouteValidate+0x576> @ imm = #-0x2
700a0896: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
700a089a: 07c0         	lsls	r0, r0, #0x1f
700a089c: b338         	cbz	r0, 0x700a08ee <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x4e
700a089e: e7ff         	b	0x700a08a0 <Sciclient_rmIrqRouteValidate+0x580> @ imm = #-0x2
700a08a0: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08a4: 9000         	str	r0, [sp]
700a08a6: f015 f80b    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x15016
700a08aa: 4601         	mov	r1, r0
700a08ac: 9800         	ldr	r0, [sp]
700a08ae: 3901         	subs	r1, #0x1
700a08b0: 4288         	cmp	r0, r1
700a08b2: d20f         	bhs	0x700a08d4 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #0x1e
700a08b4: e7ff         	b	0x700a08b6 <Sciclient_rmIrqRouteValidate+0x596> @ imm = #-0x2
700a08b6: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08ba: 3001         	adds	r0, #0x1
700a08bc: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
700a08c0: b280         	uxth	r0, r0
700a08c2: f012 fecd    	bl	0x700b3660 <Sciclient_rmPsSetInp> @ imm = #0x12d9a
700a08c6: b120         	cbz	r0, 0x700a08d2 <Sciclient_rmIrqRouteValidate+0x5b2> @ imm = #0x8
700a08c8: e7ff         	b	0x700a08ca <Sciclient_rmIrqRouteValidate+0x5aa> @ imm = #-0x2
700a08ca: 2000         	movs	r0, #0x0
700a08cc: f88d 0073    	strb.w	r0, [sp, #0x73]
700a08d0: e018         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30
700a08d2: e7ff         	b	0x700a08d4 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #-0x2
700a08d4: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08d8: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
700a08dc: f012 fee8    	bl	0x700b36b0 <Sciclient_rmPsSetOutp> @ imm = #0x12dd0
700a08e0: b120         	cbz	r0, 0x700a08ec <Sciclient_rmIrqRouteValidate+0x5cc> @ imm = #0x8
700a08e2: e7ff         	b	0x700a08e4 <Sciclient_rmIrqRouteValidate+0x5c4> @ imm = #-0x2
700a08e4: 2000         	movs	r0, #0x0
700a08e6: f88d 0073    	strb.w	r0, [sp, #0x73]
700a08ea: e00b         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x16
700a08ec: e003         	b	0x700a08f6 <Sciclient_rmIrqRouteValidate+0x5d6> @ imm = #0x6
700a08ee: 2000         	movs	r0, #0x0
700a08f0: f88d 0073    	strb.w	r0, [sp, #0x73]
700a08f4: e006         	b	0x700a0904 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0xc
700a08f6: e7ff         	b	0x700a08f8 <Sciclient_rmIrqRouteValidate+0x5d8> @ imm = #-0x2
700a08f8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
700a08fc: 3001         	adds	r0, #0x1
700a08fe: f8ad 0070    	strh.w	r0, [sp, #0x70]
700a0902: e57b         	b	0x700a03fc <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x50a
700a0904: f89d 0073    	ldrb.w	r0, [sp, #0x73]
700a0908: f000 0001    	and	r0, r0, #0x1
700a090c: b01e         	add	sp, #0x78
700a090e: bd80         	pop	{r7, pc}

700a0910 <_ftoa>:
700a0910: b570         	push	{r4, r5, r6, lr}
700a0912: b0a6         	sub	sp, #0x98
700a0914: f10d 0c34    	add.w	r12, sp, #0x34
700a0918: f8cd c020    	str.w	r12, [sp, #0x20]
700a091c: 4684         	mov	r12, r0
700a091e: 9808         	ldr	r0, [sp, #0x20]
700a0920: f8dd e0b0    	ldr.w	lr, [sp, #0xb0]
700a0924: f8dd e0ac    	ldr.w	lr, [sp, #0xac]
700a0928: f8dd e0a8    	ldr.w	lr, [sp, #0xa8]
700a092c: f8cd c090    	str.w	r12, [sp, #0x90]
700a0930: 9123         	str	r1, [sp, #0x8c]
700a0932: 9222         	str	r2, [sp, #0x88]
700a0934: 9321         	str	r3, [sp, #0x84]
700a0936: ed80 0b11    	vstr	d0, [r0, #68]
700a093a: 2100         	movs	r1, #0x0
700a093c: 9115         	str	r1, [sp, #0x54]
700a093e: 9113         	str	r1, [sp, #0x4c]
700a0940: 9112         	str	r1, [sp, #0x48]
700a0942: ed90 0b11    	vldr	d0, [r0, #68]
700a0946: eeb4 0b40    	vcmp.f64	d0, d0
700a094a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a094e: d71a         	bvc	0x700a0986 <_ftoa+0x76> @ imm = #0x34
700a0950: e7ff         	b	0x700a0952 <_ftoa+0x42> @ imm = #-0x2
700a0952: 9824         	ldr	r0, [sp, #0x90]
700a0954: 9923         	ldr	r1, [sp, #0x8c]
700a0956: 9a22         	ldr	r2, [sp, #0x88]
700a0958: 9b21         	ldr	r3, [sp, #0x84]
700a095a: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a095e: 9c2c         	ldr	r4, [sp, #0xb0]
700a0960: 46ee         	mov	lr, sp
700a0962: f8ce 400c    	str.w	r4, [lr, #0xc]
700a0966: f8ce c008    	str.w	r12, [lr, #0x8]
700a096a: f04f 0c03    	mov.w	r12, #0x3
700a096e: f8ce c004    	str.w	r12, [lr, #0x4]
700a0972: f248 3cf8    	movw	r12, #0x83f8
700a0976: f2c7 0c0b    	movt	r12, #0x700b
700a097a: f8ce c000    	str.w	r12, [lr]
700a097e: f00d fbc7    	bl	0x700ae110 <_out_rev>   @ imm = #0xd78e
700a0982: 9025         	str	r0, [sp, #0x94]
700a0984: e2b2         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x564
700a0986: 9808         	ldr	r0, [sp, #0x20]
700a0988: ed90 0b11    	vldr	d0, [r0, #68]
700a098c: ed9f 1bce    	vldr	d1, [pc, #824]          @ 0x700a0cc8 <_ftoa+0x3b8>
700a0990: eeb4 0b41    	vcmp.f64	d0, d1
700a0994: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0998: d51a         	bpl	0x700a09d0 <_ftoa+0xc0> @ imm = #0x34
700a099a: e7ff         	b	0x700a099c <_ftoa+0x8c> @ imm = #-0x2
700a099c: 9824         	ldr	r0, [sp, #0x90]
700a099e: 9923         	ldr	r1, [sp, #0x8c]
700a09a0: 9a22         	ldr	r2, [sp, #0x88]
700a09a2: 9b21         	ldr	r3, [sp, #0x84]
700a09a4: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
700a09a8: 9c2c         	ldr	r4, [sp, #0xb0]
700a09aa: 46ee         	mov	lr, sp
700a09ac: f8ce 400c    	str.w	r4, [lr, #0xc]
700a09b0: f8ce c008    	str.w	r12, [lr, #0x8]
700a09b4: f04f 0c04    	mov.w	r12, #0x4
700a09b8: f8ce c004    	str.w	r12, [lr, #0x4]
700a09bc: f248 3cdd    	movw	r12, #0x83dd
700a09c0: f2c7 0c0b    	movt	r12, #0x700b
700a09c4: f8ce c000    	str.w	r12, [lr]
700a09c8: f00d fba2    	bl	0x700ae110 <_out_rev>   @ imm = #0xd744
700a09cc: 9025         	str	r0, [sp, #0x94]
700a09ce: e28d         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x51a
700a09d0: 9808         	ldr	r0, [sp, #0x20]
700a09d2: ed90 0b11    	vldr	d0, [r0, #68]
700a09d6: ed9f 1bbe    	vldr	d1, [pc, #760]          @ 0x700a0cd0 <_ftoa+0x3c0>
700a09da: eeb4 0b41    	vcmp.f64	d0, d1
700a09de: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a09e2: dd26         	ble	0x700a0a32 <_ftoa+0x122> @ imm = #0x4c
700a09e4: e7ff         	b	0x700a09e6 <_ftoa+0xd6> @ imm = #-0x2
700a09e6: 9824         	ldr	r0, [sp, #0x90]
700a09e8: 9923         	ldr	r1, [sp, #0x8c]
700a09ea: 9a22         	ldr	r2, [sp, #0x88]
700a09ec: 9b21         	ldr	r3, [sp, #0x84]
700a09ee: 9e2c         	ldr	r6, [sp, #0xb0]
700a09f0: f006 0e04    	and	lr, r6, #0x4
700a09f4: f248 34e2    	movw	r4, #0x83e2
700a09f8: f2c7 040b    	movt	r4, #0x700b
700a09fc: f248 3cf4    	movw	r12, #0x83f4
700a0a00: f2c7 0c0b    	movt	r12, #0x700b
700a0a04: f1be 0f00    	cmp.w	lr, #0x0
700a0a08: bf18         	it	ne
700a0a0a: 46a4         	movne	r12, r4
700a0a0c: 2403         	movs	r4, #0x3
700a0a0e: f1be 0f00    	cmp.w	lr, #0x0
700a0a12: bf18         	it	ne
700a0a14: 2404         	movne	r4, #0x4
700a0a16: 9d2b         	ldr	r5, [sp, #0xac]
700a0a18: 46ee         	mov	lr, sp
700a0a1a: f8ce 600c    	str.w	r6, [lr, #0xc]
700a0a1e: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0a22: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0a26: f8ce c000    	str.w	r12, [lr]
700a0a2a: f00d fb71    	bl	0x700ae110 <_out_rev>   @ imm = #0xd6e2
700a0a2e: 9025         	str	r0, [sp, #0x94]
700a0a30: e25c         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x4b8
700a0a32: 9808         	ldr	r0, [sp, #0x20]
700a0a34: ed90 0b11    	vldr	d0, [r0, #68]
700a0a38: ed9f 1ba7    	vldr	d1, [pc, #668]          @ 0x700a0cd8 <_ftoa+0x3c8>
700a0a3c: eeb4 0b41    	vcmp.f64	d0, d1
700a0a40: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0a44: dc0b         	bgt	0x700a0a5e <_ftoa+0x14e> @ imm = #0x16
700a0a46: e7ff         	b	0x700a0a48 <_ftoa+0x138> @ imm = #-0x2
700a0a48: 9808         	ldr	r0, [sp, #0x20]
700a0a4a: ed90 0b11    	vldr	d0, [r0, #68]
700a0a4e: ed9f 1ba4    	vldr	d1, [pc, #656]          @ 0x700a0ce0 <_ftoa+0x3d0>
700a0a52: eeb4 0b41    	vcmp.f64	d0, d1
700a0a56: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0a5a: d517         	bpl	0x700a0a8c <_ftoa+0x17c> @ imm = #0x2e
700a0a5c: e7ff         	b	0x700a0a5e <_ftoa+0x14e> @ imm = #-0x2
700a0a5e: f8dd c020    	ldr.w	r12, [sp, #0x20]
700a0a62: 9824         	ldr	r0, [sp, #0x90]
700a0a64: 9923         	ldr	r1, [sp, #0x8c]
700a0a66: 9a22         	ldr	r2, [sp, #0x88]
700a0a68: 9b21         	ldr	r3, [sp, #0x84]
700a0a6a: ed9c 0b11    	vldr	d0, [r12, #68]
700a0a6e: f8dd c0a8    	ldr.w	r12, [sp, #0xa8]
700a0a72: 9c2b         	ldr	r4, [sp, #0xac]
700a0a74: 9d2c         	ldr	r5, [sp, #0xb0]
700a0a76: 46ee         	mov	lr, sp
700a0a78: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0a7c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0a80: f8ce c000    	str.w	r12, [lr]
700a0a84: f000 fa3c    	bl	0x700a0f00 <_etoa>      @ imm = #0x478
700a0a88: 9025         	str	r0, [sp, #0x94]
700a0a8a: e22f         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #0x45e
700a0a8c: 9808         	ldr	r0, [sp, #0x20]
700a0a8e: f04f 0100    	mov.w	r1, #0x0
700a0a92: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0a96: ed90 0b11    	vldr	d0, [r0, #68]
700a0a9a: eeb5 0b40    	vcmp.f64	d0, #0
700a0a9e: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0aa2: d50e         	bpl	0x700a0ac2 <_ftoa+0x1b2> @ imm = #0x1c
700a0aa4: e7ff         	b	0x700a0aa6 <_ftoa+0x196> @ imm = #-0x2
700a0aa6: 9808         	ldr	r0, [sp, #0x20]
700a0aa8: f04f 0101    	mov.w	r1, #0x1
700a0aac: f88d 1047    	strb.w	r1, [sp, #0x47]
700a0ab0: ed90 1b11    	vldr	d1, [r0, #68]
700a0ab4: ed9f 0b8c    	vldr	d0, [pc, #560]          @ 0x700a0ce8 <_ftoa+0x3d8>
700a0ab8: ee30 0b41    	vsub.f64	d0, d0, d1
700a0abc: ed80 0b11    	vstr	d0, [r0, #68]
700a0ac0: e7ff         	b	0x700a0ac2 <_ftoa+0x1b2> @ imm = #-0x2
700a0ac2: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0ac6: ea4f 7040    	lsl.w	r0, r0, #0x1d
700a0aca: 2800         	cmp	r0, #0x0
700a0acc: d403         	bmi	0x700a0ad6 <_ftoa+0x1c6> @ imm = #0x6
700a0ace: e7ff         	b	0x700a0ad0 <_ftoa+0x1c0> @ imm = #-0x2
700a0ad0: 2006         	movs	r0, #0x6
700a0ad2: 902a         	str	r0, [sp, #0xa8]
700a0ad4: e7ff         	b	0x700a0ad6 <_ftoa+0x1c6> @ imm = #-0x2
700a0ad6: e7ff         	b	0x700a0ad8 <_ftoa+0x1c8> @ imm = #-0x2
700a0ad8: 9915         	ldr	r1, [sp, #0x54]
700a0ada: 2000         	movs	r0, #0x0
700a0adc: 291f         	cmp	r1, #0x1f
700a0ade: 9007         	str	r0, [sp, #0x1c]
700a0ae0: d807         	bhi	0x700a0af2 <_ftoa+0x1e2> @ imm = #0xe
700a0ae2: e7ff         	b	0x700a0ae4 <_ftoa+0x1d4> @ imm = #-0x2
700a0ae4: 992a         	ldr	r1, [sp, #0xa8]
700a0ae6: 2000         	movs	r0, #0x0
700a0ae8: 2909         	cmp	r1, #0x9
700a0aea: bf88         	it	hi
700a0aec: 2001         	movhi	r0, #0x1
700a0aee: 9007         	str	r0, [sp, #0x1c]
700a0af0: e7ff         	b	0x700a0af2 <_ftoa+0x1e2> @ imm = #-0x2
700a0af2: 9807         	ldr	r0, [sp, #0x1c]
700a0af4: 07c0         	lsls	r0, r0, #0x1f
700a0af6: b150         	cbz	r0, 0x700a0b0e <_ftoa+0x1fe> @ imm = #0x14
700a0af8: e7ff         	b	0x700a0afa <_ftoa+0x1ea> @ imm = #-0x2
700a0afa: 9a15         	ldr	r2, [sp, #0x54]
700a0afc: 1c50         	adds	r0, r2, #0x1
700a0afe: 9015         	str	r0, [sp, #0x54]
700a0b00: a916         	add	r1, sp, #0x58
700a0b02: 2030         	movs	r0, #0x30
700a0b04: 5488         	strb	r0, [r1, r2]
700a0b06: 982a         	ldr	r0, [sp, #0xa8]
700a0b08: 3801         	subs	r0, #0x1
700a0b0a: 902a         	str	r0, [sp, #0xa8]
700a0b0c: e7e4         	b	0x700a0ad8 <_ftoa+0x1c8> @ imm = #-0x38
700a0b0e: 9808         	ldr	r0, [sp, #0x20]
700a0b10: ed90 0b11    	vldr	d0, [r0, #68]
700a0b14: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0b18: ed80 0a03    	vstr	s0, [r0, #12]
700a0b1c: ed90 0b11    	vldr	d0, [r0, #68]
700a0b20: ed90 1a03    	vldr	s2, [r0, #12]
700a0b24: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0b28: ee30 0b41    	vsub.f64	d0, d0, d1
700a0b2c: 9a2a         	ldr	r2, [sp, #0xa8]
700a0b2e: f247 71b0    	movw	r1, #0x77b0
700a0b32: f2c7 010b    	movt	r1, #0x700b
700a0b36: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700a0b3a: ed91 1b00    	vldr	d1, [r1]
700a0b3e: ee20 0b01    	vmul.f64	d0, d0, d1
700a0b42: ed80 0b01    	vstr	d0, [r0, #4]
700a0b46: ed90 0b01    	vldr	d0, [r0, #4]
700a0b4a: eebc 0bc0    	vcvt.u32.f64	s0, d0
700a0b4e: ed80 0a00    	vstr	s0, [r0]
700a0b52: ed90 0b01    	vldr	d0, [r0, #4]
700a0b56: ed90 1a00    	vldr	s2, [r0]
700a0b5a: eeb8 1b41    	vcvt.f64.u32	d1, s2
700a0b5e: ee30 0b41    	vsub.f64	d0, d0, d1
700a0b62: ed80 0b05    	vstr	d0, [r0, #20]
700a0b66: ed90 0b05    	vldr	d0, [r0, #20]
700a0b6a: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0b6e: eeb4 0b41    	vcmp.f64	d0, d1
700a0b72: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0b76: dd1f         	ble	0x700a0bb8 <_ftoa+0x2a8> @ imm = #0x3e
700a0b78: e7ff         	b	0x700a0b7a <_ftoa+0x26a> @ imm = #-0x2
700a0b7a: 9808         	ldr	r0, [sp, #0x20]
700a0b7c: 990d         	ldr	r1, [sp, #0x34]
700a0b7e: 3101         	adds	r1, #0x1
700a0b80: 910d         	str	r1, [sp, #0x34]
700a0b82: ed90 0a00    	vldr	s0, [r0]
700a0b86: eeb8 0b40    	vcvt.f64.u32	d0, s0
700a0b8a: 992a         	ldr	r1, [sp, #0xa8]
700a0b8c: f247 70b0    	movw	r0, #0x77b0
700a0b90: f2c7 000b    	movt	r0, #0x700b
700a0b94: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a0b98: ed90 1b00    	vldr	d1, [r0]
700a0b9c: eeb4 0b41    	vcmp.f64	d0, d1
700a0ba0: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0ba4: db07         	blt	0x700a0bb6 <_ftoa+0x2a6> @ imm = #0xe
700a0ba6: e7ff         	b	0x700a0ba8 <_ftoa+0x298> @ imm = #-0x2
700a0ba8: f04f 0000    	mov.w	r0, #0x0
700a0bac: 900d         	str	r0, [sp, #0x34]
700a0bae: 9810         	ldr	r0, [sp, #0x40]
700a0bb0: 3001         	adds	r0, #0x1
700a0bb2: 9010         	str	r0, [sp, #0x40]
700a0bb4: e7ff         	b	0x700a0bb6 <_ftoa+0x2a6> @ imm = #-0x2
700a0bb6: e019         	b	0x700a0bec <_ftoa+0x2dc> @ imm = #0x32
700a0bb8: 9808         	ldr	r0, [sp, #0x20]
700a0bba: ed90 0b05    	vldr	d0, [r0, #20]
700a0bbe: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0bc2: eeb4 0b41    	vcmp.f64	d0, d1
700a0bc6: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0bca: d501         	bpl	0x700a0bd0 <_ftoa+0x2c0> @ imm = #0x2
700a0bcc: e7ff         	b	0x700a0bce <_ftoa+0x2be> @ imm = #-0x2
700a0bce: e00c         	b	0x700a0bea <_ftoa+0x2da> @ imm = #0x18
700a0bd0: 980d         	ldr	r0, [sp, #0x34]
700a0bd2: b128         	cbz	r0, 0x700a0be0 <_ftoa+0x2d0> @ imm = #0xa
700a0bd4: e7ff         	b	0x700a0bd6 <_ftoa+0x2c6> @ imm = #-0x2
700a0bd6: f89d 0034    	ldrb.w	r0, [sp, #0x34]
700a0bda: 07c0         	lsls	r0, r0, #0x1f
700a0bdc: b120         	cbz	r0, 0x700a0be8 <_ftoa+0x2d8> @ imm = #0x8
700a0bde: e7ff         	b	0x700a0be0 <_ftoa+0x2d0> @ imm = #-0x2
700a0be0: 980d         	ldr	r0, [sp, #0x34]
700a0be2: 3001         	adds	r0, #0x1
700a0be4: 900d         	str	r0, [sp, #0x34]
700a0be6: e7ff         	b	0x700a0be8 <_ftoa+0x2d8> @ imm = #-0x2
700a0be8: e7ff         	b	0x700a0bea <_ftoa+0x2da> @ imm = #-0x2
700a0bea: e7ff         	b	0x700a0bec <_ftoa+0x2dc> @ imm = #-0x2
700a0bec: 982a         	ldr	r0, [sp, #0xa8]
700a0bee: bb58         	cbnz	r0, 0x700a0c48 <_ftoa+0x338> @ imm = #0x56
700a0bf0: e7ff         	b	0x700a0bf2 <_ftoa+0x2e2> @ imm = #-0x2
700a0bf2: 9808         	ldr	r0, [sp, #0x20]
700a0bf4: ed90 0b11    	vldr	d0, [r0, #68]
700a0bf8: ed90 1a03    	vldr	s2, [r0, #12]
700a0bfc: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0c00: ee30 0b41    	vsub.f64	d0, d0, d1
700a0c04: ed80 0b05    	vstr	d0, [r0, #20]
700a0c08: ed90 0b05    	vldr	d0, [r0, #20]
700a0c0c: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0c10: eeb4 0b41    	vcmp.f64	d0, d1
700a0c14: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0c18: d50b         	bpl	0x700a0c32 <_ftoa+0x322> @ imm = #0x16
700a0c1a: e7ff         	b	0x700a0c1c <_ftoa+0x30c> @ imm = #-0x2
700a0c1c: 9808         	ldr	r0, [sp, #0x20]
700a0c1e: ed90 0b05    	vldr	d0, [r0, #20]
700a0c22: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a0c26: eeb4 0b41    	vcmp.f64	d0, d1
700a0c2a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0c2e: dd0a         	ble	0x700a0c46 <_ftoa+0x336> @ imm = #0x14
700a0c30: e7ff         	b	0x700a0c32 <_ftoa+0x322> @ imm = #-0x2
700a0c32: f89d 0040    	ldrb.w	r0, [sp, #0x40]
700a0c36: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0c3a: b120         	cbz	r0, 0x700a0c46 <_ftoa+0x336> @ imm = #0x8
700a0c3c: e7ff         	b	0x700a0c3e <_ftoa+0x32e> @ imm = #-0x2
700a0c3e: 9810         	ldr	r0, [sp, #0x40]
700a0c40: 3001         	adds	r0, #0x1
700a0c42: 9010         	str	r0, [sp, #0x40]
700a0c44: e7ff         	b	0x700a0c46 <_ftoa+0x336> @ imm = #-0x2
700a0c46: e0b0         	b	0x700a0daa <_ftoa+0x49a> @ imm = #0x160
700a0c48: 982a         	ldr	r0, [sp, #0xa8]
700a0c4a: 900c         	str	r0, [sp, #0x30]
700a0c4c: 2001         	movs	r0, #0x1
700a0c4e: 900b         	str	r0, [sp, #0x2c]
700a0c50: 900a         	str	r0, [sp, #0x28]
700a0c52: e7ff         	b	0x700a0c54 <_ftoa+0x344> @ imm = #-0x2
700a0c54: 9815         	ldr	r0, [sp, #0x54]
700a0c56: 281f         	cmp	r0, #0x1f
700a0c58: d85f         	bhi	0x700a0d1a <_ftoa+0x40a> @ imm = #0xbe
700a0c5a: e7ff         	b	0x700a0c5c <_ftoa+0x34c> @ imm = #-0x2
700a0c5c: 980c         	ldr	r0, [sp, #0x30]
700a0c5e: 3801         	subs	r0, #0x1
700a0c60: 900c         	str	r0, [sp, #0x30]
700a0c62: 980d         	ldr	r0, [sp, #0x34]
700a0c64: f64c 41cd    	movw	r1, #0xcccd
700a0c68: f6cc 41cc    	movt	r1, #0xcccc
700a0c6c: fba0 2101    	umull	r2, r1, r0, r1
700a0c70: ea4f 01d1    	lsr.w	r1, r1, #0x3
700a0c74: eb01 0181    	add.w	r1, r1, r1, lsl #2
700a0c78: eba0 0041    	sub.w	r0, r0, r1, lsl #1
700a0c7c: f040 0030    	orr	r0, r0, #0x30
700a0c80: f88d 0027    	strb.w	r0, [sp, #0x27]
700a0c84: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0c88: 0700         	lsls	r0, r0, #0x1c
700a0c8a: 2800         	cmp	r0, #0x0
700a0c8c: d518         	bpl	0x700a0cc0 <_ftoa+0x3b0> @ imm = #0x30
700a0c8e: e7ff         	b	0x700a0c90 <_ftoa+0x380> @ imm = #-0x2
700a0c90: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0c94: 06c0         	lsls	r0, r0, #0x1b
700a0c96: 2800         	cmp	r0, #0x0
700a0c98: d412         	bmi	0x700a0cc0 <_ftoa+0x3b0> @ imm = #0x24
700a0c9a: e7ff         	b	0x700a0c9c <_ftoa+0x38c> @ imm = #-0x2
700a0c9c: 980b         	ldr	r0, [sp, #0x2c]
700a0c9e: b170         	cbz	r0, 0x700a0cbe <_ftoa+0x3ae> @ imm = #0x1c
700a0ca0: e7ff         	b	0x700a0ca2 <_ftoa+0x392> @ imm = #-0x2
700a0ca2: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0ca6: 2830         	cmp	r0, #0x30
700a0ca8: d103         	bne	0x700a0cb2 <_ftoa+0x3a2> @ imm = #0x6
700a0caa: e7ff         	b	0x700a0cac <_ftoa+0x39c> @ imm = #-0x2
700a0cac: 2000         	movs	r0, #0x0
700a0cae: 900a         	str	r0, [sp, #0x28]
700a0cb0: e004         	b	0x700a0cbc <_ftoa+0x3ac> @ imm = #0x8
700a0cb2: 2000         	movs	r0, #0x0
700a0cb4: 900b         	str	r0, [sp, #0x2c]
700a0cb6: 2001         	movs	r0, #0x1
700a0cb8: 900a         	str	r0, [sp, #0x28]
700a0cba: e7ff         	b	0x700a0cbc <_ftoa+0x3ac> @ imm = #-0x2
700a0cbc: e7ff         	b	0x700a0cbe <_ftoa+0x3ae> @ imm = #-0x2
700a0cbe: e7ff         	b	0x700a0cc0 <_ftoa+0x3b0> @ imm = #-0x2
700a0cc0: 980a         	ldr	r0, [sp, #0x28]
700a0cc2: b1e8         	cbz	r0, 0x700a0d00 <_ftoa+0x3f0> @ imm = #0x3a
700a0cc4: e014         	b	0x700a0cf0 <_ftoa+0x3e0> @ imm = #0x28
700a0cc6: bf00         	nop
700a0cc8: ff ff ff ff  	.word	0xffffffff
700a0ccc: ff ff ef ff  	.word	0xffefffff
700a0cd0: ff ff ff ff  	.word	0xffffffff
700a0cd4: ff ff ef 7f  	.word	0x7fefffff
700a0cd8: 00 00 00 00  	.word	0x00000000
700a0cdc: 65 cd cd 41  	.word	0x41cdcd65
700a0ce0: 00 00 00 00  	.word	0x00000000
700a0ce4: 65 cd cd c1  	.word	0xc1cdcd65
700a0ce8: 00 00 00 00  	.word	0x00000000
700a0cec: 00 00 00 00  	.word	0x00000000
700a0cf0: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a0cf4: 9a15         	ldr	r2, [sp, #0x54]
700a0cf6: 1c51         	adds	r1, r2, #0x1
700a0cf8: 9115         	str	r1, [sp, #0x54]
700a0cfa: a916         	add	r1, sp, #0x58
700a0cfc: 5488         	strb	r0, [r1, r2]
700a0cfe: e7ff         	b	0x700a0d00 <_ftoa+0x3f0> @ imm = #-0x2
700a0d00: 980d         	ldr	r0, [sp, #0x34]
700a0d02: f64c 41cd    	movw	r1, #0xcccd
700a0d06: f6cc 41cc    	movt	r1, #0xcccc
700a0d0a: fba0 1001    	umull	r1, r0, r0, r1
700a0d0e: 08c0         	lsrs	r0, r0, #0x3
700a0d10: 900d         	str	r0, [sp, #0x34]
700a0d12: b908         	cbnz	r0, 0x700a0d18 <_ftoa+0x408> @ imm = #0x2
700a0d14: e7ff         	b	0x700a0d16 <_ftoa+0x406> @ imm = #-0x2
700a0d16: e000         	b	0x700a0d1a <_ftoa+0x40a> @ imm = #0x0
700a0d18: e79c         	b	0x700a0c54 <_ftoa+0x344> @ imm = #-0xc8
700a0d1a: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0d1e: 0700         	lsls	r0, r0, #0x1c
700a0d20: 2800         	cmp	r0, #0x0
700a0d22: d50a         	bpl	0x700a0d3a <_ftoa+0x42a> @ imm = #0x14
700a0d24: e7ff         	b	0x700a0d26 <_ftoa+0x416> @ imm = #-0x2
700a0d26: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d2a: 06c0         	lsls	r0, r0, #0x1b
700a0d2c: 2800         	cmp	r0, #0x0
700a0d2e: d404         	bmi	0x700a0d3a <_ftoa+0x42a> @ imm = #0x8
700a0d30: e7ff         	b	0x700a0d32 <_ftoa+0x422> @ imm = #-0x2
700a0d32: 980b         	ldr	r0, [sp, #0x2c]
700a0d34: b108         	cbz	r0, 0x700a0d3a <_ftoa+0x42a> @ imm = #0x2
700a0d36: e7ff         	b	0x700a0d38 <_ftoa+0x428> @ imm = #-0x2
700a0d38: e01a         	b	0x700a0d70 <_ftoa+0x460> @ imm = #0x34
700a0d3a: e7ff         	b	0x700a0d3c <_ftoa+0x42c> @ imm = #-0x2
700a0d3c: 9915         	ldr	r1, [sp, #0x54]
700a0d3e: 2000         	movs	r0, #0x0
700a0d40: 291f         	cmp	r1, #0x1f
700a0d42: 9006         	str	r0, [sp, #0x18]
700a0d44: d808         	bhi	0x700a0d58 <_ftoa+0x448> @ imm = #0x10
700a0d46: e7ff         	b	0x700a0d48 <_ftoa+0x438> @ imm = #-0x2
700a0d48: 980c         	ldr	r0, [sp, #0x30]
700a0d4a: 1e41         	subs	r1, r0, #0x1
700a0d4c: 910c         	str	r1, [sp, #0x30]
700a0d4e: 2800         	cmp	r0, #0x0
700a0d50: bf18         	it	ne
700a0d52: 2001         	movne	r0, #0x1
700a0d54: 9006         	str	r0, [sp, #0x18]
700a0d56: e7ff         	b	0x700a0d58 <_ftoa+0x448> @ imm = #-0x2
700a0d58: 9806         	ldr	r0, [sp, #0x18]
700a0d5a: 07c0         	lsls	r0, r0, #0x1f
700a0d5c: b138         	cbz	r0, 0x700a0d6e <_ftoa+0x45e> @ imm = #0xe
700a0d5e: e7ff         	b	0x700a0d60 <_ftoa+0x450> @ imm = #-0x2
700a0d60: 9a15         	ldr	r2, [sp, #0x54]
700a0d62: 1c50         	adds	r0, r2, #0x1
700a0d64: 9015         	str	r0, [sp, #0x54]
700a0d66: a916         	add	r1, sp, #0x58
700a0d68: 2030         	movs	r0, #0x30
700a0d6a: 5488         	strb	r0, [r1, r2]
700a0d6c: e7e6         	b	0x700a0d3c <_ftoa+0x42c> @ imm = #-0x34
700a0d6e: e7ff         	b	0x700a0d70 <_ftoa+0x460> @ imm = #-0x2
700a0d70: 9815         	ldr	r0, [sp, #0x54]
700a0d72: 281f         	cmp	r0, #0x1f
700a0d74: d818         	bhi	0x700a0da8 <_ftoa+0x498> @ imm = #0x30
700a0d76: e7ff         	b	0x700a0d78 <_ftoa+0x468> @ imm = #-0x2
700a0d78: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a0d7c: 0700         	lsls	r0, r0, #0x1c
700a0d7e: 2800         	cmp	r0, #0x0
700a0d80: d50a         	bpl	0x700a0d98 <_ftoa+0x488> @ imm = #0x14
700a0d82: e7ff         	b	0x700a0d84 <_ftoa+0x474> @ imm = #-0x2
700a0d84: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0d88: 06c0         	lsls	r0, r0, #0x1b
700a0d8a: 2800         	cmp	r0, #0x0
700a0d8c: d404         	bmi	0x700a0d98 <_ftoa+0x488> @ imm = #0x8
700a0d8e: e7ff         	b	0x700a0d90 <_ftoa+0x480> @ imm = #-0x2
700a0d90: 980b         	ldr	r0, [sp, #0x2c]
700a0d92: b108         	cbz	r0, 0x700a0d98 <_ftoa+0x488> @ imm = #0x2
700a0d94: e7ff         	b	0x700a0d96 <_ftoa+0x486> @ imm = #-0x2
700a0d96: e006         	b	0x700a0da6 <_ftoa+0x496> @ imm = #0xc
700a0d98: 9a15         	ldr	r2, [sp, #0x54]
700a0d9a: 1c50         	adds	r0, r2, #0x1
700a0d9c: 9015         	str	r0, [sp, #0x54]
700a0d9e: a916         	add	r1, sp, #0x58
700a0da0: 202e         	movs	r0, #0x2e
700a0da2: 5488         	strb	r0, [r1, r2]
700a0da4: e7ff         	b	0x700a0da6 <_ftoa+0x496> @ imm = #-0x2
700a0da6: e7ff         	b	0x700a0da8 <_ftoa+0x498> @ imm = #-0x2
700a0da8: e7ff         	b	0x700a0daa <_ftoa+0x49a> @ imm = #-0x2
700a0daa: e7ff         	b	0x700a0dac <_ftoa+0x49c> @ imm = #-0x2
700a0dac: 9815         	ldr	r0, [sp, #0x54]
700a0dae: 281f         	cmp	r0, #0x1f
700a0db0: d820         	bhi	0x700a0df4 <_ftoa+0x4e4> @ imm = #0x40
700a0db2: e7ff         	b	0x700a0db4 <_ftoa+0x4a4> @ imm = #-0x2
700a0db4: 9810         	ldr	r0, [sp, #0x40]
700a0db6: f246 6167    	movw	r1, #0x6667
700a0dba: f2c6 6166    	movt	r1, #0x6666
700a0dbe: fb50 f301    	smmul	r3, r0, r1
700a0dc2: 089a         	lsrs	r2, r3, #0x2
700a0dc4: eb02 72d3    	add.w	r2, r2, r3, lsr #31
700a0dc8: eb02 0282    	add.w	r2, r2, r2, lsl #2
700a0dcc: eba0 0042    	sub.w	r0, r0, r2, lsl #1
700a0dd0: 3030         	adds	r0, #0x30
700a0dd2: 9b15         	ldr	r3, [sp, #0x54]
700a0dd4: 1c5a         	adds	r2, r3, #0x1
700a0dd6: 9215         	str	r2, [sp, #0x54]
700a0dd8: aa16         	add	r2, sp, #0x58
700a0dda: 54d0         	strb	r0, [r2, r3]
700a0ddc: 9810         	ldr	r0, [sp, #0x40]
700a0dde: fb50 f101    	smmul	r1, r0, r1
700a0de2: ea4f 00a1    	asr.w	r0, r1, #0x2
700a0de6: eb00 70d1    	add.w	r0, r0, r1, lsr #31
700a0dea: 9010         	str	r0, [sp, #0x40]
700a0dec: b908         	cbnz	r0, 0x700a0df2 <_ftoa+0x4e2> @ imm = #0x2
700a0dee: e7ff         	b	0x700a0df0 <_ftoa+0x4e0> @ imm = #-0x2
700a0df0: e000         	b	0x700a0df4 <_ftoa+0x4e4> @ imm = #0x0
700a0df2: e7db         	b	0x700a0dac <_ftoa+0x49c> @ imm = #-0x4a
700a0df4: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0df8: 0780         	lsls	r0, r0, #0x1e
700a0dfa: 2800         	cmp	r0, #0x0
700a0dfc: d432         	bmi	0x700a0e64 <_ftoa+0x554> @ imm = #0x64
700a0dfe: e7ff         	b	0x700a0e00 <_ftoa+0x4f0> @ imm = #-0x2
700a0e00: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e04: 07c0         	lsls	r0, r0, #0x1f
700a0e06: b368         	cbz	r0, 0x700a0e64 <_ftoa+0x554> @ imm = #0x5a
700a0e08: e7ff         	b	0x700a0e0a <_ftoa+0x4fa> @ imm = #-0x2
700a0e0a: 982b         	ldr	r0, [sp, #0xac]
700a0e0c: b178         	cbz	r0, 0x700a0e2e <_ftoa+0x51e> @ imm = #0x1e
700a0e0e: e7ff         	b	0x700a0e10 <_ftoa+0x500> @ imm = #-0x2
700a0e10: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a0e14: 07c0         	lsls	r0, r0, #0x1f
700a0e16: b930         	cbnz	r0, 0x700a0e26 <_ftoa+0x516> @ imm = #0xc
700a0e18: e7ff         	b	0x700a0e1a <_ftoa+0x50a> @ imm = #-0x2
700a0e1a: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e1e: f010 0f0c    	tst.w	r0, #0xc
700a0e22: d004         	beq	0x700a0e2e <_ftoa+0x51e> @ imm = #0x8
700a0e24: e7ff         	b	0x700a0e26 <_ftoa+0x516> @ imm = #-0x2
700a0e26: 982b         	ldr	r0, [sp, #0xac]
700a0e28: 3801         	subs	r0, #0x1
700a0e2a: 902b         	str	r0, [sp, #0xac]
700a0e2c: e7ff         	b	0x700a0e2e <_ftoa+0x51e> @ imm = #-0x2
700a0e2e: e7ff         	b	0x700a0e30 <_ftoa+0x520> @ imm = #-0x2
700a0e30: 9915         	ldr	r1, [sp, #0x54]
700a0e32: 9a2b         	ldr	r2, [sp, #0xac]
700a0e34: 2000         	movs	r0, #0x0
700a0e36: 4291         	cmp	r1, r2
700a0e38: 9005         	str	r0, [sp, #0x14]
700a0e3a: d207         	bhs	0x700a0e4c <_ftoa+0x53c> @ imm = #0xe
700a0e3c: e7ff         	b	0x700a0e3e <_ftoa+0x52e> @ imm = #-0x2
700a0e3e: 9915         	ldr	r1, [sp, #0x54]
700a0e40: 2000         	movs	r0, #0x0
700a0e42: 2920         	cmp	r1, #0x20
700a0e44: bf38         	it	lo
700a0e46: 2001         	movlo	r0, #0x1
700a0e48: 9005         	str	r0, [sp, #0x14]
700a0e4a: e7ff         	b	0x700a0e4c <_ftoa+0x53c> @ imm = #-0x2
700a0e4c: 9805         	ldr	r0, [sp, #0x14]
700a0e4e: 07c0         	lsls	r0, r0, #0x1f
700a0e50: b138         	cbz	r0, 0x700a0e62 <_ftoa+0x552> @ imm = #0xe
700a0e52: e7ff         	b	0x700a0e54 <_ftoa+0x544> @ imm = #-0x2
700a0e54: 9a15         	ldr	r2, [sp, #0x54]
700a0e56: 1c50         	adds	r0, r2, #0x1
700a0e58: 9015         	str	r0, [sp, #0x54]
700a0e5a: a916         	add	r1, sp, #0x58
700a0e5c: 2030         	movs	r0, #0x30
700a0e5e: 5488         	strb	r0, [r1, r2]
700a0e60: e7e6         	b	0x700a0e30 <_ftoa+0x520> @ imm = #-0x34
700a0e62: e7ff         	b	0x700a0e64 <_ftoa+0x554> @ imm = #-0x2
700a0e64: 9815         	ldr	r0, [sp, #0x54]
700a0e66: 281f         	cmp	r0, #0x1f
700a0e68: d829         	bhi	0x700a0ebe <_ftoa+0x5ae> @ imm = #0x52
700a0e6a: e7ff         	b	0x700a0e6c <_ftoa+0x55c> @ imm = #-0x2
700a0e6c: f89d 0047    	ldrb.w	r0, [sp, #0x47]
700a0e70: 07c0         	lsls	r0, r0, #0x1f
700a0e72: b138         	cbz	r0, 0x700a0e84 <_ftoa+0x574> @ imm = #0xe
700a0e74: e7ff         	b	0x700a0e76 <_ftoa+0x566> @ imm = #-0x2
700a0e76: 9a15         	ldr	r2, [sp, #0x54]
700a0e78: 1c50         	adds	r0, r2, #0x1
700a0e7a: 9015         	str	r0, [sp, #0x54]
700a0e7c: a916         	add	r1, sp, #0x58
700a0e7e: 202d         	movs	r0, #0x2d
700a0e80: 5488         	strb	r0, [r1, r2]
700a0e82: e01b         	b	0x700a0ebc <_ftoa+0x5ac> @ imm = #0x36
700a0e84: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0e88: 0740         	lsls	r0, r0, #0x1d
700a0e8a: 2800         	cmp	r0, #0x0
700a0e8c: d507         	bpl	0x700a0e9e <_ftoa+0x58e> @ imm = #0xe
700a0e8e: e7ff         	b	0x700a0e90 <_ftoa+0x580> @ imm = #-0x2
700a0e90: 9a15         	ldr	r2, [sp, #0x54]
700a0e92: 1c50         	adds	r0, r2, #0x1
700a0e94: 9015         	str	r0, [sp, #0x54]
700a0e96: a916         	add	r1, sp, #0x58
700a0e98: 202b         	movs	r0, #0x2b
700a0e9a: 5488         	strb	r0, [r1, r2]
700a0e9c: e00d         	b	0x700a0eba <_ftoa+0x5aa> @ imm = #0x1a
700a0e9e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a0ea2: 0700         	lsls	r0, r0, #0x1c
700a0ea4: 2800         	cmp	r0, #0x0
700a0ea6: d507         	bpl	0x700a0eb8 <_ftoa+0x5a8> @ imm = #0xe
700a0ea8: e7ff         	b	0x700a0eaa <_ftoa+0x59a> @ imm = #-0x2
700a0eaa: 9a15         	ldr	r2, [sp, #0x54]
700a0eac: 1c50         	adds	r0, r2, #0x1
700a0eae: 9015         	str	r0, [sp, #0x54]
700a0eb0: a916         	add	r1, sp, #0x58
700a0eb2: 2020         	movs	r0, #0x20
700a0eb4: 5488         	strb	r0, [r1, r2]
700a0eb6: e7ff         	b	0x700a0eb8 <_ftoa+0x5a8> @ imm = #-0x2
700a0eb8: e7ff         	b	0x700a0eba <_ftoa+0x5aa> @ imm = #-0x2
700a0eba: e7ff         	b	0x700a0ebc <_ftoa+0x5ac> @ imm = #-0x2
700a0ebc: e7ff         	b	0x700a0ebe <_ftoa+0x5ae> @ imm = #-0x2
700a0ebe: 9824         	ldr	r0, [sp, #0x90]
700a0ec0: 9923         	ldr	r1, [sp, #0x8c]
700a0ec2: 9a22         	ldr	r2, [sp, #0x88]
700a0ec4: 9b21         	ldr	r3, [sp, #0x84]
700a0ec6: f8dd c054    	ldr.w	r12, [sp, #0x54]
700a0eca: 9c2b         	ldr	r4, [sp, #0xac]
700a0ecc: 9d2c         	ldr	r5, [sp, #0xb0]
700a0ece: 46ee         	mov	lr, sp
700a0ed0: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0ed4: f8ce 4008    	str.w	r4, [lr, #0x8]
700a0ed8: f8ce c004    	str.w	r12, [lr, #0x4]
700a0edc: f10d 0c58    	add.w	r12, sp, #0x58
700a0ee0: f8ce c000    	str.w	r12, [lr]
700a0ee4: f00d f914    	bl	0x700ae110 <_out_rev>   @ imm = #0xd228
700a0ee8: 9025         	str	r0, [sp, #0x94]
700a0eea: e7ff         	b	0x700a0eec <_ftoa+0x5dc> @ imm = #-0x2
700a0eec: 9825         	ldr	r0, [sp, #0x94]
700a0eee: b026         	add	sp, #0x98
700a0ef0: bd70         	pop	{r4, r5, r6, pc}
700a0ef2: 0000         	movs	r0, r0

700a0ef4 <__aeabi_memclr8>:
700a0ef4: e1a02001     	mov	r2, r1
700a0ef8: e3b01000     	movs	r1, #0
700a0efc: ea005159     	b	0x700b5468 <TI_memset_small> @ imm = #0x14564

700a0f00 <_etoa>:
700a0f00: b570         	push	{r4, r5, r6, lr}
700a0f02: b0a8         	sub	sp, #0xa0
700a0f04: f8dd c0b8    	ldr.w	r12, [sp, #0xb8]
700a0f08: f8dd c0b4    	ldr.w	r12, [sp, #0xb4]
700a0f0c: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0f10: 9026         	str	r0, [sp, #0x98]
700a0f12: 9125         	str	r1, [sp, #0x94]
700a0f14: 9224         	str	r2, [sp, #0x90]
700a0f16: 9323         	str	r3, [sp, #0x8c]
700a0f18: ed8d 0b20    	vstr	d0, [sp, #128]
700a0f1c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f20: eeb4 0b40    	vcmp.f64	d0, d0
700a0f24: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f28: d623         	bvs	0x700a0f72 <_etoa+0x72> @ imm = #0x46
700a0f2a: e7ff         	b	0x700a0f2c <_etoa+0x2c> @ imm = #-0x2
700a0f2c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f30: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1298 <_etoa+0x398>
700a0f34: eeb4 0b41    	vcmp.f64	d0, d1
700a0f38: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f3c: dc19         	bgt	0x700a0f72 <_etoa+0x72> @ imm = #0x32
700a0f3e: e7ff         	b	0x700a0f40 <_etoa+0x40> @ imm = #-0x2
700a0f40: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f44: ed9f 1bd6    	vldr	d1, [pc, #856]          @ 0x700a12a0 <_etoa+0x3a0>
700a0f48: eeb4 0b41    	vcmp.f64	d0, d1
700a0f4c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f50: d40f         	bmi	0x700a0f72 <_etoa+0x72> @ imm = #0x1e
700a0f52: e7ff         	b	0x700a0f54 <_etoa+0x54> @ imm = #-0x2
700a0f54: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f58: eeb5 0b40    	vcmp.f64	d0, #0
700a0f5c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0f60: d11c         	bne	0x700a0f9c <_etoa+0x9c> @ imm = #0x38
700a0f62: e7ff         	b	0x700a0f64 <_etoa+0x64> @ imm = #-0x2
700a0f64: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0f68: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a0f6c: 2800         	cmp	r0, #0x0
700a0f6e: d515         	bpl	0x700a0f9c <_etoa+0x9c> @ imm = #0x2a
700a0f70: e7ff         	b	0x700a0f72 <_etoa+0x72> @ imm = #-0x2
700a0f72: 9826         	ldr	r0, [sp, #0x98]
700a0f74: 9925         	ldr	r1, [sp, #0x94]
700a0f76: 9a24         	ldr	r2, [sp, #0x90]
700a0f78: 9b23         	ldr	r3, [sp, #0x8c]
700a0f7a: ed9d 0b20    	vldr	d0, [sp, #128]
700a0f7e: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0f82: 9c2d         	ldr	r4, [sp, #0xb4]
700a0f84: 9d2e         	ldr	r5, [sp, #0xb8]
700a0f86: 46ee         	mov	lr, sp
700a0f88: f8ce 5008    	str.w	r5, [lr, #0x8]
700a0f8c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0f90: f8ce c000    	str.w	r12, [lr]
700a0f94: f7ff fcbc    	bl	0x700a0910 <_ftoa>      @ imm = #-0x688
700a0f98: 9027         	str	r0, [sp, #0x9c]
700a0f9a: e1e4         	b	0x700a1366 <_etoa+0x466> @ imm = #0x3c8
700a0f9c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0fa0: f04f 0000    	mov.w	r0, #0x0
700a0fa4: eeb5 0b40    	vcmp.f64	d0, #0
700a0fa8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0fac: bf48         	it	mi
700a0fae: 2001         	movmi	r0, #0x1
700a0fb0: f88d 007f    	strb.w	r0, [sp, #0x7f]
700a0fb4: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a0fb8: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a0fbc: b138         	cbz	r0, 0x700a0fce <_etoa+0xce> @ imm = #0xe
700a0fbe: e7ff         	b	0x700a0fc0 <_etoa+0xc0> @ imm = #-0x2
700a0fc0: ed9d 0b20    	vldr	d0, [sp, #128]
700a0fc4: eeb1 0b40    	vneg.f64	d0, d0
700a0fc8: ed8d 0b20    	vstr	d0, [sp, #128]
700a0fcc: e7ff         	b	0x700a0fce <_etoa+0xce> @ imm = #-0x2
700a0fce: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0fd2: 0740         	lsls	r0, r0, #0x1d
700a0fd4: 2800         	cmp	r0, #0x0
700a0fd6: d403         	bmi	0x700a0fe0 <_etoa+0xe0> @ imm = #0x6
700a0fd8: e7ff         	b	0x700a0fda <_etoa+0xda> @ imm = #-0x2
700a0fda: 2006         	movs	r0, #0x6
700a0fdc: 902c         	str	r0, [sp, #0xb0]
700a0fde: e7ff         	b	0x700a0fe0 <_etoa+0xe0> @ imm = #-0x2
700a0fe0: ed9d 0b20    	vldr	d0, [sp, #128]
700a0fe4: ed8d 0b1c    	vstr	d0, [sp, #112]
700a0fe8: 981d         	ldr	r0, [sp, #0x74]
700a0fea: f3c0 500a    	ubfx	r0, r0, #0x14, #0xb
700a0fee: f2a0 30ff    	subw	r0, r0, #0x3ff
700a0ff2: 901b         	str	r0, [sp, #0x6c]
700a0ff4: 981d         	ldr	r0, [sp, #0x74]
700a0ff6: f240 31ff    	movw	r1, #0x3ff
700a0ffa: f361 501f    	bfi	r0, r1, #20, #12
700a0ffe: 901d         	str	r0, [sp, #0x74]
700a1000: ed9d 0a1b    	vldr	s0, [sp, #108]
700a1004: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1008: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1370 <_etoa+0x470>
700a100c: ee20 0b01    	vmul.f64	d0, d0, d1
700a1010: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a1378 <_etoa+0x478>
700a1014: ee30 1b01    	vadd.f64	d1, d0, d1
700a1018: ed9d 0b1c    	vldr	d0, [sp, #112]
700a101c: eebf 2b08    	vmov.f64	d2, #-1.500000e+00
700a1020: ee30 0b02    	vadd.f64	d0, d0, d2
700a1024: ed9f 2bd6    	vldr	d2, [pc, #856]          @ 0x700a1380 <_etoa+0x480>
700a1028: ee20 0b02    	vmul.f64	d0, d0, d2
700a102c: ee30 0b01    	vadd.f64	d0, d0, d1
700a1030: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a1034: ed8d 0a1a    	vstr	s0, [sp, #104]
700a1038: ed9d 0a1a    	vldr	s0, [sp, #104]
700a103c: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1040: ed9f 1bd1    	vldr	d1, [pc, #836]          @ 0x700a1388 <_etoa+0x488>
700a1044: ee20 0b01    	vmul.f64	d0, d0, d1
700a1048: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a104c: ee30 0b01    	vadd.f64	d0, d0, d1
700a1050: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a1054: ed8d 0a1b    	vstr	s0, [sp, #108]
700a1058: ed9d 0a1a    	vldr	s0, [sp, #104]
700a105c: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a1060: ed9d 1a1b    	vldr	s2, [sp, #108]
700a1064: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a1068: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1390 <_etoa+0x490>
700a106c: ee21 1b02    	vmul.f64	d1, d1, d2
700a1070: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a1398 <_etoa+0x498>
700a1074: ee20 0b02    	vmul.f64	d0, d0, d2
700a1078: ee30 0b01    	vadd.f64	d0, d0, d1
700a107c: ed8d 0b18    	vstr	d0, [sp, #96]
700a1080: ed9d 0b18    	vldr	d0, [sp, #96]
700a1084: ee20 0b00    	vmul.f64	d0, d0, d0
700a1088: ed8d 0b16    	vstr	d0, [sp, #88]
700a108c: 991b         	ldr	r1, [sp, #0x6c]
700a108e: 2000         	movs	r0, #0x0
700a1090: f6c3 70f0    	movt	r0, #0x3ff0
700a1094: eb00 5001    	add.w	r0, r0, r1, lsl #20
700a1098: 2100         	movs	r1, #0x0
700a109a: 911c         	str	r1, [sp, #0x70]
700a109c: 901d         	str	r0, [sp, #0x74]
700a109e: ed9d 2b18    	vldr	d2, [sp, #96]
700a10a2: ee32 0b02    	vadd.f64	d0, d2, d2
700a10a6: eeb0 1b00    	vmov.f64	d1, #2.000000e+00
700a10aa: ee31 1b42    	vsub.f64	d1, d1, d2
700a10ae: ed9d 2b16    	vldr	d2, [sp, #88]
700a10b2: eeb2 3b0c    	vmov.f64	d3, #1.400000e+01
700a10b6: ee82 3b03    	vdiv.f64	d3, d2, d3
700a10ba: eeb2 4b04    	vmov.f64	d4, #1.000000e+01
700a10be: ee33 3b04    	vadd.f64	d3, d3, d4
700a10c2: ee82 3b03    	vdiv.f64	d3, d2, d3
700a10c6: eeb1 4b08    	vmov.f64	d4, #6.000000e+00
700a10ca: ee33 3b04    	vadd.f64	d3, d3, d4
700a10ce: ee82 2b03    	vdiv.f64	d2, d2, d3
700a10d2: ee31 1b02    	vadd.f64	d1, d1, d2
700a10d6: ee80 0b01    	vdiv.f64	d0, d0, d1
700a10da: eeb7 1b00    	vmov.f64	d1, #1.000000e+00
700a10de: ee30 1b01    	vadd.f64	d1, d0, d1
700a10e2: ed9d 0b1c    	vldr	d0, [sp, #112]
700a10e6: ee20 0b01    	vmul.f64	d0, d0, d1
700a10ea: ed8d 0b1c    	vstr	d0, [sp, #112]
700a10ee: ed9d 0b20    	vldr	d0, [sp, #128]
700a10f2: ed9d 1b1c    	vldr	d1, [sp, #112]
700a10f6: eeb4 0b41    	vcmp.f64	d0, d1
700a10fa: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a10fe: d50c         	bpl	0x700a111a <_etoa+0x21a> @ imm = #0x18
700a1100: e7ff         	b	0x700a1102 <_etoa+0x202> @ imm = #-0x2
700a1102: 981a         	ldr	r0, [sp, #0x68]
700a1104: 3801         	subs	r0, #0x1
700a1106: 901a         	str	r0, [sp, #0x68]
700a1108: ed9d 0b1c    	vldr	d0, [sp, #112]
700a110c: eeb2 1b04    	vmov.f64	d1, #1.000000e+01
700a1110: ee80 0b01    	vdiv.f64	d0, d0, d1
700a1114: ed8d 0b1c    	vstr	d0, [sp, #112]
700a1118: e7ff         	b	0x700a111a <_etoa+0x21a> @ imm = #-0x2
700a111a: ed9d 0b20    	vldr	d0, [sp, #128]
700a111e: eeb5 0b40    	vcmp.f64	d0, #0
700a1122: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a1126: d104         	bne	0x700a1132 <_etoa+0x232> @ imm = #0x8
700a1128: e7ff         	b	0x700a112a <_etoa+0x22a> @ imm = #-0x2
700a112a: f04f 0000    	mov.w	r0, #0x0
700a112e: 901a         	str	r0, [sp, #0x68]
700a1130: e7ff         	b	0x700a1132 <_etoa+0x232> @ imm = #-0x2
700a1132: 991a         	ldr	r1, [sp, #0x68]
700a1134: f04f 0000    	mov.w	r0, #0x0
700a1138: 2963         	cmp	r1, #0x63
700a113a: 9012         	str	r0, [sp, #0x48]
700a113c: dc08         	bgt	0x700a1150 <_etoa+0x250> @ imm = #0x10
700a113e: e7ff         	b	0x700a1140 <_etoa+0x240> @ imm = #-0x2
700a1140: 991a         	ldr	r1, [sp, #0x68]
700a1142: 2000         	movs	r0, #0x0
700a1144: f111 0f64    	cmn.w	r1, #0x64
700a1148: bfc8         	it	gt
700a114a: 2001         	movgt	r0, #0x1
700a114c: 9012         	str	r0, [sp, #0x48]
700a114e: e7ff         	b	0x700a1150 <_etoa+0x250> @ imm = #-0x2
700a1150: 9812         	ldr	r0, [sp, #0x48]
700a1152: 07c1         	lsls	r1, r0, #0x1f
700a1154: 2005         	movs	r0, #0x5
700a1156: 2900         	cmp	r1, #0x0
700a1158: bf18         	it	ne
700a115a: 2004         	movne	r0, #0x4
700a115c: 9015         	str	r0, [sp, #0x54]
700a115e: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a1162: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a1166: 2800         	cmp	r0, #0x0
700a1168: d539         	bpl	0x700a11de <_etoa+0x2de> @ imm = #0x72
700a116a: e7ff         	b	0x700a116c <_etoa+0x26c> @ imm = #-0x2
700a116c: ed9d 0b20    	vldr	d0, [sp, #128]
700a1170: ed9f 1b8b    	vldr	d1, [pc, #556]          @ 0x700a13a0 <_etoa+0x4a0>
700a1174: eeb4 0b41    	vcmp.f64	d0, d1
700a1178: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a117c: db20         	blt	0x700a11c0 <_etoa+0x2c0> @ imm = #0x40
700a117e: e7ff         	b	0x700a1180 <_etoa+0x280> @ imm = #-0x2
700a1180: ed9d 0b20    	vldr	d0, [sp, #128]
700a1184: ed9f 1b88    	vldr	d1, [pc, #544]          @ 0x700a13a8 <_etoa+0x4a8>
700a1188: eeb4 0b41    	vcmp.f64	d0, d1
700a118c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a1190: d516         	bpl	0x700a11c0 <_etoa+0x2c0> @ imm = #0x2c
700a1192: e7ff         	b	0x700a1194 <_etoa+0x294> @ imm = #-0x2
700a1194: 982c         	ldr	r0, [sp, #0xb0]
700a1196: 991a         	ldr	r1, [sp, #0x68]
700a1198: 4288         	cmp	r0, r1
700a119a: dd06         	ble	0x700a11aa <_etoa+0x2aa> @ imm = #0xc
700a119c: e7ff         	b	0x700a119e <_etoa+0x29e> @ imm = #-0x2
700a119e: 992c         	ldr	r1, [sp, #0xb0]
700a11a0: 981a         	ldr	r0, [sp, #0x68]
700a11a2: 43c0         	mvns	r0, r0
700a11a4: 4408         	add	r0, r1
700a11a6: 902c         	str	r0, [sp, #0xb0]
700a11a8: e002         	b	0x700a11b0 <_etoa+0x2b0> @ imm = #0x4
700a11aa: 2000         	movs	r0, #0x0
700a11ac: 902c         	str	r0, [sp, #0xb0]
700a11ae: e7ff         	b	0x700a11b0 <_etoa+0x2b0> @ imm = #-0x2
700a11b0: 982e         	ldr	r0, [sp, #0xb8]
700a11b2: f440 6080    	orr	r0, r0, #0x400
700a11b6: 902e         	str	r0, [sp, #0xb8]
700a11b8: 2000         	movs	r0, #0x0
700a11ba: 9015         	str	r0, [sp, #0x54]
700a11bc: 901a         	str	r0, [sp, #0x68]
700a11be: e00d         	b	0x700a11dc <_etoa+0x2dc> @ imm = #0x1a
700a11c0: 982c         	ldr	r0, [sp, #0xb0]
700a11c2: b150         	cbz	r0, 0x700a11da <_etoa+0x2da> @ imm = #0x14
700a11c4: e7ff         	b	0x700a11c6 <_etoa+0x2c6> @ imm = #-0x2
700a11c6: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a11ca: 0740         	lsls	r0, r0, #0x1d
700a11cc: 2800         	cmp	r0, #0x0
700a11ce: d504         	bpl	0x700a11da <_etoa+0x2da> @ imm = #0x8
700a11d0: e7ff         	b	0x700a11d2 <_etoa+0x2d2> @ imm = #-0x2
700a11d2: 982c         	ldr	r0, [sp, #0xb0]
700a11d4: 3801         	subs	r0, #0x1
700a11d6: 902c         	str	r0, [sp, #0xb0]
700a11d8: e7ff         	b	0x700a11da <_etoa+0x2da> @ imm = #-0x2
700a11da: e7ff         	b	0x700a11dc <_etoa+0x2dc> @ imm = #-0x2
700a11dc: e7ff         	b	0x700a11de <_etoa+0x2de> @ imm = #-0x2
700a11de: 982d         	ldr	r0, [sp, #0xb4]
700a11e0: 9014         	str	r0, [sp, #0x50]
700a11e2: 982d         	ldr	r0, [sp, #0xb4]
700a11e4: 9915         	ldr	r1, [sp, #0x54]
700a11e6: 4288         	cmp	r0, r1
700a11e8: d905         	bls	0x700a11f6 <_etoa+0x2f6> @ imm = #0xa
700a11ea: e7ff         	b	0x700a11ec <_etoa+0x2ec> @ imm = #-0x2
700a11ec: 9915         	ldr	r1, [sp, #0x54]
700a11ee: 9814         	ldr	r0, [sp, #0x50]
700a11f0: 1a40         	subs	r0, r0, r1
700a11f2: 9014         	str	r0, [sp, #0x50]
700a11f4: e002         	b	0x700a11fc <_etoa+0x2fc> @ imm = #0x4
700a11f6: 2000         	movs	r0, #0x0
700a11f8: 9014         	str	r0, [sp, #0x50]
700a11fa: e7ff         	b	0x700a11fc <_etoa+0x2fc> @ imm = #-0x2
700a11fc: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a1200: 0780         	lsls	r0, r0, #0x1e
700a1202: 2800         	cmp	r0, #0x0
700a1204: d506         	bpl	0x700a1214 <_etoa+0x314> @ imm = #0xc
700a1206: e7ff         	b	0x700a1208 <_etoa+0x308> @ imm = #-0x2
700a1208: 9815         	ldr	r0, [sp, #0x54]
700a120a: b118         	cbz	r0, 0x700a1214 <_etoa+0x314> @ imm = #0x6
700a120c: e7ff         	b	0x700a120e <_etoa+0x30e> @ imm = #-0x2
700a120e: 2000         	movs	r0, #0x0
700a1210: 9014         	str	r0, [sp, #0x50]
700a1212: e7ff         	b	0x700a1214 <_etoa+0x314> @ imm = #-0x2
700a1214: 981a         	ldr	r0, [sp, #0x68]
700a1216: b148         	cbz	r0, 0x700a122c <_etoa+0x32c> @ imm = #0x12
700a1218: e7ff         	b	0x700a121a <_etoa+0x31a> @ imm = #-0x2
700a121a: ed9d 1b1c    	vldr	d1, [sp, #112]
700a121e: ed9d 0b20    	vldr	d0, [sp, #128]
700a1222: ee80 0b01    	vdiv.f64	d0, d0, d1
700a1226: ed8d 0b20    	vstr	d0, [sp, #128]
700a122a: e7ff         	b	0x700a122c <_etoa+0x32c> @ imm = #-0x2
700a122c: 9824         	ldr	r0, [sp, #0x90]
700a122e: 9013         	str	r0, [sp, #0x4c]
700a1230: 9826         	ldr	r0, [sp, #0x98]
700a1232: 900e         	str	r0, [sp, #0x38]
700a1234: 9825         	ldr	r0, [sp, #0x94]
700a1236: 900f         	str	r0, [sp, #0x3c]
700a1238: 9824         	ldr	r0, [sp, #0x90]
700a123a: 9010         	str	r0, [sp, #0x40]
700a123c: 9823         	ldr	r0, [sp, #0x8c]
700a123e: 9011         	str	r0, [sp, #0x44]
700a1240: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a1244: 07c0         	lsls	r0, r0, #0x1f
700a1246: b138         	cbz	r0, 0x700a1258 <_etoa+0x358> @ imm = #0xe
700a1248: e7ff         	b	0x700a124a <_etoa+0x34a> @ imm = #-0x2
700a124a: ed9d 0b20    	vldr	d0, [sp, #128]
700a124e: eeb1 0b40    	vneg.f64	d0, d0
700a1252: ed8d 0b0c    	vstr	d0, [sp, #48]
700a1256: e004         	b	0x700a1262 <_etoa+0x362> @ imm = #0x8
700a1258: ed9d 0b20    	vldr	d0, [sp, #128]
700a125c: ed8d 0b0c    	vstr	d0, [sp, #48]
700a1260: e7ff         	b	0x700a1262 <_etoa+0x362> @ imm = #-0x2
700a1262: 9b11         	ldr	r3, [sp, #0x44]
700a1264: 9a10         	ldr	r2, [sp, #0x40]
700a1266: 990f         	ldr	r1, [sp, #0x3c]
700a1268: 980e         	ldr	r0, [sp, #0x38]
700a126a: ed9d 0b0c    	vldr	d0, [sp, #48]
700a126e: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a1272: 9c14         	ldr	r4, [sp, #0x50]
700a1274: 9d2e         	ldr	r5, [sp, #0xb8]
700a1276: 46ee         	mov	lr, sp
700a1278: f8ce 5008    	str.w	r5, [lr, #0x8]
700a127c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1280: f8ce c000    	str.w	r12, [lr]
700a1284: f7ff fb44    	bl	0x700a0910 <_ftoa>      @ imm = #-0x978
700a1288: 9024         	str	r0, [sp, #0x90]
700a128a: 9815         	ldr	r0, [sp, #0x54]
700a128c: 2800         	cmp	r0, #0x0
700a128e: d067         	beq	0x700a1360 <_etoa+0x460> @ imm = #0xce
700a1290: e00a         	b	0x700a12a8 <_etoa+0x3a8> @ imm = #0x14
700a1292: bf00         	nop
700a1294: bf00         	nop
700a1296: bf00         	nop
700a1298: ff ff ff ff  	.word	0xffffffff
700a129c: ff ff ef 7f  	.word	0x7fefffff
700a12a0: ff ff ff ff  	.word	0xffffffff
700a12a4: ff ff ef ff  	.word	0xffefffff
700a12a8: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a12ac: 982e         	ldr	r0, [sp, #0xb8]
700a12ae: 0681         	lsls	r1, r0, #0x1a
700a12b0: 2065         	movs	r0, #0x65
700a12b2: 2900         	cmp	r1, #0x0
700a12b4: bf48         	it	mi
700a12b6: 2045         	movmi	r0, #0x45
700a12b8: 9925         	ldr	r1, [sp, #0x94]
700a12ba: 9a24         	ldr	r2, [sp, #0x90]
700a12bc: 1c53         	adds	r3, r2, #0x1
700a12be: 9324         	str	r3, [sp, #0x90]
700a12c0: 9b23         	ldr	r3, [sp, #0x8c]
700a12c2: 47e0         	blx	r12
700a12c4: 9826         	ldr	r0, [sp, #0x98]
700a12c6: 9008         	str	r0, [sp, #0x20]
700a12c8: 9825         	ldr	r0, [sp, #0x94]
700a12ca: 9009         	str	r0, [sp, #0x24]
700a12cc: 9824         	ldr	r0, [sp, #0x90]
700a12ce: 900a         	str	r0, [sp, #0x28]
700a12d0: 9823         	ldr	r0, [sp, #0x8c]
700a12d2: 900b         	str	r0, [sp, #0x2c]
700a12d4: 981a         	ldr	r0, [sp, #0x68]
700a12d6: f1b0 3fff    	cmp.w	r0, #0xffffffff
700a12da: dc04         	bgt	0x700a12e6 <_etoa+0x3e6> @ imm = #0x8
700a12dc: e7ff         	b	0x700a12de <_etoa+0x3de> @ imm = #-0x2
700a12de: 981a         	ldr	r0, [sp, #0x68]
700a12e0: 4240         	rsbs	r0, r0, #0
700a12e2: 9007         	str	r0, [sp, #0x1c]
700a12e4: e002         	b	0x700a12ec <_etoa+0x3ec> @ imm = #0x4
700a12e6: 981a         	ldr	r0, [sp, #0x68]
700a12e8: 9007         	str	r0, [sp, #0x1c]
700a12ea: e7ff         	b	0x700a12ec <_etoa+0x3ec> @ imm = #-0x2
700a12ec: 9b0b         	ldr	r3, [sp, #0x2c]
700a12ee: 9a0a         	ldr	r2, [sp, #0x28]
700a12f0: 9909         	ldr	r1, [sp, #0x24]
700a12f2: 9808         	ldr	r0, [sp, #0x20]
700a12f4: f8dd c01c    	ldr.w	r12, [sp, #0x1c]
700a12f8: 9c1a         	ldr	r4, [sp, #0x68]
700a12fa: f8dd e054    	ldr.w	lr, [sp, #0x54]
700a12fe: f1ae 0501    	sub.w	r5, lr, #0x1
700a1302: 46ee         	mov	lr, sp
700a1304: 2605         	movs	r6, #0x5
700a1306: f8ce 6014    	str.w	r6, [lr, #0x14]
700a130a: f8ce 5010    	str.w	r5, [lr, #0x10]
700a130e: 2500         	movs	r5, #0x0
700a1310: f8ce 500c    	str.w	r5, [lr, #0xc]
700a1314: 250a         	movs	r5, #0xa
700a1316: f8ce 5008    	str.w	r5, [lr, #0x8]
700a131a: ea4f 74d4    	lsr.w	r4, r4, #0x1f
700a131e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a1322: f8ce c000    	str.w	r12, [lr]
700a1326: f00a fc1b    	bl	0x700abb60 <_ntoa_long> @ imm = #0xa836
700a132a: 9024         	str	r0, [sp, #0x90]
700a132c: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a1330: 0780         	lsls	r0, r0, #0x1e
700a1332: 2800         	cmp	r0, #0x0
700a1334: d513         	bpl	0x700a135e <_etoa+0x45e> @ imm = #0x26
700a1336: e7ff         	b	0x700a1338 <_etoa+0x438> @ imm = #-0x2
700a1338: e7ff         	b	0x700a133a <_etoa+0x43a> @ imm = #-0x2
700a133a: 9824         	ldr	r0, [sp, #0x90]
700a133c: 9913         	ldr	r1, [sp, #0x4c]
700a133e: 1a40         	subs	r0, r0, r1
700a1340: 992d         	ldr	r1, [sp, #0xb4]
700a1342: 4288         	cmp	r0, r1
700a1344: d20a         	bhs	0x700a135c <_etoa+0x45c> @ imm = #0x14
700a1346: e7ff         	b	0x700a1348 <_etoa+0x448> @ imm = #-0x2
700a1348: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a134c: 9925         	ldr	r1, [sp, #0x94]
700a134e: 9a24         	ldr	r2, [sp, #0x90]
700a1350: 1c50         	adds	r0, r2, #0x1
700a1352: 9024         	str	r0, [sp, #0x90]
700a1354: 9b23         	ldr	r3, [sp, #0x8c]
700a1356: 2020         	movs	r0, #0x20
700a1358: 47e0         	blx	r12
700a135a: e7ee         	b	0x700a133a <_etoa+0x43a> @ imm = #-0x24
700a135c: e7ff         	b	0x700a135e <_etoa+0x45e> @ imm = #-0x2
700a135e: e7ff         	b	0x700a1360 <_etoa+0x460> @ imm = #-0x2
700a1360: 9824         	ldr	r0, [sp, #0x90]
700a1362: 9027         	str	r0, [sp, #0x9c]
700a1364: e7ff         	b	0x700a1366 <_etoa+0x466> @ imm = #-0x2
700a1366: 9827         	ldr	r0, [sp, #0x9c]
700a1368: b028         	add	sp, #0xa0
700a136a: bd70         	pop	{r4, r5, r6, pc}
700a136c: bf00         	nop
700a136e: bf00         	nop
700a1370: fb 79 9f 50  	.word	0x509f79fb
700a1374: 13 44 d3 3f  	.word	0x3fd34413
700a1378: b3 c8 60 8b  	.word	0x8b60c8b3
700a137c: 28 8a c6 3f  	.word	0x3fc68a28
700a1380: 61 43 6f 63  	.word	0x636f4361
700a1384: a7 87 d2 3f  	.word	0x3fd287a7
700a1388: 71 a3 79 09  	.word	0x0979a371
700a138c: 4f 93 0a 40  	.word	0x400a934f
700a1390: ef 39 fa fe  	.word	0xfefa39ef
700a1394: 42 2e e6 bf  	.word	0xbfe62e42
700a1398: 16 55 b5 bb  	.word	0xbbb55516
700a139c: b1 6b 02 40  	.word	0x40026bb1
700a13a0: 2d 43 1c eb  	.word	0xeb1c432d
700a13a4: e2 36 1a 3f  	.word	0x3f1a36e2
700a13a8: 00 00 00 00  	.word	0x00000000
700a13ac: 80 84 2e 41  	.word	0x412e8480

700a13b0 <UART_open>:
700a13b0: b580         	push	{r7, lr}
700a13b2: b092         	sub	sp, #0x48
700a13b4: 9011         	str	r0, [sp, #0x44]
700a13b6: 9110         	str	r1, [sp, #0x40]
700a13b8: 2000         	movs	r0, #0x0
700a13ba: 900f         	str	r0, [sp, #0x3c]
700a13bc: 900e         	str	r0, [sp, #0x38]
700a13be: 900d         	str	r0, [sp, #0x34]
700a13c0: 900c         	str	r0, [sp, #0x30]
700a13c2: 9811         	ldr	r0, [sp, #0x44]
700a13c4: f248 718c    	movw	r1, #0x878c
700a13c8: f2c7 010b    	movt	r1, #0x700b
700a13cc: 6809         	ldr	r1, [r1]
700a13ce: 4288         	cmp	r0, r1
700a13d0: d304         	blo	0x700a13dc <UART_open+0x2c> @ imm = #0x8
700a13d2: e7ff         	b	0x700a13d4 <UART_open+0x24> @ imm = #-0x2
700a13d4: f04f 30ff    	mov.w	r0, #0xffffffff
700a13d8: 900f         	str	r0, [sp, #0x3c]
700a13da: e008         	b	0x700a13ee <UART_open+0x3e> @ imm = #0x10
700a13dc: 9911         	ldr	r1, [sp, #0x44]
700a13de: f248 7054    	movw	r0, #0x8754
700a13e2: f2c7 000b    	movt	r0, #0x700b
700a13e6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a13ea: 900d         	str	r0, [sp, #0x34]
700a13ec: e7ff         	b	0x700a13ee <UART_open+0x3e> @ imm = #-0x2
700a13ee: f248 41d8    	movw	r1, #0x84d8
700a13f2: f2c7 010b    	movt	r1, #0x700b
700a13f6: f851 0b04    	ldr	r0, [r1], #4
700a13fa: 9103         	str	r1, [sp, #0xc]
700a13fc: 2800         	cmp	r0, #0x0
700a13fe: bf18         	it	ne
700a1400: 2001         	movne	r0, #0x1
700a1402: f647 31b1    	movw	r1, #0x7bb1
700a1406: f2c7 010b    	movt	r1, #0x700b
700a140a: 466a         	mov	r2, sp
700a140c: 6011         	str	r1, [r2]
700a140e: f647 610e    	movw	r1, #0x7e0e
700a1412: f2c7 010b    	movt	r1, #0x700b
700a1416: f647 722b    	movw	r2, #0x7f2b
700a141a: f2c7 020b    	movt	r2, #0x700b
700a141e: f240 1301    	movw	r3, #0x101
700a1422: f00f fdb5    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xfb6a
700a1426: 9803         	ldr	r0, [sp, #0xc]
700a1428: f04f 31ff    	mov.w	r1, #0xffffffff
700a142c: f011 fa90    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x11520
700a1430: 980f         	ldr	r0, [sp, #0x3c]
700a1432: bb38         	cbnz	r0, 0x700a1484 <UART_open+0xd4> @ imm = #0x4e
700a1434: e7ff         	b	0x700a1436 <UART_open+0x86> @ imm = #-0x2
700a1436: 980d         	ldr	r0, [sp, #0x34]
700a1438: 6840         	ldr	r0, [r0, #0x4]
700a143a: 900c         	str	r0, [sp, #0x30]
700a143c: 980d         	ldr	r0, [sp, #0x34]
700a143e: 6800         	ldr	r0, [r0]
700a1440: 900b         	str	r0, [sp, #0x2c]
700a1442: 980c         	ldr	r0, [sp, #0x30]
700a1444: 2800         	cmp	r0, #0x0
700a1446: bf18         	it	ne
700a1448: 2001         	movne	r0, #0x1
700a144a: f647 51b3    	movw	r1, #0x7db3
700a144e: f2c7 010b    	movt	r1, #0x700b
700a1452: 466a         	mov	r2, sp
700a1454: 6011         	str	r1, [r2]
700a1456: f647 610e    	movw	r1, #0x7e0e
700a145a: f2c7 010b    	movt	r1, #0x700b
700a145e: f647 722b    	movw	r2, #0x7f2b
700a1462: f2c7 020b    	movt	r2, #0x700b
700a1466: f44f 7384    	mov.w	r3, #0x108
700a146a: f00f fd91    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xfb22
700a146e: 980c         	ldr	r0, [sp, #0x30]
700a1470: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a1474: 2801         	cmp	r0, #0x1
700a1476: d104         	bne	0x700a1482 <UART_open+0xd2> @ imm = #0x8
700a1478: e7ff         	b	0x700a147a <UART_open+0xca> @ imm = #-0x2
700a147a: f04f 30ff    	mov.w	r0, #0xffffffff
700a147e: 900f         	str	r0, [sp, #0x3c]
700a1480: e7ff         	b	0x700a1482 <UART_open+0xd2> @ imm = #-0x2
700a1482: e7ff         	b	0x700a1484 <UART_open+0xd4> @ imm = #-0x2
700a1484: 980f         	ldr	r0, [sp, #0x3c]
700a1486: 2800         	cmp	r0, #0x0
700a1488: f040 80cd    	bne.w	0x700a1626 <UART_open+0x276> @ imm = #0x19a
700a148c: e7ff         	b	0x700a148e <UART_open+0xde> @ imm = #-0x2
700a148e: 980d         	ldr	r0, [sp, #0x34]
700a1490: 990c         	ldr	r1, [sp, #0x30]
700a1492: 6008         	str	r0, [r1]
700a1494: 9810         	ldr	r0, [sp, #0x40]
700a1496: b138         	cbz	r0, 0x700a14a8 <UART_open+0xf8> @ imm = #0xe
700a1498: e7ff         	b	0x700a149a <UART_open+0xea> @ imm = #-0x2
700a149a: 980c         	ldr	r0, [sp, #0x30]
700a149c: 3004         	adds	r0, #0x4
700a149e: 9910         	ldr	r1, [sp, #0x40]
700a14a0: 2258         	movs	r2, #0x58
700a14a2: f000 eb6c    	blx	0x700a1b7c <__aeabi_memcpy8> @ imm = #0x6d8
700a14a6: e004         	b	0x700a14b2 <UART_open+0x102> @ imm = #0x8
700a14a8: 980c         	ldr	r0, [sp, #0x30]
700a14aa: 3004         	adds	r0, #0x4
700a14ac: f00f fe30    	bl	0x700b1110 <UART_Params_init> @ imm = #0xfc60
700a14b0: e7ff         	b	0x700a14b2 <UART_open+0x102> @ imm = #-0x2
700a14b2: 990c         	ldr	r1, [sp, #0x30]
700a14b4: f501 7022    	add.w	r0, r1, #0x288
700a14b8: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a14bc: 980c         	ldr	r0, [sp, #0x30]
700a14be: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a14c2: 9005         	str	r0, [sp, #0x14]
700a14c4: 990c         	ldr	r1, [sp, #0x30]
700a14c6: f501 7040    	add.w	r0, r1, #0x300
700a14ca: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a14ce: 980c         	ldr	r0, [sp, #0x30]
700a14d0: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a14d4: 9004         	str	r0, [sp, #0x10]
700a14d6: 9804         	ldr	r0, [sp, #0x10]
700a14d8: 9905         	ldr	r1, [sp, #0x14]
700a14da: 6048         	str	r0, [r1, #0x4]
700a14dc: 980b         	ldr	r0, [sp, #0x2c]
700a14de: 6800         	ldr	r0, [r0]
700a14e0: 9905         	ldr	r1, [sp, #0x14]
700a14e2: 6008         	str	r0, [r1]
700a14e4: 980c         	ldr	r0, [sp, #0x30]
700a14e6: 6800         	ldr	r0, [r0]
700a14e8: 9905         	ldr	r1, [sp, #0x14]
700a14ea: 6608         	str	r0, [r1, #0x60]
700a14ec: 980c         	ldr	r0, [sp, #0x30]
700a14ee: 6dc0         	ldr	r0, [r0, #0x5c]
700a14f0: 9905         	ldr	r1, [sp, #0x14]
700a14f2: 6088         	str	r0, [r1, #0x8]
700a14f4: 980c         	ldr	r0, [sp, #0x30]
700a14f6: 6e00         	ldr	r0, [r0, #0x60]
700a14f8: 9905         	ldr	r1, [sp, #0x14]
700a14fa: 60c8         	str	r0, [r1, #0xc]
700a14fc: 980c         	ldr	r0, [sp, #0x30]
700a14fe: 6e40         	ldr	r0, [r0, #0x64]
700a1500: 9905         	ldr	r1, [sp, #0x14]
700a1502: 6108         	str	r0, [r1, #0x10]
700a1504: 980c         	ldr	r0, [sp, #0x30]
700a1506: 6e80         	ldr	r0, [r0, #0x68]
700a1508: 9905         	ldr	r1, [sp, #0x14]
700a150a: 6148         	str	r0, [r1, #0x14]
700a150c: 980c         	ldr	r0, [sp, #0x30]
700a150e: 6ec0         	ldr	r0, [r0, #0x6c]
700a1510: 9905         	ldr	r1, [sp, #0x14]
700a1512: 6188         	str	r0, [r1, #0x18]
700a1514: 980c         	ldr	r0, [sp, #0x30]
700a1516: 6f00         	ldr	r0, [r0, #0x70]
700a1518: 9905         	ldr	r1, [sp, #0x14]
700a151a: 61c8         	str	r0, [r1, #0x1c]
700a151c: 980c         	ldr	r0, [sp, #0x30]
700a151e: 6f40         	ldr	r0, [r0, #0x74]
700a1520: 9905         	ldr	r1, [sp, #0x14]
700a1522: 6208         	str	r0, [r1, #0x20]
700a1524: 980c         	ldr	r0, [sp, #0x30]
700a1526: 6f80         	ldr	r0, [r0, #0x78]
700a1528: 9905         	ldr	r1, [sp, #0x14]
700a152a: 6248         	str	r0, [r1, #0x24]
700a152c: 9905         	ldr	r1, [sp, #0x14]
700a152e: 2000         	movs	r0, #0x0
700a1530: 6548         	str	r0, [r1, #0x54]
700a1532: 990b         	ldr	r1, [sp, #0x2c]
700a1534: 6849         	ldr	r1, [r1, #0x4]
700a1536: 9a04         	ldr	r2, [sp, #0x10]
700a1538: 6011         	str	r1, [r2]
700a153a: 990c         	ldr	r1, [sp, #0x30]
700a153c: 6849         	ldr	r1, [r1, #0x4]
700a153e: 9a04         	ldr	r2, [sp, #0x10]
700a1540: 6051         	str	r1, [r2, #0x4]
700a1542: 990c         	ldr	r1, [sp, #0x30]
700a1544: 6849         	ldr	r1, [r1, #0x4]
700a1546: 9a04         	ldr	r2, [sp, #0x10]
700a1548: 6051         	str	r1, [r2, #0x4]
700a154a: 990c         	ldr	r1, [sp, #0x30]
700a154c: 6889         	ldr	r1, [r1, #0x8]
700a154e: 9a04         	ldr	r2, [sp, #0x10]
700a1550: 6091         	str	r1, [r2, #0x8]
700a1552: 990c         	ldr	r1, [sp, #0x30]
700a1554: 68c9         	ldr	r1, [r1, #0xc]
700a1556: 9a04         	ldr	r2, [sp, #0x10]
700a1558: 60d1         	str	r1, [r2, #0xc]
700a155a: 990c         	ldr	r1, [sp, #0x30]
700a155c: 6909         	ldr	r1, [r1, #0x10]
700a155e: 9a04         	ldr	r2, [sp, #0x10]
700a1560: 6111         	str	r1, [r2, #0x10]
700a1562: 990c         	ldr	r1, [sp, #0x30]
700a1564: 6989         	ldr	r1, [r1, #0x18]
700a1566: 9a04         	ldr	r2, [sp, #0x10]
700a1568: 6151         	str	r1, [r2, #0x14]
700a156a: 990c         	ldr	r1, [sp, #0x30]
700a156c: 6a89         	ldr	r1, [r1, #0x28]
700a156e: 9a04         	ldr	r2, [sp, #0x10]
700a1570: 6191         	str	r1, [r2, #0x18]
700a1572: 990c         	ldr	r1, [sp, #0x30]
700a1574: 6ac9         	ldr	r1, [r1, #0x2c]
700a1576: 9a04         	ldr	r2, [sp, #0x10]
700a1578: 61d1         	str	r1, [r2, #0x1c]
700a157a: 990c         	ldr	r1, [sp, #0x30]
700a157c: 6b49         	ldr	r1, [r1, #0x34]
700a157e: 9a04         	ldr	r2, [sp, #0x10]
700a1580: 6251         	str	r1, [r2, #0x24]
700a1582: 990c         	ldr	r1, [sp, #0x30]
700a1584: 6b09         	ldr	r1, [r1, #0x30]
700a1586: 9a04         	ldr	r2, [sp, #0x10]
700a1588: 6211         	str	r1, [r2, #0x20]
700a158a: 990c         	ldr	r1, [sp, #0x30]
700a158c: f891 1038    	ldrb.w	r1, [r1, #0x38]
700a1590: 9a04         	ldr	r2, [sp, #0x10]
700a1592: f882 1028    	strb.w	r1, [r2, #0x28]
700a1596: 990c         	ldr	r1, [sp, #0x30]
700a1598: 6c49         	ldr	r1, [r1, #0x44]
700a159a: 9a04         	ldr	r2, [sp, #0x10]
700a159c: 62d1         	str	r1, [r2, #0x2c]
700a159e: 990c         	ldr	r1, [sp, #0x30]
700a15a0: 6c89         	ldr	r1, [r1, #0x48]
700a15a2: 9a04         	ldr	r2, [sp, #0x10]
700a15a4: 6391         	str	r1, [r2, #0x38]
700a15a6: 990c         	ldr	r1, [sp, #0x30]
700a15a8: 6cc9         	ldr	r1, [r1, #0x4c]
700a15aa: 9a04         	ldr	r2, [sp, #0x10]
700a15ac: 63d1         	str	r1, [r2, #0x3c]
700a15ae: 9904         	ldr	r1, [sp, #0x10]
700a15b0: 6488         	str	r0, [r1, #0x48]
700a15b2: 9904         	ldr	r1, [sp, #0x10]
700a15b4: 64c8         	str	r0, [r1, #0x4c]
700a15b6: 980c         	ldr	r0, [sp, #0x30]
700a15b8: 6d00         	ldr	r0, [r0, #0x50]
700a15ba: 9904         	ldr	r1, [sp, #0x10]
700a15bc: 6408         	str	r0, [r1, #0x40]
700a15be: 980c         	ldr	r0, [sp, #0x30]
700a15c0: 6d40         	ldr	r0, [r0, #0x54]
700a15c2: 9904         	ldr	r1, [sp, #0x10]
700a15c4: 6448         	str	r0, [r1, #0x44]
700a15c6: 980c         	ldr	r0, [sp, #0x30]
700a15c8: 69c0         	ldr	r0, [r0, #0x1c]
700a15ca: 9904         	ldr	r1, [sp, #0x10]
700a15cc: 6348         	str	r0, [r1, #0x34]
700a15ce: 980c         	ldr	r0, [sp, #0x30]
700a15d0: 6940         	ldr	r0, [r0, #0x14]
700a15d2: 9904         	ldr	r1, [sp, #0x10]
700a15d4: 6308         	str	r0, [r1, #0x30]
700a15d6: 980c         	ldr	r0, [sp, #0x30]
700a15d8: 6d80         	ldr	r0, [r0, #0x58]
700a15da: 9904         	ldr	r1, [sp, #0x10]
700a15dc: 6508         	str	r0, [r1, #0x50]
700a15de: 9904         	ldr	r1, [sp, #0x10]
700a15e0: f645 1011    	movw	r0, #0x5911
700a15e4: f2c7 000b    	movt	r0, #0x700b
700a15e8: 6548         	str	r0, [r1, #0x54]
700a15ea: 9904         	ldr	r1, [sp, #0x10]
700a15ec: f245 0091    	movw	r0, #0x5091
700a15f0: f2c7 000b    	movt	r0, #0x700b
700a15f4: 6588         	str	r0, [r1, #0x58]
700a15f6: 9904         	ldr	r1, [sp, #0x10]
700a15f8: f642 20d1    	movw	r0, #0x2ad1
700a15fc: f2c7 000b    	movt	r0, #0x700b
700a1600: 65c8         	str	r0, [r1, #0x5c]
700a1602: 9904         	ldr	r1, [sp, #0x10]
700a1604: f642 2011    	movw	r0, #0x2a11
700a1608: f2c7 000b    	movt	r0, #0x700b
700a160c: 6608         	str	r0, [r1, #0x60]
700a160e: 9904         	ldr	r1, [sp, #0x10]
700a1610: f645 1031    	movw	r0, #0x5931
700a1614: f2c7 000b    	movt	r0, #0x700b
700a1618: 6648         	str	r0, [r1, #0x64]
700a161a: 980c         	ldr	r0, [sp, #0x30]
700a161c: 3004         	adds	r0, #0x4
700a161e: f012 fb17    	bl	0x700b3c50 <UART_checkOpenParams> @ imm = #0x1262e
700a1622: 900f         	str	r0, [sp, #0x3c]
700a1624: e7ff         	b	0x700a1626 <UART_open+0x276> @ imm = #-0x2
700a1626: 980f         	ldr	r0, [sp, #0x3c]
700a1628: 2800         	cmp	r0, #0x0
700a162a: f040 80b8    	bne.w	0x700a179e <UART_open+0x3ee> @ imm = #0x170
700a162e: e7ff         	b	0x700a1630 <UART_open+0x280> @ imm = #-0x2
700a1630: 9905         	ldr	r1, [sp, #0x14]
700a1632: 2000         	movs	r0, #0x0
700a1634: 6548         	str	r0, [r1, #0x54]
700a1636: 980c         	ldr	r0, [sp, #0x30]
700a1638: 6b00         	ldr	r0, [r0, #0x30]
700a163a: 2803         	cmp	r0, #0x3
700a163c: d117         	bne	0x700a166e <UART_open+0x2be> @ imm = #0x2e
700a163e: e7ff         	b	0x700a1640 <UART_open+0x290> @ imm = #-0x2
700a1640: 9911         	ldr	r1, [sp, #0x44]
700a1642: f248 4020    	movw	r0, #0x8420
700a1646: f2c7 000b    	movt	r0, #0x700b
700a164a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a164e: 9904         	ldr	r1, [sp, #0x10]
700a1650: 6488         	str	r0, [r1, #0x48]
700a1652: 9911         	ldr	r1, [sp, #0x44]
700a1654: f248 7090    	movw	r0, #0x8790
700a1658: f2c7 000b    	movt	r0, #0x700b
700a165c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a1660: 9904         	ldr	r1, [sp, #0x10]
700a1662: 64c8         	str	r0, [r1, #0x4c]
700a1664: 9805         	ldr	r0, [sp, #0x14]
700a1666: f007 fd5b    	bl	0x700a9120 <UART_lld_initDma> @ imm = #0x7ab6
700a166a: 900f         	str	r0, [sp, #0x3c]
700a166c: e008         	b	0x700a1680 <UART_open+0x2d0> @ imm = #0x10
700a166e: 9805         	ldr	r0, [sp, #0x14]
700a1670: f008 fede    	bl	0x700aa430 <UART_lld_init> @ imm = #0x8dbc
700a1674: 900f         	str	r0, [sp, #0x3c]
700a1676: 990c         	ldr	r1, [sp, #0x30]
700a1678: 2000         	movs	r0, #0x0
700a167a: f8c1 0280    	str.w	r0, [r1, #0x280]
700a167e: e7ff         	b	0x700a1680 <UART_open+0x2d0> @ imm = #-0x2
700a1680: 980f         	ldr	r0, [sp, #0x3c]
700a1682: 2800         	cmp	r0, #0x0
700a1684: f040 808a    	bne.w	0x700a179c <UART_open+0x3ec> @ imm = #0x114
700a1688: e7ff         	b	0x700a168a <UART_open+0x2da> @ imm = #-0x2
700a168a: 980c         	ldr	r0, [sp, #0x30]
700a168c: 308c         	adds	r0, #0x8c
700a168e: f00e ff5f    	bl	0x700b0550 <SemaphoreP_constructMutex> @ imm = #0xeebe
700a1692: 900f         	str	r0, [sp, #0x3c]
700a1694: 980f         	ldr	r0, [sp, #0x3c]
700a1696: b930         	cbnz	r0, 0x700a16a6 <UART_open+0x2f6> @ imm = #0xc
700a1698: e7ff         	b	0x700a169a <UART_open+0x2ea> @ imm = #-0x2
700a169a: 990c         	ldr	r1, [sp, #0x30]
700a169c: f101 008c    	add.w	r0, r1, #0x8c
700a16a0: f8c1 0088    	str.w	r0, [r1, #0x88]
700a16a4: e7ff         	b	0x700a16a6 <UART_open+0x2f6> @ imm = #-0x2
700a16a6: 980c         	ldr	r0, [sp, #0x30]
700a16a8: f500 7094    	add.w	r0, r0, #0x128
700a16ac: 2100         	movs	r1, #0x0
700a16ae: f00e febf    	bl	0x700b0430 <SemaphoreP_constructBinary> @ imm = #0xed7e
700a16b2: 4601         	mov	r1, r0
700a16b4: 980f         	ldr	r0, [sp, #0x3c]
700a16b6: 4408         	add	r0, r1
700a16b8: 900f         	str	r0, [sp, #0x3c]
700a16ba: 980f         	ldr	r0, [sp, #0x3c]
700a16bc: b958         	cbnz	r0, 0x700a16d6 <UART_open+0x326> @ imm = #0x16
700a16be: e7ff         	b	0x700a16c0 <UART_open+0x310> @ imm = #-0x2
700a16c0: 990c         	ldr	r1, [sp, #0x30]
700a16c2: f501 7094    	add.w	r0, r1, #0x128
700a16c6: f8c1 0124    	str.w	r0, [r1, #0x124]
700a16ca: 980c         	ldr	r0, [sp, #0x30]
700a16cc: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a16d0: 9905         	ldr	r1, [sp, #0x14]
700a16d2: 6588         	str	r0, [r1, #0x58]
700a16d4: e7ff         	b	0x700a16d6 <UART_open+0x326> @ imm = #-0x2
700a16d6: 980c         	ldr	r0, [sp, #0x30]
700a16d8: f500 70e2    	add.w	r0, r0, #0x1c4
700a16dc: 2100         	movs	r1, #0x0
700a16de: f00e fea7    	bl	0x700b0430 <SemaphoreP_constructBinary> @ imm = #0xed4e
700a16e2: 4601         	mov	r1, r0
700a16e4: 980f         	ldr	r0, [sp, #0x3c]
700a16e6: 4408         	add	r0, r1
700a16e8: 900f         	str	r0, [sp, #0x3c]
700a16ea: 980f         	ldr	r0, [sp, #0x3c]
700a16ec: b958         	cbnz	r0, 0x700a1706 <UART_open+0x356> @ imm = #0x16
700a16ee: e7ff         	b	0x700a16f0 <UART_open+0x340> @ imm = #-0x2
700a16f0: 990c         	ldr	r1, [sp, #0x30]
700a16f2: f501 70e2    	add.w	r0, r1, #0x1c4
700a16f6: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a16fa: 980c         	ldr	r0, [sp, #0x30]
700a16fc: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a1700: 9905         	ldr	r1, [sp, #0x14]
700a1702: 65c8         	str	r0, [r1, #0x5c]
700a1704: e7ff         	b	0x700a1706 <UART_open+0x356> @ imm = #-0x2
700a1706: 980c         	ldr	r0, [sp, #0x30]
700a1708: 6b00         	ldr	r0, [r0, #0x30]
700a170a: 2801         	cmp	r0, #0x1
700a170c: d145         	bne	0x700a179a <UART_open+0x3ea> @ imm = #0x8a
700a170e: e7ff         	b	0x700a1710 <UART_open+0x360> @ imm = #-0x2
700a1710: 980c         	ldr	r0, [sp, #0x30]
700a1712: 6bc0         	ldr	r0, [r0, #0x3c]
700a1714: 2801         	cmp	r0, #0x1
700a1716: d040         	beq	0x700a179a <UART_open+0x3ea> @ imm = #0x80
700a1718: e7ff         	b	0x700a171a <UART_open+0x36a> @ imm = #-0x2
700a171a: 980c         	ldr	r0, [sp, #0x30]
700a171c: 6b40         	ldr	r0, [r0, #0x34]
700a171e: f64f 71ff    	movw	r1, #0xffff
700a1722: 1a40         	subs	r0, r0, r1
700a1724: bf18         	it	ne
700a1726: 2001         	movne	r0, #0x1
700a1728: f647 21f1    	movw	r1, #0x7af1
700a172c: f2c7 010b    	movt	r1, #0x700b
700a1730: 466a         	mov	r2, sp
700a1732: 6011         	str	r1, [r2]
700a1734: f647 610e    	movw	r1, #0x7e0e
700a1738: f2c7 010b    	movt	r1, #0x700b
700a173c: f647 722b    	movw	r2, #0x7f2b
700a1740: f2c7 020b    	movt	r2, #0x700b
700a1744: f44f 73bf    	mov.w	r3, #0x17e
700a1748: f00f fc22    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xf844
700a174c: a806         	add	r0, sp, #0x18
700a174e: 9002         	str	r0, [sp, #0x8]
700a1750: f014 f9fe    	bl	0x700b5b50 <HwiP_Params_init> @ imm = #0x143fc
700a1754: 9902         	ldr	r1, [sp, #0x8]
700a1756: 980c         	ldr	r0, [sp, #0x30]
700a1758: 6b40         	ldr	r0, [r0, #0x34]
700a175a: 9006         	str	r0, [sp, #0x18]
700a175c: f245 20e1    	movw	r0, #0x52e1
700a1760: f2c7 000a    	movt	r0, #0x700a
700a1764: 9007         	str	r0, [sp, #0x1c]
700a1766: 980c         	ldr	r0, [sp, #0x30]
700a1768: f890 0038    	ldrb.w	r0, [r0, #0x38]
700a176c: f88d 0026    	strb.w	r0, [sp, #0x26]
700a1770: 9805         	ldr	r0, [sp, #0x14]
700a1772: 9008         	str	r0, [sp, #0x20]
700a1774: 980c         	ldr	r0, [sp, #0x30]
700a1776: f500 7018    	add.w	r0, r0, #0x260
700a177a: f014 fa01    	bl	0x700b5b80 <HwiP_construct> @ imm = #0x14402
700a177e: 4601         	mov	r1, r0
700a1780: 980f         	ldr	r0, [sp, #0x3c]
700a1782: 4408         	add	r0, r1
700a1784: 900f         	str	r0, [sp, #0x3c]
700a1786: 980f         	ldr	r0, [sp, #0x3c]
700a1788: b930         	cbnz	r0, 0x700a1798 <UART_open+0x3e8> @ imm = #0xc
700a178a: e7ff         	b	0x700a178c <UART_open+0x3dc> @ imm = #-0x2
700a178c: 990c         	ldr	r1, [sp, #0x30]
700a178e: f501 7018    	add.w	r0, r1, #0x260
700a1792: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a1796: e7ff         	b	0x700a1798 <UART_open+0x3e8> @ imm = #-0x2
700a1798: e7ff         	b	0x700a179a <UART_open+0x3ea> @ imm = #-0x2
700a179a: e7ff         	b	0x700a179c <UART_open+0x3ec> @ imm = #-0x2
700a179c: e7ff         	b	0x700a179e <UART_open+0x3ee> @ imm = #-0x2
700a179e: 980f         	ldr	r0, [sp, #0x3c]
700a17a0: b938         	cbnz	r0, 0x700a17b2 <UART_open+0x402> @ imm = #0xe
700a17a2: e7ff         	b	0x700a17a4 <UART_open+0x3f4> @ imm = #-0x2
700a17a4: 990c         	ldr	r1, [sp, #0x30]
700a17a6: 2001         	movs	r0, #0x1
700a17a8: f8c1 0084    	str.w	r0, [r1, #0x84]
700a17ac: 980d         	ldr	r0, [sp, #0x34]
700a17ae: 900e         	str	r0, [sp, #0x38]
700a17b0: e7ff         	b	0x700a17b2 <UART_open+0x402> @ imm = #-0x2
700a17b2: f248 40d8    	movw	r0, #0x84d8
700a17b6: f2c7 000b    	movt	r0, #0x700b
700a17ba: 3004         	adds	r0, #0x4
700a17bc: f012 f958    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x122b0
700a17c0: 980f         	ldr	r0, [sp, #0x3c]
700a17c2: b140         	cbz	r0, 0x700a17d6 <UART_open+0x426> @ imm = #0x10
700a17c4: e7ff         	b	0x700a17c6 <UART_open+0x416> @ imm = #-0x2
700a17c6: 980d         	ldr	r0, [sp, #0x34]
700a17c8: b120         	cbz	r0, 0x700a17d4 <UART_open+0x424> @ imm = #0x8
700a17ca: e7ff         	b	0x700a17cc <UART_open+0x41c> @ imm = #-0x2
700a17cc: 980d         	ldr	r0, [sp, #0x34]
700a17ce: f005 fd8f    	bl	0x700a72f0 <UART_close> @ imm = #0x5b1e
700a17d2: e7ff         	b	0x700a17d4 <UART_open+0x424> @ imm = #-0x2
700a17d4: e7ff         	b	0x700a17d6 <UART_open+0x426> @ imm = #-0x2
700a17d6: 980e         	ldr	r0, [sp, #0x38]
700a17d8: b012         	add	sp, #0x48
700a17da: bd80         	pop	{r7, pc}

700a17dc <__aeabi_ldiv0>:
700a17dc: e12fff1e     	bx	lr

700a17e0 <Udma_chAllocResource>:
700a17e0: b580         	push	{r7, lr}
700a17e2: b088         	sub	sp, #0x20
700a17e4: 9007         	str	r0, [sp, #0x1c]
700a17e6: 2000         	movs	r0, #0x0
700a17e8: 9006         	str	r0, [sp, #0x18]
700a17ea: f64f 70ff    	movw	r0, #0xffff
700a17ee: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a17f2: 9807         	ldr	r0, [sp, #0x1c]
700a17f4: 6e80         	ldr	r0, [r0, #0x68]
700a17f6: 9004         	str	r0, [sp, #0x10]
700a17f8: 9807         	ldr	r0, [sp, #0x1c]
700a17fa: 7800         	ldrb	r0, [r0]
700a17fc: 0740         	lsls	r0, r0, #0x1d
700a17fe: 2800         	cmp	r0, #0x0
700a1800: d54d         	bpl	0x700a189e <Udma_chAllocResource+0xbe> @ imm = #0x9a
700a1802: e7ff         	b	0x700a1804 <Udma_chAllocResource+0x24> @ imm = #-0x2
700a1804: 9807         	ldr	r0, [sp, #0x1c]
700a1806: 7800         	ldrb	r0, [r0]
700a1808: 0640         	lsls	r0, r0, #0x19
700a180a: 2800         	cmp	r0, #0x0
700a180c: d508         	bpl	0x700a1820 <Udma_chAllocResource+0x40> @ imm = #0x10
700a180e: e7ff         	b	0x700a1810 <Udma_chAllocResource+0x30> @ imm = #-0x2
700a1810: 9807         	ldr	r0, [sp, #0x1c]
700a1812: 6840         	ldr	r0, [r0, #0x4]
700a1814: 9904         	ldr	r1, [sp, #0x10]
700a1816: f008 ffd3    	bl	0x700aa7c0 <Udma_rmAllocBlkCopyHcCh> @ imm = #0x8fa6
700a181a: 9907         	ldr	r1, [sp, #0x1c]
700a181c: 66c8         	str	r0, [r1, #0x6c]
700a181e: e016         	b	0x700a184e <Udma_chAllocResource+0x6e> @ imm = #0x2c
700a1820: 9807         	ldr	r0, [sp, #0x1c]
700a1822: 7800         	ldrb	r0, [r0]
700a1824: 0600         	lsls	r0, r0, #0x18
700a1826: 2800         	cmp	r0, #0x0
700a1828: d508         	bpl	0x700a183c <Udma_chAllocResource+0x5c> @ imm = #0x10
700a182a: e7ff         	b	0x700a182c <Udma_chAllocResource+0x4c> @ imm = #-0x2
700a182c: 9807         	ldr	r0, [sp, #0x1c]
700a182e: 6840         	ldr	r0, [r0, #0x4]
700a1830: 9904         	ldr	r1, [sp, #0x10]
700a1832: f009 f85d    	bl	0x700aa8f0 <Udma_rmAllocBlkCopyUhcCh> @ imm = #0x90ba
700a1836: 9907         	ldr	r1, [sp, #0x1c]
700a1838: 66c8         	str	r0, [r1, #0x6c]
700a183a: e007         	b	0x700a184c <Udma_chAllocResource+0x6c> @ imm = #0xe
700a183c: 9807         	ldr	r0, [sp, #0x1c]
700a183e: 6840         	ldr	r0, [r0, #0x4]
700a1840: 9904         	ldr	r1, [sp, #0x10]
700a1842: f008 ff25    	bl	0x700aa690 <Udma_rmAllocBlkCopyCh> @ imm = #0x8e4a
700a1846: 9907         	ldr	r1, [sp, #0x1c]
700a1848: 66c8         	str	r0, [r1, #0x6c]
700a184a: e7ff         	b	0x700a184c <Udma_chAllocResource+0x6c> @ imm = #-0x2
700a184c: e7ff         	b	0x700a184e <Udma_chAllocResource+0x6e> @ imm = #-0x2
700a184e: 9807         	ldr	r0, [sp, #0x1c]
700a1850: 6ec0         	ldr	r0, [r0, #0x6c]
700a1852: f510 3f80    	cmn.w	r0, #0x10000
700a1856: d104         	bne	0x700a1862 <Udma_chAllocResource+0x82> @ imm = #0x8
700a1858: e7ff         	b	0x700a185a <Udma_chAllocResource+0x7a> @ imm = #-0x2
700a185a: f06f 0004    	mvn	r0, #0x4
700a185e: 9006         	str	r0, [sp, #0x18]
700a1860: e01c         	b	0x700a189c <Udma_chAllocResource+0xbc> @ imm = #0x38
700a1862: 9807         	ldr	r0, [sp, #0x1c]
700a1864: 6e80         	ldr	r0, [r0, #0x68]
700a1866: 6800         	ldr	r0, [r0]
700a1868: 2801         	cmp	r0, #0x1
700a186a: d10b         	bne	0x700a1884 <Udma_chAllocResource+0xa4> @ imm = #0x16
700a186c: e7ff         	b	0x700a186e <Udma_chAllocResource+0x8e> @ imm = #-0x2
700a186e: 9907         	ldr	r1, [sp, #0x1c]
700a1870: 2000         	movs	r0, #0x0
700a1872: f6cf 70ff    	movt	r0, #0xffff
700a1876: 6708         	str	r0, [r1, #0x70]
700a1878: 9907         	ldr	r1, [sp, #0x1c]
700a187a: 2004         	movs	r0, #0x4
700a187c: f6cf 70ff    	movt	r0, #0xffff
700a1880: 67c8         	str	r0, [r1, #0x7c]
700a1882: e00a         	b	0x700a189a <Udma_chAllocResource+0xba> @ imm = #0x14
700a1884: 9907         	ldr	r1, [sp, #0x1c]
700a1886: 6ec8         	ldr	r0, [r1, #0x6c]
700a1888: 6708         	str	r0, [r1, #0x70]
700a188a: 9907         	ldr	r1, [sp, #0x1c]
700a188c: 6f08         	ldr	r0, [r1, #0x70]
700a188e: 9a04         	ldr	r2, [sp, #0x10]
700a1890: f8d2 20d8    	ldr.w	r2, [r2, #0xd8]
700a1894: 4410         	add	r0, r2
700a1896: 67c8         	str	r0, [r1, #0x7c]
700a1898: e7ff         	b	0x700a189a <Udma_chAllocResource+0xba> @ imm = #-0x2
700a189a: e7ff         	b	0x700a189c <Udma_chAllocResource+0xbc> @ imm = #-0x2
700a189c: e0bd         	b	0x700a1a1a <Udma_chAllocResource+0x23a> @ imm = #0x17a
700a189e: 9807         	ldr	r0, [sp, #0x1c]
700a18a0: 7800         	ldrb	r0, [r0]
700a18a2: 07c0         	lsls	r0, r0, #0x1f
700a18a4: 2800         	cmp	r0, #0x0
700a18a6: d03f         	beq	0x700a1928 <Udma_chAllocResource+0x148> @ imm = #0x7e
700a18a8: e7ff         	b	0x700a18aa <Udma_chAllocResource+0xca> @ imm = #-0x2
700a18aa: 9807         	ldr	r0, [sp, #0x1c]
700a18ac: 7800         	ldrb	r0, [r0]
700a18ae: 0640         	lsls	r0, r0, #0x19
700a18b0: 2800         	cmp	r0, #0x0
700a18b2: d508         	bpl	0x700a18c6 <Udma_chAllocResource+0xe6> @ imm = #0x10
700a18b4: e7ff         	b	0x700a18b6 <Udma_chAllocResource+0xd6> @ imm = #-0x2
700a18b6: 9807         	ldr	r0, [sp, #0x1c]
700a18b8: 6840         	ldr	r0, [r0, #0x4]
700a18ba: 9904         	ldr	r1, [sp, #0x10]
700a18bc: f009 fb10    	bl	0x700aaee0 <Udma_rmAllocTxHcCh> @ imm = #0x9620
700a18c0: 9907         	ldr	r1, [sp, #0x1c]
700a18c2: 66c8         	str	r0, [r1, #0x6c]
700a18c4: e025         	b	0x700a1912 <Udma_chAllocResource+0x132> @ imm = #0x4a
700a18c6: 9807         	ldr	r0, [sp, #0x1c]
700a18c8: 7840         	ldrb	r0, [r0, #0x1]
700a18ca: 07c0         	lsls	r0, r0, #0x1f
700a18cc: b148         	cbz	r0, 0x700a18e2 <Udma_chAllocResource+0x102> @ imm = #0x12
700a18ce: e7ff         	b	0x700a18d0 <Udma_chAllocResource+0xf0> @ imm = #-0x2
700a18d0: 9a07         	ldr	r2, [sp, #0x1c]
700a18d2: 9904         	ldr	r1, [sp, #0x10]
700a18d4: 6850         	ldr	r0, [r2, #0x4]
700a18d6: 68d2         	ldr	r2, [r2, #0xc]
700a18d8: f007 fa12    	bl	0x700a8d00 <Udma_rmAllocMappedTxCh> @ imm = #0x7424
700a18dc: 9907         	ldr	r1, [sp, #0x1c]
700a18de: 66c8         	str	r0, [r1, #0x6c]
700a18e0: e016         	b	0x700a1910 <Udma_chAllocResource+0x130> @ imm = #0x2c
700a18e2: 9807         	ldr	r0, [sp, #0x1c]
700a18e4: 7800         	ldrb	r0, [r0]
700a18e6: 0600         	lsls	r0, r0, #0x18
700a18e8: 2800         	cmp	r0, #0x0
700a18ea: d508         	bpl	0x700a18fe <Udma_chAllocResource+0x11e> @ imm = #0x10
700a18ec: e7ff         	b	0x700a18ee <Udma_chAllocResource+0x10e> @ imm = #-0x2
700a18ee: 9807         	ldr	r0, [sp, #0x1c]
700a18f0: 6840         	ldr	r0, [r0, #0x4]
700a18f2: 9904         	ldr	r1, [sp, #0x10]
700a18f4: f009 fb8c    	bl	0x700ab010 <Udma_rmAllocTxUhcCh> @ imm = #0x9718
700a18f8: 9907         	ldr	r1, [sp, #0x1c]
700a18fa: 66c8         	str	r0, [r1, #0x6c]
700a18fc: e007         	b	0x700a190e <Udma_chAllocResource+0x12e> @ imm = #0xe
700a18fe: 9807         	ldr	r0, [sp, #0x1c]
700a1900: 6840         	ldr	r0, [r0, #0x4]
700a1902: 9904         	ldr	r1, [sp, #0x10]
700a1904: f009 fa54    	bl	0x700aadb0 <Udma_rmAllocTxCh> @ imm = #0x94a8
700a1908: 9907         	ldr	r1, [sp, #0x1c]
700a190a: 66c8         	str	r0, [r1, #0x6c]
700a190c: e7ff         	b	0x700a190e <Udma_chAllocResource+0x12e> @ imm = #-0x2
700a190e: e7ff         	b	0x700a1910 <Udma_chAllocResource+0x130> @ imm = #-0x2
700a1910: e7ff         	b	0x700a1912 <Udma_chAllocResource+0x132> @ imm = #-0x2
700a1912: 9807         	ldr	r0, [sp, #0x1c]
700a1914: 6ec0         	ldr	r0, [r0, #0x6c]
700a1916: f510 3f80    	cmn.w	r0, #0x10000
700a191a: d104         	bne	0x700a1926 <Udma_chAllocResource+0x146> @ imm = #0x8
700a191c: e7ff         	b	0x700a191e <Udma_chAllocResource+0x13e> @ imm = #-0x2
700a191e: f06f 0004    	mvn	r0, #0x4
700a1922: 9006         	str	r0, [sp, #0x18]
700a1924: e7ff         	b	0x700a1926 <Udma_chAllocResource+0x146> @ imm = #-0x2
700a1926: e05c         	b	0x700a19e2 <Udma_chAllocResource+0x202> @ imm = #0xb8
700a1928: 9807         	ldr	r0, [sp, #0x1c]
700a192a: 7800         	ldrb	r0, [r0]
700a192c: 0640         	lsls	r0, r0, #0x19
700a192e: 2800         	cmp	r0, #0x0
700a1930: d508         	bpl	0x700a1944 <Udma_chAllocResource+0x164> @ imm = #0x10
700a1932: e7ff         	b	0x700a1934 <Udma_chAllocResource+0x154> @ imm = #-0x2
700a1934: 9807         	ldr	r0, [sp, #0x1c]
700a1936: 6840         	ldr	r0, [r0, #0x4]
700a1938: 9904         	ldr	r1, [sp, #0x10]
700a193a: f009 f909    	bl	0x700aab50 <Udma_rmAllocRxHcCh> @ imm = #0x9212
700a193e: 9907         	ldr	r1, [sp, #0x1c]
700a1940: 6708         	str	r0, [r1, #0x70]
700a1942: e026         	b	0x700a1992 <Udma_chAllocResource+0x1b2> @ imm = #0x4c
700a1944: 9807         	ldr	r0, [sp, #0x1c]
700a1946: 7840         	ldrb	r0, [r0, #0x1]
700a1948: 07c0         	lsls	r0, r0, #0x1f
700a194a: b150         	cbz	r0, 0x700a1962 <Udma_chAllocResource+0x182> @ imm = #0x14
700a194c: e7ff         	b	0x700a194e <Udma_chAllocResource+0x16e> @ imm = #-0x2
700a194e: 9a07         	ldr	r2, [sp, #0x1c]
700a1950: 9904         	ldr	r1, [sp, #0x10]
700a1952: 6850         	ldr	r0, [r2, #0x4]
700a1954: 68d2         	ldr	r2, [r2, #0xc]
700a1956: 3a04         	subs	r2, #0x4
700a1958: f007 f922    	bl	0x700a8ba0 <Udma_rmAllocMappedRxCh> @ imm = #0x7244
700a195c: 9907         	ldr	r1, [sp, #0x1c]
700a195e: 6708         	str	r0, [r1, #0x70]
700a1960: e016         	b	0x700a1990 <Udma_chAllocResource+0x1b0> @ imm = #0x2c
700a1962: 9807         	ldr	r0, [sp, #0x1c]
700a1964: 7800         	ldrb	r0, [r0]
700a1966: 0600         	lsls	r0, r0, #0x18
700a1968: 2800         	cmp	r0, #0x0
700a196a: d508         	bpl	0x700a197e <Udma_chAllocResource+0x19e> @ imm = #0x10
700a196c: e7ff         	b	0x700a196e <Udma_chAllocResource+0x18e> @ imm = #-0x2
700a196e: 9807         	ldr	r0, [sp, #0x1c]
700a1970: 6840         	ldr	r0, [r0, #0x4]
700a1972: 9904         	ldr	r1, [sp, #0x10]
700a1974: f009 f984    	bl	0x700aac80 <Udma_rmAllocRxUhcCh> @ imm = #0x9308
700a1978: 9907         	ldr	r1, [sp, #0x1c]
700a197a: 6708         	str	r0, [r1, #0x70]
700a197c: e007         	b	0x700a198e <Udma_chAllocResource+0x1ae> @ imm = #0xe
700a197e: 9807         	ldr	r0, [sp, #0x1c]
700a1980: 6840         	ldr	r0, [r0, #0x4]
700a1982: 9904         	ldr	r1, [sp, #0x10]
700a1984: f009 f84c    	bl	0x700aaa20 <Udma_rmAllocRxCh> @ imm = #0x9098
700a1988: 9907         	ldr	r1, [sp, #0x1c]
700a198a: 6708         	str	r0, [r1, #0x70]
700a198c: e7ff         	b	0x700a198e <Udma_chAllocResource+0x1ae> @ imm = #-0x2
700a198e: e7ff         	b	0x700a1990 <Udma_chAllocResource+0x1b0> @ imm = #-0x2
700a1990: e7ff         	b	0x700a1992 <Udma_chAllocResource+0x1b2> @ imm = #-0x2
700a1992: 9807         	ldr	r0, [sp, #0x1c]
700a1994: 6f00         	ldr	r0, [r0, #0x70]
700a1996: f510 3f80    	cmn.w	r0, #0x10000
700a199a: d104         	bne	0x700a19a6 <Udma_chAllocResource+0x1c6> @ imm = #0x8
700a199c: e7ff         	b	0x700a199e <Udma_chAllocResource+0x1be> @ imm = #-0x2
700a199e: f06f 0004    	mvn	r0, #0x4
700a19a2: 9006         	str	r0, [sp, #0x18]
700a19a4: e01c         	b	0x700a19e0 <Udma_chAllocResource+0x200> @ imm = #0x38
700a19a6: 9907         	ldr	r1, [sp, #0x1c]
700a19a8: f501 70e6    	add.w	r0, r1, #0x1cc
700a19ac: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a19b0: 9804         	ldr	r0, [sp, #0x10]
700a19b2: 9907         	ldr	r1, [sp, #0x1c]
700a19b4: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a19b8: 6008         	str	r0, [r1]
700a19ba: 9907         	ldr	r1, [sp, #0x1c]
700a19bc: 6f08         	ldr	r0, [r1, #0x70]
700a19be: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a19c2: 6048         	str	r0, [r1, #0x4]
700a19c4: 9807         	ldr	r0, [sp, #0x1c]
700a19c6: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a19ca: 2001         	movs	r0, #0x1
700a19cc: 6088         	str	r0, [r1, #0x8]
700a19ce: 9807         	ldr	r0, [sp, #0x1c]
700a19d0: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a19d4: f64a 30cd    	movw	r0, #0xabcd
700a19d8: f6ca 30dc    	movt	r0, #0xabdc
700a19dc: 60c8         	str	r0, [r1, #0xc]
700a19de: e7ff         	b	0x700a19e0 <Udma_chAllocResource+0x200> @ imm = #-0x2
700a19e0: e7ff         	b	0x700a19e2 <Udma_chAllocResource+0x202> @ imm = #-0x2
700a19e2: 9806         	ldr	r0, [sp, #0x18]
700a19e4: b9c0         	cbnz	r0, 0x700a1a18 <Udma_chAllocResource+0x238> @ imm = #0x30
700a19e6: e7ff         	b	0x700a19e8 <Udma_chAllocResource+0x208> @ imm = #-0x2
700a19e8: 9807         	ldr	r0, [sp, #0x1c]
700a19ea: 7800         	ldrb	r0, [r0]
700a19ec: 0700         	lsls	r0, r0, #0x1c
700a19ee: 2800         	cmp	r0, #0x0
700a19f0: d507         	bpl	0x700a1a02 <Udma_chAllocResource+0x222> @ imm = #0xe
700a19f2: e7ff         	b	0x700a19f4 <Udma_chAllocResource+0x214> @ imm = #-0x2
700a19f4: 9907         	ldr	r1, [sp, #0x1c]
700a19f6: 6888         	ldr	r0, [r1, #0x8]
700a19f8: 6788         	str	r0, [r1, #0x78]
700a19fa: 9907         	ldr	r1, [sp, #0x1c]
700a19fc: 6f88         	ldr	r0, [r1, #0x78]
700a19fe: 67c8         	str	r0, [r1, #0x7c]
700a1a00: e7ff         	b	0x700a1a02 <Udma_chAllocResource+0x222> @ imm = #-0x2
700a1a02: 9807         	ldr	r0, [sp, #0x1c]
700a1a04: 7800         	ldrb	r0, [r0]
700a1a06: 06c0         	lsls	r0, r0, #0x1b
700a1a08: 2800         	cmp	r0, #0x0
700a1a0a: d504         	bpl	0x700a1a16 <Udma_chAllocResource+0x236> @ imm = #0x8
700a1a0c: e7ff         	b	0x700a1a0e <Udma_chAllocResource+0x22e> @ imm = #-0x2
700a1a0e: 9907         	ldr	r1, [sp, #0x1c]
700a1a10: 6888         	ldr	r0, [r1, #0x8]
700a1a12: 67c8         	str	r0, [r1, #0x7c]
700a1a14: e7ff         	b	0x700a1a16 <Udma_chAllocResource+0x236> @ imm = #-0x2
700a1a16: e7ff         	b	0x700a1a18 <Udma_chAllocResource+0x238> @ imm = #-0x2
700a1a18: e7ff         	b	0x700a1a1a <Udma_chAllocResource+0x23a> @ imm = #-0x2
700a1a1a: 9806         	ldr	r0, [sp, #0x18]
700a1a1c: 2800         	cmp	r0, #0x0
700a1a1e: f040 8088    	bne.w	0x700a1b32 <Udma_chAllocResource+0x352> @ imm = #0x110
700a1a22: e7ff         	b	0x700a1a24 <Udma_chAllocResource+0x244> @ imm = #-0x2
700a1a24: 9807         	ldr	r0, [sp, #0x1c]
700a1a26: 6940         	ldr	r0, [r0, #0x14]
700a1a28: 2800         	cmp	r0, #0x0
700a1a2a: f000 8081    	beq.w	0x700a1b30 <Udma_chAllocResource+0x350> @ imm = #0x102
700a1a2e: e7ff         	b	0x700a1a30 <Udma_chAllocResource+0x250> @ imm = #-0x2
700a1a30: 9807         	ldr	r0, [sp, #0x1c]
700a1a32: 7800         	ldrb	r0, [r0]
700a1a34: 0740         	lsls	r0, r0, #0x1d
700a1a36: 2800         	cmp	r0, #0x0
700a1a38: d505         	bpl	0x700a1a46 <Udma_chAllocResource+0x266> @ imm = #0xa
700a1a3a: e7ff         	b	0x700a1a3c <Udma_chAllocResource+0x25c> @ imm = #-0x2
700a1a3c: 9807         	ldr	r0, [sp, #0x1c]
700a1a3e: 6ec0         	ldr	r0, [r0, #0x6c]
700a1a40: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a44: e044         	b	0x700a1ad0 <Udma_chAllocResource+0x2f0> @ imm = #0x88
700a1a46: 9807         	ldr	r0, [sp, #0x1c]
700a1a48: 7840         	ldrb	r0, [r0, #0x1]
700a1a4a: 07c0         	lsls	r0, r0, #0x1f
700a1a4c: b338         	cbz	r0, 0x700a1a9e <Udma_chAllocResource+0x2be> @ imm = #0x4e
700a1a4e: e7ff         	b	0x700a1a50 <Udma_chAllocResource+0x270> @ imm = #-0x2
700a1a50: 9907         	ldr	r1, [sp, #0x1c]
700a1a52: 68c8         	ldr	r0, [r1, #0xc]
700a1a54: 6288         	str	r0, [r1, #0x28]
700a1a56: 9807         	ldr	r0, [sp, #0x1c]
700a1a58: 7800         	ldrb	r0, [r0]
700a1a5a: 07c0         	lsls	r0, r0, #0x1f
700a1a5c: b178         	cbz	r0, 0x700a1a7e <Udma_chAllocResource+0x29e> @ imm = #0x1e
700a1a5e: e7ff         	b	0x700a1a60 <Udma_chAllocResource+0x280> @ imm = #-0x2
700a1a60: 9907         	ldr	r1, [sp, #0x1c]
700a1a62: 6ec8         	ldr	r0, [r1, #0x6c]
700a1a64: 62c8         	str	r0, [r1, #0x2c]
700a1a66: 9804         	ldr	r0, [sp, #0x10]
700a1a68: 9a07         	ldr	r2, [sp, #0x1c]
700a1a6a: 68d1         	ldr	r1, [r2, #0xc]
700a1a6c: 6ed2         	ldr	r2, [r2, #0x6c]
700a1a6e: 466b         	mov	r3, sp
700a1a70: f00c fd7e    	bl	0x700ae570 <Udma_getMappedChRingAttributes> @ imm = #0xcafc
700a1a74: 9006         	str	r0, [sp, #0x18]
700a1a76: 9800         	ldr	r0, [sp]
700a1a78: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a7c: e00e         	b	0x700a1a9c <Udma_chAllocResource+0x2bc> @ imm = #0x1c
700a1a7e: 9907         	ldr	r1, [sp, #0x1c]
700a1a80: 6f08         	ldr	r0, [r1, #0x70]
700a1a82: 62c8         	str	r0, [r1, #0x2c]
700a1a84: 9804         	ldr	r0, [sp, #0x10]
700a1a86: 9a07         	ldr	r2, [sp, #0x1c]
700a1a88: 68d1         	ldr	r1, [r2, #0xc]
700a1a8a: 6f12         	ldr	r2, [r2, #0x70]
700a1a8c: 466b         	mov	r3, sp
700a1a8e: f00c fd6f    	bl	0x700ae570 <Udma_getMappedChRingAttributes> @ imm = #0xcade
700a1a92: 9006         	str	r0, [sp, #0x18]
700a1a94: 9800         	ldr	r0, [sp]
700a1a96: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1a9a: e7ff         	b	0x700a1a9c <Udma_chAllocResource+0x2bc> @ imm = #-0x2
700a1a9c: e017         	b	0x700a1ace <Udma_chAllocResource+0x2ee> @ imm = #0x2e
700a1a9e: 9807         	ldr	r0, [sp, #0x1c]
700a1aa0: 7800         	ldrb	r0, [r0]
700a1aa2: 07c0         	lsls	r0, r0, #0x1f
700a1aa4: b148         	cbz	r0, 0x700a1aba <Udma_chAllocResource+0x2da> @ imm = #0x12
700a1aa6: e7ff         	b	0x700a1aa8 <Udma_chAllocResource+0x2c8> @ imm = #-0x2
700a1aa8: 9807         	ldr	r0, [sp, #0x1c]
700a1aaa: 6ec0         	ldr	r0, [r0, #0x6c]
700a1aac: 9904         	ldr	r1, [sp, #0x10]
700a1aae: f8d1 110c    	ldr.w	r1, [r1, #0x10c]
700a1ab2: 4408         	add	r0, r1
700a1ab4: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1ab8: e008         	b	0x700a1acc <Udma_chAllocResource+0x2ec> @ imm = #0x10
700a1aba: 9807         	ldr	r0, [sp, #0x1c]
700a1abc: 6f00         	ldr	r0, [r0, #0x70]
700a1abe: 9904         	ldr	r1, [sp, #0x10]
700a1ac0: f8d1 1114    	ldr.w	r1, [r1, #0x114]
700a1ac4: 4408         	add	r0, r1
700a1ac6: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a1aca: e7ff         	b	0x700a1acc <Udma_chAllocResource+0x2ec> @ imm = #-0x2
700a1acc: e7ff         	b	0x700a1ace <Udma_chAllocResource+0x2ee> @ imm = #-0x2
700a1ace: e7ff         	b	0x700a1ad0 <Udma_chAllocResource+0x2f0> @ imm = #-0x2
700a1ad0: 9907         	ldr	r1, [sp, #0x1c]
700a1ad2: f101 0090    	add.w	r0, r1, #0x90
700a1ad6: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1ada: 9804         	ldr	r0, [sp, #0x10]
700a1adc: 9b07         	ldr	r3, [sp, #0x1c]
700a1ade: f8d3 1080    	ldr.w	r1, [r3, #0x80]
700a1ae2: f8bd 200e    	ldrh.w	r2, [sp, #0xe]
700a1ae6: 3314         	adds	r3, #0x14
700a1ae8: f004 f972    	bl	0x700a5dd0 <Udma_ringAlloc> @ imm = #0x42e4
700a1aec: 9006         	str	r0, [sp, #0x18]
700a1aee: 9806         	ldr	r0, [sp, #0x18]
700a1af0: b128         	cbz	r0, 0x700a1afe <Udma_chAllocResource+0x31e> @ imm = #0xa
700a1af2: e7ff         	b	0x700a1af4 <Udma_chAllocResource+0x314> @ imm = #-0x2
700a1af4: 9907         	ldr	r1, [sp, #0x1c]
700a1af6: 2000         	movs	r0, #0x0
700a1af8: f8c1 0080    	str.w	r0, [r1, #0x80]
700a1afc: e017         	b	0x700a1b2e <Udma_chAllocResource+0x34e> @ imm = #0x2e
700a1afe: 9807         	ldr	r0, [sp, #0x1c]
700a1b00: 7840         	ldrb	r0, [r0, #0x1]
700a1b02: 07c0         	lsls	r0, r0, #0x1f
700a1b04: b190         	cbz	r0, 0x700a1b2c <Udma_chAllocResource+0x34c> @ imm = #0x24
700a1b06: e7ff         	b	0x700a1b08 <Udma_chAllocResource+0x328> @ imm = #-0x2
700a1b08: 9807         	ldr	r0, [sp, #0x1c]
700a1b0a: 7800         	ldrb	r0, [r0]
700a1b0c: 0780         	lsls	r0, r0, #0x1e
700a1b0e: 2800         	cmp	r0, #0x0
700a1b10: d50c         	bpl	0x700a1b2c <Udma_chAllocResource+0x34c> @ imm = #0x18
700a1b12: e7ff         	b	0x700a1b14 <Udma_chAllocResource+0x334> @ imm = #-0x2
700a1b14: 9907         	ldr	r1, [sp, #0x1c]
700a1b16: f8d1 0080    	ldr.w	r0, [r1, #0x80]
700a1b1a: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a1b1e: 8880         	ldrh	r0, [r0, #0x4]
700a1b20: 9a04         	ldr	r2, [sp, #0x10]
700a1b22: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a1b26: 1a80         	subs	r0, r0, r2
700a1b28: 6048         	str	r0, [r1, #0x4]
700a1b2a: e7ff         	b	0x700a1b2c <Udma_chAllocResource+0x34c> @ imm = #-0x2
700a1b2c: e7ff         	b	0x700a1b2e <Udma_chAllocResource+0x34e> @ imm = #-0x2
700a1b2e: e7ff         	b	0x700a1b30 <Udma_chAllocResource+0x350> @ imm = #-0x2
700a1b30: e7ff         	b	0x700a1b32 <Udma_chAllocResource+0x352> @ imm = #-0x2
700a1b32: 9806         	ldr	r0, [sp, #0x18]
700a1b34: b930         	cbnz	r0, 0x700a1b44 <Udma_chAllocResource+0x364> @ imm = #0xc
700a1b36: e7ff         	b	0x700a1b38 <Udma_chAllocResource+0x358> @ imm = #-0x2
700a1b38: 9907         	ldr	r1, [sp, #0x1c]
700a1b3a: f101 0090    	add.w	r0, r1, #0x90
700a1b3e: f8c1 0084    	str.w	r0, [r1, #0x84]
700a1b42: e7ff         	b	0x700a1b44 <Udma_chAllocResource+0x364> @ imm = #-0x2
700a1b44: 9806         	ldr	r0, [sp, #0x18]
700a1b46: b928         	cbnz	r0, 0x700a1b54 <Udma_chAllocResource+0x374> @ imm = #0xa
700a1b48: e7ff         	b	0x700a1b4a <Udma_chAllocResource+0x36a> @ imm = #-0x2
700a1b4a: 9907         	ldr	r1, [sp, #0x1c]
700a1b4c: 2000         	movs	r0, #0x0
700a1b4e: f8c1 0088    	str.w	r0, [r1, #0x88]
700a1b52: e7ff         	b	0x700a1b54 <Udma_chAllocResource+0x374> @ imm = #-0x2
700a1b54: 9806         	ldr	r0, [sp, #0x18]
700a1b56: b148         	cbz	r0, 0x700a1b6c <Udma_chAllocResource+0x38c> @ imm = #0x12
700a1b58: e7ff         	b	0x700a1b5a <Udma_chAllocResource+0x37a> @ imm = #-0x2
700a1b5a: 9807         	ldr	r0, [sp, #0x1c]
700a1b5c: f004 fb58    	bl	0x700a6210 <Udma_chFreeResource> @ imm = #0x46b0
700a1b60: 9005         	str	r0, [sp, #0x14]
700a1b62: 9805         	ldr	r0, [sp, #0x14]
700a1b64: b108         	cbz	r0, 0x700a1b6a <Udma_chAllocResource+0x38a> @ imm = #0x2
700a1b66: e7ff         	b	0x700a1b68 <Udma_chAllocResource+0x388> @ imm = #-0x2
700a1b68: e7ff         	b	0x700a1b6a <Udma_chAllocResource+0x38a> @ imm = #-0x2
700a1b6a: e004         	b	0x700a1b76 <Udma_chAllocResource+0x396> @ imm = #0x8
700a1b6c: 9804         	ldr	r0, [sp, #0x10]
700a1b6e: 9907         	ldr	r1, [sp, #0x1c]
700a1b70: f007 fcd6    	bl	0x700a9520 <Udma_chAssignRegOverlay> @ imm = #0x79ac
700a1b74: e7ff         	b	0x700a1b76 <Udma_chAllocResource+0x396> @ imm = #-0x2
700a1b76: 9806         	ldr	r0, [sp, #0x18]
700a1b78: b008         	add	sp, #0x20
700a1b7a: bd80         	pop	{r7, pc}

700a1b7c <__aeabi_memcpy8>:
700a1b7c: ea004dd2     	b	0x700b52cc <TI_memcpy_small> @ imm = #0x13748

700a1b80 <strcmp>:
700a1b80: e5d02000     	ldrb	r2, [r0]
700a1b84: e5d13000     	ldrb	r3, [r1]
700a1b88: e3520001     	cmp	r2, #1
700a1b8c: 21520003     	cmphs	r2, r3
700a1b90: 1a004f5a     	bne	0x700b5900 <.Lfastpath_exit> @ imm = #0x13d68
700a1b94: e16d41f0     	strd	r4, r5, [sp, #-16]!
700a1b98: e1804001     	orr	r4, r0, r1
700a1b9c: e1cd60f8     	strd	r6, r7, [sp, #8]
700a1ba0: e3e0c000     	mvn	r12, #0
700a1ba4: e1a02e84     	lsl	r2, r4, #29
700a1ba8: e3520000     	cmp	r2, #0
700a1bac: 0a000013     	beq	0x700a1c00 <strcmp+0x80> @ imm = #0x4c
700a1bb0: e0204001     	eor	r4, r0, r1
700a1bb4: e3140007     	tst	r4, #7
700a1bb8: 1a00003e     	bne	0x700a1cb8 <strcmp+0x138> @ imm = #0xf8
700a1bbc: e2004007     	and	r4, r0, #7
700a1bc0: e3c00007     	bic	r0, r0, #7
700a1bc4: e2045003     	and	r5, r4, #3
700a1bc8: e3c11007     	bic	r1, r1, #7
700a1bcc: e1a05185     	lsl	r5, r5, #3
700a1bd0: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1bd4: e3140004     	tst	r4, #4
700a1bd8: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1bdc: e1e0451c     	mvn	r4, r12, lsl r5
700a1be0: e1822004     	orr	r2, r2, r4
700a1be4: e1866004     	orr	r6, r6, r4
700a1be8: 0a000006     	beq	0x700a1c08 <strcmp+0x88> @ imm = #0x18
700a1bec: e1833004     	orr	r3, r3, r4
700a1bf0: e1a0200c     	mov	r2, r12
700a1bf4: e1877004     	orr	r7, r7, r4
700a1bf8: e1a0600c     	mov	r6, r12
700a1bfc: ea000001     	b	0x700a1c08 <strcmp+0x88> @ imm = #0x4
700a1c00: e0c021d0     	ldrd	r2, r3, [r0], #16
700a1c04: e0c161d0     	ldrd	r6, r7, [r1], #16
700a1c08: e6525f9c     	uadd8	r5, r2, r12
700a1c0c: e0224006     	eor	r4, r2, r6
700a1c10: e6844fbc     	sel	r4, r4, r12
700a1c14: e3540000     	cmp	r4, #0
700a1c18: 1a00001b     	bne	0x700a1c8c <strcmp+0x10c> @ imm = #0x6c
700a1c1c: e6535f9c     	uadd8	r5, r3, r12
700a1c20: e0235007     	eor	r5, r3, r7
700a1c24: e6855fbc     	sel	r5, r5, r12
700a1c28: e3550000     	cmp	r5, #0
700a1c2c: 1a00000b     	bne	0x700a1c60 <strcmp+0xe0> @ imm = #0x2c
700a1c30: e14020d8     	ldrd	r2, r3, [r0, #-8]
700a1c34: e14160d8     	ldrd	r6, r7, [r1, #-8]
700a1c38: e6525f9c     	uadd8	r5, r2, r12
700a1c3c: e0224006     	eor	r4, r2, r6
700a1c40: e6844fbc     	sel	r4, r4, r12
700a1c44: e6535f9c     	uadd8	r5, r3, r12
700a1c48: e0235007     	eor	r5, r3, r7
700a1c4c: e6855fbc     	sel	r5, r5, r12
700a1c50: e1955004     	orrs	r5, r5, r4
700a1c54: 0affffe9     	beq	0x700a1c00 <strcmp+0x80> @ imm = #-0x5c
700a1c58: e3540000     	cmp	r4, #0
700a1c5c: 1a00000a     	bne	0x700a1c8c <strcmp+0x10c> @ imm = #0x28
700a1c60: e6bf5f35     	rev	r5, r5
700a1c64: e16f4f15     	clz	r4, r5
700a1c68: e3c44007     	bic	r4, r4, #7
700a1c6c: e1a01437     	lsr	r1, r7, r4
700a1c70: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1c74: e1a03433     	lsr	r3, r3, r4
700a1c78: e20300ff     	and	r0, r3, #255
700a1c7c: e20110ff     	and	r1, r1, #255
700a1c80: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1c84: e0400001     	sub	r0, r0, r1
700a1c88: e12fff1e     	bx	lr
700a1c8c: e6bf4f34     	rev	r4, r4
700a1c90: e16f4f14     	clz	r4, r4
700a1c94: e3c44007     	bic	r4, r4, #7
700a1c98: e1a01436     	lsr	r1, r6, r4
700a1c9c: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a1ca0: e1a02432     	lsr	r2, r2, r4
700a1ca4: e20200ff     	and	r0, r2, #255
700a1ca8: e20110ff     	and	r1, r1, #255
700a1cac: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1cb0: e0400001     	sub	r0, r0, r1
700a1cb4: e12fff1e     	bx	lr
700a1cb8: e3140003     	tst	r4, #3
700a1cbc: 1a000022     	bne	0x700a1d4c <strcmp+0x1cc> @ imm = #0x88
700a1cc0: e2104003     	ands	r4, r0, #3
700a1cc4: 1a000017     	bne	0x700a1d28 <strcmp+0x1a8> @ imm = #0x5c
700a1cc8: e4902008     	ldr	r2, [r0], #8
700a1ccc: e4913008     	ldr	r3, [r1], #8
700a1cd0: e6525f9c     	uadd8	r5, r2, r12
700a1cd4: e0225003     	eor	r5, r2, r3
700a1cd8: e6855fbc     	sel	r5, r5, r12
700a1cdc: e3550000     	cmp	r5, #0
700a1ce0: 1a000006     	bne	0x700a1d00 <strcmp+0x180> @ imm = #0x18
700a1ce4: e5102004     	ldr	r2, [r0, #-0x4]
700a1ce8: e5113004     	ldr	r3, [r1, #-0x4]
700a1cec: e6525f9c     	uadd8	r5, r2, r12
700a1cf0: e0225003     	eor	r5, r2, r3
700a1cf4: e6855fbc     	sel	r5, r5, r12
700a1cf8: e3550000     	cmp	r5, #0
700a1cfc: 0afffff1     	beq	0x700a1cc8 <strcmp+0x148> @ imm = #-0x3c
700a1d00: e6bf5f35     	rev	r5, r5
700a1d04: e16f4f15     	clz	r4, r5
700a1d08: e3c44007     	bic	r4, r4, #7
700a1d0c: e1a01433     	lsr	r1, r3, r4
700a1d10: e1a02432     	lsr	r2, r2, r4
700a1d14: e20200ff     	and	r0, r2, #255
700a1d18: e20110ff     	and	r1, r1, #255
700a1d1c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1d20: e0400001     	sub	r0, r0, r1
700a1d24: e12fff1e     	bx	lr
700a1d28: e1a04184     	lsl	r4, r4, #3
700a1d2c: e3c00003     	bic	r0, r0, #3
700a1d30: e4902008     	ldr	r2, [r0], #8
700a1d34: e3c11003     	bic	r1, r1, #3
700a1d38: e4913008     	ldr	r3, [r1], #8
700a1d3c: e1e0441c     	mvn	r4, r12, lsl r4
700a1d40: e1822004     	orr	r2, r2, r4
700a1d44: e1833004     	orr	r3, r3, r4
700a1d48: eaffffe0     	b	0x700a1cd0 <strcmp+0x150> @ imm = #-0x80
700a1d4c: e2104003     	ands	r4, r0, #3
700a1d50: 0a000015     	beq	0x700a1dac <strcmp+0x22c> @ imm = #0x54
700a1d54: e0411004     	sub	r1, r1, r4
700a1d58: e3c00003     	bic	r0, r0, #3
700a1d5c: e1b04f84     	lsls	r4, r4, #31
700a1d60: e4902004     	ldr	r2, [r0], #4
700a1d64: 0a000006     	beq	0x700a1d84 <strcmp+0x204> @ imm = #0x18
700a1d68: 2a00000e     	bhs	0x700a1da8 <strcmp+0x228> @ imm = #0x38
700a1d6c: e5d13002     	ldrb	r3, [r1, #0x2]
700a1d70: e6ef4872     	uxtb	r4, r2, ror #16
700a1d74: e0544003     	subs	r4, r4, r3
700a1d78: 1a000007     	bne	0x700a1d9c <strcmp+0x21c> @ imm = #0x1c
700a1d7c: e3530000     	cmp	r3, #0
700a1d80: 0a000005     	beq	0x700a1d9c <strcmp+0x21c> @ imm = #0x14
700a1d84: e5d13003     	ldrb	r3, [r1, #0x3]
700a1d88: e6ef4c72     	uxtb	r4, r2, ror #24
700a1d8c: e0544003     	subs	r4, r4, r3
700a1d90: 1a000001     	bne	0x700a1d9c <strcmp+0x21c> @ imm = #0x4
700a1d94: e3530000     	cmp	r3, #0
700a1d98: 1a000002     	bne	0x700a1da8 <strcmp+0x228> @ imm = #0x8
700a1d9c: e1a00004     	mov	r0, r4
700a1da0: e49d4010     	ldr	r4, [sp], #16
700a1da4: e12fff1e     	bx	lr
700a1da8: e2811004     	add	r1, r1, #4
700a1dac: e4902004     	ldr	r2, [r0], #4
700a1db0: e1b04f81     	lsls	r4, r1, #31
700a1db4: e3c11003     	bic	r1, r1, #3
700a1db8: e4913004     	ldr	r3, [r1], #4
700a1dbc: 8a00002f     	bhi	0x700a1e80 <strcmp+0x300> @ imm = #0xbc
700a1dc0: 2a000017     	bhs	0x700a1e24 <strcmp+0x2a4> @ imm = #0x5c
700a1dc4: e3c244ff     	bic	r4, r2, #-16777216
700a1dc8: e6525f9c     	uadd8	r5, r2, r12
700a1dcc: e0345423     	eors	r5, r4, r3, lsr #8
700a1dd0: e6855fbc     	sel	r5, r5, r12
700a1dd4: 1a000007     	bne	0x700a1df8 <strcmp+0x278> @ imm = #0x1c
700a1dd8: e3550000     	cmp	r5, #0
700a1ddc: 1a000007     	bne	0x700a1e00 <strcmp+0x280> @ imm = #0x1c
700a1de0: e4913004     	ldr	r3, [r1], #4
700a1de4: e0244002     	eor	r4, r4, r2
700a1de8: e1540c03     	cmp	r4, r3, lsl #24
700a1dec: 1a000009     	bne	0x700a1e18 <strcmp+0x298> @ imm = #0x24
700a1df0: e4902004     	ldr	r2, [r0], #4
700a1df4: eafffff2     	b	0x700a1dc4 <strcmp+0x244> @ imm = #-0x38
700a1df8: e1a03423     	lsr	r3, r3, #8
700a1dfc: ea000037     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0xdc
700a1e00: e3d554ff     	bics	r5, r5, #-16777216
700a1e04: 1a000032     	bne	0x700a1ed4 <strcmp+0x354> @ imm = #0xc8
700a1e08: e5d10000     	ldrb	r0, [r1]
700a1e0c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1e10: e2600000     	rsb	r0, r0, #0
700a1e14: e12fff1e     	bx	lr
700a1e18: e1a02c22     	lsr	r2, r2, #24
700a1e1c: e20330ff     	and	r3, r3, #255
700a1e20: ea00002e     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0xb8
700a1e24: e002482c     	and	r4, r2, r12, lsr #16
700a1e28: e6525f9c     	uadd8	r5, r2, r12
700a1e2c: e0345823     	eors	r5, r4, r3, lsr #16
700a1e30: e6855fbc     	sel	r5, r5, r12
700a1e34: 1a000007     	bne	0x700a1e58 <strcmp+0x2d8> @ imm = #0x1c
700a1e38: e3550000     	cmp	r5, #0
700a1e3c: 1a000007     	bne	0x700a1e60 <strcmp+0x2e0> @ imm = #0x1c
700a1e40: e4913004     	ldr	r3, [r1], #4
700a1e44: e0244002     	eor	r4, r4, r2
700a1e48: e1540803     	cmp	r4, r3, lsl #16
700a1e4c: 1a000008     	bne	0x700a1e74 <strcmp+0x2f4> @ imm = #0x20
700a1e50: e4902004     	ldr	r2, [r0], #4
700a1e54: eafffff2     	b	0x700a1e24 <strcmp+0x2a4> @ imm = #-0x38
700a1e58: e1a03823     	lsr	r3, r3, #16
700a1e5c: ea00001f     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x7c
700a1e60: e015582c     	ands	r5, r5, r12, lsr #16
700a1e64: 1a00001a     	bne	0x700a1ed4 <strcmp+0x354> @ imm = #0x68
700a1e68: e1d130b0     	ldrh	r3, [r1]
700a1e6c: e1a02822     	lsr	r2, r2, #16
700a1e70: ea00001a     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x68
700a1e74: e1a02822     	lsr	r2, r2, #16
700a1e78: e003382c     	and	r3, r3, r12, lsr #16
700a1e7c: ea000017     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x5c
700a1e80: e20240ff     	and	r4, r2, #255
700a1e84: e6525f9c     	uadd8	r5, r2, r12
700a1e88: e0345c23     	eors	r5, r4, r3, lsr #24
700a1e8c: e6855fbc     	sel	r5, r5, r12
700a1e90: 1a000007     	bne	0x700a1eb4 <strcmp+0x334> @ imm = #0x1c
700a1e94: e3550000     	cmp	r5, #0
700a1e98: 1a000007     	bne	0x700a1ebc <strcmp+0x33c> @ imm = #0x1c
700a1e9c: e4913004     	ldr	r3, [r1], #4
700a1ea0: e0244002     	eor	r4, r4, r2
700a1ea4: e1540403     	cmp	r4, r3, lsl #8
700a1ea8: 1a000006     	bne	0x700a1ec8 <strcmp+0x348> @ imm = #0x18
700a1eac: e4902004     	ldr	r2, [r0], #4
700a1eb0: eafffff2     	b	0x700a1e80 <strcmp+0x300> @ imm = #-0x38
700a1eb4: e1a03c23     	lsr	r3, r3, #24
700a1eb8: ea000008     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x20
700a1ebc: e31500ff     	tst	r5, #255
700a1ec0: 1a000003     	bne	0x700a1ed4 <strcmp+0x354> @ imm = #0xc
700a1ec4: e5913000     	ldr	r3, [r1]
700a1ec8: e1a02422     	lsr	r2, r2, #8
700a1ecc: e3c334ff     	bic	r3, r3, #-16777216
700a1ed0: ea000002     	b	0x700a1ee0 <strcmp+0x360> @ imm = #0x8
700a1ed4: e3a00000     	mov	r0, #0
700a1ed8: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1edc: e12fff1e     	bx	lr
700a1ee0: e6bf2f32     	rev	r2, r2
700a1ee4: e6bf3f33     	rev	r3, r3
700a1ee8: e6524f9c     	uadd8	r4, r2, r12
700a1eec: e0224003     	eor	r4, r2, r3
700a1ef0: e6845fbc     	sel	r5, r4, r12
700a1ef4: e16f4f15     	clz	r4, r5
700a1ef8: e1a02412     	lsl	r2, r2, r4
700a1efc: e1a03413     	lsl	r3, r3, r4
700a1f00: e1a00c22     	lsr	r0, r2, #24
700a1f04: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1f08: e0400c23     	sub	r0, r0, r3, lsr #24
700a1f0c: e12fff1e     	bx	lr

700a1f10 <_tx_thread_suspend>:
700a1f10: b580         	push	{r7, lr}
700a1f12: b08c         	sub	sp, #0x30
700a1f14: 900a         	str	r0, [sp, #0x28]
700a1f16: f64a 204c    	movw	r0, #0xaa4c
700a1f1a: f2c7 0008    	movt	r0, #0x7008
700a1f1e: 6800         	ldr	r0, [r0]
700a1f20: 9008         	str	r0, [sp, #0x20]
700a1f22: f001 eb90    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #0x1720
700a1f26: 9009         	str	r0, [sp, #0x24]
700a1f28: 980a         	ldr	r0, [sp, #0x28]
700a1f2a: 9908         	ldr	r1, [sp, #0x20]
700a1f2c: 4288         	cmp	r0, r1
700a1f2e: d108         	bne	0x700a1f42 <_tx_thread_suspend+0x32> @ imm = #0x10
700a1f30: e7ff         	b	0x700a1f32 <_tx_thread_suspend+0x22> @ imm = #-0x2
700a1f32: 980a         	ldr	r0, [sp, #0x28]
700a1f34: 69c0         	ldr	r0, [r0, #0x1c]
700a1f36: f64a 2184    	movw	r1, #0xaa84
700a1f3a: f2c7 0108    	movt	r1, #0x7008
700a1f3e: 6008         	str	r0, [r1]
700a1f40: e7ff         	b	0x700a1f42 <_tx_thread_suspend+0x32> @ imm = #-0x2
700a1f42: 980a         	ldr	r0, [sp, #0x28]
700a1f44: 6b40         	ldr	r0, [r0, #0x34]
700a1f46: 2800         	cmp	r0, #0x0
700a1f48: f040 817e    	bne.w	0x700a2248 <_tx_thread_suspend+0x338> @ imm = #0x2fc
700a1f4c: e7ff         	b	0x700a1f4e <_tx_thread_suspend+0x3e> @ imm = #-0x2
700a1f4e: 2000         	movs	r0, #0x0
700a1f50: 9007         	str	r0, [sp, #0x1c]
700a1f52: f248 7068    	movw	r0, #0x8768
700a1f56: f2c7 000b    	movt	r0, #0x700b
700a1f5a: 6800         	ldr	r0, [r0]
700a1f5c: b988         	cbnz	r0, 0x700a1f82 <_tx_thread_suspend+0x72> @ imm = #0x22
700a1f5e: e7ff         	b	0x700a1f60 <_tx_thread_suspend+0x50> @ imm = #-0x2
700a1f60: 9808         	ldr	r0, [sp, #0x20]
700a1f62: 990a         	ldr	r1, [sp, #0x28]
700a1f64: 4288         	cmp	r0, r1
700a1f66: d10b         	bne	0x700a1f80 <_tx_thread_suspend+0x70> @ imm = #0x16
700a1f68: e7ff         	b	0x700a1f6a <_tx_thread_suspend+0x5a> @ imm = #-0x2
700a1f6a: f64a 205c    	movw	r0, #0xaa5c
700a1f6e: f2c7 0008    	movt	r0, #0x7008
700a1f72: 6800         	ldr	r0, [r0]
700a1f74: b118         	cbz	r0, 0x700a1f7e <_tx_thread_suspend+0x6e> @ imm = #0x6
700a1f76: e7ff         	b	0x700a1f78 <_tx_thread_suspend+0x68> @ imm = #-0x2
700a1f78: 2014         	movs	r0, #0x14
700a1f7a: 9007         	str	r0, [sp, #0x1c]
700a1f7c: e7ff         	b	0x700a1f7e <_tx_thread_suspend+0x6e> @ imm = #-0x2
700a1f7e: e7ff         	b	0x700a1f80 <_tx_thread_suspend+0x70> @ imm = #-0x2
700a1f80: e7ff         	b	0x700a1f82 <_tx_thread_suspend+0x72> @ imm = #-0x2
700a1f82: 9807         	ldr	r0, [sp, #0x1c]
700a1f84: 2800         	cmp	r0, #0x0
700a1f86: f040 815e    	bne.w	0x700a2246 <_tx_thread_suspend+0x336> @ imm = #0x2bc
700a1f8a: e7ff         	b	0x700a1f8c <_tx_thread_suspend+0x7c> @ imm = #-0x2
700a1f8c: 990a         	ldr	r1, [sp, #0x28]
700a1f8e: 2003         	movs	r0, #0x3
700a1f90: 6348         	str	r0, [r1, #0x34]
700a1f92: 980a         	ldr	r0, [sp, #0x28]
700a1f94: 6b00         	ldr	r0, [r0, #0x30]
700a1f96: 9006         	str	r0, [sp, #0x18]
700a1f98: 980a         	ldr	r0, [sp, #0x28]
700a1f9a: 6a00         	ldr	r0, [r0, #0x20]
700a1f9c: 9001         	str	r0, [sp, #0x4]
700a1f9e: 980a         	ldr	r0, [sp, #0x28]
700a1fa0: 6a40         	ldr	r0, [r0, #0x24]
700a1fa2: 9000         	str	r0, [sp]
700a1fa4: 9801         	ldr	r0, [sp, #0x4]
700a1fa6: 990a         	ldr	r1, [sp, #0x28]
700a1fa8: 4288         	cmp	r0, r1
700a1faa: d01b         	beq	0x700a1fe4 <_tx_thread_suspend+0xd4> @ imm = #0x36
700a1fac: e7ff         	b	0x700a1fae <_tx_thread_suspend+0x9e> @ imm = #-0x2
700a1fae: 9800         	ldr	r0, [sp]
700a1fb0: 9901         	ldr	r1, [sp, #0x4]
700a1fb2: 6248         	str	r0, [r1, #0x24]
700a1fb4: 9801         	ldr	r0, [sp, #0x4]
700a1fb6: 9900         	ldr	r1, [sp]
700a1fb8: 6208         	str	r0, [r1, #0x20]
700a1fba: 9906         	ldr	r1, [sp, #0x18]
700a1fbc: f24a 70b4    	movw	r0, #0xa7b4
700a1fc0: f2c7 0008    	movt	r0, #0x7008
700a1fc4: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a1fc8: 990a         	ldr	r1, [sp, #0x28]
700a1fca: 4288         	cmp	r0, r1
700a1fcc: d109         	bne	0x700a1fe2 <_tx_thread_suspend+0xd2> @ imm = #0x12
700a1fce: e7ff         	b	0x700a1fd0 <_tx_thread_suspend+0xc0> @ imm = #-0x2
700a1fd0: 9801         	ldr	r0, [sp, #0x4]
700a1fd2: 9a06         	ldr	r2, [sp, #0x18]
700a1fd4: f24a 71b4    	movw	r1, #0xa7b4
700a1fd8: f2c7 0108    	movt	r1, #0x7008
700a1fdc: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a1fe0: e7ff         	b	0x700a1fe2 <_tx_thread_suspend+0xd2> @ imm = #-0x2
700a1fe2: e0d6         	b	0x700a2192 <_tx_thread_suspend+0x282> @ imm = #0x1ac
700a1fe4: 9a06         	ldr	r2, [sp, #0x18]
700a1fe6: f24a 70b4    	movw	r0, #0xa7b4
700a1fea: f2c7 0008    	movt	r0, #0x7008
700a1fee: 2100         	movs	r1, #0x0
700a1ff0: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a1ff4: 9a06         	ldr	r2, [sp, #0x18]
700a1ff6: 2001         	movs	r0, #0x1
700a1ff8: 4090         	lsls	r0, r2
700a1ffa: 9003         	str	r0, [sp, #0xc]
700a1ffc: f64a 2060    	movw	r0, #0xaa60
700a2000: f2c7 0008    	movt	r0, #0x7008
700a2004: 6802         	ldr	r2, [r0]
700a2006: 9b03         	ldr	r3, [sp, #0xc]
700a2008: ea22 0203    	bic.w	r2, r2, r3
700a200c: 6002         	str	r2, [r0]
700a200e: 9105         	str	r1, [sp, #0x14]
700a2010: 6800         	ldr	r0, [r0]
700a2012: 9004         	str	r0, [sp, #0x10]
700a2014: 9804         	ldr	r0, [sp, #0x10]
700a2016: bb30         	cbnz	r0, 0x700a2066 <_tx_thread_suspend+0x156> @ imm = #0x4c
700a2018: e7ff         	b	0x700a201a <_tx_thread_suspend+0x10a> @ imm = #-0x2
700a201a: f64a 2154    	movw	r1, #0xaa54
700a201e: f2c7 0108    	movt	r1, #0x7008
700a2022: 2020         	movs	r0, #0x20
700a2024: 6008         	str	r0, [r1]
700a2026: f64a 2150    	movw	r1, #0xaa50
700a202a: f2c7 0108    	movt	r1, #0x7008
700a202e: 2000         	movs	r0, #0x0
700a2030: 6008         	str	r0, [r1]
700a2032: 9809         	ldr	r0, [sp, #0x24]
700a2034: f000 eae8    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x5d0
700a2038: f64a 205c    	movw	r0, #0xaa5c
700a203c: f2c7 0008    	movt	r0, #0x7008
700a2040: 6800         	ldr	r0, [r0]
700a2042: 9002         	str	r0, [sp, #0x8]
700a2044: 9802         	ldr	r0, [sp, #0x8]
700a2046: f248 7168    	movw	r1, #0x8768
700a204a: f2c7 010b    	movt	r1, #0x700b
700a204e: 6809         	ldr	r1, [r1]
700a2050: 4308         	orrs	r0, r1
700a2052: 9002         	str	r0, [sp, #0x8]
700a2054: 9802         	ldr	r0, [sp, #0x8]
700a2056: b918         	cbnz	r0, 0x700a2060 <_tx_thread_suspend+0x150> @ imm = #0x6
700a2058: e7ff         	b	0x700a205a <_tx_thread_suspend+0x14a> @ imm = #-0x2
700a205a: f010 ef42    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0x10e84
700a205e: e7ff         	b	0x700a2060 <_tx_thread_suspend+0x150> @ imm = #-0x2
700a2060: 2000         	movs	r0, #0x0
700a2062: 900b         	str	r0, [sp, #0x2c]
700a2064: e117         	b	0x700a2296 <_tx_thread_suspend+0x386> @ imm = #0x22e
700a2066: 2000         	movs	r0, #0x0
700a2068: 9003         	str	r0, [sp, #0xc]
700a206a: 9804         	ldr	r0, [sp, #0x10]
700a206c: 4241         	rsbs	r1, r0, #0
700a206e: 4008         	ands	r0, r1
700a2070: 9004         	str	r0, [sp, #0x10]
700a2072: 9804         	ldr	r0, [sp, #0x10]
700a2074: 280f         	cmp	r0, #0xf
700a2076: d811         	bhi	0x700a209c <_tx_thread_suspend+0x18c> @ imm = #0x22
700a2078: e7ff         	b	0x700a207a <_tx_thread_suspend+0x16a> @ imm = #-0x2
700a207a: 9804         	ldr	r0, [sp, #0x10]
700a207c: 2804         	cmp	r0, #0x4
700a207e: d307         	blo	0x700a2090 <_tx_thread_suspend+0x180> @ imm = #0xe
700a2080: e7ff         	b	0x700a2082 <_tx_thread_suspend+0x172> @ imm = #-0x2
700a2082: 9804         	ldr	r0, [sp, #0x10]
700a2084: 0880         	lsrs	r0, r0, #0x2
700a2086: 9004         	str	r0, [sp, #0x10]
700a2088: 9803         	ldr	r0, [sp, #0xc]
700a208a: 3002         	adds	r0, #0x2
700a208c: 9003         	str	r0, [sp, #0xc]
700a208e: e7ff         	b	0x700a2090 <_tx_thread_suspend+0x180> @ imm = #-0x2
700a2090: 9803         	ldr	r0, [sp, #0xc]
700a2092: 9904         	ldr	r1, [sp, #0x10]
700a2094: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a2098: 9003         	str	r0, [sp, #0xc]
700a209a: e070         	b	0x700a217e <_tx_thread_suspend+0x26e> @ imm = #0xe0
700a209c: 9804         	ldr	r0, [sp, #0x10]
700a209e: 28ff         	cmp	r0, #0xff
700a20a0: d817         	bhi	0x700a20d2 <_tx_thread_suspend+0x1c2> @ imm = #0x2e
700a20a2: e7ff         	b	0x700a20a4 <_tx_thread_suspend+0x194> @ imm = #-0x2
700a20a4: 9804         	ldr	r0, [sp, #0x10]
700a20a6: 0900         	lsrs	r0, r0, #0x4
700a20a8: 9004         	str	r0, [sp, #0x10]
700a20aa: 9803         	ldr	r0, [sp, #0xc]
700a20ac: 3004         	adds	r0, #0x4
700a20ae: 9003         	str	r0, [sp, #0xc]
700a20b0: 9804         	ldr	r0, [sp, #0x10]
700a20b2: 2804         	cmp	r0, #0x4
700a20b4: d307         	blo	0x700a20c6 <_tx_thread_suspend+0x1b6> @ imm = #0xe
700a20b6: e7ff         	b	0x700a20b8 <_tx_thread_suspend+0x1a8> @ imm = #-0x2
700a20b8: 9804         	ldr	r0, [sp, #0x10]
700a20ba: 0880         	lsrs	r0, r0, #0x2
700a20bc: 9004         	str	r0, [sp, #0x10]
700a20be: 9803         	ldr	r0, [sp, #0xc]
700a20c0: 3002         	adds	r0, #0x2
700a20c2: 9003         	str	r0, [sp, #0xc]
700a20c4: e7ff         	b	0x700a20c6 <_tx_thread_suspend+0x1b6> @ imm = #-0x2
700a20c6: 9803         	ldr	r0, [sp, #0xc]
700a20c8: 9904         	ldr	r1, [sp, #0x10]
700a20ca: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a20ce: 9003         	str	r0, [sp, #0xc]
700a20d0: e054         	b	0x700a217c <_tx_thread_suspend+0x26c> @ imm = #0xa8
700a20d2: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a20d6: bb10         	cbnz	r0, 0x700a211e <_tx_thread_suspend+0x20e> @ imm = #0x44
700a20d8: e7ff         	b	0x700a20da <_tx_thread_suspend+0x1ca> @ imm = #-0x2
700a20da: 9804         	ldr	r0, [sp, #0x10]
700a20dc: 0a00         	lsrs	r0, r0, #0x8
700a20de: 9004         	str	r0, [sp, #0x10]
700a20e0: 9803         	ldr	r0, [sp, #0xc]
700a20e2: 3008         	adds	r0, #0x8
700a20e4: 9003         	str	r0, [sp, #0xc]
700a20e6: 9804         	ldr	r0, [sp, #0x10]
700a20e8: 2810         	cmp	r0, #0x10
700a20ea: d307         	blo	0x700a20fc <_tx_thread_suspend+0x1ec> @ imm = #0xe
700a20ec: e7ff         	b	0x700a20ee <_tx_thread_suspend+0x1de> @ imm = #-0x2
700a20ee: 9804         	ldr	r0, [sp, #0x10]
700a20f0: 0900         	lsrs	r0, r0, #0x4
700a20f2: 9004         	str	r0, [sp, #0x10]
700a20f4: 9803         	ldr	r0, [sp, #0xc]
700a20f6: 3004         	adds	r0, #0x4
700a20f8: 9003         	str	r0, [sp, #0xc]
700a20fa: e7ff         	b	0x700a20fc <_tx_thread_suspend+0x1ec> @ imm = #-0x2
700a20fc: 9804         	ldr	r0, [sp, #0x10]
700a20fe: 2804         	cmp	r0, #0x4
700a2100: d307         	blo	0x700a2112 <_tx_thread_suspend+0x202> @ imm = #0xe
700a2102: e7ff         	b	0x700a2104 <_tx_thread_suspend+0x1f4> @ imm = #-0x2
700a2104: 9804         	ldr	r0, [sp, #0x10]
700a2106: 0880         	lsrs	r0, r0, #0x2
700a2108: 9004         	str	r0, [sp, #0x10]
700a210a: 9803         	ldr	r0, [sp, #0xc]
700a210c: 3002         	adds	r0, #0x2
700a210e: 9003         	str	r0, [sp, #0xc]
700a2110: e7ff         	b	0x700a2112 <_tx_thread_suspend+0x202> @ imm = #-0x2
700a2112: 9803         	ldr	r0, [sp, #0xc]
700a2114: 9904         	ldr	r1, [sp, #0x10]
700a2116: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a211a: 9003         	str	r0, [sp, #0xc]
700a211c: e02d         	b	0x700a217a <_tx_thread_suspend+0x26a> @ imm = #0x5a
700a211e: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a2122: 9004         	str	r0, [sp, #0x10]
700a2124: 9803         	ldr	r0, [sp, #0xc]
700a2126: 3010         	adds	r0, #0x10
700a2128: 9003         	str	r0, [sp, #0xc]
700a212a: 9804         	ldr	r0, [sp, #0x10]
700a212c: f5b0 7f80    	cmp.w	r0, #0x100
700a2130: d307         	blo	0x700a2142 <_tx_thread_suspend+0x232> @ imm = #0xe
700a2132: e7ff         	b	0x700a2134 <_tx_thread_suspend+0x224> @ imm = #-0x2
700a2134: 9804         	ldr	r0, [sp, #0x10]
700a2136: 0a00         	lsrs	r0, r0, #0x8
700a2138: 9004         	str	r0, [sp, #0x10]
700a213a: 9803         	ldr	r0, [sp, #0xc]
700a213c: 3008         	adds	r0, #0x8
700a213e: 9003         	str	r0, [sp, #0xc]
700a2140: e7ff         	b	0x700a2142 <_tx_thread_suspend+0x232> @ imm = #-0x2
700a2142: 9804         	ldr	r0, [sp, #0x10]
700a2144: 2810         	cmp	r0, #0x10
700a2146: d307         	blo	0x700a2158 <_tx_thread_suspend+0x248> @ imm = #0xe
700a2148: e7ff         	b	0x700a214a <_tx_thread_suspend+0x23a> @ imm = #-0x2
700a214a: 9804         	ldr	r0, [sp, #0x10]
700a214c: 0900         	lsrs	r0, r0, #0x4
700a214e: 9004         	str	r0, [sp, #0x10]
700a2150: 9803         	ldr	r0, [sp, #0xc]
700a2152: 3004         	adds	r0, #0x4
700a2154: 9003         	str	r0, [sp, #0xc]
700a2156: e7ff         	b	0x700a2158 <_tx_thread_suspend+0x248> @ imm = #-0x2
700a2158: 9804         	ldr	r0, [sp, #0x10]
700a215a: 2804         	cmp	r0, #0x4
700a215c: d307         	blo	0x700a216e <_tx_thread_suspend+0x25e> @ imm = #0xe
700a215e: e7ff         	b	0x700a2160 <_tx_thread_suspend+0x250> @ imm = #-0x2
700a2160: 9804         	ldr	r0, [sp, #0x10]
700a2162: 0880         	lsrs	r0, r0, #0x2
700a2164: 9004         	str	r0, [sp, #0x10]
700a2166: 9803         	ldr	r0, [sp, #0xc]
700a2168: 3002         	adds	r0, #0x2
700a216a: 9003         	str	r0, [sp, #0xc]
700a216c: e7ff         	b	0x700a216e <_tx_thread_suspend+0x25e> @ imm = #-0x2
700a216e: 9803         	ldr	r0, [sp, #0xc]
700a2170: 9904         	ldr	r1, [sp, #0x10]
700a2172: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a2176: 9003         	str	r0, [sp, #0xc]
700a2178: e7ff         	b	0x700a217a <_tx_thread_suspend+0x26a> @ imm = #-0x2
700a217a: e7ff         	b	0x700a217c <_tx_thread_suspend+0x26c> @ imm = #-0x2
700a217c: e7ff         	b	0x700a217e <_tx_thread_suspend+0x26e> @ imm = #-0x2
700a217e: 9805         	ldr	r0, [sp, #0x14]
700a2180: 9903         	ldr	r1, [sp, #0xc]
700a2182: 4408         	add	r0, r1
700a2184: f64a 2154    	movw	r1, #0xaa54
700a2188: f2c7 0108    	movt	r1, #0x7008
700a218c: 6008         	str	r0, [r1]
700a218e: e7ff         	b	0x700a2190 <_tx_thread_suspend+0x280> @ imm = #-0x2
700a2190: e7ff         	b	0x700a2192 <_tx_thread_suspend+0x282> @ imm = #-0x2
700a2192: 980a         	ldr	r0, [sp, #0x28]
700a2194: f64a 2150    	movw	r1, #0xaa50
700a2198: f2c7 0108    	movt	r1, #0x7008
700a219c: 6809         	ldr	r1, [r1]
700a219e: 4288         	cmp	r0, r1
700a21a0: d12a         	bne	0x700a21f8 <_tx_thread_suspend+0x2e8> @ imm = #0x54
700a21a2: e7ff         	b	0x700a21a4 <_tx_thread_suspend+0x294> @ imm = #-0x2
700a21a4: f64a 2054    	movw	r0, #0xaa54
700a21a8: f2c7 0008    	movt	r0, #0x7008
700a21ac: 6801         	ldr	r1, [r0]
700a21ae: f24a 70b4    	movw	r0, #0xa7b4
700a21b2: f2c7 0008    	movt	r0, #0x7008
700a21b6: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a21ba: f64a 2150    	movw	r1, #0xaa50
700a21be: f2c7 0108    	movt	r1, #0x7008
700a21c2: 6008         	str	r0, [r1]
700a21c4: 9809         	ldr	r0, [sp, #0x24]
700a21c6: f000 ea20    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x440
700a21ca: f64a 205c    	movw	r0, #0xaa5c
700a21ce: f2c7 0008    	movt	r0, #0x7008
700a21d2: 6800         	ldr	r0, [r0]
700a21d4: 9002         	str	r0, [sp, #0x8]
700a21d6: 9802         	ldr	r0, [sp, #0x8]
700a21d8: f248 7168    	movw	r1, #0x8768
700a21dc: f2c7 010b    	movt	r1, #0x700b
700a21e0: 6809         	ldr	r1, [r1]
700a21e2: 4308         	orrs	r0, r1
700a21e4: 9002         	str	r0, [sp, #0x8]
700a21e6: 9802         	ldr	r0, [sp, #0x8]
700a21e8: b918         	cbnz	r0, 0x700a21f2 <_tx_thread_suspend+0x2e2> @ imm = #0x6
700a21ea: e7ff         	b	0x700a21ec <_tx_thread_suspend+0x2dc> @ imm = #-0x2
700a21ec: f010 ee78    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0x10cf0
700a21f0: e7ff         	b	0x700a21f2 <_tx_thread_suspend+0x2e2> @ imm = #-0x2
700a21f2: 2000         	movs	r0, #0x0
700a21f4: 900b         	str	r0, [sp, #0x2c]
700a21f6: e04e         	b	0x700a2296 <_tx_thread_suspend+0x386> @ imm = #0x9c
700a21f8: 9809         	ldr	r0, [sp, #0x24]
700a21fa: f000 ea06    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x40c
700a21fe: 9808         	ldr	r0, [sp, #0x20]
700a2200: f64a 2150    	movw	r1, #0xaa50
700a2204: f2c7 0108    	movt	r1, #0x7008
700a2208: 6809         	ldr	r1, [r1]
700a220a: 4288         	cmp	r0, r1
700a220c: d015         	beq	0x700a223a <_tx_thread_suspend+0x32a> @ imm = #0x2a
700a220e: e7ff         	b	0x700a2210 <_tx_thread_suspend+0x300> @ imm = #-0x2
700a2210: f64a 205c    	movw	r0, #0xaa5c
700a2214: f2c7 0008    	movt	r0, #0x7008
700a2218: 6800         	ldr	r0, [r0]
700a221a: 9002         	str	r0, [sp, #0x8]
700a221c: 9802         	ldr	r0, [sp, #0x8]
700a221e: f248 7168    	movw	r1, #0x8768
700a2222: f2c7 010b    	movt	r1, #0x700b
700a2226: 6809         	ldr	r1, [r1]
700a2228: 4308         	orrs	r0, r1
700a222a: 9002         	str	r0, [sp, #0x8]
700a222c: 9802         	ldr	r0, [sp, #0x8]
700a222e: b918         	cbnz	r0, 0x700a2238 <_tx_thread_suspend+0x328> @ imm = #0x6
700a2230: e7ff         	b	0x700a2232 <_tx_thread_suspend+0x322> @ imm = #-0x2
700a2232: f010 ee56    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0x10cac
700a2236: e7ff         	b	0x700a2238 <_tx_thread_suspend+0x328> @ imm = #-0x2
700a2238: e7ff         	b	0x700a223a <_tx_thread_suspend+0x32a> @ imm = #-0x2
700a223a: f001 ea04    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #0x1408
700a223e: 9009         	str	r0, [sp, #0x24]
700a2240: 2000         	movs	r0, #0x0
700a2242: 9007         	str	r0, [sp, #0x1c]
700a2244: e7ff         	b	0x700a2246 <_tx_thread_suspend+0x336> @ imm = #-0x2
700a2246: e020         	b	0x700a228a <_tx_thread_suspend+0x37a> @ imm = #0x40
700a2248: 980a         	ldr	r0, [sp, #0x28]
700a224a: 6b40         	ldr	r0, [r0, #0x34]
700a224c: 2802         	cmp	r0, #0x2
700a224e: d103         	bne	0x700a2258 <_tx_thread_suspend+0x348> @ imm = #0x6
700a2250: e7ff         	b	0x700a2252 <_tx_thread_suspend+0x342> @ imm = #-0x2
700a2252: 2014         	movs	r0, #0x14
700a2254: 9007         	str	r0, [sp, #0x1c]
700a2256: e017         	b	0x700a2288 <_tx_thread_suspend+0x378> @ imm = #0x2e
700a2258: 980a         	ldr	r0, [sp, #0x28]
700a225a: 6b40         	ldr	r0, [r0, #0x34]
700a225c: 2801         	cmp	r0, #0x1
700a225e: d103         	bne	0x700a2268 <_tx_thread_suspend+0x358> @ imm = #0x6
700a2260: e7ff         	b	0x700a2262 <_tx_thread_suspend+0x352> @ imm = #-0x2
700a2262: 2014         	movs	r0, #0x14
700a2264: 9007         	str	r0, [sp, #0x1c]
700a2266: e00e         	b	0x700a2286 <_tx_thread_suspend+0x376> @ imm = #0x1c
700a2268: 980a         	ldr	r0, [sp, #0x28]
700a226a: 6b40         	ldr	r0, [r0, #0x34]
700a226c: 2803         	cmp	r0, #0x3
700a226e: d103         	bne	0x700a2278 <_tx_thread_suspend+0x368> @ imm = #0x6
700a2270: e7ff         	b	0x700a2272 <_tx_thread_suspend+0x362> @ imm = #-0x2
700a2272: 2000         	movs	r0, #0x0
700a2274: 9007         	str	r0, [sp, #0x1c]
700a2276: e005         	b	0x700a2284 <_tx_thread_suspend+0x374> @ imm = #0xa
700a2278: 990a         	ldr	r1, [sp, #0x28]
700a227a: 2001         	movs	r0, #0x1
700a227c: 6388         	str	r0, [r1, #0x38]
700a227e: 2000         	movs	r0, #0x0
700a2280: 9007         	str	r0, [sp, #0x1c]
700a2282: e7ff         	b	0x700a2284 <_tx_thread_suspend+0x374> @ imm = #-0x2
700a2284: e7ff         	b	0x700a2286 <_tx_thread_suspend+0x376> @ imm = #-0x2
700a2286: e7ff         	b	0x700a2288 <_tx_thread_suspend+0x378> @ imm = #-0x2
700a2288: e7ff         	b	0x700a228a <_tx_thread_suspend+0x37a> @ imm = #-0x2
700a228a: 9809         	ldr	r0, [sp, #0x24]
700a228c: f000 e9bc    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x378
700a2290: 9807         	ldr	r0, [sp, #0x1c]
700a2292: 900b         	str	r0, [sp, #0x2c]
700a2294: e7ff         	b	0x700a2296 <_tx_thread_suspend+0x386> @ imm = #-0x2
700a2296: 980b         	ldr	r0, [sp, #0x2c]
700a2298: b00c         	add	sp, #0x30
700a229a: bd80         	pop	{r7, pc}
700a229c: 0000         	movs	r0, r0
700a229e: 0000         	movs	r0, r0

700a22a0 <_tx_queue_receive>:
700a22a0: b580         	push	{r7, lr}
700a22a2: b08e         	sub	sp, #0x38
700a22a4: 900d         	str	r0, [sp, #0x34]
700a22a6: 910c         	str	r1, [sp, #0x30]
700a22a8: 920b         	str	r2, [sp, #0x2c]
700a22aa: 2000         	movs	r0, #0x0
700a22ac: 9002         	str	r0, [sp, #0x8]
700a22ae: f001 e9ca    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #0x1394
700a22b2: 900a         	str	r0, [sp, #0x28]
700a22b4: 980d         	ldr	r0, [sp, #0x34]
700a22b6: 6ac0         	ldr	r0, [r0, #0x2c]
700a22b8: 9005         	str	r0, [sp, #0x14]
700a22ba: 980d         	ldr	r0, [sp, #0x34]
700a22bc: 6900         	ldr	r0, [r0, #0x10]
700a22be: 2800         	cmp	r0, #0x0
700a22c0: f000 813e    	beq.w	0x700a2540 <_tx_queue_receive+0x2a0> @ imm = #0x27c
700a22c4: e7ff         	b	0x700a22c6 <_tx_queue_receive+0x26> @ imm = #-0x2
700a22c6: 9805         	ldr	r0, [sp, #0x14]
700a22c8: bbe8         	cbnz	r0, 0x700a2346 <_tx_queue_receive+0xa6> @ imm = #0x7a
700a22ca: e7ff         	b	0x700a22cc <_tx_queue_receive+0x2c> @ imm = #-0x2
700a22cc: 980d         	ldr	r0, [sp, #0x34]
700a22ce: 6a00         	ldr	r0, [r0, #0x20]
700a22d0: 9008         	str	r0, [sp, #0x20]
700a22d2: 980c         	ldr	r0, [sp, #0x30]
700a22d4: 9007         	str	r0, [sp, #0x1c]
700a22d6: 980d         	ldr	r0, [sp, #0x34]
700a22d8: 6880         	ldr	r0, [r0, #0x8]
700a22da: 9006         	str	r0, [sp, #0x18]
700a22dc: 9808         	ldr	r0, [sp, #0x20]
700a22de: 1d01         	adds	r1, r0, #0x4
700a22e0: 9108         	str	r1, [sp, #0x20]
700a22e2: 6800         	ldr	r0, [r0]
700a22e4: 9907         	ldr	r1, [sp, #0x1c]
700a22e6: 1d0a         	adds	r2, r1, #0x4
700a22e8: 9207         	str	r2, [sp, #0x1c]
700a22ea: 6008         	str	r0, [r1]
700a22ec: 9806         	ldr	r0, [sp, #0x18]
700a22ee: 2802         	cmp	r0, #0x2
700a22f0: d310         	blo	0x700a2314 <_tx_queue_receive+0x74> @ imm = #0x20
700a22f2: e7ff         	b	0x700a22f4 <_tx_queue_receive+0x54> @ imm = #-0x2
700a22f4: e7ff         	b	0x700a22f6 <_tx_queue_receive+0x56> @ imm = #-0x2
700a22f6: 9806         	ldr	r0, [sp, #0x18]
700a22f8: 3801         	subs	r0, #0x1
700a22fa: 9006         	str	r0, [sp, #0x18]
700a22fc: b148         	cbz	r0, 0x700a2312 <_tx_queue_receive+0x72> @ imm = #0x12
700a22fe: e7ff         	b	0x700a2300 <_tx_queue_receive+0x60> @ imm = #-0x2
700a2300: 9808         	ldr	r0, [sp, #0x20]
700a2302: 1d01         	adds	r1, r0, #0x4
700a2304: 9108         	str	r1, [sp, #0x20]
700a2306: 6800         	ldr	r0, [r0]
700a2308: 9907         	ldr	r1, [sp, #0x1c]
700a230a: 1d0a         	adds	r2, r1, #0x4
700a230c: 9207         	str	r2, [sp, #0x1c]
700a230e: 6008         	str	r0, [r1]
700a2310: e7f1         	b	0x700a22f6 <_tx_queue_receive+0x56> @ imm = #-0x1e
700a2312: e7ff         	b	0x700a2314 <_tx_queue_receive+0x74> @ imm = #-0x2
700a2314: 9808         	ldr	r0, [sp, #0x20]
700a2316: 990d         	ldr	r1, [sp, #0x34]
700a2318: 69c9         	ldr	r1, [r1, #0x1c]
700a231a: 4288         	cmp	r0, r1
700a231c: d104         	bne	0x700a2328 <_tx_queue_receive+0x88> @ imm = #0x8
700a231e: e7ff         	b	0x700a2320 <_tx_queue_receive+0x80> @ imm = #-0x2
700a2320: 980d         	ldr	r0, [sp, #0x34]
700a2322: 6980         	ldr	r0, [r0, #0x18]
700a2324: 9008         	str	r0, [sp, #0x20]
700a2326: e7ff         	b	0x700a2328 <_tx_queue_receive+0x88> @ imm = #-0x2
700a2328: 9808         	ldr	r0, [sp, #0x20]
700a232a: 990d         	ldr	r1, [sp, #0x34]
700a232c: 6208         	str	r0, [r1, #0x20]
700a232e: 990d         	ldr	r1, [sp, #0x34]
700a2330: 6948         	ldr	r0, [r1, #0x14]
700a2332: 3001         	adds	r0, #0x1
700a2334: 6148         	str	r0, [r1, #0x14]
700a2336: 990d         	ldr	r1, [sp, #0x34]
700a2338: 6908         	ldr	r0, [r1, #0x10]
700a233a: 3801         	subs	r0, #0x1
700a233c: 6108         	str	r0, [r1, #0x10]
700a233e: 980a         	ldr	r0, [sp, #0x28]
700a2340: f000 e962    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x2c4
700a2344: e0fb         	b	0x700a253e <_tx_queue_receive+0x29e> @ imm = #0x1f6
700a2346: 980d         	ldr	r0, [sp, #0x34]
700a2348: 6a80         	ldr	r0, [r0, #0x28]
700a234a: 9009         	str	r0, [sp, #0x24]
700a234c: 9809         	ldr	r0, [sp, #0x24]
700a234e: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a2352: 2801         	cmp	r0, #0x1
700a2354: d14f         	bne	0x700a23f6 <_tx_queue_receive+0x156> @ imm = #0x9e
700a2356: e7ff         	b	0x700a2358 <_tx_queue_receive+0xb8> @ imm = #-0x2
700a2358: 9809         	ldr	r0, [sp, #0x24]
700a235a: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a235e: 9008         	str	r0, [sp, #0x20]
700a2360: 980c         	ldr	r0, [sp, #0x30]
700a2362: 9007         	str	r0, [sp, #0x1c]
700a2364: 980d         	ldr	r0, [sp, #0x34]
700a2366: 6880         	ldr	r0, [r0, #0x8]
700a2368: 9006         	str	r0, [sp, #0x18]
700a236a: 9808         	ldr	r0, [sp, #0x20]
700a236c: 1d01         	adds	r1, r0, #0x4
700a236e: 9108         	str	r1, [sp, #0x20]
700a2370: 6800         	ldr	r0, [r0]
700a2372: 9907         	ldr	r1, [sp, #0x1c]
700a2374: 1d0a         	adds	r2, r1, #0x4
700a2376: 9207         	str	r2, [sp, #0x1c]
700a2378: 6008         	str	r0, [r1]
700a237a: 9806         	ldr	r0, [sp, #0x18]
700a237c: 2802         	cmp	r0, #0x2
700a237e: d310         	blo	0x700a23a2 <_tx_queue_receive+0x102> @ imm = #0x20
700a2380: e7ff         	b	0x700a2382 <_tx_queue_receive+0xe2> @ imm = #-0x2
700a2382: e7ff         	b	0x700a2384 <_tx_queue_receive+0xe4> @ imm = #-0x2
700a2384: 9806         	ldr	r0, [sp, #0x18]
700a2386: 3801         	subs	r0, #0x1
700a2388: 9006         	str	r0, [sp, #0x18]
700a238a: b148         	cbz	r0, 0x700a23a0 <_tx_queue_receive+0x100> @ imm = #0x12
700a238c: e7ff         	b	0x700a238e <_tx_queue_receive+0xee> @ imm = #-0x2
700a238e: 9808         	ldr	r0, [sp, #0x20]
700a2390: 1d01         	adds	r1, r0, #0x4
700a2392: 9108         	str	r1, [sp, #0x20]
700a2394: 6800         	ldr	r0, [r0]
700a2396: 9907         	ldr	r1, [sp, #0x1c]
700a2398: 1d0a         	adds	r2, r1, #0x4
700a239a: 9207         	str	r2, [sp, #0x1c]
700a239c: 6008         	str	r0, [r1]
700a239e: e7f1         	b	0x700a2384 <_tx_queue_receive+0xe4> @ imm = #-0x1e
700a23a0: e7ff         	b	0x700a23a2 <_tx_queue_receive+0x102> @ imm = #-0x2
700a23a2: 9805         	ldr	r0, [sp, #0x14]
700a23a4: 3801         	subs	r0, #0x1
700a23a6: 9005         	str	r0, [sp, #0x14]
700a23a8: 9805         	ldr	r0, [sp, #0x14]
700a23aa: b920         	cbnz	r0, 0x700a23b6 <_tx_queue_receive+0x116> @ imm = #0x8
700a23ac: e7ff         	b	0x700a23ae <_tx_queue_receive+0x10e> @ imm = #-0x2
700a23ae: 990d         	ldr	r1, [sp, #0x34]
700a23b0: 2000         	movs	r0, #0x0
700a23b2: 6288         	str	r0, [r1, #0x28]
700a23b4: e00f         	b	0x700a23d6 <_tx_queue_receive+0x136> @ imm = #0x1e
700a23b6: 9809         	ldr	r0, [sp, #0x24]
700a23b8: 6f40         	ldr	r0, [r0, #0x74]
700a23ba: 9004         	str	r0, [sp, #0x10]
700a23bc: 9804         	ldr	r0, [sp, #0x10]
700a23be: 990d         	ldr	r1, [sp, #0x34]
700a23c0: 6288         	str	r0, [r1, #0x28]
700a23c2: 9809         	ldr	r0, [sp, #0x24]
700a23c4: 6f80         	ldr	r0, [r0, #0x78]
700a23c6: 9003         	str	r0, [sp, #0xc]
700a23c8: 9803         	ldr	r0, [sp, #0xc]
700a23ca: 9904         	ldr	r1, [sp, #0x10]
700a23cc: 6788         	str	r0, [r1, #0x78]
700a23ce: 9804         	ldr	r0, [sp, #0x10]
700a23d0: 9903         	ldr	r1, [sp, #0xc]
700a23d2: 6748         	str	r0, [r1, #0x74]
700a23d4: e7ff         	b	0x700a23d6 <_tx_queue_receive+0x136> @ imm = #-0x2
700a23d6: 9805         	ldr	r0, [sp, #0x14]
700a23d8: 990d         	ldr	r1, [sp, #0x34]
700a23da: 62c8         	str	r0, [r1, #0x2c]
700a23dc: 9909         	ldr	r1, [sp, #0x24]
700a23de: 2000         	movs	r0, #0x0
700a23e0: 66c8         	str	r0, [r1, #0x6c]
700a23e2: 9909         	ldr	r1, [sp, #0x24]
700a23e4: f8c1 0088    	str.w	r0, [r1, #0x88]
700a23e8: 9809         	ldr	r0, [sp, #0x24]
700a23ea: f005 fdf9    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #0x5bf2
700a23ee: 980a         	ldr	r0, [sp, #0x28]
700a23f0: f000 e90a    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x214
700a23f4: e0a2         	b	0x700a253c <_tx_queue_receive+0x29c> @ imm = #0x144
700a23f6: 980d         	ldr	r0, [sp, #0x34]
700a23f8: 6a00         	ldr	r0, [r0, #0x20]
700a23fa: 9008         	str	r0, [sp, #0x20]
700a23fc: 980c         	ldr	r0, [sp, #0x30]
700a23fe: 9007         	str	r0, [sp, #0x1c]
700a2400: 980d         	ldr	r0, [sp, #0x34]
700a2402: 6880         	ldr	r0, [r0, #0x8]
700a2404: 9006         	str	r0, [sp, #0x18]
700a2406: 9808         	ldr	r0, [sp, #0x20]
700a2408: 1d01         	adds	r1, r0, #0x4
700a240a: 9108         	str	r1, [sp, #0x20]
700a240c: 6800         	ldr	r0, [r0]
700a240e: 9907         	ldr	r1, [sp, #0x1c]
700a2410: 1d0a         	adds	r2, r1, #0x4
700a2412: 9207         	str	r2, [sp, #0x1c]
700a2414: 6008         	str	r0, [r1]
700a2416: 9806         	ldr	r0, [sp, #0x18]
700a2418: 2802         	cmp	r0, #0x2
700a241a: d310         	blo	0x700a243e <_tx_queue_receive+0x19e> @ imm = #0x20
700a241c: e7ff         	b	0x700a241e <_tx_queue_receive+0x17e> @ imm = #-0x2
700a241e: e7ff         	b	0x700a2420 <_tx_queue_receive+0x180> @ imm = #-0x2
700a2420: 9806         	ldr	r0, [sp, #0x18]
700a2422: 3801         	subs	r0, #0x1
700a2424: 9006         	str	r0, [sp, #0x18]
700a2426: b148         	cbz	r0, 0x700a243c <_tx_queue_receive+0x19c> @ imm = #0x12
700a2428: e7ff         	b	0x700a242a <_tx_queue_receive+0x18a> @ imm = #-0x2
700a242a: 9808         	ldr	r0, [sp, #0x20]
700a242c: 1d01         	adds	r1, r0, #0x4
700a242e: 9108         	str	r1, [sp, #0x20]
700a2430: 6800         	ldr	r0, [r0]
700a2432: 9907         	ldr	r1, [sp, #0x1c]
700a2434: 1d0a         	adds	r2, r1, #0x4
700a2436: 9207         	str	r2, [sp, #0x1c]
700a2438: 6008         	str	r0, [r1]
700a243a: e7f1         	b	0x700a2420 <_tx_queue_receive+0x180> @ imm = #-0x1e
700a243c: e7ff         	b	0x700a243e <_tx_queue_receive+0x19e> @ imm = #-0x2
700a243e: 9808         	ldr	r0, [sp, #0x20]
700a2440: 990d         	ldr	r1, [sp, #0x34]
700a2442: 69c9         	ldr	r1, [r1, #0x1c]
700a2444: 4288         	cmp	r0, r1
700a2446: d104         	bne	0x700a2452 <_tx_queue_receive+0x1b2> @ imm = #0x8
700a2448: e7ff         	b	0x700a244a <_tx_queue_receive+0x1aa> @ imm = #-0x2
700a244a: 980d         	ldr	r0, [sp, #0x34]
700a244c: 6980         	ldr	r0, [r0, #0x18]
700a244e: 9008         	str	r0, [sp, #0x20]
700a2450: e7ff         	b	0x700a2452 <_tx_queue_receive+0x1b2> @ imm = #-0x2
700a2452: 9808         	ldr	r0, [sp, #0x20]
700a2454: 990d         	ldr	r1, [sp, #0x34]
700a2456: 6208         	str	r0, [r1, #0x20]
700a2458: f64a 215c    	movw	r1, #0xaa5c
700a245c: f2c7 0108    	movt	r1, #0x7008
700a2460: 9101         	str	r1, [sp, #0x4]
700a2462: 6808         	ldr	r0, [r1]
700a2464: 3001         	adds	r0, #0x1
700a2466: 6008         	str	r0, [r1]
700a2468: 980a         	ldr	r0, [sp, #0x28]
700a246a: f000 e8ce    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x19c
700a246e: f001 e8ea    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #0x11d4
700a2472: 9901         	ldr	r1, [sp, #0x4]
700a2474: 900a         	str	r0, [sp, #0x28]
700a2476: 6808         	ldr	r0, [r1]
700a2478: 3801         	subs	r0, #0x1
700a247a: 6008         	str	r0, [r1]
700a247c: 9809         	ldr	r0, [sp, #0x24]
700a247e: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a2482: 9008         	str	r0, [sp, #0x20]
700a2484: 980d         	ldr	r0, [sp, #0x34]
700a2486: 6a40         	ldr	r0, [r0, #0x24]
700a2488: 9007         	str	r0, [sp, #0x1c]
700a248a: 980d         	ldr	r0, [sp, #0x34]
700a248c: 6880         	ldr	r0, [r0, #0x8]
700a248e: 9006         	str	r0, [sp, #0x18]
700a2490: 9808         	ldr	r0, [sp, #0x20]
700a2492: 1d01         	adds	r1, r0, #0x4
700a2494: 9108         	str	r1, [sp, #0x20]
700a2496: 6800         	ldr	r0, [r0]
700a2498: 9907         	ldr	r1, [sp, #0x1c]
700a249a: 1d0a         	adds	r2, r1, #0x4
700a249c: 9207         	str	r2, [sp, #0x1c]
700a249e: 6008         	str	r0, [r1]
700a24a0: 9806         	ldr	r0, [sp, #0x18]
700a24a2: 2802         	cmp	r0, #0x2
700a24a4: d310         	blo	0x700a24c8 <_tx_queue_receive+0x228> @ imm = #0x20
700a24a6: e7ff         	b	0x700a24a8 <_tx_queue_receive+0x208> @ imm = #-0x2
700a24a8: e7ff         	b	0x700a24aa <_tx_queue_receive+0x20a> @ imm = #-0x2
700a24aa: 9806         	ldr	r0, [sp, #0x18]
700a24ac: 3801         	subs	r0, #0x1
700a24ae: 9006         	str	r0, [sp, #0x18]
700a24b0: b148         	cbz	r0, 0x700a24c6 <_tx_queue_receive+0x226> @ imm = #0x12
700a24b2: e7ff         	b	0x700a24b4 <_tx_queue_receive+0x214> @ imm = #-0x2
700a24b4: 9808         	ldr	r0, [sp, #0x20]
700a24b6: 1d01         	adds	r1, r0, #0x4
700a24b8: 9108         	str	r1, [sp, #0x20]
700a24ba: 6800         	ldr	r0, [r0]
700a24bc: 9907         	ldr	r1, [sp, #0x1c]
700a24be: 1d0a         	adds	r2, r1, #0x4
700a24c0: 9207         	str	r2, [sp, #0x1c]
700a24c2: 6008         	str	r0, [r1]
700a24c4: e7f1         	b	0x700a24aa <_tx_queue_receive+0x20a> @ imm = #-0x1e
700a24c6: e7ff         	b	0x700a24c8 <_tx_queue_receive+0x228> @ imm = #-0x2
700a24c8: 9807         	ldr	r0, [sp, #0x1c]
700a24ca: 990d         	ldr	r1, [sp, #0x34]
700a24cc: 69c9         	ldr	r1, [r1, #0x1c]
700a24ce: 4288         	cmp	r0, r1
700a24d0: d104         	bne	0x700a24dc <_tx_queue_receive+0x23c> @ imm = #0x8
700a24d2: e7ff         	b	0x700a24d4 <_tx_queue_receive+0x234> @ imm = #-0x2
700a24d4: 980d         	ldr	r0, [sp, #0x34]
700a24d6: 6980         	ldr	r0, [r0, #0x18]
700a24d8: 9007         	str	r0, [sp, #0x1c]
700a24da: e7ff         	b	0x700a24dc <_tx_queue_receive+0x23c> @ imm = #-0x2
700a24dc: 9807         	ldr	r0, [sp, #0x1c]
700a24de: 990d         	ldr	r1, [sp, #0x34]
700a24e0: 6248         	str	r0, [r1, #0x24]
700a24e2: 980d         	ldr	r0, [sp, #0x34]
700a24e4: 6a80         	ldr	r0, [r0, #0x28]
700a24e6: 9009         	str	r0, [sp, #0x24]
700a24e8: 9805         	ldr	r0, [sp, #0x14]
700a24ea: 3801         	subs	r0, #0x1
700a24ec: 9005         	str	r0, [sp, #0x14]
700a24ee: 9805         	ldr	r0, [sp, #0x14]
700a24f0: b920         	cbnz	r0, 0x700a24fc <_tx_queue_receive+0x25c> @ imm = #0x8
700a24f2: e7ff         	b	0x700a24f4 <_tx_queue_receive+0x254> @ imm = #-0x2
700a24f4: 990d         	ldr	r1, [sp, #0x34]
700a24f6: 2000         	movs	r0, #0x0
700a24f8: 6288         	str	r0, [r1, #0x28]
700a24fa: e00f         	b	0x700a251c <_tx_queue_receive+0x27c> @ imm = #0x1e
700a24fc: 9809         	ldr	r0, [sp, #0x24]
700a24fe: 6f40         	ldr	r0, [r0, #0x74]
700a2500: 9004         	str	r0, [sp, #0x10]
700a2502: 9804         	ldr	r0, [sp, #0x10]
700a2504: 990d         	ldr	r1, [sp, #0x34]
700a2506: 6288         	str	r0, [r1, #0x28]
700a2508: 9809         	ldr	r0, [sp, #0x24]
700a250a: 6f80         	ldr	r0, [r0, #0x78]
700a250c: 9003         	str	r0, [sp, #0xc]
700a250e: 9803         	ldr	r0, [sp, #0xc]
700a2510: 9904         	ldr	r1, [sp, #0x10]
700a2512: 6788         	str	r0, [r1, #0x78]
700a2514: 9804         	ldr	r0, [sp, #0x10]
700a2516: 9903         	ldr	r1, [sp, #0xc]
700a2518: 6748         	str	r0, [r1, #0x74]
700a251a: e7ff         	b	0x700a251c <_tx_queue_receive+0x27c> @ imm = #-0x2
700a251c: 9805         	ldr	r0, [sp, #0x14]
700a251e: 990d         	ldr	r1, [sp, #0x34]
700a2520: 62c8         	str	r0, [r1, #0x2c]
700a2522: 9909         	ldr	r1, [sp, #0x24]
700a2524: 2000         	movs	r0, #0x0
700a2526: 66c8         	str	r0, [r1, #0x6c]
700a2528: 9909         	ldr	r1, [sp, #0x24]
700a252a: f8c1 0088    	str.w	r0, [r1, #0x88]
700a252e: 9809         	ldr	r0, [sp, #0x24]
700a2530: f005 fd56    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #0x5aac
700a2534: 980a         	ldr	r0, [sp, #0x28]
700a2536: f000 e868    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0xd0
700a253a: e7ff         	b	0x700a253c <_tx_queue_receive+0x29c> @ imm = #-0x2
700a253c: e7ff         	b	0x700a253e <_tx_queue_receive+0x29e> @ imm = #-0x2
700a253e: e060         	b	0x700a2602 <_tx_queue_receive+0x362> @ imm = #0xc0
700a2540: 980b         	ldr	r0, [sp, #0x2c]
700a2542: 2800         	cmp	r0, #0x0
700a2544: d056         	beq	0x700a25f4 <_tx_queue_receive+0x354> @ imm = #0xac
700a2546: e7ff         	b	0x700a2548 <_tx_queue_receive+0x2a8> @ imm = #-0x2
700a2548: f64a 205c    	movw	r0, #0xaa5c
700a254c: f2c7 0008    	movt	r0, #0x7008
700a2550: 6800         	ldr	r0, [r0]
700a2552: b130         	cbz	r0, 0x700a2562 <_tx_queue_receive+0x2c2> @ imm = #0xc
700a2554: e7ff         	b	0x700a2556 <_tx_queue_receive+0x2b6> @ imm = #-0x2
700a2556: 980a         	ldr	r0, [sp, #0x28]
700a2558: f000 e856    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0xac
700a255c: 200a         	movs	r0, #0xa
700a255e: 9002         	str	r0, [sp, #0x8]
700a2560: e047         	b	0x700a25f2 <_tx_queue_receive+0x352> @ imm = #0x8e
700a2562: f64a 204c    	movw	r0, #0xaa4c
700a2566: f2c7 0008    	movt	r0, #0x7008
700a256a: 6800         	ldr	r0, [r0]
700a256c: 9009         	str	r0, [sp, #0x24]
700a256e: 9909         	ldr	r1, [sp, #0x24]
700a2570: f240 1061    	movw	r0, #0x161
700a2574: f2c7 000b    	movt	r0, #0x700b
700a2578: 66c8         	str	r0, [r1, #0x6c]
700a257a: 980d         	ldr	r0, [sp, #0x34]
700a257c: 9909         	ldr	r1, [sp, #0x24]
700a257e: 6708         	str	r0, [r1, #0x70]
700a2580: 980c         	ldr	r0, [sp, #0x30]
700a2582: 9909         	ldr	r1, [sp, #0x24]
700a2584: f8c1 0080    	str.w	r0, [r1, #0x80]
700a2588: 9909         	ldr	r1, [sp, #0x24]
700a258a: 2000         	movs	r0, #0x0
700a258c: f8c1 0084    	str.w	r0, [r1, #0x84]
700a2590: 9805         	ldr	r0, [sp, #0x14]
700a2592: b940         	cbnz	r0, 0x700a25a6 <_tx_queue_receive+0x306> @ imm = #0x10
700a2594: e7ff         	b	0x700a2596 <_tx_queue_receive+0x2f6> @ imm = #-0x2
700a2596: 9809         	ldr	r0, [sp, #0x24]
700a2598: 990d         	ldr	r1, [sp, #0x34]
700a259a: 6288         	str	r0, [r1, #0x28]
700a259c: 9809         	ldr	r0, [sp, #0x24]
700a259e: 6740         	str	r0, [r0, #0x74]
700a25a0: 9809         	ldr	r0, [sp, #0x24]
700a25a2: 6780         	str	r0, [r0, #0x78]
700a25a4: e012         	b	0x700a25cc <_tx_queue_receive+0x32c> @ imm = #0x24
700a25a6: 980d         	ldr	r0, [sp, #0x34]
700a25a8: 6a80         	ldr	r0, [r0, #0x28]
700a25aa: 9004         	str	r0, [sp, #0x10]
700a25ac: 9804         	ldr	r0, [sp, #0x10]
700a25ae: 9909         	ldr	r1, [sp, #0x24]
700a25b0: 6748         	str	r0, [r1, #0x74]
700a25b2: 9804         	ldr	r0, [sp, #0x10]
700a25b4: 6f80         	ldr	r0, [r0, #0x78]
700a25b6: 9003         	str	r0, [sp, #0xc]
700a25b8: 9803         	ldr	r0, [sp, #0xc]
700a25ba: 9909         	ldr	r1, [sp, #0x24]
700a25bc: 6788         	str	r0, [r1, #0x78]
700a25be: 9809         	ldr	r0, [sp, #0x24]
700a25c0: 9903         	ldr	r1, [sp, #0xc]
700a25c2: 6748         	str	r0, [r1, #0x74]
700a25c4: 9809         	ldr	r0, [sp, #0x24]
700a25c6: 9904         	ldr	r1, [sp, #0x10]
700a25c8: 6788         	str	r0, [r1, #0x78]
700a25ca: e7ff         	b	0x700a25cc <_tx_queue_receive+0x32c> @ imm = #-0x2
700a25cc: 9805         	ldr	r0, [sp, #0x14]
700a25ce: 3001         	adds	r0, #0x1
700a25d0: 990d         	ldr	r1, [sp, #0x34]
700a25d2: 62c8         	str	r0, [r1, #0x2c]
700a25d4: 9909         	ldr	r1, [sp, #0x24]
700a25d6: 2005         	movs	r0, #0x5
700a25d8: 6348         	str	r0, [r1, #0x34]
700a25da: 9809         	ldr	r0, [sp, #0x24]
700a25dc: 990b         	ldr	r1, [sp, #0x2c]
700a25de: f001 f9b7    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #0x136e
700a25e2: 980a         	ldr	r0, [sp, #0x28]
700a25e4: f000 e810    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x20
700a25e8: 9809         	ldr	r0, [sp, #0x24]
700a25ea: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a25ee: 9002         	str	r0, [sp, #0x8]
700a25f0: e7ff         	b	0x700a25f2 <_tx_queue_receive+0x352> @ imm = #-0x2
700a25f2: e005         	b	0x700a2600 <_tx_queue_receive+0x360> @ imm = #0xa
700a25f4: 980a         	ldr	r0, [sp, #0x28]
700a25f6: f000 e808    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #0x10
700a25fa: 200a         	movs	r0, #0xa
700a25fc: 9002         	str	r0, [sp, #0x8]
700a25fe: e7ff         	b	0x700a2600 <_tx_queue_receive+0x360> @ imm = #-0x2
700a2600: e7ff         	b	0x700a2602 <_tx_queue_receive+0x362> @ imm = #-0x2
700a2602: 9802         	ldr	r0, [sp, #0x8]
700a2604: b00e         	add	sp, #0x38
700a2606: bd80         	pop	{r7, pc}

700a2608 <_tx_thread_interrupt_restore>:
700a2608: e121f000     	msr	CPSR_c, r0
700a260c: e12fff1e     	bx	lr

700a2610 <Udma_chDisableTxChan>:
700a2610: b580         	push	{r7, lr}
700a2612: b09a         	sub	sp, #0x68
700a2614: 9019         	str	r0, [sp, #0x64]
700a2616: 9118         	str	r1, [sp, #0x60]
700a2618: 2000         	movs	r0, #0x0
700a261a: 9017         	str	r0, [sp, #0x5c]
700a261c: 9016         	str	r0, [sp, #0x58]
700a261e: 9015         	str	r0, [sp, #0x54]
700a2620: 9819         	ldr	r0, [sp, #0x64]
700a2622: 6e80         	ldr	r0, [r0, #0x68]
700a2624: 9014         	str	r0, [sp, #0x50]
700a2626: 2008         	movs	r0, #0x8
700a2628: 9008         	str	r0, [sp, #0x20]
700a262a: 9814         	ldr	r0, [sp, #0x50]
700a262c: 6800         	ldr	r0, [r0]
700a262e: 2801         	cmp	r0, #0x1
700a2630: d10e         	bne	0x700a2650 <Udma_chDisableTxChan+0x40> @ imm = #0x1c
700a2632: e7ff         	b	0x700a2634 <Udma_chDisableTxChan+0x24> @ imm = #-0x2
700a2634: 9a14         	ldr	r2, [sp, #0x50]
700a2636: f102 0008    	add.w	r0, r2, #0x8
700a263a: 9919         	ldr	r1, [sp, #0x64]
700a263c: 6ec9         	ldr	r1, [r1, #0x6c]
700a263e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2642: 4411         	add	r1, r2
700a2644: 2300         	movs	r3, #0x0
700a2646: 461a         	mov	r2, r3
700a2648: f011 f9c2    	bl	0x700b39d0 <CSL_bcdmaTeardownTxChan> @ imm = #0x11384
700a264c: 9017         	str	r0, [sp, #0x5c]
700a264e: e00f         	b	0x700a2670 <Udma_chDisableTxChan+0x60> @ imm = #0x1e
700a2650: 9814         	ldr	r0, [sp, #0x50]
700a2652: 6800         	ldr	r0, [r0]
700a2654: 2802         	cmp	r0, #0x2
700a2656: d10a         	bne	0x700a266e <Udma_chDisableTxChan+0x5e> @ imm = #0x14
700a2658: e7ff         	b	0x700a265a <Udma_chDisableTxChan+0x4a> @ imm = #-0x2
700a265a: 9814         	ldr	r0, [sp, #0x50]
700a265c: 3054         	adds	r0, #0x54
700a265e: 9919         	ldr	r1, [sp, #0x64]
700a2660: 6ec9         	ldr	r1, [r1, #0x6c]
700a2662: 2300         	movs	r3, #0x0
700a2664: 461a         	mov	r2, r3
700a2666: f011 ff6b    	bl	0x700b4540 <CSL_pktdmaTeardownTxChan> @ imm = #0x11ed6
700a266a: 9017         	str	r0, [sp, #0x5c]
700a266c: e7ff         	b	0x700a266e <Udma_chDisableTxChan+0x5e> @ imm = #-0x2
700a266e: e7ff         	b	0x700a2670 <Udma_chDisableTxChan+0x60> @ imm = #-0x2
700a2670: 9817         	ldr	r0, [sp, #0x5c]
700a2672: b108         	cbz	r0, 0x700a2678 <Udma_chDisableTxChan+0x68> @ imm = #0x2
700a2674: e7ff         	b	0x700a2676 <Udma_chDisableTxChan+0x66> @ imm = #-0x2
700a2676: e7ff         	b	0x700a2678 <Udma_chDisableTxChan+0x68> @ imm = #-0x2
700a2678: e7ff         	b	0x700a267a <Udma_chDisableTxChan+0x6a> @ imm = #-0x2
700a267a: 9817         	ldr	r0, [sp, #0x5c]
700a267c: bbc8         	cbnz	r0, 0x700a26f2 <Udma_chDisableTxChan+0xe2> @ imm = #0x72
700a267e: e7ff         	b	0x700a2680 <Udma_chDisableTxChan+0x70> @ imm = #-0x2
700a2680: 9814         	ldr	r0, [sp, #0x50]
700a2682: 6800         	ldr	r0, [r0]
700a2684: 2801         	cmp	r0, #0x1
700a2686: d110         	bne	0x700a26aa <Udma_chDisableTxChan+0x9a> @ imm = #0x20
700a2688: e7ff         	b	0x700a268a <Udma_chDisableTxChan+0x7a> @ imm = #-0x2
700a268a: 9a14         	ldr	r2, [sp, #0x50]
700a268c: f102 0008    	add.w	r0, r2, #0x8
700a2690: 9919         	ldr	r1, [sp, #0x64]
700a2692: 6ec9         	ldr	r1, [r1, #0x6c]
700a2694: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2698: 4411         	add	r1, r2
700a269a: aa0e         	add	r2, sp, #0x38
700a269c: f012 f970    	bl	0x700b4980 <CSL_bcdmaGetTxRT> @ imm = #0x122e0
700a26a0: 980e         	ldr	r0, [sp, #0x38]
700a26a2: b908         	cbnz	r0, 0x700a26a8 <Udma_chDisableTxChan+0x98> @ imm = #0x2
700a26a4: e7ff         	b	0x700a26a6 <Udma_chDisableTxChan+0x96> @ imm = #-0x2
700a26a6: e024         	b	0x700a26f2 <Udma_chDisableTxChan+0xe2> @ imm = #0x48
700a26a8: e011         	b	0x700a26ce <Udma_chDisableTxChan+0xbe> @ imm = #0x22
700a26aa: 9814         	ldr	r0, [sp, #0x50]
700a26ac: 6800         	ldr	r0, [r0]
700a26ae: 2802         	cmp	r0, #0x2
700a26b0: d10c         	bne	0x700a26cc <Udma_chDisableTxChan+0xbc> @ imm = #0x18
700a26b2: e7ff         	b	0x700a26b4 <Udma_chDisableTxChan+0xa4> @ imm = #-0x2
700a26b4: 9814         	ldr	r0, [sp, #0x50]
700a26b6: 3054         	adds	r0, #0x54
700a26b8: 9919         	ldr	r1, [sp, #0x64]
700a26ba: 6ec9         	ldr	r1, [r1, #0x6c]
700a26bc: aa09         	add	r2, sp, #0x24
700a26be: f011 f897    	bl	0x700b37f0 <CSL_pktdmaGetTxRT> @ imm = #0x1112e
700a26c2: 9809         	ldr	r0, [sp, #0x24]
700a26c4: b908         	cbnz	r0, 0x700a26ca <Udma_chDisableTxChan+0xba> @ imm = #0x2
700a26c6: e7ff         	b	0x700a26c8 <Udma_chDisableTxChan+0xb8> @ imm = #-0x2
700a26c8: e013         	b	0x700a26f2 <Udma_chDisableTxChan+0xe2> @ imm = #0x26
700a26ca: e7ff         	b	0x700a26cc <Udma_chDisableTxChan+0xbc> @ imm = #-0x2
700a26cc: e7ff         	b	0x700a26ce <Udma_chDisableTxChan+0xbe> @ imm = #-0x2
700a26ce: 9815         	ldr	r0, [sp, #0x54]
700a26d0: 9918         	ldr	r1, [sp, #0x60]
700a26d2: 4288         	cmp	r0, r1
700a26d4: d904         	bls	0x700a26e0 <Udma_chDisableTxChan+0xd0> @ imm = #0x8
700a26d6: e7ff         	b	0x700a26d8 <Udma_chDisableTxChan+0xc8> @ imm = #-0x2
700a26d8: f06f 0003    	mvn	r0, #0x3
700a26dc: 9017         	str	r0, [sp, #0x5c]
700a26de: e007         	b	0x700a26f0 <Udma_chDisableTxChan+0xe0> @ imm = #0xe
700a26e0: f44f 707a    	mov.w	r0, #0x3e8
700a26e4: f00e fed4    	bl	0x700b1490 <ClockP_usleep> @ imm = #0xeda8
700a26e8: 9815         	ldr	r0, [sp, #0x54]
700a26ea: 3001         	adds	r0, #0x1
700a26ec: 9015         	str	r0, [sp, #0x54]
700a26ee: e7ff         	b	0x700a26f0 <Udma_chDisableTxChan+0xe0> @ imm = #-0x2
700a26f0: e7c3         	b	0x700a267a <Udma_chDisableTxChan+0x6a> @ imm = #-0x7a
700a26f2: 9817         	ldr	r0, [sp, #0x5c]
700a26f4: 2800         	cmp	r0, #0x0
700a26f6: f000 80e4    	beq.w	0x700a28c2 <Udma_chDisableTxChan+0x2b2> @ imm = #0x1c8
700a26fa: e7ff         	b	0x700a26fc <Udma_chDisableTxChan+0xec> @ imm = #-0x2
700a26fc: 9814         	ldr	r0, [sp, #0x50]
700a26fe: 6800         	ldr	r0, [r0]
700a2700: 2801         	cmp	r0, #0x1
700a2702: d10e         	bne	0x700a2722 <Udma_chDisableTxChan+0x112> @ imm = #0x1c
700a2704: e7ff         	b	0x700a2706 <Udma_chDisableTxChan+0xf6> @ imm = #-0x2
700a2706: 9a14         	ldr	r2, [sp, #0x50]
700a2708: f102 0008    	add.w	r0, r2, #0x8
700a270c: 9919         	ldr	r1, [sp, #0x64]
700a270e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2710: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2714: 4411         	add	r1, r2
700a2716: 2201         	movs	r2, #0x1
700a2718: 2300         	movs	r3, #0x0
700a271a: f011 f959    	bl	0x700b39d0 <CSL_bcdmaTeardownTxChan> @ imm = #0x112b2
700a271e: 9017         	str	r0, [sp, #0x5c]
700a2720: e00f         	b	0x700a2742 <Udma_chDisableTxChan+0x132> @ imm = #0x1e
700a2722: 9814         	ldr	r0, [sp, #0x50]
700a2724: 6800         	ldr	r0, [r0]
700a2726: 2802         	cmp	r0, #0x2
700a2728: d10a         	bne	0x700a2740 <Udma_chDisableTxChan+0x130> @ imm = #0x14
700a272a: e7ff         	b	0x700a272c <Udma_chDisableTxChan+0x11c> @ imm = #-0x2
700a272c: 9814         	ldr	r0, [sp, #0x50]
700a272e: 3054         	adds	r0, #0x54
700a2730: 9919         	ldr	r1, [sp, #0x64]
700a2732: 6ec9         	ldr	r1, [r1, #0x6c]
700a2734: 2201         	movs	r2, #0x1
700a2736: 2300         	movs	r3, #0x0
700a2738: f011 ff02    	bl	0x700b4540 <CSL_pktdmaTeardownTxChan> @ imm = #0x11e04
700a273c: 9017         	str	r0, [sp, #0x5c]
700a273e: e7ff         	b	0x700a2740 <Udma_chDisableTxChan+0x130> @ imm = #-0x2
700a2740: e7ff         	b	0x700a2742 <Udma_chDisableTxChan+0x132> @ imm = #-0x2
700a2742: 9817         	ldr	r0, [sp, #0x5c]
700a2744: b108         	cbz	r0, 0x700a274a <Udma_chDisableTxChan+0x13a> @ imm = #0x2
700a2746: e7ff         	b	0x700a2748 <Udma_chDisableTxChan+0x138> @ imm = #-0x2
700a2748: e7ff         	b	0x700a274a <Udma_chDisableTxChan+0x13a> @ imm = #-0x2
700a274a: 9814         	ldr	r0, [sp, #0x50]
700a274c: 6800         	ldr	r0, [r0]
700a274e: 2801         	cmp	r0, #0x1
700a2750: d128         	bne	0x700a27a4 <Udma_chDisableTxChan+0x194> @ imm = #0x50
700a2752: e7ff         	b	0x700a2754 <Udma_chDisableTxChan+0x144> @ imm = #-0x2
700a2754: 9a14         	ldr	r2, [sp, #0x50]
700a2756: f102 0008    	add.w	r0, r2, #0x8
700a275a: 9919         	ldr	r1, [sp, #0x64]
700a275c: 6ec9         	ldr	r1, [r1, #0x6c]
700a275e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2762: 4411         	add	r1, r2
700a2764: 9b08         	ldr	r3, [sp, #0x20]
700a2766: 46ec         	mov	r12, sp
700a2768: aa16         	add	r2, sp, #0x58
700a276a: 9206         	str	r2, [sp, #0x18]
700a276c: f8cc 2000    	str.w	r2, [r12]
700a2770: 2200         	movs	r2, #0x0
700a2772: 9207         	str	r2, [sp, #0x1c]
700a2774: f011 f9cc    	bl	0x700b3b10 <CSL_bcdmaGetChanPeerReg> @ imm = #0x11398
700a2778: f8dd c018    	ldr.w	r12, [sp, #0x18]
700a277c: 9a07         	ldr	r2, [sp, #0x1c]
700a277e: 9816         	ldr	r0, [sp, #0x58]
700a2780: f040 5080    	orr	r0, r0, #0x10000000
700a2784: 9016         	str	r0, [sp, #0x58]
700a2786: 9b14         	ldr	r3, [sp, #0x50]
700a2788: f103 0008    	add.w	r0, r3, #0x8
700a278c: 9919         	ldr	r1, [sp, #0x64]
700a278e: 6ec9         	ldr	r1, [r1, #0x6c]
700a2790: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a2794: 4419         	add	r1, r3
700a2796: 9b08         	ldr	r3, [sp, #0x20]
700a2798: 46ee         	mov	lr, sp
700a279a: f8ce c000    	str.w	r12, [lr]
700a279e: f011 fc2f    	bl	0x700b4000 <CSL_bcdmaSetChanPeerReg> @ imm = #0x1185e
700a27a2: e025         	b	0x700a27f0 <Udma_chDisableTxChan+0x1e0> @ imm = #0x4a
700a27a4: 9814         	ldr	r0, [sp, #0x50]
700a27a6: 6800         	ldr	r0, [r0]
700a27a8: 2802         	cmp	r0, #0x2
700a27aa: d120         	bne	0x700a27ee <Udma_chDisableTxChan+0x1de> @ imm = #0x40
700a27ac: e7ff         	b	0x700a27ae <Udma_chDisableTxChan+0x19e> @ imm = #-0x2
700a27ae: 9814         	ldr	r0, [sp, #0x50]
700a27b0: 3054         	adds	r0, #0x54
700a27b2: 9919         	ldr	r1, [sp, #0x64]
700a27b4: 6ec9         	ldr	r1, [r1, #0x6c]
700a27b6: 9b08         	ldr	r3, [sp, #0x20]
700a27b8: 46ec         	mov	r12, sp
700a27ba: aa16         	add	r2, sp, #0x58
700a27bc: 9204         	str	r2, [sp, #0x10]
700a27be: f8cc 2000    	str.w	r2, [r12]
700a27c2: 2200         	movs	r2, #0x0
700a27c4: 9205         	str	r2, [sp, #0x14]
700a27c6: f011 ffbb    	bl	0x700b4740 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11f76
700a27ca: f8dd c010    	ldr.w	r12, [sp, #0x10]
700a27ce: 9a05         	ldr	r2, [sp, #0x14]
700a27d0: 9816         	ldr	r0, [sp, #0x58]
700a27d2: f040 5080    	orr	r0, r0, #0x10000000
700a27d6: 9016         	str	r0, [sp, #0x58]
700a27d8: 9814         	ldr	r0, [sp, #0x50]
700a27da: 3054         	adds	r0, #0x54
700a27dc: 9919         	ldr	r1, [sp, #0x64]
700a27de: 6ec9         	ldr	r1, [r1, #0x6c]
700a27e0: 9b08         	ldr	r3, [sp, #0x20]
700a27e2: 46ee         	mov	lr, sp
700a27e4: f8ce c000    	str.w	r12, [lr]
700a27e8: f011 ffc2    	bl	0x700b4770 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11f84
700a27ec: e7ff         	b	0x700a27ee <Udma_chDisableTxChan+0x1de> @ imm = #-0x2
700a27ee: e7ff         	b	0x700a27f0 <Udma_chDisableTxChan+0x1e0> @ imm = #-0x2
700a27f0: 2000         	movs	r0, #0x0
700a27f2: 9015         	str	r0, [sp, #0x54]
700a27f4: e7ff         	b	0x700a27f6 <Udma_chDisableTxChan+0x1e6> @ imm = #-0x2
700a27f6: 9817         	ldr	r0, [sp, #0x5c]
700a27f8: 2800         	cmp	r0, #0x0
700a27fa: d161         	bne	0x700a28c0 <Udma_chDisableTxChan+0x2b0> @ imm = #0xc2
700a27fc: e7ff         	b	0x700a27fe <Udma_chDisableTxChan+0x1ee> @ imm = #-0x2
700a27fe: 9814         	ldr	r0, [sp, #0x50]
700a2800: 6800         	ldr	r0, [r0]
700a2802: 2801         	cmp	r0, #0x1
700a2804: d126         	bne	0x700a2854 <Udma_chDisableTxChan+0x244> @ imm = #0x4c
700a2806: e7ff         	b	0x700a2808 <Udma_chDisableTxChan+0x1f8> @ imm = #-0x2
700a2808: 9a14         	ldr	r2, [sp, #0x50]
700a280a: f102 0008    	add.w	r0, r2, #0x8
700a280e: 9919         	ldr	r1, [sp, #0x64]
700a2810: 6ec9         	ldr	r1, [r1, #0x6c]
700a2812: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a2816: 4411         	add	r1, r2
700a2818: aa0e         	add	r2, sp, #0x38
700a281a: f012 f8b1    	bl	0x700b4980 <CSL_bcdmaGetTxRT> @ imm = #0x12162
700a281e: 9a14         	ldr	r2, [sp, #0x50]
700a2820: f102 0008    	add.w	r0, r2, #0x8
700a2824: 9919         	ldr	r1, [sp, #0x64]
700a2826: 6ec9         	ldr	r1, [r1, #0x6c]
700a2828: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a282c: 4411         	add	r1, r2
700a282e: 9b08         	ldr	r3, [sp, #0x20]
700a2830: 46ec         	mov	r12, sp
700a2832: aa16         	add	r2, sp, #0x58
700a2834: f8cc 2000    	str.w	r2, [r12]
700a2838: 2200         	movs	r2, #0x0
700a283a: f011 f969    	bl	0x700b3b10 <CSL_bcdmaGetChanPeerReg> @ imm = #0x112d2
700a283e: 980e         	ldr	r0, [sp, #0x38]
700a2840: b938         	cbnz	r0, 0x700a2852 <Udma_chDisableTxChan+0x242> @ imm = #0xe
700a2842: e7ff         	b	0x700a2844 <Udma_chDisableTxChan+0x234> @ imm = #-0x2
700a2844: 9916         	ldr	r1, [sp, #0x58]
700a2846: 2000         	movs	r0, #0x0
700a2848: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a284c: d101         	bne	0x700a2852 <Udma_chDisableTxChan+0x242> @ imm = #0x2
700a284e: e7ff         	b	0x700a2850 <Udma_chDisableTxChan+0x240> @ imm = #-0x2
700a2850: e036         	b	0x700a28c0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x6c
700a2852: e023         	b	0x700a289c <Udma_chDisableTxChan+0x28c> @ imm = #0x46
700a2854: 9814         	ldr	r0, [sp, #0x50]
700a2856: 6800         	ldr	r0, [r0]
700a2858: 2802         	cmp	r0, #0x2
700a285a: d11e         	bne	0x700a289a <Udma_chDisableTxChan+0x28a> @ imm = #0x3c
700a285c: e7ff         	b	0x700a285e <Udma_chDisableTxChan+0x24e> @ imm = #-0x2
700a285e: 9814         	ldr	r0, [sp, #0x50]
700a2860: 3054         	adds	r0, #0x54
700a2862: 9919         	ldr	r1, [sp, #0x64]
700a2864: 6ec9         	ldr	r1, [r1, #0x6c]
700a2866: aa09         	add	r2, sp, #0x24
700a2868: f010 ffc2    	bl	0x700b37f0 <CSL_pktdmaGetTxRT> @ imm = #0x10f84
700a286c: 9814         	ldr	r0, [sp, #0x50]
700a286e: 3054         	adds	r0, #0x54
700a2870: 9919         	ldr	r1, [sp, #0x64]
700a2872: 6ec9         	ldr	r1, [r1, #0x6c]
700a2874: 9b08         	ldr	r3, [sp, #0x20]
700a2876: 46ec         	mov	r12, sp
700a2878: aa16         	add	r2, sp, #0x58
700a287a: f8cc 2000    	str.w	r2, [r12]
700a287e: 2200         	movs	r2, #0x0
700a2880: f011 ff5e    	bl	0x700b4740 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11ebc
700a2884: 9809         	ldr	r0, [sp, #0x24]
700a2886: b938         	cbnz	r0, 0x700a2898 <Udma_chDisableTxChan+0x288> @ imm = #0xe
700a2888: e7ff         	b	0x700a288a <Udma_chDisableTxChan+0x27a> @ imm = #-0x2
700a288a: 9916         	ldr	r1, [sp, #0x58]
700a288c: 2000         	movs	r0, #0x0
700a288e: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a2892: d101         	bne	0x700a2898 <Udma_chDisableTxChan+0x288> @ imm = #0x2
700a2894: e7ff         	b	0x700a2896 <Udma_chDisableTxChan+0x286> @ imm = #-0x2
700a2896: e013         	b	0x700a28c0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x26
700a2898: e7ff         	b	0x700a289a <Udma_chDisableTxChan+0x28a> @ imm = #-0x2
700a289a: e7ff         	b	0x700a289c <Udma_chDisableTxChan+0x28c> @ imm = #-0x2
700a289c: 9815         	ldr	r0, [sp, #0x54]
700a289e: 9918         	ldr	r1, [sp, #0x60]
700a28a0: 4288         	cmp	r0, r1
700a28a2: d904         	bls	0x700a28ae <Udma_chDisableTxChan+0x29e> @ imm = #0x8
700a28a4: e7ff         	b	0x700a28a6 <Udma_chDisableTxChan+0x296> @ imm = #-0x2
700a28a6: f06f 0003    	mvn	r0, #0x3
700a28aa: 9017         	str	r0, [sp, #0x5c]
700a28ac: e007         	b	0x700a28be <Udma_chDisableTxChan+0x2ae> @ imm = #0xe
700a28ae: f44f 707a    	mov.w	r0, #0x3e8
700a28b2: f00e fded    	bl	0x700b1490 <ClockP_usleep> @ imm = #0xebda
700a28b6: 9815         	ldr	r0, [sp, #0x54]
700a28b8: 3001         	adds	r0, #0x1
700a28ba: 9015         	str	r0, [sp, #0x54]
700a28bc: e7ff         	b	0x700a28be <Udma_chDisableTxChan+0x2ae> @ imm = #-0x2
700a28be: e79a         	b	0x700a27f6 <Udma_chDisableTxChan+0x1e6> @ imm = #-0xcc
700a28c0: e7ff         	b	0x700a28c2 <Udma_chDisableTxChan+0x2b2> @ imm = #-0x2
700a28c2: 9817         	ldr	r0, [sp, #0x5c]
700a28c4: 2800         	cmp	r0, #0x0
700a28c6: d150         	bne	0x700a296a <Udma_chDisableTxChan+0x35a> @ imm = #0xa0
700a28c8: e7ff         	b	0x700a28ca <Udma_chDisableTxChan+0x2ba> @ imm = #-0x2
700a28ca: 9814         	ldr	r0, [sp, #0x50]
700a28cc: 6800         	ldr	r0, [r0]
700a28ce: 2801         	cmp	r0, #0x1
700a28d0: d126         	bne	0x700a2920 <Udma_chDisableTxChan+0x310> @ imm = #0x4c
700a28d2: e7ff         	b	0x700a28d4 <Udma_chDisableTxChan+0x2c4> @ imm = #-0x2
700a28d4: 2000         	movs	r0, #0x0
700a28d6: 9003         	str	r0, [sp, #0xc]
700a28d8: 900e         	str	r0, [sp, #0x38]
700a28da: 900f         	str	r0, [sp, #0x3c]
700a28dc: 9012         	str	r0, [sp, #0x48]
700a28de: 9816         	ldr	r0, [sp, #0x58]
700a28e0: f020 4080    	bic	r0, r0, #0x40000000
700a28e4: 9016         	str	r0, [sp, #0x58]
700a28e6: 9a14         	ldr	r2, [sp, #0x50]
700a28e8: f102 0008    	add.w	r0, r2, #0x8
700a28ec: 9919         	ldr	r1, [sp, #0x64]
700a28ee: 6ec9         	ldr	r1, [r1, #0x6c]
700a28f0: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a28f4: 4411         	add	r1, r2
700a28f6: aa0e         	add	r2, sp, #0x38
700a28f8: f012 f872    	bl	0x700b49e0 <CSL_bcdmaSetTxRT> @ imm = #0x120e4
700a28fc: 9a03         	ldr	r2, [sp, #0xc]
700a28fe: 9b14         	ldr	r3, [sp, #0x50]
700a2900: f103 0008    	add.w	r0, r3, #0x8
700a2904: 9919         	ldr	r1, [sp, #0x64]
700a2906: 6ec9         	ldr	r1, [r1, #0x6c]
700a2908: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a290c: 4419         	add	r1, r3
700a290e: 9b08         	ldr	r3, [sp, #0x20]
700a2910: 46ee         	mov	lr, sp
700a2912: f10d 0c58    	add.w	r12, sp, #0x58
700a2916: f8ce c000    	str.w	r12, [lr]
700a291a: f011 fb71    	bl	0x700b4000 <CSL_bcdmaSetChanPeerReg> @ imm = #0x116e2
700a291e: e023         	b	0x700a2968 <Udma_chDisableTxChan+0x358> @ imm = #0x46
700a2920: 9814         	ldr	r0, [sp, #0x50]
700a2922: 6800         	ldr	r0, [r0]
700a2924: 2802         	cmp	r0, #0x2
700a2926: d11e         	bne	0x700a2966 <Udma_chDisableTxChan+0x356> @ imm = #0x3c
700a2928: e7ff         	b	0x700a292a <Udma_chDisableTxChan+0x31a> @ imm = #-0x2
700a292a: 2000         	movs	r0, #0x0
700a292c: 9002         	str	r0, [sp, #0x8]
700a292e: 9009         	str	r0, [sp, #0x24]
700a2930: 900a         	str	r0, [sp, #0x28]
700a2932: 900d         	str	r0, [sp, #0x34]
700a2934: 9816         	ldr	r0, [sp, #0x58]
700a2936: f020 4080    	bic	r0, r0, #0x40000000
700a293a: 9016         	str	r0, [sp, #0x58]
700a293c: 9814         	ldr	r0, [sp, #0x50]
700a293e: 3054         	adds	r0, #0x54
700a2940: 9919         	ldr	r1, [sp, #0x64]
700a2942: 6ec9         	ldr	r1, [r1, #0x6c]
700a2944: aa09         	add	r2, sp, #0x24
700a2946: f011 fbbb    	bl	0x700b40c0 <CSL_pktdmaSetTxRT> @ imm = #0x11776
700a294a: 9a02         	ldr	r2, [sp, #0x8]
700a294c: 9814         	ldr	r0, [sp, #0x50]
700a294e: 3054         	adds	r0, #0x54
700a2950: 9919         	ldr	r1, [sp, #0x64]
700a2952: 6ec9         	ldr	r1, [r1, #0x6c]
700a2954: 9b08         	ldr	r3, [sp, #0x20]
700a2956: 46ee         	mov	lr, sp
700a2958: f10d 0c58    	add.w	r12, sp, #0x58
700a295c: f8ce c000    	str.w	r12, [lr]
700a2960: f011 ff06    	bl	0x700b4770 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11e0c
700a2964: e7ff         	b	0x700a2966 <Udma_chDisableTxChan+0x356> @ imm = #-0x2
700a2966: e7ff         	b	0x700a2968 <Udma_chDisableTxChan+0x358> @ imm = #-0x2
700a2968: e7ff         	b	0x700a296a <Udma_chDisableTxChan+0x35a> @ imm = #-0x2
700a296a: 9817         	ldr	r0, [sp, #0x5c]
700a296c: b01a         	add	sp, #0x68
700a296e: bd80         	pop	{r7, pc}

700a2970 <Udma_eventConfig>:
700a2970: b580         	push	{r7, lr}
700a2972: b098         	sub	sp, #0x60
700a2974: 9017         	str	r0, [sp, #0x5c]
700a2976: 9116         	str	r1, [sp, #0x58]
700a2978: 2000         	movs	r0, #0x0
700a297a: 9001         	str	r0, [sp, #0x4]
700a297c: 9015         	str	r0, [sp, #0x54]
700a297e: 9916         	ldr	r1, [sp, #0x58]
700a2980: 3108         	adds	r1, #0x8
700a2982: 9110         	str	r1, [sp, #0x40]
700a2984: 9006         	str	r0, [sp, #0x18]
700a2986: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a298a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a298e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2992: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a2996: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a299a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a299e: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a29a2: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a29a6: 20ff         	movs	r0, #0xff
700a29a8: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a29ac: 9810         	ldr	r0, [sp, #0x40]
700a29ae: 6800         	ldr	r0, [r0]
700a29b0: 2805         	cmp	r0, #0x5
700a29b2: d00a         	beq	0x700a29ca <Udma_eventConfig+0x5a> @ imm = #0x14
700a29b4: e7ff         	b	0x700a29b6 <Udma_eventConfig+0x46> @ imm = #-0x2
700a29b6: 9806         	ldr	r0, [sp, #0x18]
700a29b8: f040 0010    	orr	r0, r0, #0x10
700a29bc: 9006         	str	r0, [sp, #0x18]
700a29be: 9816         	ldr	r0, [sp, #0x58]
700a29c0: f010 fe9e    	bl	0x700b3700 <Udma_eventGetId> @ imm = #0x10d3c
700a29c4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a29c8: e7ff         	b	0x700a29ca <Udma_eventConfig+0x5a> @ imm = #-0x2
700a29ca: 9816         	ldr	r0, [sp, #0x58]
700a29cc: 6d80         	ldr	r0, [r0, #0x58]
700a29ce: f510 3f80    	cmn.w	r0, #0x10000
700a29d2: d012         	beq	0x700a29fa <Udma_eventConfig+0x8a> @ imm = #0x24
700a29d4: e7ff         	b	0x700a29d6 <Udma_eventConfig+0x66> @ imm = #-0x2
700a29d6: 9806         	ldr	r0, [sp, #0x18]
700a29d8: f040 0001    	orr	r0, r0, #0x1
700a29dc: 9006         	str	r0, [sp, #0x18]
700a29de: 9806         	ldr	r0, [sp, #0x18]
700a29e0: f040 0002    	orr	r0, r0, #0x2
700a29e4: 9006         	str	r0, [sp, #0x18]
700a29e6: 9817         	ldr	r0, [sp, #0x5c]
700a29e8: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a29ec: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a29f0: 9816         	ldr	r0, [sp, #0x58]
700a29f2: 6d80         	ldr	r0, [r0, #0x58]
700a29f4: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a29f8: e7ff         	b	0x700a29fa <Udma_eventConfig+0x8a> @ imm = #-0x2
700a29fa: 9816         	ldr	r0, [sp, #0x58]
700a29fc: 6980         	ldr	r0, [r0, #0x18]
700a29fe: b128         	cbz	r0, 0x700a2a0c <Udma_eventConfig+0x9c> @ imm = #0xa
700a2a00: e7ff         	b	0x700a2a02 <Udma_eventConfig+0x92> @ imm = #-0x2
700a2a02: 9816         	ldr	r0, [sp, #0x58]
700a2a04: 6980         	ldr	r0, [r0, #0x18]
700a2a06: 6cc0         	ldr	r0, [r0, #0x4c]
700a2a08: 9014         	str	r0, [sp, #0x50]
700a2a0a: e003         	b	0x700a2a14 <Udma_eventConfig+0xa4> @ imm = #0x6
700a2a0c: 9816         	ldr	r0, [sp, #0x58]
700a2a0e: 6cc0         	ldr	r0, [r0, #0x4c]
700a2a10: 9014         	str	r0, [sp, #0x50]
700a2a12: e7ff         	b	0x700a2a14 <Udma_eventConfig+0xa4> @ imm = #-0x2
700a2a14: 9806         	ldr	r0, [sp, #0x18]
700a2a16: f040 0004    	orr	r0, r0, #0x4
700a2a1a: 9006         	str	r0, [sp, #0x18]
700a2a1c: 9806         	ldr	r0, [sp, #0x18]
700a2a1e: f040 0008    	orr	r0, r0, #0x8
700a2a22: 9006         	str	r0, [sp, #0x18]
700a2a24: 9817         	ldr	r0, [sp, #0x5c]
700a2a26: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2a2a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a2a2e: 9814         	ldr	r0, [sp, #0x50]
700a2a30: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a2a34: 9816         	ldr	r0, [sp, #0x58]
700a2a36: 6d00         	ldr	r0, [r0, #0x50]
700a2a38: f64f 71ff    	movw	r1, #0xffff
700a2a3c: 4288         	cmp	r0, r1
700a2a3e: d009         	beq	0x700a2a54 <Udma_eventConfig+0xe4> @ imm = #0x12
700a2a40: e7ff         	b	0x700a2a42 <Udma_eventConfig+0xd2> @ imm = #-0x2
700a2a42: 9806         	ldr	r0, [sp, #0x18]
700a2a44: f040 0020    	orr	r0, r0, #0x20
700a2a48: 9006         	str	r0, [sp, #0x18]
700a2a4a: 9816         	ldr	r0, [sp, #0x58]
700a2a4c: 6d00         	ldr	r0, [r0, #0x50]
700a2a4e: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a2a52: e7ff         	b	0x700a2a54 <Udma_eventConfig+0xe4> @ imm = #-0x2
700a2a54: 9810         	ldr	r0, [sp, #0x40]
700a2a56: 6800         	ldr	r0, [r0]
700a2a58: 2801         	cmp	r0, #0x1
700a2a5a: d00a         	beq	0x700a2a72 <Udma_eventConfig+0x102> @ imm = #0x14
700a2a5c: e7ff         	b	0x700a2a5e <Udma_eventConfig+0xee> @ imm = #-0x2
700a2a5e: 9810         	ldr	r0, [sp, #0x40]
700a2a60: 6800         	ldr	r0, [r0]
700a2a62: 2802         	cmp	r0, #0x2
700a2a64: d005         	beq	0x700a2a72 <Udma_eventConfig+0x102> @ imm = #0xa
700a2a66: e7ff         	b	0x700a2a68 <Udma_eventConfig+0xf8> @ imm = #-0x2
700a2a68: 9810         	ldr	r0, [sp, #0x40]
700a2a6a: 6800         	ldr	r0, [r0]
700a2a6c: 2806         	cmp	r0, #0x6
700a2a6e: d14d         	bne	0x700a2b0c <Udma_eventConfig+0x19c> @ imm = #0x9a
700a2a70: e7ff         	b	0x700a2a72 <Udma_eventConfig+0x102> @ imm = #-0x2
700a2a72: 9810         	ldr	r0, [sp, #0x40]
700a2a74: 6880         	ldr	r0, [r0, #0x8]
700a2a76: 9012         	str	r0, [sp, #0x48]
700a2a78: 9817         	ldr	r0, [sp, #0x5c]
700a2a7a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a2a7e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2a82: 9810         	ldr	r0, [sp, #0x40]
700a2a84: 6800         	ldr	r0, [r0]
700a2a86: 2801         	cmp	r0, #0x1
700a2a88: d005         	beq	0x700a2a96 <Udma_eventConfig+0x126> @ imm = #0xa
700a2a8a: e7ff         	b	0x700a2a8c <Udma_eventConfig+0x11c> @ imm = #-0x2
700a2a8c: 9810         	ldr	r0, [sp, #0x40]
700a2a8e: 6800         	ldr	r0, [r0]
700a2a90: 2806         	cmp	r0, #0x6
700a2a92: d12e         	bne	0x700a2af2 <Udma_eventConfig+0x182> @ imm = #0x5c
700a2a94: e7ff         	b	0x700a2a96 <Udma_eventConfig+0x126> @ imm = #-0x2
700a2a96: 9812         	ldr	r0, [sp, #0x48]
700a2a98: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a2a9c: 8880         	ldrh	r0, [r0, #0x4]
700a2a9e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2aa2: 9812         	ldr	r0, [sp, #0x48]
700a2aa4: 7800         	ldrb	r0, [r0]
700a2aa6: 0740         	lsls	r0, r0, #0x1d
700a2aa8: 2800         	cmp	r0, #0x0
700a2aaa: d509         	bpl	0x700a2ac0 <Udma_eventConfig+0x150> @ imm = #0x12
700a2aac: e7ff         	b	0x700a2aae <Udma_eventConfig+0x13e> @ imm = #-0x2
700a2aae: 9817         	ldr	r0, [sp, #0x5c]
700a2ab0: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a2ab4: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2ab8: 4408         	add	r0, r1
700a2aba: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2abe: e017         	b	0x700a2af0 <Udma_eventConfig+0x180> @ imm = #0x2e
700a2ac0: 9812         	ldr	r0, [sp, #0x48]
700a2ac2: 7800         	ldrb	r0, [r0]
700a2ac4: 07c0         	lsls	r0, r0, #0x1f
700a2ac6: b148         	cbz	r0, 0x700a2adc <Udma_eventConfig+0x16c> @ imm = #0x12
700a2ac8: e7ff         	b	0x700a2aca <Udma_eventConfig+0x15a> @ imm = #-0x2
700a2aca: 9817         	ldr	r0, [sp, #0x5c]
700a2acc: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2ad0: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2ad4: 4408         	add	r0, r1
700a2ad6: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2ada: e008         	b	0x700a2aee <Udma_eventConfig+0x17e> @ imm = #0x10
700a2adc: 9817         	ldr	r0, [sp, #0x5c]
700a2ade: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a2ae2: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2ae6: 4408         	add	r0, r1
700a2ae8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2aec: e7ff         	b	0x700a2aee <Udma_eventConfig+0x17e> @ imm = #-0x2
700a2aee: e7ff         	b	0x700a2af0 <Udma_eventConfig+0x180> @ imm = #-0x2
700a2af0: e00b         	b	0x700a2b0a <Udma_eventConfig+0x19a> @ imm = #0x16
700a2af2: 9812         	ldr	r0, [sp, #0x48]
700a2af4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a2af8: 8880         	ldrh	r0, [r0, #0x4]
700a2afa: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2afe: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2b02: 3014         	adds	r0, #0x14
700a2b04: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2b08: e7ff         	b	0x700a2b0a <Udma_eventConfig+0x19a> @ imm = #-0x2
700a2b0a: e7ff         	b	0x700a2b0c <Udma_eventConfig+0x19c> @ imm = #-0x2
700a2b0c: 9810         	ldr	r0, [sp, #0x40]
700a2b0e: 6800         	ldr	r0, [r0]
700a2b10: 2803         	cmp	r0, #0x3
700a2b12: d156         	bne	0x700a2bc2 <Udma_eventConfig+0x252> @ imm = #0xac
700a2b14: e7ff         	b	0x700a2b16 <Udma_eventConfig+0x1a6> @ imm = #-0x2
700a2b16: 9817         	ldr	r0, [sp, #0x5c]
700a2b18: 6800         	ldr	r0, [r0]
700a2b1a: 2802         	cmp	r0, #0x2
700a2b1c: d104         	bne	0x700a2b28 <Udma_eventConfig+0x1b8> @ imm = #0x8
700a2b1e: e7ff         	b	0x700a2b20 <Udma_eventConfig+0x1b0> @ imm = #-0x2
700a2b20: f04f 30ff    	mov.w	r0, #0xffffffff
700a2b24: 9015         	str	r0, [sp, #0x54]
700a2b26: e04b         	b	0x700a2bc0 <Udma_eventConfig+0x250> @ imm = #0x96
700a2b28: 9810         	ldr	r0, [sp, #0x40]
700a2b2a: 6880         	ldr	r0, [r0, #0x8]
700a2b2c: 9012         	str	r0, [sp, #0x48]
700a2b2e: 9817         	ldr	r0, [sp, #0x5c]
700a2b30: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a2b34: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2b38: 9812         	ldr	r0, [sp, #0x48]
700a2b3a: 7800         	ldrb	r0, [r0]
700a2b3c: 0740         	lsls	r0, r0, #0x1d
700a2b3e: 2800         	cmp	r0, #0x0
700a2b40: d50d         	bpl	0x700a2b5e <Udma_eventConfig+0x1ee> @ imm = #0x1a
700a2b42: e7ff         	b	0x700a2b44 <Udma_eventConfig+0x1d4> @ imm = #-0x2
700a2b44: 9812         	ldr	r0, [sp, #0x48]
700a2b46: 6ec0         	ldr	r0, [r0, #0x6c]
700a2b48: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2b4c: 9817         	ldr	r0, [sp, #0x5c]
700a2b4e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a2b52: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2b56: 4408         	add	r0, r1
700a2b58: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2b5c: e02f         	b	0x700a2bbe <Udma_eventConfig+0x24e> @ imm = #0x5e
700a2b5e: 9812         	ldr	r0, [sp, #0x48]
700a2b60: 7800         	ldrb	r0, [r0]
700a2b62: 0780         	lsls	r0, r0, #0x1e
700a2b64: 2800         	cmp	r0, #0x0
700a2b66: d50d         	bpl	0x700a2b84 <Udma_eventConfig+0x214> @ imm = #0x1a
700a2b68: e7ff         	b	0x700a2b6a <Udma_eventConfig+0x1fa> @ imm = #-0x2
700a2b6a: 9812         	ldr	r0, [sp, #0x48]
700a2b6c: 6f00         	ldr	r0, [r0, #0x70]
700a2b6e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2b72: 9817         	ldr	r0, [sp, #0x5c]
700a2b74: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a2b78: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2b7c: 4408         	add	r0, r1
700a2b7e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2b82: e01b         	b	0x700a2bbc <Udma_eventConfig+0x24c> @ imm = #0x36
700a2b84: 9812         	ldr	r0, [sp, #0x48]
700a2b86: 7800         	ldrb	r0, [r0]
700a2b88: 07c0         	lsls	r0, r0, #0x1f
700a2b8a: b168         	cbz	r0, 0x700a2ba8 <Udma_eventConfig+0x238> @ imm = #0x1a
700a2b8c: e7ff         	b	0x700a2b8e <Udma_eventConfig+0x21e> @ imm = #-0x2
700a2b8e: 9812         	ldr	r0, [sp, #0x48]
700a2b90: 6ec0         	ldr	r0, [r0, #0x6c]
700a2b92: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2b96: 9817         	ldr	r0, [sp, #0x5c]
700a2b98: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a2b9c: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2ba0: 4408         	add	r0, r1
700a2ba2: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2ba6: e008         	b	0x700a2bba <Udma_eventConfig+0x24a> @ imm = #0x10
700a2ba8: 9817         	ldr	r0, [sp, #0x5c]
700a2baa: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a2bae: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2bb2: 2000         	movs	r0, #0x0
700a2bb4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2bb8: e7ff         	b	0x700a2bba <Udma_eventConfig+0x24a> @ imm = #-0x2
700a2bba: e7ff         	b	0x700a2bbc <Udma_eventConfig+0x24c> @ imm = #-0x2
700a2bbc: e7ff         	b	0x700a2bbe <Udma_eventConfig+0x24e> @ imm = #-0x2
700a2bbe: e7ff         	b	0x700a2bc0 <Udma_eventConfig+0x250> @ imm = #-0x2
700a2bc0: e7ff         	b	0x700a2bc2 <Udma_eventConfig+0x252> @ imm = #-0x2
700a2bc2: 9810         	ldr	r0, [sp, #0x40]
700a2bc4: 6800         	ldr	r0, [r0]
700a2bc6: 2804         	cmp	r0, #0x4
700a2bc8: d130         	bne	0x700a2c2c <Udma_eventConfig+0x2bc> @ imm = #0x60
700a2bca: e7ff         	b	0x700a2bcc <Udma_eventConfig+0x25c> @ imm = #-0x2
700a2bcc: 9810         	ldr	r0, [sp, #0x40]
700a2bce: 68c0         	ldr	r0, [r0, #0xc]
700a2bd0: 9011         	str	r0, [sp, #0x44]
700a2bd2: 9817         	ldr	r0, [sp, #0x5c]
700a2bd4: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a2bd8: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a2bdc: 9811         	ldr	r0, [sp, #0x44]
700a2bde: 8880         	ldrh	r0, [r0, #0x4]
700a2be0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2be4: 9817         	ldr	r0, [sp, #0x5c]
700a2be6: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2bea: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2bee: 4408         	add	r0, r1
700a2bf0: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2bf4: 9811         	ldr	r0, [sp, #0x44]
700a2bf6: 6dc0         	ldr	r0, [r0, #0x5c]
700a2bf8: 2804         	cmp	r0, #0x4
700a2bfa: d316         	blo	0x700a2c2a <Udma_eventConfig+0x2ba> @ imm = #0x2c
700a2bfc: e7ff         	b	0x700a2bfe <Udma_eventConfig+0x28e> @ imm = #-0x2
700a2bfe: 9811         	ldr	r0, [sp, #0x44]
700a2c00: 6dc0         	ldr	r0, [r0, #0x5c]
700a2c02: 2807         	cmp	r0, #0x7
700a2c04: d811         	bhi	0x700a2c2a <Udma_eventConfig+0x2ba> @ imm = #0x22
700a2c06: e7ff         	b	0x700a2c08 <Udma_eventConfig+0x298> @ imm = #-0x2
700a2c08: 9817         	ldr	r0, [sp, #0x5c]
700a2c0a: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a2c0e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2c12: 1a40         	subs	r0, r0, r1
700a2c14: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2c18: 9817         	ldr	r0, [sp, #0x5c]
700a2c1a: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a2c1e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a2c22: 4408         	add	r0, r1
700a2c24: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a2c28: e7ff         	b	0x700a2c2a <Udma_eventConfig+0x2ba> @ imm = #-0x2
700a2c2a: e7ff         	b	0x700a2c2c <Udma_eventConfig+0x2bc> @ imm = #-0x2
700a2c2c: 9815         	ldr	r0, [sp, #0x54]
700a2c2e: b9d8         	cbnz	r0, 0x700a2c68 <Udma_eventConfig+0x2f8> @ imm = #0x36
700a2c30: e7ff         	b	0x700a2c32 <Udma_eventConfig+0x2c2> @ imm = #-0x2
700a2c32: 9817         	ldr	r0, [sp, #0x5c]
700a2c34: 9916         	ldr	r1, [sp, #0x58]
700a2c36: f011 ffdb    	bl	0x700b4bf0 <Udma_eventProgramSteering> @ imm = #0x11fb6
700a2c3a: 9817         	ldr	r0, [sp, #0x5c]
700a2c3c: 6800         	ldr	r0, [r0]
700a2c3e: b130         	cbz	r0, 0x700a2c4e <Udma_eventConfig+0x2de> @ imm = #0xc
700a2c40: e7ff         	b	0x700a2c42 <Udma_eventConfig+0x2d2> @ imm = #-0x2
700a2c42: 9810         	ldr	r0, [sp, #0x40]
700a2c44: 6800         	ldr	r0, [r0]
700a2c46: 2805         	cmp	r0, #0x5
700a2c48: d101         	bne	0x700a2c4e <Udma_eventConfig+0x2de> @ imm = #0x2
700a2c4a: e7ff         	b	0x700a2c4c <Udma_eventConfig+0x2dc> @ imm = #-0x2
700a2c4c: e00b         	b	0x700a2c66 <Udma_eventConfig+0x2f6> @ imm = #0x16
700a2c4e: a804         	add	r0, sp, #0x10
700a2c50: a902         	add	r1, sp, #0x8
700a2c52: f04f 32ff    	mov.w	r2, #0xffffffff
700a2c56: f012 fb9b    	bl	0x700b5390 <Sciclient_rmIrqSet> @ imm = #0x12736
700a2c5a: 9015         	str	r0, [sp, #0x54]
700a2c5c: 9815         	ldr	r0, [sp, #0x54]
700a2c5e: b108         	cbz	r0, 0x700a2c64 <Udma_eventConfig+0x2f4> @ imm = #0x2
700a2c60: e7ff         	b	0x700a2c62 <Udma_eventConfig+0x2f2> @ imm = #-0x2
700a2c62: e7ff         	b	0x700a2c64 <Udma_eventConfig+0x2f4> @ imm = #-0x2
700a2c64: e7ff         	b	0x700a2c66 <Udma_eventConfig+0x2f6> @ imm = #-0x2
700a2c66: e7ff         	b	0x700a2c68 <Udma_eventConfig+0x2f8> @ imm = #-0x2
700a2c68: 9815         	ldr	r0, [sp, #0x54]
700a2c6a: bb58         	cbnz	r0, 0x700a2cc4 <Udma_eventConfig+0x354> @ imm = #0x56
700a2c6c: e7ff         	b	0x700a2c6e <Udma_eventConfig+0x2fe> @ imm = #-0x2
700a2c6e: 9816         	ldr	r0, [sp, #0x58]
700a2c70: 6d80         	ldr	r0, [r0, #0x58]
700a2c72: f510 3f80    	cmn.w	r0, #0x10000
700a2c76: d024         	beq	0x700a2cc2 <Udma_eventConfig+0x352> @ imm = #0x48
700a2c78: e7ff         	b	0x700a2c7a <Udma_eventConfig+0x30a> @ imm = #-0x2
700a2c7a: 9816         	ldr	r0, [sp, #0x58]
700a2c7c: 6d80         	ldr	r0, [r0, #0x58]
700a2c7e: 9013         	str	r0, [sp, #0x4c]
700a2c80: a80b         	add	r0, sp, #0x2c
700a2c82: 9000         	str	r0, [sp]
700a2c84: f012 ff64    	bl	0x700b5b50 <HwiP_Params_init> @ imm = #0x12ec8
700a2c88: 9900         	ldr	r1, [sp]
700a2c8a: 9813         	ldr	r0, [sp, #0x4c]
700a2c8c: 900b         	str	r0, [sp, #0x2c]
700a2c8e: f24c 50a1    	movw	r0, #0xc5a1
700a2c92: f2c7 000a    	movt	r0, #0x700a
700a2c96: 900c         	str	r0, [sp, #0x30]
700a2c98: 9816         	ldr	r0, [sp, #0x58]
700a2c9a: 900d         	str	r0, [sp, #0x34]
700a2c9c: 9816         	ldr	r0, [sp, #0x58]
700a2c9e: 6a00         	ldr	r0, [r0, #0x20]
700a2ca0: f88d 003a    	strb.w	r0, [sp, #0x3a]
700a2ca4: 9816         	ldr	r0, [sp, #0x58]
700a2ca6: 3068         	adds	r0, #0x68
700a2ca8: f012 ff6a    	bl	0x700b5b80 <HwiP_construct> @ imm = #0x12ed4
700a2cac: 9015         	str	r0, [sp, #0x54]
700a2cae: 9815         	ldr	r0, [sp, #0x54]
700a2cb0: b108         	cbz	r0, 0x700a2cb6 <Udma_eventConfig+0x346> @ imm = #0x2
700a2cb2: e7ff         	b	0x700a2cb4 <Udma_eventConfig+0x344> @ imm = #-0x2
700a2cb4: e004         	b	0x700a2cc0 <Udma_eventConfig+0x350> @ imm = #0x8
700a2cb6: 9916         	ldr	r1, [sp, #0x58]
700a2cb8: f101 0068    	add.w	r0, r1, #0x68
700a2cbc: 6648         	str	r0, [r1, #0x64]
700a2cbe: e7ff         	b	0x700a2cc0 <Udma_eventConfig+0x350> @ imm = #-0x2
700a2cc0: e7ff         	b	0x700a2cc2 <Udma_eventConfig+0x352> @ imm = #-0x2
700a2cc2: e7ff         	b	0x700a2cc4 <Udma_eventConfig+0x354> @ imm = #-0x2
700a2cc4: 9815         	ldr	r0, [sp, #0x54]
700a2cc6: b018         	add	sp, #0x60
700a2cc8: bd80         	pop	{r7, pc}
700a2cca: 0000         	movs	r0, r0
700a2ccc: 0000         	movs	r0, r0
700a2cce: 0000         	movs	r0, r0

700a2cd0 <_tx_mutex_put>:
700a2cd0: b580         	push	{r7, lr}
700a2cd2: b092         	sub	sp, #0x48
700a2cd4: 9011         	str	r0, [sp, #0x44]
700a2cd6: 2020         	movs	r0, #0x20
700a2cd8: 900c         	str	r0, [sp, #0x30]
700a2cda: f000 ecb4    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #0x968
700a2cde: 9010         	str	r0, [sp, #0x40]
700a2ce0: 9811         	ldr	r0, [sp, #0x44]
700a2ce2: 6880         	ldr	r0, [r0, #0x8]
700a2ce4: 2800         	cmp	r0, #0x0
700a2ce6: f000 8188    	beq.w	0x700a2ffa <_tx_mutex_put+0x32a> @ imm = #0x310
700a2cea: e7ff         	b	0x700a2cec <_tx_mutex_put+0x1c> @ imm = #-0x2
700a2cec: 9811         	ldr	r0, [sp, #0x44]
700a2cee: 68c0         	ldr	r0, [r0, #0xc]
700a2cf0: 900f         	str	r0, [sp, #0x3c]
700a2cf2: f64a 204c    	movw	r0, #0xaa4c
700a2cf6: f2c7 0008    	movt	r0, #0x7008
700a2cfa: 6800         	ldr	r0, [r0]
700a2cfc: 9007         	str	r0, [sp, #0x1c]
700a2cfe: 9811         	ldr	r0, [sp, #0x44]
700a2d00: 68c0         	ldr	r0, [r0, #0xc]
700a2d02: 9907         	ldr	r1, [sp, #0x1c]
700a2d04: 4288         	cmp	r0, r1
700a2d06: d00e         	beq	0x700a2d26 <_tx_mutex_put+0x56> @ imm = #0x1c
700a2d08: e7ff         	b	0x700a2d0a <_tx_mutex_put+0x3a> @ imm = #-0x2
700a2d0a: f64a 205c    	movw	r0, #0xaa5c
700a2d0e: f2c7 0008    	movt	r0, #0x7008
700a2d12: 6800         	ldr	r0, [r0]
700a2d14: b930         	cbnz	r0, 0x700a2d24 <_tx_mutex_put+0x54> @ imm = #0xc
700a2d16: e7ff         	b	0x700a2d18 <_tx_mutex_put+0x48> @ imm = #-0x2
700a2d18: 9810         	ldr	r0, [sp, #0x40]
700a2d1a: f7ff ec76    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x714
700a2d1e: 201e         	movs	r0, #0x1e
700a2d20: 900c         	str	r0, [sp, #0x30]
700a2d22: e7ff         	b	0x700a2d24 <_tx_mutex_put+0x54> @ imm = #-0x2
700a2d24: e7ff         	b	0x700a2d26 <_tx_mutex_put+0x56> @ imm = #-0x2
700a2d26: 980c         	ldr	r0, [sp, #0x30]
700a2d28: 2820         	cmp	r0, #0x20
700a2d2a: f040 8165    	bne.w	0x700a2ff8 <_tx_mutex_put+0x328> @ imm = #0x2ca
700a2d2e: e7ff         	b	0x700a2d30 <_tx_mutex_put+0x60> @ imm = #-0x2
700a2d30: 9911         	ldr	r1, [sp, #0x44]
700a2d32: 6888         	ldr	r0, [r1, #0x8]
700a2d34: 3801         	subs	r0, #0x1
700a2d36: 6088         	str	r0, [r1, #0x8]
700a2d38: 9811         	ldr	r0, [sp, #0x44]
700a2d3a: 6880         	ldr	r0, [r0, #0x8]
700a2d3c: b130         	cbz	r0, 0x700a2d4c <_tx_mutex_put+0x7c> @ imm = #0xc
700a2d3e: e7ff         	b	0x700a2d40 <_tx_mutex_put+0x70> @ imm = #-0x2
700a2d40: 9810         	ldr	r0, [sp, #0x40]
700a2d42: f7ff ec62    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x73c
700a2d46: 2000         	movs	r0, #0x0
700a2d48: 900c         	str	r0, [sp, #0x30]
700a2d4a: e154         	b	0x700a2ff6 <_tx_mutex_put+0x326> @ imm = #0x2a8
700a2d4c: 980f         	ldr	r0, [sp, #0x3c]
700a2d4e: b930         	cbnz	r0, 0x700a2d5e <_tx_mutex_put+0x8e> @ imm = #0xc
700a2d50: e7ff         	b	0x700a2d52 <_tx_mutex_put+0x82> @ imm = #-0x2
700a2d52: 9810         	ldr	r0, [sp, #0x40]
700a2d54: f7ff ec58    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x750
700a2d58: 2000         	movs	r0, #0x0
700a2d5a: 900c         	str	r0, [sp, #0x30]
700a2d5c: e14a         	b	0x700a2ff4 <_tx_mutex_put+0x324> @ imm = #0x294
700a2d5e: 990f         	ldr	r1, [sp, #0x3c]
700a2d60: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a2d64: 3801         	subs	r0, #0x1
700a2d66: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a2d6a: 980f         	ldr	r0, [sp, #0x3c]
700a2d6c: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a2d70: b928         	cbnz	r0, 0x700a2d7e <_tx_mutex_put+0xae> @ imm = #0xa
700a2d72: e7ff         	b	0x700a2d74 <_tx_mutex_put+0xa4> @ imm = #-0x2
700a2d74: 990f         	ldr	r1, [sp, #0x3c]
700a2d76: 2000         	movs	r0, #0x0
700a2d78: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a2d7c: e018         	b	0x700a2db0 <_tx_mutex_put+0xe0> @ imm = #0x30
700a2d7e: 9811         	ldr	r0, [sp, #0x44]
700a2d80: 6ac0         	ldr	r0, [r0, #0x2c]
700a2d82: 900b         	str	r0, [sp, #0x2c]
700a2d84: 9811         	ldr	r0, [sp, #0x44]
700a2d86: 6b00         	ldr	r0, [r0, #0x30]
700a2d88: 900a         	str	r0, [sp, #0x28]
700a2d8a: 980a         	ldr	r0, [sp, #0x28]
700a2d8c: 990b         	ldr	r1, [sp, #0x2c]
700a2d8e: 6308         	str	r0, [r1, #0x30]
700a2d90: 980b         	ldr	r0, [sp, #0x2c]
700a2d92: 990a         	ldr	r1, [sp, #0x28]
700a2d94: 62c8         	str	r0, [r1, #0x2c]
700a2d96: 980f         	ldr	r0, [sp, #0x3c]
700a2d98: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a2d9c: 9911         	ldr	r1, [sp, #0x44]
700a2d9e: 4288         	cmp	r0, r1
700a2da0: d105         	bne	0x700a2dae <_tx_mutex_put+0xde> @ imm = #0xa
700a2da2: e7ff         	b	0x700a2da4 <_tx_mutex_put+0xd4> @ imm = #-0x2
700a2da4: 980b         	ldr	r0, [sp, #0x2c]
700a2da6: 990f         	ldr	r1, [sp, #0x3c]
700a2da8: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a2dac: e7ff         	b	0x700a2dae <_tx_mutex_put+0xde> @ imm = #-0x2
700a2dae: e7ff         	b	0x700a2db0 <_tx_mutex_put+0xe0> @ imm = #-0x2
700a2db0: 9811         	ldr	r0, [sp, #0x44]
700a2db2: 6980         	ldr	r0, [r0, #0x18]
700a2db4: b978         	cbnz	r0, 0x700a2dd6 <_tx_mutex_put+0x106> @ imm = #0x1e
700a2db6: e7ff         	b	0x700a2db8 <_tx_mutex_put+0xe8> @ imm = #-0x2
700a2db8: 9811         	ldr	r0, [sp, #0x44]
700a2dba: 6900         	ldr	r0, [r0, #0x10]
700a2dbc: b950         	cbnz	r0, 0x700a2dd4 <_tx_mutex_put+0x104> @ imm = #0x14
700a2dbe: e7ff         	b	0x700a2dc0 <_tx_mutex_put+0xf0> @ imm = #-0x2
700a2dc0: 9911         	ldr	r1, [sp, #0x44]
700a2dc2: 2000         	movs	r0, #0x0
700a2dc4: 9002         	str	r0, [sp, #0x8]
700a2dc6: 60c8         	str	r0, [r1, #0xc]
700a2dc8: 9810         	ldr	r0, [sp, #0x40]
700a2dca: f7ff ec1e    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x7c4
700a2dce: 9802         	ldr	r0, [sp, #0x8]
700a2dd0: 900c         	str	r0, [sp, #0x30]
700a2dd2: e7ff         	b	0x700a2dd4 <_tx_mutex_put+0x104> @ imm = #-0x2
700a2dd4: e7ff         	b	0x700a2dd6 <_tx_mutex_put+0x106> @ imm = #-0x2
700a2dd6: 980c         	ldr	r0, [sp, #0x30]
700a2dd8: 2820         	cmp	r0, #0x20
700a2dda: f040 810a    	bne.w	0x700a2ff2 <_tx_mutex_put+0x322> @ imm = #0x214
700a2dde: e7ff         	b	0x700a2de0 <_tx_mutex_put+0x110> @ imm = #-0x2
700a2de0: 2000         	movs	r0, #0x0
700a2de2: 900e         	str	r0, [sp, #0x38]
700a2de4: 980f         	ldr	r0, [sp, #0x3c]
700a2de6: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700a2dea: 900d         	str	r0, [sp, #0x34]
700a2dec: 9811         	ldr	r0, [sp, #0x44]
700a2dee: 6900         	ldr	r0, [r0, #0x10]
700a2df0: 2801         	cmp	r0, #0x1
700a2df2: d135         	bne	0x700a2e60 <_tx_mutex_put+0x190> @ imm = #0x6a
700a2df4: e7ff         	b	0x700a2df6 <_tx_mutex_put+0x126> @ imm = #-0x2
700a2df6: 2020         	movs	r0, #0x20
700a2df8: 9003         	str	r0, [sp, #0xc]
700a2dfa: 980f         	ldr	r0, [sp, #0x3c]
700a2dfc: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a2e00: 900b         	str	r0, [sp, #0x2c]
700a2e02: e7ff         	b	0x700a2e04 <_tx_mutex_put+0x134> @ imm = #-0x2
700a2e04: 980b         	ldr	r0, [sp, #0x2c]
700a2e06: b1f0         	cbz	r0, 0x700a2e46 <_tx_mutex_put+0x176> @ imm = #0x3c
700a2e08: e7ff         	b	0x700a2e0a <_tx_mutex_put+0x13a> @ imm = #-0x2
700a2e0a: 980b         	ldr	r0, [sp, #0x2c]
700a2e0c: 6900         	ldr	r0, [r0, #0x10]
700a2e0e: 2801         	cmp	r0, #0x1
700a2e10: d10b         	bne	0x700a2e2a <_tx_mutex_put+0x15a> @ imm = #0x16
700a2e12: e7ff         	b	0x700a2e14 <_tx_mutex_put+0x144> @ imm = #-0x2
700a2e14: 980b         	ldr	r0, [sp, #0x2c]
700a2e16: 6a80         	ldr	r0, [r0, #0x28]
700a2e18: 9903         	ldr	r1, [sp, #0xc]
700a2e1a: 4288         	cmp	r0, r1
700a2e1c: d204         	bhs	0x700a2e28 <_tx_mutex_put+0x158> @ imm = #0x8
700a2e1e: e7ff         	b	0x700a2e20 <_tx_mutex_put+0x150> @ imm = #-0x2
700a2e20: 980b         	ldr	r0, [sp, #0x2c]
700a2e22: 6a80         	ldr	r0, [r0, #0x28]
700a2e24: 9003         	str	r0, [sp, #0xc]
700a2e26: e7ff         	b	0x700a2e28 <_tx_mutex_put+0x158> @ imm = #-0x2
700a2e28: e7ff         	b	0x700a2e2a <_tx_mutex_put+0x15a> @ imm = #-0x2
700a2e2a: 980b         	ldr	r0, [sp, #0x2c]
700a2e2c: 6ac0         	ldr	r0, [r0, #0x2c]
700a2e2e: 900b         	str	r0, [sp, #0x2c]
700a2e30: 980b         	ldr	r0, [sp, #0x2c]
700a2e32: 990f         	ldr	r1, [sp, #0x3c]
700a2e34: f8d1 10a8    	ldr.w	r1, [r1, #0xa8]
700a2e38: 4288         	cmp	r0, r1
700a2e3a: d103         	bne	0x700a2e44 <_tx_mutex_put+0x174> @ imm = #0x6
700a2e3c: e7ff         	b	0x700a2e3e <_tx_mutex_put+0x16e> @ imm = #-0x2
700a2e3e: 2000         	movs	r0, #0x0
700a2e40: 900b         	str	r0, [sp, #0x2c]
700a2e42: e7ff         	b	0x700a2e44 <_tx_mutex_put+0x174> @ imm = #-0x2
700a2e44: e7de         	b	0x700a2e04 <_tx_mutex_put+0x134> @ imm = #-0x44
700a2e46: 9803         	ldr	r0, [sp, #0xc]
700a2e48: 990f         	ldr	r1, [sp, #0x3c]
700a2e4a: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a2e4e: 9803         	ldr	r0, [sp, #0xc]
700a2e50: 990d         	ldr	r1, [sp, #0x34]
700a2e52: 4288         	cmp	r0, r1
700a2e54: d203         	bhs	0x700a2e5e <_tx_mutex_put+0x18e> @ imm = #0x6
700a2e56: e7ff         	b	0x700a2e58 <_tx_mutex_put+0x188> @ imm = #-0x2
700a2e58: 9803         	ldr	r0, [sp, #0xc]
700a2e5a: 900d         	str	r0, [sp, #0x34]
700a2e5c: e7ff         	b	0x700a2e5e <_tx_mutex_put+0x18e> @ imm = #-0x2
700a2e5e: e7ff         	b	0x700a2e60 <_tx_mutex_put+0x190> @ imm = #-0x2
700a2e60: 9811         	ldr	r0, [sp, #0x44]
700a2e62: 69c0         	ldr	r0, [r0, #0x1c]
700a2e64: 2802         	cmp	r0, #0x2
700a2e66: d30a         	blo	0x700a2e7e <_tx_mutex_put+0x1ae> @ imm = #0x14
700a2e68: e7ff         	b	0x700a2e6a <_tx_mutex_put+0x19a> @ imm = #-0x2
700a2e6a: 9811         	ldr	r0, [sp, #0x44]
700a2e6c: 6900         	ldr	r0, [r0, #0x10]
700a2e6e: 2801         	cmp	r0, #0x1
700a2e70: d104         	bne	0x700a2e7c <_tx_mutex_put+0x1ac> @ imm = #0x8
700a2e72: e7ff         	b	0x700a2e74 <_tx_mutex_put+0x1a4> @ imm = #-0x2
700a2e74: 9811         	ldr	r0, [sp, #0x44]
700a2e76: f005 fde3    	bl	0x700a8a40 <_tx_mutex_prioritize> @ imm = #0x5bc6
700a2e7a: e7ff         	b	0x700a2e7c <_tx_mutex_put+0x1ac> @ imm = #-0x2
700a2e7c: e7ff         	b	0x700a2e7e <_tx_mutex_put+0x1ae> @ imm = #-0x2
700a2e7e: 9811         	ldr	r0, [sp, #0x44]
700a2e80: 6980         	ldr	r0, [r0, #0x18]
700a2e82: b9e0         	cbnz	r0, 0x700a2ebe <_tx_mutex_put+0x1ee> @ imm = #0x38
700a2e84: e7ff         	b	0x700a2e86 <_tx_mutex_put+0x1b6> @ imm = #-0x2
700a2e86: 9911         	ldr	r1, [sp, #0x44]
700a2e88: 2020         	movs	r0, #0x20
700a2e8a: 6288         	str	r0, [r1, #0x28]
700a2e8c: 9811         	ldr	r0, [sp, #0x44]
700a2e8e: 68c0         	ldr	r0, [r0, #0xc]
700a2e90: 6b00         	ldr	r0, [r0, #0x30]
700a2e92: 990d         	ldr	r1, [sp, #0x34]
700a2e94: 4288         	cmp	r0, r1
700a2e96: d006         	beq	0x700a2ea6 <_tx_mutex_put+0x1d6> @ imm = #0xc
700a2e98: e7ff         	b	0x700a2e9a <_tx_mutex_put+0x1ca> @ imm = #-0x2
700a2e9a: 9811         	ldr	r0, [sp, #0x44]
700a2e9c: 68c0         	ldr	r0, [r0, #0xc]
700a2e9e: 990d         	ldr	r1, [sp, #0x34]
700a2ea0: f006 f88e    	bl	0x700a8fc0 <_tx_mutex_priority_change> @ imm = #0x611c
700a2ea4: e7ff         	b	0x700a2ea6 <_tx_mutex_put+0x1d6> @ imm = #-0x2
700a2ea6: 9911         	ldr	r1, [sp, #0x44]
700a2ea8: 2000         	movs	r0, #0x0
700a2eaa: 9001         	str	r0, [sp, #0x4]
700a2eac: 60c8         	str	r0, [r1, #0xc]
700a2eae: 9810         	ldr	r0, [sp, #0x40]
700a2eb0: f7ff ebaa    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x8ac
700a2eb4: f010 fa24    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0x10448
700a2eb8: 9801         	ldr	r0, [sp, #0x4]
700a2eba: 900c         	str	r0, [sp, #0x30]
700a2ebc: e098         	b	0x700a2ff0 <_tx_mutex_put+0x320> @ imm = #0x130
700a2ebe: 9811         	ldr	r0, [sp, #0x44]
700a2ec0: 6980         	ldr	r0, [r0, #0x18]
700a2ec2: 900f         	str	r0, [sp, #0x3c]
700a2ec4: 9811         	ldr	r0, [sp, #0x44]
700a2ec6: 6900         	ldr	r0, [r0, #0x10]
700a2ec8: 2801         	cmp	r0, #0x1
700a2eca: d10b         	bne	0x700a2ee4 <_tx_mutex_put+0x214> @ imm = #0x16
700a2ecc: e7ff         	b	0x700a2ece <_tx_mutex_put+0x1fe> @ imm = #-0x2
700a2ece: 9811         	ldr	r0, [sp, #0x44]
700a2ed0: 68c0         	ldr	r0, [r0, #0xc]
700a2ed2: 900e         	str	r0, [sp, #0x38]
700a2ed4: 980f         	ldr	r0, [sp, #0x3c]
700a2ed6: 6b00         	ldr	r0, [r0, #0x30]
700a2ed8: 9911         	ldr	r1, [sp, #0x44]
700a2eda: 6148         	str	r0, [r1, #0x14]
700a2edc: 9911         	ldr	r1, [sp, #0x44]
700a2ede: 2020         	movs	r0, #0x20
700a2ee0: 6288         	str	r0, [r1, #0x28]
700a2ee2: e7ff         	b	0x700a2ee4 <_tx_mutex_put+0x214> @ imm = #-0x2
700a2ee4: 980f         	ldr	r0, [sp, #0x3c]
700a2ee6: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a2eea: 9009         	str	r0, [sp, #0x24]
700a2eec: 9809         	ldr	r0, [sp, #0x24]
700a2eee: b948         	cbnz	r0, 0x700a2f04 <_tx_mutex_put+0x234> @ imm = #0x12
700a2ef0: e7ff         	b	0x700a2ef2 <_tx_mutex_put+0x222> @ imm = #-0x2
700a2ef2: 9811         	ldr	r0, [sp, #0x44]
700a2ef4: 990f         	ldr	r1, [sp, #0x3c]
700a2ef6: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a2efa: 9811         	ldr	r0, [sp, #0x44]
700a2efc: 62c0         	str	r0, [r0, #0x2c]
700a2efe: 9811         	ldr	r0, [sp, #0x44]
700a2f00: 6300         	str	r0, [r0, #0x30]
700a2f02: e013         	b	0x700a2f2c <_tx_mutex_put+0x25c> @ imm = #0x26
700a2f04: 980f         	ldr	r0, [sp, #0x3c]
700a2f06: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a2f0a: 900b         	str	r0, [sp, #0x2c]
700a2f0c: 980b         	ldr	r0, [sp, #0x2c]
700a2f0e: 6b00         	ldr	r0, [r0, #0x30]
700a2f10: 900a         	str	r0, [sp, #0x28]
700a2f12: 9811         	ldr	r0, [sp, #0x44]
700a2f14: 990b         	ldr	r1, [sp, #0x2c]
700a2f16: 6308         	str	r0, [r1, #0x30]
700a2f18: 9811         	ldr	r0, [sp, #0x44]
700a2f1a: 990a         	ldr	r1, [sp, #0x28]
700a2f1c: 62c8         	str	r0, [r1, #0x2c]
700a2f1e: 980a         	ldr	r0, [sp, #0x28]
700a2f20: 9911         	ldr	r1, [sp, #0x44]
700a2f22: 6308         	str	r0, [r1, #0x30]
700a2f24: 980b         	ldr	r0, [sp, #0x2c]
700a2f26: 9911         	ldr	r1, [sp, #0x44]
700a2f28: 62c8         	str	r0, [r1, #0x2c]
700a2f2a: e7ff         	b	0x700a2f2c <_tx_mutex_put+0x25c> @ imm = #-0x2
700a2f2c: 9809         	ldr	r0, [sp, #0x24]
700a2f2e: 3001         	adds	r0, #0x1
700a2f30: 990f         	ldr	r1, [sp, #0x3c]
700a2f32: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a2f36: 9911         	ldr	r1, [sp, #0x44]
700a2f38: 2001         	movs	r0, #0x1
700a2f3a: 6088         	str	r0, [r1, #0x8]
700a2f3c: 980f         	ldr	r0, [sp, #0x3c]
700a2f3e: 9911         	ldr	r1, [sp, #0x44]
700a2f40: 60c8         	str	r0, [r1, #0xc]
700a2f42: 9911         	ldr	r1, [sp, #0x44]
700a2f44: 69c8         	ldr	r0, [r1, #0x1c]
700a2f46: 3801         	subs	r0, #0x1
700a2f48: 61c8         	str	r0, [r1, #0x1c]
700a2f4a: 9811         	ldr	r0, [sp, #0x44]
700a2f4c: 69c0         	ldr	r0, [r0, #0x1c]
700a2f4e: 9008         	str	r0, [sp, #0x20]
700a2f50: 9808         	ldr	r0, [sp, #0x20]
700a2f52: b920         	cbnz	r0, 0x700a2f5e <_tx_mutex_put+0x28e> @ imm = #0x8
700a2f54: e7ff         	b	0x700a2f56 <_tx_mutex_put+0x286> @ imm = #-0x2
700a2f56: 9911         	ldr	r1, [sp, #0x44]
700a2f58: 2000         	movs	r0, #0x0
700a2f5a: 6188         	str	r0, [r1, #0x18]
700a2f5c: e00f         	b	0x700a2f7e <_tx_mutex_put+0x2ae> @ imm = #0x1e
700a2f5e: 980f         	ldr	r0, [sp, #0x3c]
700a2f60: 6f40         	ldr	r0, [r0, #0x74]
700a2f62: 9006         	str	r0, [sp, #0x18]
700a2f64: 9806         	ldr	r0, [sp, #0x18]
700a2f66: 9911         	ldr	r1, [sp, #0x44]
700a2f68: 6188         	str	r0, [r1, #0x18]
700a2f6a: 980f         	ldr	r0, [sp, #0x3c]
700a2f6c: 6f80         	ldr	r0, [r0, #0x78]
700a2f6e: 9005         	str	r0, [sp, #0x14]
700a2f70: 9805         	ldr	r0, [sp, #0x14]
700a2f72: 9906         	ldr	r1, [sp, #0x18]
700a2f74: 6788         	str	r0, [r1, #0x78]
700a2f76: 9806         	ldr	r0, [sp, #0x18]
700a2f78: 9905         	ldr	r1, [sp, #0x14]
700a2f7a: 6748         	str	r0, [r1, #0x74]
700a2f7c: e7ff         	b	0x700a2f7e <_tx_mutex_put+0x2ae> @ imm = #-0x2
700a2f7e: 990f         	ldr	r1, [sp, #0x3c]
700a2f80: 2000         	movs	r0, #0x0
700a2f82: 66c8         	str	r0, [r1, #0x6c]
700a2f84: 990f         	ldr	r1, [sp, #0x3c]
700a2f86: f8c1 0088    	str.w	r0, [r1, #0x88]
700a2f8a: 9811         	ldr	r0, [sp, #0x44]
700a2f8c: 6900         	ldr	r0, [r0, #0x10]
700a2f8e: 2801         	cmp	r0, #0x1
700a2f90: d125         	bne	0x700a2fde <_tx_mutex_put+0x30e> @ imm = #0x4a
700a2f92: e7ff         	b	0x700a2f94 <_tx_mutex_put+0x2c4> @ imm = #-0x2
700a2f94: 9811         	ldr	r0, [sp, #0x44]
700a2f96: 69c0         	ldr	r0, [r0, #0x1c]
700a2f98: b1a8         	cbz	r0, 0x700a2fc6 <_tx_mutex_put+0x2f6> @ imm = #0x2a
700a2f9a: e7ff         	b	0x700a2f9c <_tx_mutex_put+0x2cc> @ imm = #-0x2
700a2f9c: 9811         	ldr	r0, [sp, #0x44]
700a2f9e: 69c0         	ldr	r0, [r0, #0x1c]
700a2fa0: 2802         	cmp	r0, #0x2
700a2fa2: d304         	blo	0x700a2fae <_tx_mutex_put+0x2de> @ imm = #0x8
700a2fa4: e7ff         	b	0x700a2fa6 <_tx_mutex_put+0x2d6> @ imm = #-0x2
700a2fa6: 9811         	ldr	r0, [sp, #0x44]
700a2fa8: f005 fd4a    	bl	0x700a8a40 <_tx_mutex_prioritize> @ imm = #0x5a94
700a2fac: e7ff         	b	0x700a2fae <_tx_mutex_put+0x2de> @ imm = #-0x2
700a2fae: 9811         	ldr	r0, [sp, #0x44]
700a2fb0: 6980         	ldr	r0, [r0, #0x18]
700a2fb2: 9004         	str	r0, [sp, #0x10]
700a2fb4: 9804         	ldr	r0, [sp, #0x10]
700a2fb6: b128         	cbz	r0, 0x700a2fc4 <_tx_mutex_put+0x2f4> @ imm = #0xa
700a2fb8: e7ff         	b	0x700a2fba <_tx_mutex_put+0x2ea> @ imm = #-0x2
700a2fba: 9804         	ldr	r0, [sp, #0x10]
700a2fbc: 6b00         	ldr	r0, [r0, #0x30]
700a2fbe: 9911         	ldr	r1, [sp, #0x44]
700a2fc0: 6288         	str	r0, [r1, #0x28]
700a2fc2: e7ff         	b	0x700a2fc4 <_tx_mutex_put+0x2f4> @ imm = #-0x2
700a2fc4: e7ff         	b	0x700a2fc6 <_tx_mutex_put+0x2f6> @ imm = #-0x2
700a2fc6: 980e         	ldr	r0, [sp, #0x38]
700a2fc8: 6b00         	ldr	r0, [r0, #0x30]
700a2fca: 990d         	ldr	r1, [sp, #0x34]
700a2fcc: 4288         	cmp	r0, r1
700a2fce: d005         	beq	0x700a2fdc <_tx_mutex_put+0x30c> @ imm = #0xa
700a2fd0: e7ff         	b	0x700a2fd2 <_tx_mutex_put+0x302> @ imm = #-0x2
700a2fd2: 980e         	ldr	r0, [sp, #0x38]
700a2fd4: 990d         	ldr	r1, [sp, #0x34]
700a2fd6: f005 fff3    	bl	0x700a8fc0 <_tx_mutex_priority_change> @ imm = #0x5fe6
700a2fda: e7ff         	b	0x700a2fdc <_tx_mutex_put+0x30c> @ imm = #-0x2
700a2fdc: e7ff         	b	0x700a2fde <_tx_mutex_put+0x30e> @ imm = #-0x2
700a2fde: 980f         	ldr	r0, [sp, #0x3c]
700a2fe0: f004 fffe    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #0x4ffc
700a2fe4: 9810         	ldr	r0, [sp, #0x40]
700a2fe6: f7ff eb10    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9e0
700a2fea: 2000         	movs	r0, #0x0
700a2fec: 900c         	str	r0, [sp, #0x30]
700a2fee: e7ff         	b	0x700a2ff0 <_tx_mutex_put+0x320> @ imm = #-0x2
700a2ff0: e7ff         	b	0x700a2ff2 <_tx_mutex_put+0x322> @ imm = #-0x2
700a2ff2: e7ff         	b	0x700a2ff4 <_tx_mutex_put+0x324> @ imm = #-0x2
700a2ff4: e7ff         	b	0x700a2ff6 <_tx_mutex_put+0x326> @ imm = #-0x2
700a2ff6: e7ff         	b	0x700a2ff8 <_tx_mutex_put+0x328> @ imm = #-0x2
700a2ff8: e005         	b	0x700a3006 <_tx_mutex_put+0x336> @ imm = #0xa
700a2ffa: 9810         	ldr	r0, [sp, #0x40]
700a2ffc: f7ff eb04    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9f8
700a3000: 201e         	movs	r0, #0x1e
700a3002: 900c         	str	r0, [sp, #0x30]
700a3004: e7ff         	b	0x700a3006 <_tx_mutex_put+0x336> @ imm = #-0x2
700a3006: 980c         	ldr	r0, [sp, #0x30]
700a3008: b012         	add	sp, #0x48
700a300a: bd80         	pop	{r7, pc}
700a300c: 0000         	movs	r0, r0
700a300e: 0000         	movs	r0, r0

700a3010 <tm_receiver_thread_entry>:
; {
700a3010: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
700a3014: b081         	sub	sp, #0x4
700a3016: f24a 3888    	movw	r8, #0xa388
700a301a: f247 16f0    	movw	r6, #0x71f0
700a301e: f2c7 0808    	movt	r8, #0x7008
700a3022: f248 77a0    	movw	r7, #0x87a0
700a3026: f647 093e    	movw	r9, #0x783e
700a302a: f2c7 0608    	movt	r6, #0x7008
700a302e: f2c7 070b    	movt	r7, #0x700b
700a3032: f2c7 090b    	movt	r9, #0x700b
700a3036: f108 0470    	add.w	r4, r8, #0x70
700a303a: 2507         	movs	r5, #0x7
700a303c: e005         	b	0x700a304a <tm_receiver_thread_entry+0x3a> @ imm = #0xa
700a303e: bf00         	nop
;    for (i = 0; i < ITERATION_COUNT; i++)
700a3040: 3508         	adds	r5, #0x8
700a3042: 3480         	adds	r4, #0x80
700a3044: 2d27         	cmp	r5, #0x27
700a3046: f000 80c9    	beq.w	0x700a31dc <tm_receiver_thread_entry+0x1cc> @ imm = #0x192
;       tm_interrupt_raise();
700a304a: f012 fc81    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x12902
;       tm_queue_receive(0, message_received_arr);
700a304e: 4631         	mov	r1, r6
700a3050: 2000         	movs	r0, #0x0
700a3052: f011 ffed    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11fda
;       tm_pmu_profile_end(pmu_send_names[i]);
700a3056: f1a4 0070    	sub.w	r0, r4, #0x70
700a305a: f012 fca1    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x12942
;       tm_isr_to_task_counter++;
700a305e: 6838         	ldr	r0, [r7]
700a3060: 3001         	adds	r0, #0x1
700a3062: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a3064: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a3068: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a306a: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a306c: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a306e: 4288         	cmp	r0, r1
700a3070: d004         	beq	0x700a307c <tm_receiver_thread_entry+0x6c> @ imm = #0x8
700a3072: 1fea         	subs	r2, r5, #0x7
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a3074: 4649         	mov	r1, r9
700a3076: 2001         	movs	r0, #0x1
700a3078: f00d f822    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xd044
;       tm_interrupt_raise();
700a307c: f012 fc68    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x128d0
;       tm_queue_receive(0, message_received_arr);
700a3080: 4631         	mov	r1, r6
700a3082: 2000         	movs	r0, #0x0
700a3084: f011 ffd4    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11fa8
;       tm_pmu_profile_end(pmu_send_names[i]);
700a3088: f1a4 0060    	sub.w	r0, r4, #0x60
700a308c: f012 fc88    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x12910
;       tm_isr_to_task_counter++;
700a3090: 6838         	ldr	r0, [r7]
700a3092: 3001         	adds	r0, #0x1
700a3094: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a3096: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a309a: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a309c: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a309e: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a30a0: 4288         	cmp	r0, r1
700a30a2: d004         	beq	0x700a30ae <tm_receiver_thread_entry+0x9e> @ imm = #0x8
700a30a4: 1faa         	subs	r2, r5, #0x6
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a30a6: 4649         	mov	r1, r9
700a30a8: 2001         	movs	r0, #0x1
700a30aa: f00d f809    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xd012
;       tm_interrupt_raise();
700a30ae: f012 fc4f    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x1289e
;       tm_queue_receive(0, message_received_arr);
700a30b2: 4631         	mov	r1, r6
700a30b4: 2000         	movs	r0, #0x0
700a30b6: f011 ffbb    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11f76
;       tm_pmu_profile_end(pmu_send_names[i]);
700a30ba: f1a4 0050    	sub.w	r0, r4, #0x50
700a30be: f012 fc6f    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x128de
;       tm_isr_to_task_counter++;
700a30c2: 6838         	ldr	r0, [r7]
700a30c4: 3001         	adds	r0, #0x1
700a30c6: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a30c8: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a30cc: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a30ce: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a30d0: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a30d2: 4288         	cmp	r0, r1
700a30d4: d004         	beq	0x700a30e0 <tm_receiver_thread_entry+0xd0> @ imm = #0x8
700a30d6: 1f6a         	subs	r2, r5, #0x5
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a30d8: 4649         	mov	r1, r9
700a30da: 2001         	movs	r0, #0x1
700a30dc: f00c fff0    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcfe0
;       tm_interrupt_raise();
700a30e0: f012 fc36    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x1286c
;       tm_queue_receive(0, message_received_arr);
700a30e4: 4631         	mov	r1, r6
700a30e6: 2000         	movs	r0, #0x0
700a30e8: f011 ffa2    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11f44
;       tm_pmu_profile_end(pmu_send_names[i]);
700a30ec: f1a4 0040    	sub.w	r0, r4, #0x40
700a30f0: f012 fc56    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x128ac
;       tm_isr_to_task_counter++;
700a30f4: 6838         	ldr	r0, [r7]
700a30f6: 3001         	adds	r0, #0x1
700a30f8: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a30fa: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a30fe: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3100: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a3102: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3104: 4288         	cmp	r0, r1
700a3106: d004         	beq	0x700a3112 <tm_receiver_thread_entry+0x102> @ imm = #0x8
700a3108: 1f2a         	subs	r2, r5, #0x4
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a310a: 4649         	mov	r1, r9
700a310c: 2001         	movs	r0, #0x1
700a310e: f00c ffd7    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcfae
;       tm_interrupt_raise();
700a3112: f012 fc1d    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x1283a
;       tm_queue_receive(0, message_received_arr);
700a3116: 4631         	mov	r1, r6
700a3118: 2000         	movs	r0, #0x0
700a311a: f011 ff89    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11f12
;       tm_pmu_profile_end(pmu_send_names[i]);
700a311e: f1a4 0030    	sub.w	r0, r4, #0x30
700a3122: f012 fc3d    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x1287a
;       tm_isr_to_task_counter++;
700a3126: 6838         	ldr	r0, [r7]
700a3128: 3001         	adds	r0, #0x1
700a312a: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a312c: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a3130: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3132: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a3134: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3136: 4288         	cmp	r0, r1
700a3138: d004         	beq	0x700a3144 <tm_receiver_thread_entry+0x134> @ imm = #0x8
700a313a: 1eea         	subs	r2, r5, #0x3
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a313c: 4649         	mov	r1, r9
700a313e: 2001         	movs	r0, #0x1
700a3140: f00c ffbe    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcf7c
;       tm_interrupt_raise();
700a3144: f012 fc04    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x12808
;       tm_queue_receive(0, message_received_arr);
700a3148: 4631         	mov	r1, r6
700a314a: 2000         	movs	r0, #0x0
700a314c: f011 ff70    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11ee0
;       tm_pmu_profile_end(pmu_send_names[i]);
700a3150: f1a4 0020    	sub.w	r0, r4, #0x20
700a3154: f012 fc24    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x12848
;       tm_isr_to_task_counter++;
700a3158: 6838         	ldr	r0, [r7]
700a315a: 3001         	adds	r0, #0x1
700a315c: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a315e: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a3162: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3164: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a3166: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3168: 4288         	cmp	r0, r1
700a316a: d004         	beq	0x700a3176 <tm_receiver_thread_entry+0x166> @ imm = #0x8
700a316c: 1eaa         	subs	r2, r5, #0x2
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a316e: 4649         	mov	r1, r9
700a3170: 2001         	movs	r0, #0x1
700a3172: f00c ffa5    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcf4a
;       tm_interrupt_raise();
700a3176: f012 fbeb    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x127d6
;       tm_queue_receive(0, message_received_arr);
700a317a: 4631         	mov	r1, r6
700a317c: 2000         	movs	r0, #0x0
700a317e: f011 ff57    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11eae
;       tm_pmu_profile_end(pmu_send_names[i]);
700a3182: f1a4 0010    	sub.w	r0, r4, #0x10
700a3186: f012 fc0b    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x12816
;       tm_isr_to_task_counter++;
700a318a: 6838         	ldr	r0, [r7]
700a318c: 3001         	adds	r0, #0x1
700a318e: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a3190: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a3194: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a3196: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a3198: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a319a: 4288         	cmp	r0, r1
700a319c: d004         	beq	0x700a31a8 <tm_receiver_thread_entry+0x198> @ imm = #0x8
700a319e: 1e6a         	subs	r2, r5, #0x1
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a31a0: 4649         	mov	r1, r9
700a31a2: 2001         	movs	r0, #0x1
700a31a4: f00c ff8c    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcf18
;       tm_interrupt_raise();
700a31a8: f012 fbd2    	bl	0x700b5950 <tm_interrupt_raise> @ imm = #0x127a4
;       tm_queue_receive(0, message_received_arr);
700a31ac: 4631         	mov	r1, r6
700a31ae: 2000         	movs	r0, #0x0
700a31b0: f011 ff3e    	bl	0x700b5030 <tm_queue_receive> @ imm = #0x11e7c
;       tm_pmu_profile_end(pmu_send_names[i]);
700a31b4: 4620         	mov	r0, r4
700a31b6: f012 fbf3    	bl	0x700b59a0 <tm_pmu_profile_end> @ imm = #0x127e6
;       tm_isr_to_task_counter++;
700a31ba: 6838         	ldr	r0, [r7]
700a31bc: 3001         	adds	r0, #0x1
700a31be: 6038         	str	r0, [r7]
;       checksum += msg[i];
700a31c0: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a31c4: 4408         	add	r0, r1
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a31c6: 68f1         	ldr	r1, [r6, #0xc]
;       checksum += msg[i];
700a31c8: 4410         	add	r0, r2
;       if (compute_checksum(message_received_arr, MESSAGE_SIZE - 1) != message_received_arr[MESSAGE_SIZE - 1])
700a31ca: 4288         	cmp	r0, r1
700a31cc: f43f af38    	beq.w	0x700a3040 <tm_receiver_thread_entry+0x30> @ imm = #-0x190
;          printf("Message integrity error in iteration %d: checksum mismatch\r\n", i);
700a31d0: 4649         	mov	r1, r9
700a31d2: 462a         	mov	r2, r5
700a31d4: 2001         	movs	r0, #0x1
700a31d6: f00c ff73    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcee6
700a31da: e731         	b	0x700a3040 <tm_receiver_thread_entry+0x30> @ imm = #-0x19e
;    printf("==== ISR-to-Task Benchmark Complete ====\r\n");
700a31dc: f647 1180    	movw	r1, #0x7980
700a31e0: 2001         	movs	r0, #0x1
700a31e2: f2c7 010b    	movt	r1, #0x700b
700a31e6: f00c ff6b    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xced6
;    printf("Total messages processed: %lu\r\n", tm_isr_to_task_counter);
700a31ea: f647 3111    	movw	r1, #0x7b11
700a31ee: 683a         	ldr	r2, [r7]
700a31f0: f2c7 010b    	movt	r1, #0x700b
700a31f4: 2001         	movs	r0, #0x1
700a31f6: f00c ff63    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcec6
;    printf("Total interrupts processed: %lu\r\n", tm_isr_counter);
700a31fa: f248 709c    	movw	r0, #0x879c
700a31fe: f647 218d    	movw	r1, #0x7a8d
700a3202: f2c7 000b    	movt	r0, #0x700b
700a3206: f2c7 010b    	movt	r1, #0x700b
700a320a: 6802         	ldr	r2, [r0]
700a320c: 2001         	movs	r0, #0x1
700a320e: f00c ff57    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xceae
700a3212: f647 6498    	movw	r4, #0x7e98
700a3216: 2600         	movs	r6, #0x0
700a3218: f2c7 040b    	movt	r4, #0x700b
700a321c: bf00         	nop
700a321e: bf00         	nop
;       printf("Send Latency: ");
700a3220: 4621         	mov	r1, r4
700a3222: f04f 0001    	mov.w	r0, #0x1
700a3226: f00c ff4b    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce96
;       tm_pmu_profile_print(pmu_send_names[i]);
700a322a: eb08 0506    	add.w	r5, r8, r6
700a322e: 4628         	mov	r0, r5
700a3230: f012 fbbe    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1277c
;       printf("Send Latency: ");
700a3234: 4621         	mov	r1, r4
700a3236: 2001         	movs	r0, #0x1
700a3238: f00c ff42    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce84
;       tm_pmu_profile_print(pmu_send_names[i]);
700a323c: f105 0010    	add.w	r0, r5, #0x10
700a3240: f012 fbb6    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1276c
;       printf("Send Latency: ");
700a3244: 4621         	mov	r1, r4
700a3246: 2001         	movs	r0, #0x1
700a3248: f00c ff3a    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce74
;       tm_pmu_profile_print(pmu_send_names[i]);
700a324c: f105 0020    	add.w	r0, r5, #0x20
700a3250: f012 fbae    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1275c
;       printf("Send Latency: ");
700a3254: 4621         	mov	r1, r4
700a3256: 2001         	movs	r0, #0x1
700a3258: f00c ff32    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce64
;       tm_pmu_profile_print(pmu_send_names[i]);
700a325c: f105 0030    	add.w	r0, r5, #0x30
700a3260: f012 fba6    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1274c
;       printf("Send Latency: ");
700a3264: 4621         	mov	r1, r4
700a3266: 2001         	movs	r0, #0x1
700a3268: f00c ff2a    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce54
;       tm_pmu_profile_print(pmu_send_names[i]);
700a326c: f105 0040    	add.w	r0, r5, #0x40
700a3270: f012 fb9e    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1273c
;       printf("Send Latency: ");
700a3274: 4621         	mov	r1, r4
700a3276: 2001         	movs	r0, #0x1
700a3278: f00c ff22    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce44
;       tm_pmu_profile_print(pmu_send_names[i]);
700a327c: f105 0050    	add.w	r0, r5, #0x50
700a3280: f012 fb96    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1272c
;       printf("Send Latency: ");
700a3284: 4621         	mov	r1, r4
700a3286: 2001         	movs	r0, #0x1
700a3288: f00c ff1a    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce34
;       tm_pmu_profile_print(pmu_send_names[i]);
700a328c: f105 0060    	add.w	r0, r5, #0x60
700a3290: f012 fb8e    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1271c
;       printf("Send Latency: ");
700a3294: 4621         	mov	r1, r4
700a3296: 2001         	movs	r0, #0x1
700a3298: f00c ff12    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce24
;       tm_pmu_profile_print(pmu_send_names[i]);
700a329c: f105 0070    	add.w	r0, r5, #0x70
700a32a0: f012 fb86    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1270c
;       printf("Send Latency: ");
700a32a4: 4621         	mov	r1, r4
700a32a6: 2001         	movs	r0, #0x1
700a32a8: f00c ff0a    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce14
;       tm_pmu_profile_print(pmu_send_names[i]);
700a32ac: f105 0080    	add.w	r0, r5, #0x80
700a32b0: f012 fb7e    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x126fc
;       printf("Send Latency: ");
700a32b4: 4621         	mov	r1, r4
700a32b6: 2001         	movs	r0, #0x1
700a32b8: f00c ff02    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xce04
;       tm_pmu_profile_print(pmu_send_names[i]);
700a32bc: f105 0090    	add.w	r0, r5, #0x90
700a32c0: f012 fb76    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x126ec
;       printf("Send Latency: ");
700a32c4: 4621         	mov	r1, r4
700a32c6: 2001         	movs	r0, #0x1
700a32c8: f00c fefa    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcdf4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a32cc: f105 00a0    	add.w	r0, r5, #0xa0
700a32d0: f012 fb6e    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x126dc
;       printf("Send Latency: ");
700a32d4: 4621         	mov	r1, r4
700a32d6: 2001         	movs	r0, #0x1
700a32d8: f00c fef2    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcde4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a32dc: f105 00b0    	add.w	r0, r5, #0xb0
700a32e0: f012 fb66    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x126cc
;       printf("Send Latency: ");
700a32e4: 4621         	mov	r1, r4
700a32e6: 2001         	movs	r0, #0x1
700a32e8: f00c feea    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcdd4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a32ec: f105 00c0    	add.w	r0, r5, #0xc0
700a32f0: f012 fb5e    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x126bc
;       printf("Send Latency: ");
700a32f4: 4621         	mov	r1, r4
700a32f6: 2001         	movs	r0, #0x1
700a32f8: f00c fee2    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcdc4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a32fc: f105 00d0    	add.w	r0, r5, #0xd0
700a3300: f012 fb56    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x126ac
;       printf("Send Latency: ");
700a3304: 4621         	mov	r1, r4
700a3306: 2001         	movs	r0, #0x1
700a3308: f00c feda    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcdb4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a330c: f105 00e0    	add.w	r0, r5, #0xe0
700a3310: f012 fb4e    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1269c
;       printf("Send Latency: ");
700a3314: 4621         	mov	r1, r4
700a3316: 2001         	movs	r0, #0x1
700a3318: f00c fed2    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0xcda4
;       tm_pmu_profile_print(pmu_send_names[i]);
700a331c: f105 00f0    	add.w	r0, r5, #0xf0
700a3320: f012 fb46    	bl	0x700b59b0 <tm_pmu_profile_print> @ imm = #0x1268c
;    for (i = 0; i < ITERATION_COUNT; i++)
700a3324: f506 7680    	add.w	r6, r6, #0x100
700a3328: f5b6 7f00    	cmp.w	r6, #0x200
700a332c: f47f af78    	bne.w	0x700a3220 <tm_receiver_thread_entry+0x210> @ imm = #-0x110
;    tm_thread_suspend(0);
700a3330: 2000         	movs	r0, #0x0
700a3332: b001         	add	sp, #0x4
700a3334: e8bd 43f0    	pop.w	{r4, r5, r6, r7, r8, r9, lr}
700a3338: f011 bfba    	b.w	0x700b52b0 <tm_thread_suspend> @ imm = #0x11f74
700a333c: 0000         	movs	r0, r0
700a333e: 0000         	movs	r0, r0

700a3340 <Sciclient_rmIrqGetRoute>:
700a3340: b580         	push	{r7, lr}
700a3342: b08e         	sub	sp, #0x38
700a3344: 900d         	str	r0, [sp, #0x34]
700a3346: 2000         	movs	r0, #0x0
700a3348: 900c         	str	r0, [sp, #0x30]
700a334a: 980d         	ldr	r0, [sp, #0x34]
700a334c: 88c0         	ldrh	r0, [r0, #0x6]
700a334e: f011 fa9f    	bl	0x700b4890 <Sciclient_rmIrIsIr> @ imm = #0x1153e
700a3352: b930         	cbnz	r0, 0x700a3362 <Sciclient_rmIrqGetRoute+0x22> @ imm = #0xc
700a3354: e7ff         	b	0x700a3356 <Sciclient_rmIrqGetRoute+0x16> @ imm = #-0x2
700a3356: 980d         	ldr	r0, [sp, #0x34]
700a3358: 8940         	ldrh	r0, [r0, #0xa]
700a335a: f011 fa99    	bl	0x700b4890 <Sciclient_rmIrIsIr> @ imm = #0x11532
700a335e: b120         	cbz	r0, 0x700a336a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #0x8
700a3360: e7ff         	b	0x700a3362 <Sciclient_rmIrqGetRoute+0x22> @ imm = #-0x2
700a3362: f06f 0001    	mvn	r0, #0x1
700a3366: 900c         	str	r0, [sp, #0x30]
700a3368: e7ff         	b	0x700a336a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #-0x2
700a336a: 980c         	ldr	r0, [sp, #0x30]
700a336c: 2800         	cmp	r0, #0x0
700a336e: d156         	bne	0x700a341e <Sciclient_rmIrqGetRoute+0xde> @ imm = #0xac
700a3370: e7ff         	b	0x700a3372 <Sciclient_rmIrqGetRoute+0x32> @ imm = #-0x2
700a3372: 980d         	ldr	r0, [sp, #0x34]
700a3374: 8a00         	ldrh	r0, [r0, #0x10]
700a3376: 28ff         	cmp	r0, #0xff
700a3378: d042         	beq	0x700a3400 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x84
700a337a: e7ff         	b	0x700a337c <Sciclient_rmIrqGetRoute+0x3c> @ imm = #-0x2
700a337c: 980d         	ldr	r0, [sp, #0x34]
700a337e: 6800         	ldr	r0, [r0]
700a3380: 2104         	movs	r1, #0x4
700a3382: f011 fb8d    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x1171a
700a3386: b3d8         	cbz	r0, 0x700a3400 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x76
700a3388: e7ff         	b	0x700a338a <Sciclient_rmIrqGetRoute+0x4a> @ imm = #-0x2
700a338a: 980d         	ldr	r0, [sp, #0x34]
700a338c: 6800         	ldr	r0, [r0]
700a338e: 2108         	movs	r1, #0x8
700a3390: f011 fb86    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x1170c
700a3394: b3a0         	cbz	r0, 0x700a3400 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x68
700a3396: e7ff         	b	0x700a3398 <Sciclient_rmIrqGetRoute+0x58> @ imm = #-0x2
700a3398: 980d         	ldr	r0, [sp, #0x34]
700a339a: 6800         	ldr	r0, [r0]
700a339c: 2110         	movs	r1, #0x10
700a339e: f011 fb7f    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x116fe
700a33a2: b1d0         	cbz	r0, 0x700a33da <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x34
700a33a4: e7ff         	b	0x700a33a6 <Sciclient_rmIrqGetRoute+0x66> @ imm = #-0x2
700a33a6: 980d         	ldr	r0, [sp, #0x34]
700a33a8: 6800         	ldr	r0, [r0]
700a33aa: 2120         	movs	r1, #0x20
700a33ac: f011 fb78    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x116f0
700a33b0: b198         	cbz	r0, 0x700a33da <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x26
700a33b2: e7ff         	b	0x700a33b4 <Sciclient_rmIrqGetRoute+0x74> @ imm = #-0x2
700a33b4: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a33b8: f8bc 1010    	ldrh.w	r1, [r12, #0x10]
700a33bc: f8bc 2012    	ldrh.w	r2, [r12, #0x12]
700a33c0: f8bc 300e    	ldrh.w	r3, [r12, #0xe]
700a33c4: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700a33c8: f89c c014    	ldrb.w	r12, [r12, #0x14]
700a33cc: 46ee         	mov	lr, sp
700a33ce: f8ce c000    	str.w	r12, [lr]
700a33d2: f006 fa9d    	bl	0x700a9910 <Sciclient_rmIaValidateMapping> @ imm = #0x653a
700a33d6: 900c         	str	r0, [sp, #0x30]
700a33d8: e7ff         	b	0x700a33da <Sciclient_rmIrqGetRoute+0x9a> @ imm = #-0x2
700a33da: 980c         	ldr	r0, [sp, #0x30]
700a33dc: b978         	cbnz	r0, 0x700a33fe <Sciclient_rmIrqGetRoute+0xbe> @ imm = #0x1e
700a33de: e7ff         	b	0x700a33e0 <Sciclient_rmIrqGetRoute+0xa0> @ imm = #-0x2
700a33e0: 980d         	ldr	r0, [sp, #0x34]
700a33e2: 89c0         	ldrh	r0, [r0, #0xe]
700a33e4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a33e8: 980d         	ldr	r0, [sp, #0x34]
700a33ea: 8a40         	ldrh	r0, [r0, #0x12]
700a33ec: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a33f0: 980d         	ldr	r0, [sp, #0x34]
700a33f2: 8a00         	ldrh	r0, [r0, #0x10]
700a33f4: a906         	add	r1, sp, #0x18
700a33f6: f009 fb2b    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #0x9656
700a33fa: 900c         	str	r0, [sp, #0x30]
700a33fc: e7ff         	b	0x700a33fe <Sciclient_rmIrqGetRoute+0xbe> @ imm = #-0x2
700a33fe: e00d         	b	0x700a341c <Sciclient_rmIrqGetRoute+0xdc> @ imm = #0x1a
700a3400: 2000         	movs	r0, #0x0
700a3402: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a3406: 980d         	ldr	r0, [sp, #0x34]
700a3408: 8900         	ldrh	r0, [r0, #0x8]
700a340a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a340e: 980d         	ldr	r0, [sp, #0x34]
700a3410: 88c0         	ldrh	r0, [r0, #0x6]
700a3412: a906         	add	r1, sp, #0x18
700a3414: f009 fb1c    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #0x9638
700a3418: 900c         	str	r0, [sp, #0x30]
700a341a: e7ff         	b	0x700a341c <Sciclient_rmIrqGetRoute+0xdc> @ imm = #-0x2
700a341c: e7ff         	b	0x700a341e <Sciclient_rmIrqGetRoute+0xde> @ imm = #-0x2
700a341e: 980c         	ldr	r0, [sp, #0x30]
700a3420: b948         	cbnz	r0, 0x700a3436 <Sciclient_rmIrqGetRoute+0xf6> @ imm = #0x12
700a3422: e7ff         	b	0x700a3424 <Sciclient_rmIrqGetRoute+0xe4> @ imm = #-0x2
700a3424: 2001         	movs	r0, #0x1
700a3426: f88d 0021    	strb.w	r0, [sp, #0x21]
700a342a: 2000         	movs	r0, #0x0
700a342c: f88d 0020    	strb.w	r0, [sp, #0x20]
700a3430: f011 feae    	bl	0x700b5190 <Sciclient_rmPsInit> @ imm = #0x11d5c
700a3434: e003         	b	0x700a343e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #0x6
700a3436: 2000         	movs	r0, #0x0
700a3438: f88d 0021    	strb.w	r0, [sp, #0x21]
700a343c: e7ff         	b	0x700a343e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #-0x2
700a343e: 2000         	movs	r0, #0x0
700a3440: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a3444: e7ff         	b	0x700a3446 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x2
700a3446: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a344a: 9002         	str	r0, [sp, #0x8]
700a344c: f012 fa90    	bl	0x700b5970 <Sciclient_rmPsGetMaxPsp> @ imm = #0x12520
700a3450: 9902         	ldr	r1, [sp, #0x8]
700a3452: 4602         	mov	r2, r0
700a3454: 2000         	movs	r0, #0x0
700a3456: 4291         	cmp	r1, r2
700a3458: 9003         	str	r0, [sp, #0xc]
700a345a: da04         	bge	0x700a3466 <Sciclient_rmIrqGetRoute+0x126> @ imm = #0x8
700a345c: e7ff         	b	0x700a345e <Sciclient_rmIrqGetRoute+0x11e> @ imm = #-0x2
700a345e: f89d 0021    	ldrb.w	r0, [sp, #0x21]
700a3462: 9003         	str	r0, [sp, #0xc]
700a3464: e7ff         	b	0x700a3466 <Sciclient_rmIrqGetRoute+0x126> @ imm = #-0x2
700a3466: 9803         	ldr	r0, [sp, #0xc]
700a3468: 07c0         	lsls	r0, r0, #0x1f
700a346a: 2800         	cmp	r0, #0x0
700a346c: f000 80d8    	beq.w	0x700a3620 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x1b0
700a3470: e7ff         	b	0x700a3472 <Sciclient_rmIrqGetRoute+0x132> @ imm = #-0x2
700a3472: 2000         	movs	r0, #0x0
700a3474: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a3478: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a347c: e7ff         	b	0x700a347e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0x2
700a347e: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a3482: 9906         	ldr	r1, [sp, #0x18]
700a3484: 8849         	ldrh	r1, [r1, #0x2]
700a3486: 4288         	cmp	r0, r1
700a3488: da6b         	bge	0x700a3562 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xd6
700a348a: e7ff         	b	0x700a348c <Sciclient_rmIrqGetRoute+0x14c> @ imm = #-0x2
700a348c: 9806         	ldr	r0, [sp, #0x18]
700a348e: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a3492: aa04         	add	r2, sp, #0x10
700a3494: f010 fbb4    	bl	0x700b3c00 <Sciclient_rmIrqGetNodeItf> @ imm = #0x10768
700a3498: 900c         	str	r0, [sp, #0x30]
700a349a: 980c         	ldr	r0, [sp, #0x30]
700a349c: b108         	cbz	r0, 0x700a34a2 <Sciclient_rmIrqGetRoute+0x162> @ imm = #0x2
700a349e: e7ff         	b	0x700a34a0 <Sciclient_rmIrqGetRoute+0x160> @ imm = #-0x2
700a34a0: e05f         	b	0x700a3562 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xbe
700a34a2: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a34a6: 9904         	ldr	r1, [sp, #0x10]
700a34a8: 8809         	ldrh	r1, [r1]
700a34aa: 4288         	cmp	r0, r1
700a34ac: db52         	blt	0x700a3554 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0xa4
700a34ae: e7ff         	b	0x700a34b0 <Sciclient_rmIrqGetRoute+0x170> @ imm = #-0x2
700a34b0: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a34b4: 9a04         	ldr	r2, [sp, #0x10]
700a34b6: 8811         	ldrh	r1, [r2]
700a34b8: 8892         	ldrh	r2, [r2, #0x4]
700a34ba: 4411         	add	r1, r2
700a34bc: 4288         	cmp	r0, r1
700a34be: da49         	bge	0x700a3554 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0x92
700a34c0: e7ff         	b	0x700a34c2 <Sciclient_rmIrqGetRoute+0x182> @ imm = #-0x2
700a34c2: 9804         	ldr	r0, [sp, #0x10]
700a34c4: 88c0         	ldrh	r0, [r0, #0x6]
700a34c6: 990d         	ldr	r1, [sp, #0x34]
700a34c8: 8949         	ldrh	r1, [r1, #0xa]
700a34ca: 4288         	cmp	r0, r1
700a34cc: d110         	bne	0x700a34f0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x20
700a34ce: e7ff         	b	0x700a34d0 <Sciclient_rmIrqGetRoute+0x190> @ imm = #-0x2
700a34d0: 9a04         	ldr	r2, [sp, #0x10]
700a34d2: 8850         	ldrh	r0, [r2, #0x2]
700a34d4: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a34d8: 8812         	ldrh	r2, [r2]
700a34da: 1a89         	subs	r1, r1, r2
700a34dc: 4408         	add	r0, r1
700a34de: 990d         	ldr	r1, [sp, #0x34]
700a34e0: 8989         	ldrh	r1, [r1, #0xc]
700a34e2: 4288         	cmp	r0, r1
700a34e4: d104         	bne	0x700a34f0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x8
700a34e6: e7ff         	b	0x700a34e8 <Sciclient_rmIrqGetRoute+0x1a8> @ imm = #-0x2
700a34e8: 2001         	movs	r0, #0x1
700a34ea: f88d 0020    	strb.w	r0, [sp, #0x20]
700a34ee: e038         	b	0x700a3562 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x70
700a34f0: 9804         	ldr	r0, [sp, #0x10]
700a34f2: 88c0         	ldrh	r0, [r0, #0x6]
700a34f4: f011 f9cc    	bl	0x700b4890 <Sciclient_rmIrIsIr> @ imm = #0x11398
700a34f8: b358         	cbz	r0, 0x700a3552 <Sciclient_rmIrqGetRoute+0x212> @ imm = #0x56
700a34fa: e7ff         	b	0x700a34fc <Sciclient_rmIrqGetRoute+0x1bc> @ imm = #-0x2
700a34fc: 9804         	ldr	r0, [sp, #0x10]
700a34fe: 88c0         	ldrh	r0, [r0, #0x6]
700a3500: a905         	add	r1, sp, #0x14
700a3502: f009 faa5    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #0x954a
700a3506: 900c         	str	r0, [sp, #0x30]
700a3508: 980c         	ldr	r0, [sp, #0x30]
700a350a: b108         	cbz	r0, 0x700a3510 <Sciclient_rmIrqGetRoute+0x1d0> @ imm = #0x2
700a350c: e7ff         	b	0x700a350e <Sciclient_rmIrqGetRoute+0x1ce> @ imm = #-0x2
700a350e: e028         	b	0x700a3562 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x50
700a3510: 9a04         	ldr	r2, [sp, #0x10]
700a3512: 8850         	ldrh	r0, [r2, #0x2]
700a3514: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a3518: 8812         	ldrh	r2, [r2]
700a351a: 1a89         	subs	r1, r1, r2
700a351c: 4408         	add	r0, r1
700a351e: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a3522: 9805         	ldr	r0, [sp, #0x14]
700a3524: 8800         	ldrh	r0, [r0]
700a3526: f8bd 1026    	ldrh.w	r1, [sp, #0x26]
700a352a: f10d 0222    	add.w	r2, sp, #0x22
700a352e: f008 fe47    	bl	0x700ac1c0 <Sciclient_rmIrGetOutp> @ imm = #0x8c8e
700a3532: 900c         	str	r0, [sp, #0x30]
700a3534: 980c         	ldr	r0, [sp, #0x30]
700a3536: b930         	cbnz	r0, 0x700a3546 <Sciclient_rmIrqGetRoute+0x206> @ imm = #0xc
700a3538: e7ff         	b	0x700a353a <Sciclient_rmIrqGetRoute+0x1fa> @ imm = #-0x2
700a353a: 2001         	movs	r0, #0x1
700a353c: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a3540: 2000         	movs	r0, #0x0
700a3542: 900c         	str	r0, [sp, #0x30]
700a3544: e00d         	b	0x700a3562 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x1a
700a3546: 980c         	ldr	r0, [sp, #0x30]
700a3548: 3001         	adds	r0, #0x1
700a354a: b108         	cbz	r0, 0x700a3550 <Sciclient_rmIrqGetRoute+0x210> @ imm = #0x2
700a354c: e7ff         	b	0x700a354e <Sciclient_rmIrqGetRoute+0x20e> @ imm = #-0x2
700a354e: e008         	b	0x700a3562 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x10
700a3550: e7ff         	b	0x700a3552 <Sciclient_rmIrqGetRoute+0x212> @ imm = #-0x2
700a3552: e7ff         	b	0x700a3554 <Sciclient_rmIrqGetRoute+0x214> @ imm = #-0x2
700a3554: e7ff         	b	0x700a3556 <Sciclient_rmIrqGetRoute+0x216> @ imm = #-0x2
700a3556: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a355a: 3001         	adds	r0, #0x1
700a355c: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a3560: e78d         	b	0x700a347e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0xe6
700a3562: 980c         	ldr	r0, [sp, #0x30]
700a3564: b108         	cbz	r0, 0x700a356a <Sciclient_rmIrqGetRoute+0x22a> @ imm = #0x2
700a3566: e7ff         	b	0x700a3568 <Sciclient_rmIrqGetRoute+0x228> @ imm = #-0x2
700a3568: e05a         	b	0x700a3620 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0xb4
700a356a: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a356e: 07c0         	lsls	r0, r0, #0x1f
700a3570: b930         	cbnz	r0, 0x700a3580 <Sciclient_rmIrqGetRoute+0x240> @ imm = #0xc
700a3572: e7ff         	b	0x700a3574 <Sciclient_rmIrqGetRoute+0x234> @ imm = #-0x2
700a3574: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a3578: 07c0         	lsls	r0, r0, #0x1f
700a357a: 2800         	cmp	r0, #0x0
700a357c: d049         	beq	0x700a3612 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #0x92
700a357e: e7ff         	b	0x700a3580 <Sciclient_rmIrqGetRoute+0x240> @ imm = #-0x2
700a3580: 9806         	ldr	r0, [sp, #0x18]
700a3582: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a3586: f00f f9b3    	bl	0x700b28f0 <Sciclient_rmPsPush> @ imm = #0xf366
700a358a: 900c         	str	r0, [sp, #0x30]
700a358c: 980c         	ldr	r0, [sp, #0x30]
700a358e: b108         	cbz	r0, 0x700a3594 <Sciclient_rmIrqGetRoute+0x254> @ imm = #0x2
700a3590: e7ff         	b	0x700a3592 <Sciclient_rmIrqGetRoute+0x252> @ imm = #-0x2
700a3592: e045         	b	0x700a3620 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x8a
700a3594: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a3598: b950         	cbnz	r0, 0x700a35b0 <Sciclient_rmIrqGetRoute+0x270> @ imm = #0x14
700a359a: e7ff         	b	0x700a359c <Sciclient_rmIrqGetRoute+0x25c> @ imm = #-0x2
700a359c: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a35a0: bb28         	cbnz	r0, 0x700a35ee <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x4a
700a35a2: e7ff         	b	0x700a35a4 <Sciclient_rmIrqGetRoute+0x264> @ imm = #-0x2
700a35a4: 9806         	ldr	r0, [sp, #0x18]
700a35a6: 8800         	ldrh	r0, [r0]
700a35a8: f011 f95a    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0x112b4
700a35ac: b1f8         	cbz	r0, 0x700a35ee <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x3e
700a35ae: e7ff         	b	0x700a35b0 <Sciclient_rmIrqGetRoute+0x270> @ imm = #-0x2
700a35b0: f012 f986    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x1230c
700a35b4: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a35b8: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a35bc: 3801         	subs	r0, #0x1
700a35be: f8bd 1028    	ldrh.w	r1, [sp, #0x28]
700a35c2: b280         	uxth	r0, r0
700a35c4: f010 f84c    	bl	0x700b3660 <Sciclient_rmPsSetInp> @ imm = #0x10098
700a35c8: 900c         	str	r0, [sp, #0x30]
700a35ca: 980c         	ldr	r0, [sp, #0x30]
700a35cc: b108         	cbz	r0, 0x700a35d2 <Sciclient_rmIrqGetRoute+0x292> @ imm = #0x2
700a35ce: e7ff         	b	0x700a35d0 <Sciclient_rmIrqGetRoute+0x290> @ imm = #-0x2
700a35d0: e026         	b	0x700a3620 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x4c
700a35d2: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a35d6: 3801         	subs	r0, #0x1
700a35d8: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a35dc: b280         	uxth	r0, r0
700a35de: f010 f867    	bl	0x700b36b0 <Sciclient_rmPsSetOutp> @ imm = #0x100ce
700a35e2: 900c         	str	r0, [sp, #0x30]
700a35e4: 980c         	ldr	r0, [sp, #0x30]
700a35e6: b108         	cbz	r0, 0x700a35ec <Sciclient_rmIrqGetRoute+0x2ac> @ imm = #0x2
700a35e8: e7ff         	b	0x700a35ea <Sciclient_rmIrqGetRoute+0x2aa> @ imm = #-0x2
700a35ea: e019         	b	0x700a3620 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x32
700a35ec: e7ff         	b	0x700a35ee <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #-0x2
700a35ee: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a35f2: 07c0         	lsls	r0, r0, #0x1f
700a35f4: b108         	cbz	r0, 0x700a35fa <Sciclient_rmIrqGetRoute+0x2ba> @ imm = #0x2
700a35f6: e7ff         	b	0x700a35f8 <Sciclient_rmIrqGetRoute+0x2b8> @ imm = #-0x2
700a35f8: e012         	b	0x700a3620 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x24
700a35fa: 9805         	ldr	r0, [sp, #0x14]
700a35fc: 9006         	str	r0, [sp, #0x18]
700a35fe: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a3602: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a3606: f8bd 0022    	ldrh.w	r0, [sp, #0x22]
700a360a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a360e: e7ff         	b	0x700a3610 <Sciclient_rmIrqGetRoute+0x2d0> @ imm = #-0x2
700a3610: e7ff         	b	0x700a3612 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #-0x2
700a3612: e7ff         	b	0x700a3614 <Sciclient_rmIrqGetRoute+0x2d4> @ imm = #-0x2
700a3614: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a3618: 3001         	adds	r0, #0x1
700a361a: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a361e: e712         	b	0x700a3446 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x1dc
700a3620: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a3624: 9001         	str	r0, [sp, #0x4]
700a3626: f012 f9a3    	bl	0x700b5970 <Sciclient_rmPsGetMaxPsp> @ imm = #0x12346
700a362a: 4601         	mov	r1, r0
700a362c: 9801         	ldr	r0, [sp, #0x4]
700a362e: 4288         	cmp	r0, r1
700a3630: db04         	blt	0x700a363c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #0x8
700a3632: e7ff         	b	0x700a3634 <Sciclient_rmIrqGetRoute+0x2f4> @ imm = #-0x2
700a3634: f04f 30ff    	mov.w	r0, #0xffffffff
700a3638: 900c         	str	r0, [sp, #0x30]
700a363a: e7ff         	b	0x700a363c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #-0x2
700a363c: 980c         	ldr	r0, [sp, #0x30]
700a363e: b00e         	add	sp, #0x38
700a3640: bd80         	pop	{r7, pc}
700a3642: 0000         	movs	r0, r0

700a3644 <_tx_thread_interrupt_disable>:
700a3644: e10f0000     	mrs	r0, apsr
700a3648: f10c0080     	cpsid	i
700a364c: e12fff1e     	bx	lr

700a3650 <Udma_eventReset>:
700a3650: b580         	push	{r7, lr}
700a3652: b090         	sub	sp, #0x40
700a3654: 900f         	str	r0, [sp, #0x3c]
700a3656: 910e         	str	r1, [sp, #0x38]
700a3658: 2000         	movs	r0, #0x0
700a365a: 9001         	str	r0, [sp, #0x4]
700a365c: 900d         	str	r0, [sp, #0x34]
700a365e: 990e         	ldr	r1, [sp, #0x38]
700a3660: 3108         	adds	r1, #0x8
700a3662: 9109         	str	r1, [sp, #0x24]
700a3664: 9004         	str	r0, [sp, #0x10]
700a3666: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a366a: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a366e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3672: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a3676: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a367a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a367e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a3682: f88d 0022    	strb.w	r0, [sp, #0x22]
700a3686: 20ff         	movs	r0, #0xff
700a3688: f88d 0023    	strb.w	r0, [sp, #0x23]
700a368c: 9809         	ldr	r0, [sp, #0x24]
700a368e: 6800         	ldr	r0, [r0]
700a3690: 2805         	cmp	r0, #0x5
700a3692: d00a         	beq	0x700a36aa <Udma_eventReset+0x5a> @ imm = #0x14
700a3694: e7ff         	b	0x700a3696 <Udma_eventReset+0x46> @ imm = #-0x2
700a3696: 9804         	ldr	r0, [sp, #0x10]
700a3698: f040 0010    	orr	r0, r0, #0x10
700a369c: 9004         	str	r0, [sp, #0x10]
700a369e: 980e         	ldr	r0, [sp, #0x38]
700a36a0: f010 f82e    	bl	0x700b3700 <Udma_eventGetId> @ imm = #0x1005c
700a36a4: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a36a8: e7ff         	b	0x700a36aa <Udma_eventReset+0x5a> @ imm = #-0x2
700a36aa: 980e         	ldr	r0, [sp, #0x38]
700a36ac: 6d80         	ldr	r0, [r0, #0x58]
700a36ae: f510 3f80    	cmn.w	r0, #0x10000
700a36b2: d012         	beq	0x700a36da <Udma_eventReset+0x8a> @ imm = #0x24
700a36b4: e7ff         	b	0x700a36b6 <Udma_eventReset+0x66> @ imm = #-0x2
700a36b6: 9804         	ldr	r0, [sp, #0x10]
700a36b8: f040 0001    	orr	r0, r0, #0x1
700a36bc: 9004         	str	r0, [sp, #0x10]
700a36be: 9804         	ldr	r0, [sp, #0x10]
700a36c0: f040 0002    	orr	r0, r0, #0x2
700a36c4: 9004         	str	r0, [sp, #0x10]
700a36c6: 980f         	ldr	r0, [sp, #0x3c]
700a36c8: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a36cc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a36d0: 980e         	ldr	r0, [sp, #0x38]
700a36d2: 6d80         	ldr	r0, [r0, #0x58]
700a36d4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a36d8: e7ff         	b	0x700a36da <Udma_eventReset+0x8a> @ imm = #-0x2
700a36da: 980e         	ldr	r0, [sp, #0x38]
700a36dc: 6980         	ldr	r0, [r0, #0x18]
700a36de: b128         	cbz	r0, 0x700a36ec <Udma_eventReset+0x9c> @ imm = #0xa
700a36e0: e7ff         	b	0x700a36e2 <Udma_eventReset+0x92> @ imm = #-0x2
700a36e2: 980e         	ldr	r0, [sp, #0x38]
700a36e4: 6980         	ldr	r0, [r0, #0x18]
700a36e6: 6cc0         	ldr	r0, [r0, #0x4c]
700a36e8: 900c         	str	r0, [sp, #0x30]
700a36ea: e003         	b	0x700a36f4 <Udma_eventReset+0xa4> @ imm = #0x6
700a36ec: 980e         	ldr	r0, [sp, #0x38]
700a36ee: 6cc0         	ldr	r0, [r0, #0x4c]
700a36f0: 900c         	str	r0, [sp, #0x30]
700a36f2: e7ff         	b	0x700a36f4 <Udma_eventReset+0xa4> @ imm = #-0x2
700a36f4: 9804         	ldr	r0, [sp, #0x10]
700a36f6: f040 0004    	orr	r0, r0, #0x4
700a36fa: 9004         	str	r0, [sp, #0x10]
700a36fc: 9804         	ldr	r0, [sp, #0x10]
700a36fe: f040 0008    	orr	r0, r0, #0x8
700a3702: 9004         	str	r0, [sp, #0x10]
700a3704: 980f         	ldr	r0, [sp, #0x3c]
700a3706: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a370a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a370e: 980c         	ldr	r0, [sp, #0x30]
700a3710: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a3714: 980e         	ldr	r0, [sp, #0x38]
700a3716: 6d00         	ldr	r0, [r0, #0x50]
700a3718: f64f 71ff    	movw	r1, #0xffff
700a371c: 4288         	cmp	r0, r1
700a371e: d009         	beq	0x700a3734 <Udma_eventReset+0xe4> @ imm = #0x12
700a3720: e7ff         	b	0x700a3722 <Udma_eventReset+0xd2> @ imm = #-0x2
700a3722: 9804         	ldr	r0, [sp, #0x10]
700a3724: f040 0020    	orr	r0, r0, #0x20
700a3728: 9004         	str	r0, [sp, #0x10]
700a372a: 980e         	ldr	r0, [sp, #0x38]
700a372c: 6d00         	ldr	r0, [r0, #0x50]
700a372e: f88d 0022    	strb.w	r0, [sp, #0x22]
700a3732: e7ff         	b	0x700a3734 <Udma_eventReset+0xe4> @ imm = #-0x2
700a3734: 9809         	ldr	r0, [sp, #0x24]
700a3736: 6800         	ldr	r0, [r0]
700a3738: 2801         	cmp	r0, #0x1
700a373a: d00a         	beq	0x700a3752 <Udma_eventReset+0x102> @ imm = #0x14
700a373c: e7ff         	b	0x700a373e <Udma_eventReset+0xee> @ imm = #-0x2
700a373e: 9809         	ldr	r0, [sp, #0x24]
700a3740: 6800         	ldr	r0, [r0]
700a3742: 2806         	cmp	r0, #0x6
700a3744: d005         	beq	0x700a3752 <Udma_eventReset+0x102> @ imm = #0xa
700a3746: e7ff         	b	0x700a3748 <Udma_eventReset+0xf8> @ imm = #-0x2
700a3748: 9809         	ldr	r0, [sp, #0x24]
700a374a: 6800         	ldr	r0, [r0]
700a374c: 2802         	cmp	r0, #0x2
700a374e: d14d         	bne	0x700a37ec <Udma_eventReset+0x19c> @ imm = #0x9a
700a3750: e7ff         	b	0x700a3752 <Udma_eventReset+0x102> @ imm = #-0x2
700a3752: 9809         	ldr	r0, [sp, #0x24]
700a3754: 6880         	ldr	r0, [r0, #0x8]
700a3756: 900b         	str	r0, [sp, #0x2c]
700a3758: 980f         	ldr	r0, [sp, #0x3c]
700a375a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a375e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3762: 9809         	ldr	r0, [sp, #0x24]
700a3764: 6800         	ldr	r0, [r0]
700a3766: 2801         	cmp	r0, #0x1
700a3768: d005         	beq	0x700a3776 <Udma_eventReset+0x126> @ imm = #0xa
700a376a: e7ff         	b	0x700a376c <Udma_eventReset+0x11c> @ imm = #-0x2
700a376c: 9809         	ldr	r0, [sp, #0x24]
700a376e: 6800         	ldr	r0, [r0]
700a3770: 2806         	cmp	r0, #0x6
700a3772: d12e         	bne	0x700a37d2 <Udma_eventReset+0x182> @ imm = #0x5c
700a3774: e7ff         	b	0x700a3776 <Udma_eventReset+0x126> @ imm = #-0x2
700a3776: 980b         	ldr	r0, [sp, #0x2c]
700a3778: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a377c: 8880         	ldrh	r0, [r0, #0x4]
700a377e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3782: 980b         	ldr	r0, [sp, #0x2c]
700a3784: 7800         	ldrb	r0, [r0]
700a3786: 0740         	lsls	r0, r0, #0x1d
700a3788: 2800         	cmp	r0, #0x0
700a378a: d509         	bpl	0x700a37a0 <Udma_eventReset+0x150> @ imm = #0x12
700a378c: e7ff         	b	0x700a378e <Udma_eventReset+0x13e> @ imm = #-0x2
700a378e: 980f         	ldr	r0, [sp, #0x3c]
700a3790: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a3794: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3798: 4408         	add	r0, r1
700a379a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a379e: e017         	b	0x700a37d0 <Udma_eventReset+0x180> @ imm = #0x2e
700a37a0: 980b         	ldr	r0, [sp, #0x2c]
700a37a2: 7800         	ldrb	r0, [r0]
700a37a4: 07c0         	lsls	r0, r0, #0x1f
700a37a6: b148         	cbz	r0, 0x700a37bc <Udma_eventReset+0x16c> @ imm = #0x12
700a37a8: e7ff         	b	0x700a37aa <Udma_eventReset+0x15a> @ imm = #-0x2
700a37aa: 980f         	ldr	r0, [sp, #0x3c]
700a37ac: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a37b0: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a37b4: 4408         	add	r0, r1
700a37b6: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37ba: e008         	b	0x700a37ce <Udma_eventReset+0x17e> @ imm = #0x10
700a37bc: 980f         	ldr	r0, [sp, #0x3c]
700a37be: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a37c2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a37c6: 4408         	add	r0, r1
700a37c8: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37cc: e7ff         	b	0x700a37ce <Udma_eventReset+0x17e> @ imm = #-0x2
700a37ce: e7ff         	b	0x700a37d0 <Udma_eventReset+0x180> @ imm = #-0x2
700a37d0: e00b         	b	0x700a37ea <Udma_eventReset+0x19a> @ imm = #0x16
700a37d2: 980b         	ldr	r0, [sp, #0x2c]
700a37d4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a37d8: 8880         	ldrh	r0, [r0, #0x4]
700a37da: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37de: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a37e2: 3014         	adds	r0, #0x14
700a37e4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a37e8: e7ff         	b	0x700a37ea <Udma_eventReset+0x19a> @ imm = #-0x2
700a37ea: e7ff         	b	0x700a37ec <Udma_eventReset+0x19c> @ imm = #-0x2
700a37ec: 9809         	ldr	r0, [sp, #0x24]
700a37ee: 6800         	ldr	r0, [r0]
700a37f0: 2803         	cmp	r0, #0x3
700a37f2: d156         	bne	0x700a38a2 <Udma_eventReset+0x252> @ imm = #0xac
700a37f4: e7ff         	b	0x700a37f6 <Udma_eventReset+0x1a6> @ imm = #-0x2
700a37f6: 980f         	ldr	r0, [sp, #0x3c]
700a37f8: 6800         	ldr	r0, [r0]
700a37fa: 2802         	cmp	r0, #0x2
700a37fc: d104         	bne	0x700a3808 <Udma_eventReset+0x1b8> @ imm = #0x8
700a37fe: e7ff         	b	0x700a3800 <Udma_eventReset+0x1b0> @ imm = #-0x2
700a3800: f04f 30ff    	mov.w	r0, #0xffffffff
700a3804: 900d         	str	r0, [sp, #0x34]
700a3806: e04b         	b	0x700a38a0 <Udma_eventReset+0x250> @ imm = #0x96
700a3808: 9809         	ldr	r0, [sp, #0x24]
700a380a: 6880         	ldr	r0, [r0, #0x8]
700a380c: 900b         	str	r0, [sp, #0x2c]
700a380e: 980f         	ldr	r0, [sp, #0x3c]
700a3810: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a3814: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3818: 980b         	ldr	r0, [sp, #0x2c]
700a381a: 7800         	ldrb	r0, [r0]
700a381c: 0740         	lsls	r0, r0, #0x1d
700a381e: 2800         	cmp	r0, #0x0
700a3820: d50d         	bpl	0x700a383e <Udma_eventReset+0x1ee> @ imm = #0x1a
700a3822: e7ff         	b	0x700a3824 <Udma_eventReset+0x1d4> @ imm = #-0x2
700a3824: 980b         	ldr	r0, [sp, #0x2c]
700a3826: 6ec0         	ldr	r0, [r0, #0x6c]
700a3828: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a382c: 980f         	ldr	r0, [sp, #0x3c]
700a382e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a3832: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3836: 4408         	add	r0, r1
700a3838: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a383c: e02f         	b	0x700a389e <Udma_eventReset+0x24e> @ imm = #0x5e
700a383e: 980b         	ldr	r0, [sp, #0x2c]
700a3840: 7800         	ldrb	r0, [r0]
700a3842: 0780         	lsls	r0, r0, #0x1e
700a3844: 2800         	cmp	r0, #0x0
700a3846: d50d         	bpl	0x700a3864 <Udma_eventReset+0x214> @ imm = #0x1a
700a3848: e7ff         	b	0x700a384a <Udma_eventReset+0x1fa> @ imm = #-0x2
700a384a: 980b         	ldr	r0, [sp, #0x2c]
700a384c: 6f00         	ldr	r0, [r0, #0x70]
700a384e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3852: 980f         	ldr	r0, [sp, #0x3c]
700a3854: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a3858: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a385c: 4408         	add	r0, r1
700a385e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3862: e01b         	b	0x700a389c <Udma_eventReset+0x24c> @ imm = #0x36
700a3864: 980b         	ldr	r0, [sp, #0x2c]
700a3866: 7800         	ldrb	r0, [r0]
700a3868: 07c0         	lsls	r0, r0, #0x1f
700a386a: b168         	cbz	r0, 0x700a3888 <Udma_eventReset+0x238> @ imm = #0x1a
700a386c: e7ff         	b	0x700a386e <Udma_eventReset+0x21e> @ imm = #-0x2
700a386e: 980b         	ldr	r0, [sp, #0x2c]
700a3870: 6ec0         	ldr	r0, [r0, #0x6c]
700a3872: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3876: 980f         	ldr	r0, [sp, #0x3c]
700a3878: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a387c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3880: 4408         	add	r0, r1
700a3882: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3886: e008         	b	0x700a389a <Udma_eventReset+0x24a> @ imm = #0x10
700a3888: 980f         	ldr	r0, [sp, #0x3c]
700a388a: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a388e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3892: 2000         	movs	r0, #0x0
700a3894: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3898: e7ff         	b	0x700a389a <Udma_eventReset+0x24a> @ imm = #-0x2
700a389a: e7ff         	b	0x700a389c <Udma_eventReset+0x24c> @ imm = #-0x2
700a389c: e7ff         	b	0x700a389e <Udma_eventReset+0x24e> @ imm = #-0x2
700a389e: e7ff         	b	0x700a38a0 <Udma_eventReset+0x250> @ imm = #-0x2
700a38a0: e7ff         	b	0x700a38a2 <Udma_eventReset+0x252> @ imm = #-0x2
700a38a2: 9809         	ldr	r0, [sp, #0x24]
700a38a4: 6800         	ldr	r0, [r0]
700a38a6: 2804         	cmp	r0, #0x4
700a38a8: d130         	bne	0x700a390c <Udma_eventReset+0x2bc> @ imm = #0x60
700a38aa: e7ff         	b	0x700a38ac <Udma_eventReset+0x25c> @ imm = #-0x2
700a38ac: 9809         	ldr	r0, [sp, #0x24]
700a38ae: 68c0         	ldr	r0, [r0, #0xc]
700a38b0: 900a         	str	r0, [sp, #0x28]
700a38b2: 980f         	ldr	r0, [sp, #0x3c]
700a38b4: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a38b8: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a38bc: 980a         	ldr	r0, [sp, #0x28]
700a38be: 8880         	ldrh	r0, [r0, #0x4]
700a38c0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a38c4: 980f         	ldr	r0, [sp, #0x3c]
700a38c6: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a38ca: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a38ce: 4408         	add	r0, r1
700a38d0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a38d4: 980a         	ldr	r0, [sp, #0x28]
700a38d6: 6dc0         	ldr	r0, [r0, #0x5c]
700a38d8: 2804         	cmp	r0, #0x4
700a38da: d316         	blo	0x700a390a <Udma_eventReset+0x2ba> @ imm = #0x2c
700a38dc: e7ff         	b	0x700a38de <Udma_eventReset+0x28e> @ imm = #-0x2
700a38de: 980a         	ldr	r0, [sp, #0x28]
700a38e0: 6dc0         	ldr	r0, [r0, #0x5c]
700a38e2: 2807         	cmp	r0, #0x7
700a38e4: d811         	bhi	0x700a390a <Udma_eventReset+0x2ba> @ imm = #0x22
700a38e6: e7ff         	b	0x700a38e8 <Udma_eventReset+0x298> @ imm = #-0x2
700a38e8: 980f         	ldr	r0, [sp, #0x3c]
700a38ea: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a38ee: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a38f2: 1a40         	subs	r0, r0, r1
700a38f4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a38f8: 980f         	ldr	r0, [sp, #0x3c]
700a38fa: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a38fe: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3902: 4408         	add	r0, r1
700a3904: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3908: e7ff         	b	0x700a390a <Udma_eventReset+0x2ba> @ imm = #-0x2
700a390a: e7ff         	b	0x700a390c <Udma_eventReset+0x2bc> @ imm = #-0x2
700a390c: 980d         	ldr	r0, [sp, #0x34]
700a390e: b9b0         	cbnz	r0, 0x700a393e <Udma_eventReset+0x2ee> @ imm = #0x2c
700a3910: e7ff         	b	0x700a3912 <Udma_eventReset+0x2c2> @ imm = #-0x2
700a3912: 980f         	ldr	r0, [sp, #0x3c]
700a3914: 6800         	ldr	r0, [r0]
700a3916: b130         	cbz	r0, 0x700a3926 <Udma_eventReset+0x2d6> @ imm = #0xc
700a3918: e7ff         	b	0x700a391a <Udma_eventReset+0x2ca> @ imm = #-0x2
700a391a: 9809         	ldr	r0, [sp, #0x24]
700a391c: 6800         	ldr	r0, [r0]
700a391e: 2805         	cmp	r0, #0x5
700a3920: d101         	bne	0x700a3926 <Udma_eventReset+0x2d6> @ imm = #0x2
700a3922: e7ff         	b	0x700a3924 <Udma_eventReset+0x2d4> @ imm = #-0x2
700a3924: e00a         	b	0x700a393c <Udma_eventReset+0x2ec> @ imm = #0x14
700a3926: a802         	add	r0, sp, #0x8
700a3928: f04f 31ff    	mov.w	r1, #0xffffffff
700a392c: f011 fe08    	bl	0x700b5540 <Sciclient_rmIrqRelease> @ imm = #0x11c10
700a3930: 900d         	str	r0, [sp, #0x34]
700a3932: 980d         	ldr	r0, [sp, #0x34]
700a3934: b108         	cbz	r0, 0x700a393a <Udma_eventReset+0x2ea> @ imm = #0x2
700a3936: e7ff         	b	0x700a3938 <Udma_eventReset+0x2e8> @ imm = #-0x2
700a3938: e7ff         	b	0x700a393a <Udma_eventReset+0x2ea> @ imm = #-0x2
700a393a: e7ff         	b	0x700a393c <Udma_eventReset+0x2ec> @ imm = #-0x2
700a393c: e7ff         	b	0x700a393e <Udma_eventReset+0x2ee> @ imm = #-0x2
700a393e: 980d         	ldr	r0, [sp, #0x34]
700a3940: b010         	add	sp, #0x40
700a3942: bd80         	pop	{r7, pc}

700a3944 <$Ven$TA$L$PI$$HwiP_enable>:
700a3944: f8df f000    	ldr.w	pc, [pc, #0x0]          @ 0x700a3948 <$Ven$TA$L$PI$$HwiP_enable+0x4>
700a3948: 94 63 0b 70  	.word	0x700b6394
700a394c: 00 00 00 00  	.word	0x00000000

700a3950 <_tx_thread_system_ni_suspend>:
700a3950: b580         	push	{r7, lr}
700a3952: b08a         	sub	sp, #0x28
700a3954: 9009         	str	r0, [sp, #0x24]
700a3956: 9108         	str	r1, [sp, #0x20]
700a3958: f64a 204c    	movw	r0, #0xaa4c
700a395c: f2c7 0008    	movt	r0, #0x7008
700a3960: 6800         	ldr	r0, [r0]
700a3962: 9000         	str	r0, [sp]
700a3964: 9809         	ldr	r0, [sp, #0x24]
700a3966: 9900         	ldr	r1, [sp]
700a3968: 4288         	cmp	r0, r1
700a396a: d118         	bne	0x700a399e <_tx_thread_system_ni_suspend+0x4e> @ imm = #0x30
700a396c: e7ff         	b	0x700a396e <_tx_thread_system_ni_suspend+0x1e> @ imm = #-0x2
700a396e: 9808         	ldr	r0, [sp, #0x20]
700a3970: b168         	cbz	r0, 0x700a398e <_tx_thread_system_ni_suspend+0x3e> @ imm = #0x1a
700a3972: e7ff         	b	0x700a3974 <_tx_thread_system_ni_suspend+0x24> @ imm = #-0x2
700a3974: 9808         	ldr	r0, [sp, #0x20]
700a3976: 3001         	adds	r0, #0x1
700a3978: b140         	cbz	r0, 0x700a398c <_tx_thread_system_ni_suspend+0x3c> @ imm = #0x10
700a397a: e7ff         	b	0x700a397c <_tx_thread_system_ni_suspend+0x2c> @ imm = #-0x2
700a397c: 9808         	ldr	r0, [sp, #0x20]
700a397e: 9909         	ldr	r1, [sp, #0x24]
700a3980: 6508         	str	r0, [r1, #0x50]
700a3982: 9809         	ldr	r0, [sp, #0x24]
700a3984: 3050         	adds	r0, #0x50
700a3986: f009 fccb    	bl	0x700ad320 <_tx_timer_system_activate> @ imm = #0x9996
700a398a: e7ff         	b	0x700a398c <_tx_thread_system_ni_suspend+0x3c> @ imm = #-0x2
700a398c: e7ff         	b	0x700a398e <_tx_thread_system_ni_suspend+0x3e> @ imm = #-0x2
700a398e: 9809         	ldr	r0, [sp, #0x24]
700a3990: 69c0         	ldr	r0, [r0, #0x1c]
700a3992: f64a 2184    	movw	r1, #0xaa84
700a3996: f2c7 0108    	movt	r1, #0x7008
700a399a: 6008         	str	r0, [r1]
700a399c: e7ff         	b	0x700a399e <_tx_thread_system_ni_suspend+0x4e> @ imm = #-0x2
700a399e: 9809         	ldr	r0, [sp, #0x24]
700a39a0: 6b00         	ldr	r0, [r0, #0x30]
700a39a2: 9007         	str	r0, [sp, #0x1c]
700a39a4: 9809         	ldr	r0, [sp, #0x24]
700a39a6: 6a00         	ldr	r0, [r0, #0x20]
700a39a8: 9002         	str	r0, [sp, #0x8]
700a39aa: 9802         	ldr	r0, [sp, #0x8]
700a39ac: 9909         	ldr	r1, [sp, #0x24]
700a39ae: 4288         	cmp	r0, r1
700a39b0: d01e         	beq	0x700a39f0 <_tx_thread_system_ni_suspend+0xa0> @ imm = #0x3c
700a39b2: e7ff         	b	0x700a39b4 <_tx_thread_system_ni_suspend+0x64> @ imm = #-0x2
700a39b4: 9809         	ldr	r0, [sp, #0x24]
700a39b6: 6a40         	ldr	r0, [r0, #0x24]
700a39b8: 9001         	str	r0, [sp, #0x4]
700a39ba: 9801         	ldr	r0, [sp, #0x4]
700a39bc: 9902         	ldr	r1, [sp, #0x8]
700a39be: 6248         	str	r0, [r1, #0x24]
700a39c0: 9802         	ldr	r0, [sp, #0x8]
700a39c2: 9901         	ldr	r1, [sp, #0x4]
700a39c4: 6208         	str	r0, [r1, #0x20]
700a39c6: 9907         	ldr	r1, [sp, #0x1c]
700a39c8: f24a 70b4    	movw	r0, #0xa7b4
700a39cc: f2c7 0008    	movt	r0, #0x7008
700a39d0: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a39d4: 9909         	ldr	r1, [sp, #0x24]
700a39d6: 4288         	cmp	r0, r1
700a39d8: d109         	bne	0x700a39ee <_tx_thread_system_ni_suspend+0x9e> @ imm = #0x12
700a39da: e7ff         	b	0x700a39dc <_tx_thread_system_ni_suspend+0x8c> @ imm = #-0x2
700a39dc: 9802         	ldr	r0, [sp, #0x8]
700a39de: 9a07         	ldr	r2, [sp, #0x1c]
700a39e0: f24a 71b4    	movw	r1, #0xa7b4
700a39e4: f2c7 0108    	movt	r1, #0x7008
700a39e8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a39ec: e7ff         	b	0x700a39ee <_tx_thread_system_ni_suspend+0x9e> @ imm = #-0x2
700a39ee: e0d1         	b	0x700a3b94 <_tx_thread_system_ni_suspend+0x244> @ imm = #0x1a2
700a39f0: 9a07         	ldr	r2, [sp, #0x1c]
700a39f2: f24a 70b4    	movw	r0, #0xa7b4
700a39f6: f2c7 0008    	movt	r0, #0x7008
700a39fa: 2100         	movs	r1, #0x0
700a39fc: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a3a00: 9a07         	ldr	r2, [sp, #0x1c]
700a3a02: 2001         	movs	r0, #0x1
700a3a04: 4090         	lsls	r0, r2
700a3a06: 9004         	str	r0, [sp, #0x10]
700a3a08: f64a 2060    	movw	r0, #0xaa60
700a3a0c: f2c7 0008    	movt	r0, #0x7008
700a3a10: 6802         	ldr	r2, [r0]
700a3a12: 9b04         	ldr	r3, [sp, #0x10]
700a3a14: ea22 0203    	bic.w	r2, r2, r3
700a3a18: 6002         	str	r2, [r0]
700a3a1a: 9106         	str	r1, [sp, #0x18]
700a3a1c: 6800         	ldr	r0, [r0]
700a3a1e: 9005         	str	r0, [sp, #0x14]
700a3a20: 9805         	ldr	r0, [sp, #0x14]
700a3a22: bb08         	cbnz	r0, 0x700a3a68 <_tx_thread_system_ni_suspend+0x118> @ imm = #0x42
700a3a24: e7ff         	b	0x700a3a26 <_tx_thread_system_ni_suspend+0xd6> @ imm = #-0x2
700a3a26: f64a 2154    	movw	r1, #0xaa54
700a3a2a: f2c7 0108    	movt	r1, #0x7008
700a3a2e: 2020         	movs	r0, #0x20
700a3a30: 6008         	str	r0, [r1]
700a3a32: f64a 2150    	movw	r1, #0xaa50
700a3a36: f2c7 0108    	movt	r1, #0x7008
700a3a3a: 2000         	movs	r0, #0x0
700a3a3c: 6008         	str	r0, [r1]
700a3a3e: f64a 205c    	movw	r0, #0xaa5c
700a3a42: f2c7 0008    	movt	r0, #0x7008
700a3a46: 6800         	ldr	r0, [r0]
700a3a48: 9003         	str	r0, [sp, #0xc]
700a3a4a: 9803         	ldr	r0, [sp, #0xc]
700a3a4c: f248 7168    	movw	r1, #0x8768
700a3a50: f2c7 010b    	movt	r1, #0x700b
700a3a54: 6809         	ldr	r1, [r1]
700a3a56: 4308         	orrs	r0, r1
700a3a58: 9003         	str	r0, [sp, #0xc]
700a3a5a: 9803         	ldr	r0, [sp, #0xc]
700a3a5c: b918         	cbnz	r0, 0x700a3a66 <_tx_thread_system_ni_suspend+0x116> @ imm = #0x6
700a3a5e: e7ff         	b	0x700a3a60 <_tx_thread_system_ni_suspend+0x110> @ imm = #-0x2
700a3a60: f00f ea3e    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xf47c
700a3a64: e7ff         	b	0x700a3a66 <_tx_thread_system_ni_suspend+0x116> @ imm = #-0x2
700a3a66: e0e2         	b	0x700a3c2e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x1c4
700a3a68: 2000         	movs	r0, #0x0
700a3a6a: 9004         	str	r0, [sp, #0x10]
700a3a6c: 9805         	ldr	r0, [sp, #0x14]
700a3a6e: 4241         	rsbs	r1, r0, #0
700a3a70: 4008         	ands	r0, r1
700a3a72: 9005         	str	r0, [sp, #0x14]
700a3a74: 9805         	ldr	r0, [sp, #0x14]
700a3a76: 280f         	cmp	r0, #0xf
700a3a78: d811         	bhi	0x700a3a9e <_tx_thread_system_ni_suspend+0x14e> @ imm = #0x22
700a3a7a: e7ff         	b	0x700a3a7c <_tx_thread_system_ni_suspend+0x12c> @ imm = #-0x2
700a3a7c: 9805         	ldr	r0, [sp, #0x14]
700a3a7e: 2804         	cmp	r0, #0x4
700a3a80: d307         	blo	0x700a3a92 <_tx_thread_system_ni_suspend+0x142> @ imm = #0xe
700a3a82: e7ff         	b	0x700a3a84 <_tx_thread_system_ni_suspend+0x134> @ imm = #-0x2
700a3a84: 9805         	ldr	r0, [sp, #0x14]
700a3a86: 0880         	lsrs	r0, r0, #0x2
700a3a88: 9005         	str	r0, [sp, #0x14]
700a3a8a: 9804         	ldr	r0, [sp, #0x10]
700a3a8c: 3002         	adds	r0, #0x2
700a3a8e: 9004         	str	r0, [sp, #0x10]
700a3a90: e7ff         	b	0x700a3a92 <_tx_thread_system_ni_suspend+0x142> @ imm = #-0x2
700a3a92: 9804         	ldr	r0, [sp, #0x10]
700a3a94: 9905         	ldr	r1, [sp, #0x14]
700a3a96: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3a9a: 9004         	str	r0, [sp, #0x10]
700a3a9c: e070         	b	0x700a3b80 <_tx_thread_system_ni_suspend+0x230> @ imm = #0xe0
700a3a9e: 9805         	ldr	r0, [sp, #0x14]
700a3aa0: 28ff         	cmp	r0, #0xff
700a3aa2: d817         	bhi	0x700a3ad4 <_tx_thread_system_ni_suspend+0x184> @ imm = #0x2e
700a3aa4: e7ff         	b	0x700a3aa6 <_tx_thread_system_ni_suspend+0x156> @ imm = #-0x2
700a3aa6: 9805         	ldr	r0, [sp, #0x14]
700a3aa8: 0900         	lsrs	r0, r0, #0x4
700a3aaa: 9005         	str	r0, [sp, #0x14]
700a3aac: 9804         	ldr	r0, [sp, #0x10]
700a3aae: 3004         	adds	r0, #0x4
700a3ab0: 9004         	str	r0, [sp, #0x10]
700a3ab2: 9805         	ldr	r0, [sp, #0x14]
700a3ab4: 2804         	cmp	r0, #0x4
700a3ab6: d307         	blo	0x700a3ac8 <_tx_thread_system_ni_suspend+0x178> @ imm = #0xe
700a3ab8: e7ff         	b	0x700a3aba <_tx_thread_system_ni_suspend+0x16a> @ imm = #-0x2
700a3aba: 9805         	ldr	r0, [sp, #0x14]
700a3abc: 0880         	lsrs	r0, r0, #0x2
700a3abe: 9005         	str	r0, [sp, #0x14]
700a3ac0: 9804         	ldr	r0, [sp, #0x10]
700a3ac2: 3002         	adds	r0, #0x2
700a3ac4: 9004         	str	r0, [sp, #0x10]
700a3ac6: e7ff         	b	0x700a3ac8 <_tx_thread_system_ni_suspend+0x178> @ imm = #-0x2
700a3ac8: 9804         	ldr	r0, [sp, #0x10]
700a3aca: 9905         	ldr	r1, [sp, #0x14]
700a3acc: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3ad0: 9004         	str	r0, [sp, #0x10]
700a3ad2: e054         	b	0x700a3b7e <_tx_thread_system_ni_suspend+0x22e> @ imm = #0xa8
700a3ad4: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3ad8: bb10         	cbnz	r0, 0x700a3b20 <_tx_thread_system_ni_suspend+0x1d0> @ imm = #0x44
700a3ada: e7ff         	b	0x700a3adc <_tx_thread_system_ni_suspend+0x18c> @ imm = #-0x2
700a3adc: 9805         	ldr	r0, [sp, #0x14]
700a3ade: 0a00         	lsrs	r0, r0, #0x8
700a3ae0: 9005         	str	r0, [sp, #0x14]
700a3ae2: 9804         	ldr	r0, [sp, #0x10]
700a3ae4: 3008         	adds	r0, #0x8
700a3ae6: 9004         	str	r0, [sp, #0x10]
700a3ae8: 9805         	ldr	r0, [sp, #0x14]
700a3aea: 2810         	cmp	r0, #0x10
700a3aec: d307         	blo	0x700a3afe <_tx_thread_system_ni_suspend+0x1ae> @ imm = #0xe
700a3aee: e7ff         	b	0x700a3af0 <_tx_thread_system_ni_suspend+0x1a0> @ imm = #-0x2
700a3af0: 9805         	ldr	r0, [sp, #0x14]
700a3af2: 0900         	lsrs	r0, r0, #0x4
700a3af4: 9005         	str	r0, [sp, #0x14]
700a3af6: 9804         	ldr	r0, [sp, #0x10]
700a3af8: 3004         	adds	r0, #0x4
700a3afa: 9004         	str	r0, [sp, #0x10]
700a3afc: e7ff         	b	0x700a3afe <_tx_thread_system_ni_suspend+0x1ae> @ imm = #-0x2
700a3afe: 9805         	ldr	r0, [sp, #0x14]
700a3b00: 2804         	cmp	r0, #0x4
700a3b02: d307         	blo	0x700a3b14 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #0xe
700a3b04: e7ff         	b	0x700a3b06 <_tx_thread_system_ni_suspend+0x1b6> @ imm = #-0x2
700a3b06: 9805         	ldr	r0, [sp, #0x14]
700a3b08: 0880         	lsrs	r0, r0, #0x2
700a3b0a: 9005         	str	r0, [sp, #0x14]
700a3b0c: 9804         	ldr	r0, [sp, #0x10]
700a3b0e: 3002         	adds	r0, #0x2
700a3b10: 9004         	str	r0, [sp, #0x10]
700a3b12: e7ff         	b	0x700a3b14 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #-0x2
700a3b14: 9804         	ldr	r0, [sp, #0x10]
700a3b16: 9905         	ldr	r1, [sp, #0x14]
700a3b18: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3b1c: 9004         	str	r0, [sp, #0x10]
700a3b1e: e02d         	b	0x700a3b7c <_tx_thread_system_ni_suspend+0x22c> @ imm = #0x5a
700a3b20: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a3b24: 9005         	str	r0, [sp, #0x14]
700a3b26: 9804         	ldr	r0, [sp, #0x10]
700a3b28: 3010         	adds	r0, #0x10
700a3b2a: 9004         	str	r0, [sp, #0x10]
700a3b2c: 9805         	ldr	r0, [sp, #0x14]
700a3b2e: f5b0 7f80    	cmp.w	r0, #0x100
700a3b32: d307         	blo	0x700a3b44 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #0xe
700a3b34: e7ff         	b	0x700a3b36 <_tx_thread_system_ni_suspend+0x1e6> @ imm = #-0x2
700a3b36: 9805         	ldr	r0, [sp, #0x14]
700a3b38: 0a00         	lsrs	r0, r0, #0x8
700a3b3a: 9005         	str	r0, [sp, #0x14]
700a3b3c: 9804         	ldr	r0, [sp, #0x10]
700a3b3e: 3008         	adds	r0, #0x8
700a3b40: 9004         	str	r0, [sp, #0x10]
700a3b42: e7ff         	b	0x700a3b44 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #-0x2
700a3b44: 9805         	ldr	r0, [sp, #0x14]
700a3b46: 2810         	cmp	r0, #0x10
700a3b48: d307         	blo	0x700a3b5a <_tx_thread_system_ni_suspend+0x20a> @ imm = #0xe
700a3b4a: e7ff         	b	0x700a3b4c <_tx_thread_system_ni_suspend+0x1fc> @ imm = #-0x2
700a3b4c: 9805         	ldr	r0, [sp, #0x14]
700a3b4e: 0900         	lsrs	r0, r0, #0x4
700a3b50: 9005         	str	r0, [sp, #0x14]
700a3b52: 9804         	ldr	r0, [sp, #0x10]
700a3b54: 3004         	adds	r0, #0x4
700a3b56: 9004         	str	r0, [sp, #0x10]
700a3b58: e7ff         	b	0x700a3b5a <_tx_thread_system_ni_suspend+0x20a> @ imm = #-0x2
700a3b5a: 9805         	ldr	r0, [sp, #0x14]
700a3b5c: 2804         	cmp	r0, #0x4
700a3b5e: d307         	blo	0x700a3b70 <_tx_thread_system_ni_suspend+0x220> @ imm = #0xe
700a3b60: e7ff         	b	0x700a3b62 <_tx_thread_system_ni_suspend+0x212> @ imm = #-0x2
700a3b62: 9805         	ldr	r0, [sp, #0x14]
700a3b64: 0880         	lsrs	r0, r0, #0x2
700a3b66: 9005         	str	r0, [sp, #0x14]
700a3b68: 9804         	ldr	r0, [sp, #0x10]
700a3b6a: 3002         	adds	r0, #0x2
700a3b6c: 9004         	str	r0, [sp, #0x10]
700a3b6e: e7ff         	b	0x700a3b70 <_tx_thread_system_ni_suspend+0x220> @ imm = #-0x2
700a3b70: 9804         	ldr	r0, [sp, #0x10]
700a3b72: 9905         	ldr	r1, [sp, #0x14]
700a3b74: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a3b78: 9004         	str	r0, [sp, #0x10]
700a3b7a: e7ff         	b	0x700a3b7c <_tx_thread_system_ni_suspend+0x22c> @ imm = #-0x2
700a3b7c: e7ff         	b	0x700a3b7e <_tx_thread_system_ni_suspend+0x22e> @ imm = #-0x2
700a3b7e: e7ff         	b	0x700a3b80 <_tx_thread_system_ni_suspend+0x230> @ imm = #-0x2
700a3b80: 9806         	ldr	r0, [sp, #0x18]
700a3b82: 9904         	ldr	r1, [sp, #0x10]
700a3b84: 4408         	add	r0, r1
700a3b86: f64a 2154    	movw	r1, #0xaa54
700a3b8a: f2c7 0108    	movt	r1, #0x7008
700a3b8e: 6008         	str	r0, [r1]
700a3b90: e7ff         	b	0x700a3b92 <_tx_thread_system_ni_suspend+0x242> @ imm = #-0x2
700a3b92: e7ff         	b	0x700a3b94 <_tx_thread_system_ni_suspend+0x244> @ imm = #-0x2
700a3b94: 9809         	ldr	r0, [sp, #0x24]
700a3b96: f64a 2150    	movw	r1, #0xaa50
700a3b9a: f2c7 0108    	movt	r1, #0x7008
700a3b9e: 6809         	ldr	r1, [r1]
700a3ba0: 4288         	cmp	r0, r1
700a3ba2: d125         	bne	0x700a3bf0 <_tx_thread_system_ni_suspend+0x2a0> @ imm = #0x4a
700a3ba4: e7ff         	b	0x700a3ba6 <_tx_thread_system_ni_suspend+0x256> @ imm = #-0x2
700a3ba6: f64a 2054    	movw	r0, #0xaa54
700a3baa: f2c7 0008    	movt	r0, #0x7008
700a3bae: 6801         	ldr	r1, [r0]
700a3bb0: f24a 70b4    	movw	r0, #0xa7b4
700a3bb4: f2c7 0008    	movt	r0, #0x7008
700a3bb8: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a3bbc: f64a 2150    	movw	r1, #0xaa50
700a3bc0: f2c7 0108    	movt	r1, #0x7008
700a3bc4: 6008         	str	r0, [r1]
700a3bc6: f64a 205c    	movw	r0, #0xaa5c
700a3bca: f2c7 0008    	movt	r0, #0x7008
700a3bce: 6800         	ldr	r0, [r0]
700a3bd0: 9003         	str	r0, [sp, #0xc]
700a3bd2: 9803         	ldr	r0, [sp, #0xc]
700a3bd4: f248 7168    	movw	r1, #0x8768
700a3bd8: f2c7 010b    	movt	r1, #0x700b
700a3bdc: 6809         	ldr	r1, [r1]
700a3bde: 4308         	orrs	r0, r1
700a3be0: 9003         	str	r0, [sp, #0xc]
700a3be2: 9803         	ldr	r0, [sp, #0xc]
700a3be4: b918         	cbnz	r0, 0x700a3bee <_tx_thread_system_ni_suspend+0x29e> @ imm = #0x6
700a3be6: e7ff         	b	0x700a3be8 <_tx_thread_system_ni_suspend+0x298> @ imm = #-0x2
700a3be8: f00f e97a    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xf2f4
700a3bec: e7ff         	b	0x700a3bee <_tx_thread_system_ni_suspend+0x29e> @ imm = #-0x2
700a3bee: e01e         	b	0x700a3c2e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x3c
700a3bf0: 9800         	ldr	r0, [sp]
700a3bf2: f64a 2150    	movw	r1, #0xaa50
700a3bf6: f2c7 0108    	movt	r1, #0x7008
700a3bfa: 6809         	ldr	r1, [r1]
700a3bfc: 4288         	cmp	r0, r1
700a3bfe: d015         	beq	0x700a3c2c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #0x2a
700a3c00: e7ff         	b	0x700a3c02 <_tx_thread_system_ni_suspend+0x2b2> @ imm = #-0x2
700a3c02: f64a 205c    	movw	r0, #0xaa5c
700a3c06: f2c7 0008    	movt	r0, #0x7008
700a3c0a: 6800         	ldr	r0, [r0]
700a3c0c: 9003         	str	r0, [sp, #0xc]
700a3c0e: 9803         	ldr	r0, [sp, #0xc]
700a3c10: f248 7168    	movw	r1, #0x8768
700a3c14: f2c7 010b    	movt	r1, #0x700b
700a3c18: 6809         	ldr	r1, [r1]
700a3c1a: 4308         	orrs	r0, r1
700a3c1c: 9003         	str	r0, [sp, #0xc]
700a3c1e: 9803         	ldr	r0, [sp, #0xc]
700a3c20: b918         	cbnz	r0, 0x700a3c2a <_tx_thread_system_ni_suspend+0x2da> @ imm = #0x6
700a3c22: e7ff         	b	0x700a3c24 <_tx_thread_system_ni_suspend+0x2d4> @ imm = #-0x2
700a3c24: f00f e95c    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xf2b8
700a3c28: e7ff         	b	0x700a3c2a <_tx_thread_system_ni_suspend+0x2da> @ imm = #-0x2
700a3c2a: e7ff         	b	0x700a3c2c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #-0x2
700a3c2c: e7ff         	b	0x700a3c2e <_tx_thread_system_ni_suspend+0x2de> @ imm = #-0x2
700a3c2e: b00a         	add	sp, #0x28
700a3c30: bd80         	pop	{r7, pc}
		...
700a3c3e: 0000         	movs	r0, r0

700a3c40 <Sciclient_service>:
700a3c40: b580         	push	{r7, lr}
700a3c42: b094         	sub	sp, #0x50
700a3c44: 9013         	str	r0, [sp, #0x4c]
700a3c46: 9112         	str	r1, [sp, #0x48]
700a3c48: 2000         	movs	r0, #0x0
700a3c4a: 9011         	str	r0, [sp, #0x44]
700a3c4c: 210f         	movs	r1, #0xf
700a3c4e: 9110         	str	r1, [sp, #0x40]
700a3c50: 900f         	str	r0, [sp, #0x3c]
700a3c52: f248 61f8    	movw	r1, #0x86f8
700a3c56: f2c7 010b    	movt	r1, #0x700b
700a3c5a: 6809         	ldr	r1, [r1]
700a3c5c: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a3c60: 900d         	str	r0, [sp, #0x34]
700a3c62: 900c         	str	r0, [sp, #0x30]
700a3c64: 900b         	str	r0, [sp, #0x2c]
700a3c66: 9007         	str	r0, [sp, #0x1c]
700a3c68: 9813         	ldr	r0, [sp, #0x4c]
700a3c6a: b138         	cbz	r0, 0x700a3c7c <Sciclient_service+0x3c> @ imm = #0xe
700a3c6c: e7ff         	b	0x700a3c6e <Sciclient_service+0x2e> @ imm = #-0x2
700a3c6e: 9812         	ldr	r0, [sp, #0x48]
700a3c70: b120         	cbz	r0, 0x700a3c7c <Sciclient_service+0x3c> @ imm = #0x8
700a3c72: e7ff         	b	0x700a3c74 <Sciclient_service+0x34> @ imm = #-0x2
700a3c74: 9813         	ldr	r0, [sp, #0x4c]
700a3c76: 6880         	ldr	r0, [r0, #0x8]
700a3c78: b920         	cbnz	r0, 0x700a3c84 <Sciclient_service+0x44> @ imm = #0x8
700a3c7a: e7ff         	b	0x700a3c7c <Sciclient_service+0x3c> @ imm = #-0x2
700a3c7c: f04f 30ff    	mov.w	r0, #0xffffffff
700a3c80: 9011         	str	r0, [sp, #0x44]
700a3c82: e09e         	b	0x700a3dc2 <Sciclient_service+0x182> @ imm = #0x13c
700a3c84: 9813         	ldr	r0, [sp, #0x4c]
700a3c86: 8800         	ldrh	r0, [r0]
700a3c88: f009 fc9a    	bl	0x700ad5c0 <Sciclient_getCurrentContext> @ imm = #0x9934
700a3c8c: 9010         	str	r0, [sp, #0x40]
700a3c8e: 9810         	ldr	r0, [sp, #0x40]
700a3c90: 280e         	cmp	r0, #0xe
700a3c92: f200 8091    	bhi.w	0x700a3db8 <Sciclient_service+0x178> @ imm = #0x122
700a3c96: e7ff         	b	0x700a3c98 <Sciclient_service+0x58> @ imm = #-0x2
700a3c98: 9810         	ldr	r0, [sp, #0x40]
700a3c9a: f011 fa29    	bl	0x700b50f0 <Sciclient_getTxThreadId> @ imm = #0x11452
700a3c9e: 900a         	str	r0, [sp, #0x28]
700a3ca0: 9810         	ldr	r0, [sp, #0x40]
700a3ca2: f011 fa15    	bl	0x700b50d0 <Sciclient_getRxThreadId> @ imm = #0x1142a
700a3ca6: 9009         	str	r0, [sp, #0x24]
700a3ca8: 9810         	ldr	r0, [sp, #0x40]
700a3caa: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a3cae: f247 1040    	movw	r0, #0x7140
700a3cb2: f2c7 000b    	movt	r0, #0x700b
700a3cb6: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a3cba: b938         	cbnz	r0, 0x700a3ccc <Sciclient_service+0x8c> @ imm = #0xe
700a3cbc: e7ff         	b	0x700a3cbe <Sciclient_service+0x7e> @ imm = #-0x2
700a3cbe: f248 71a4    	movw	r1, #0x87a4
700a3cc2: f2c7 010b    	movt	r1, #0x700b
700a3cc6: 2001         	movs	r0, #0x1
700a3cc8: 7008         	strb	r0, [r1]
700a3cca: e006         	b	0x700a3cda <Sciclient_service+0x9a> @ imm = #0xc
700a3ccc: f248 71a4    	movw	r1, #0x87a4
700a3cd0: f2c7 010b    	movt	r1, #0x700b
700a3cd4: 2000         	movs	r0, #0x0
700a3cd6: 7008         	strb	r0, [r1]
700a3cd8: e7ff         	b	0x700a3cda <Sciclient_service+0x9a> @ imm = #-0x2
700a3cda: f248 6070    	movw	r0, #0x8670
700a3cde: f2c7 000b    	movt	r0, #0x700b
700a3ce2: f010 fda5    	bl	0x700b4830 <CSL_secProxyGetMaxMsgSize> @ imm = #0x10b4a
700a3ce6: 3804         	subs	r0, #0x4
700a3ce8: f248 61f8    	movw	r1, #0x86f8
700a3cec: f2c7 010b    	movt	r1, #0x700b
700a3cf0: 6148         	str	r0, [r1, #0x14]
700a3cf2: 9810         	ldr	r0, [sp, #0x40]
700a3cf4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a3cf8: f247 1040    	movw	r0, #0x7140
700a3cfc: f2c7 000b    	movt	r0, #0x700b
700a3d00: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a3d04: b940         	cbnz	r0, 0x700a3d18 <Sciclient_service+0xd8> @ imm = #0x10
700a3d06: e7ff         	b	0x700a3d08 <Sciclient_service+0xc8> @ imm = #-0x2
700a3d08: 2000         	movs	r0, #0x0
700a3d0a: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a3d0e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a3d12: a805         	add	r0, sp, #0x14
700a3d14: 9007         	str	r0, [sp, #0x1c]
700a3d16: e7ff         	b	0x700a3d18 <Sciclient_service+0xd8> @ imm = #-0x2
700a3d18: 9813         	ldr	r0, [sp, #0x4c]
700a3d1a: 68c0         	ldr	r0, [r0, #0xc]
700a3d1c: b128         	cbz	r0, 0x700a3d2a <Sciclient_service+0xea> @ imm = #0xa
700a3d1e: e7ff         	b	0x700a3d20 <Sciclient_service+0xe0> @ imm = #-0x2
700a3d20: 9813         	ldr	r0, [sp, #0x4c]
700a3d22: 68c0         	ldr	r0, [r0, #0xc]
700a3d24: 3808         	subs	r0, #0x8
700a3d26: 900d         	str	r0, [sp, #0x34]
700a3d28: e002         	b	0x700a3d30 <Sciclient_service+0xf0> @ imm = #0x4
700a3d2a: 2000         	movs	r0, #0x0
700a3d2c: 900d         	str	r0, [sp, #0x34]
700a3d2e: e7ff         	b	0x700a3d30 <Sciclient_service+0xf0> @ imm = #-0x2
700a3d30: 980d         	ldr	r0, [sp, #0x34]
700a3d32: f248 61f8    	movw	r1, #0x86f8
700a3d36: f2c7 010b    	movt	r1, #0x700b
700a3d3a: 6949         	ldr	r1, [r1, #0x14]
700a3d3c: 3908         	subs	r1, #0x8
700a3d3e: 4288         	cmp	r0, r1
700a3d40: d904         	bls	0x700a3d4c <Sciclient_service+0x10c> @ imm = #0x8
700a3d42: e7ff         	b	0x700a3d44 <Sciclient_service+0x104> @ imm = #-0x2
700a3d44: f04f 30ff    	mov.w	r0, #0xffffffff
700a3d48: 9011         	str	r0, [sp, #0x44]
700a3d4a: e7ff         	b	0x700a3d4c <Sciclient_service+0x10c> @ imm = #-0x2
700a3d4c: 980d         	ldr	r0, [sp, #0x34]
700a3d4e: b140         	cbz	r0, 0x700a3d62 <Sciclient_service+0x122> @ imm = #0x10
700a3d50: e7ff         	b	0x700a3d52 <Sciclient_service+0x112> @ imm = #-0x2
700a3d52: 9813         	ldr	r0, [sp, #0x4c]
700a3d54: 6880         	ldr	r0, [r0, #0x8]
700a3d56: b920         	cbnz	r0, 0x700a3d62 <Sciclient_service+0x122> @ imm = #0x8
700a3d58: e7ff         	b	0x700a3d5a <Sciclient_service+0x11a> @ imm = #-0x2
700a3d5a: f04f 30ff    	mov.w	r0, #0xffffffff
700a3d5e: 9011         	str	r0, [sp, #0x44]
700a3d60: e7ff         	b	0x700a3d62 <Sciclient_service+0x122> @ imm = #-0x2
700a3d62: 9812         	ldr	r0, [sp, #0x48]
700a3d64: 6880         	ldr	r0, [r0, #0x8]
700a3d66: b128         	cbz	r0, 0x700a3d74 <Sciclient_service+0x134> @ imm = #0xa
700a3d68: e7ff         	b	0x700a3d6a <Sciclient_service+0x12a> @ imm = #-0x2
700a3d6a: 9812         	ldr	r0, [sp, #0x48]
700a3d6c: 6880         	ldr	r0, [r0, #0x8]
700a3d6e: 3808         	subs	r0, #0x8
700a3d70: 900c         	str	r0, [sp, #0x30]
700a3d72: e002         	b	0x700a3d7a <Sciclient_service+0x13a> @ imm = #0x4
700a3d74: 2000         	movs	r0, #0x0
700a3d76: 900c         	str	r0, [sp, #0x30]
700a3d78: e7ff         	b	0x700a3d7a <Sciclient_service+0x13a> @ imm = #-0x2
700a3d7a: 980c         	ldr	r0, [sp, #0x30]
700a3d7c: f248 61f8    	movw	r1, #0x86f8
700a3d80: f2c7 010b    	movt	r1, #0x700b
700a3d84: 6949         	ldr	r1, [r1, #0x14]
700a3d86: 3908         	subs	r1, #0x8
700a3d88: 4288         	cmp	r0, r1
700a3d8a: d904         	bls	0x700a3d96 <Sciclient_service+0x156> @ imm = #0x8
700a3d8c: e7ff         	b	0x700a3d8e <Sciclient_service+0x14e> @ imm = #-0x2
700a3d8e: f04f 30ff    	mov.w	r0, #0xffffffff
700a3d92: 9011         	str	r0, [sp, #0x44]
700a3d94: e7ff         	b	0x700a3d96 <Sciclient_service+0x156> @ imm = #-0x2
700a3d96: 980c         	ldr	r0, [sp, #0x30]
700a3d98: b140         	cbz	r0, 0x700a3dac <Sciclient_service+0x16c> @ imm = #0x10
700a3d9a: e7ff         	b	0x700a3d9c <Sciclient_service+0x15c> @ imm = #-0x2
700a3d9c: 9812         	ldr	r0, [sp, #0x48]
700a3d9e: 6840         	ldr	r0, [r0, #0x4]
700a3da0: b920         	cbnz	r0, 0x700a3dac <Sciclient_service+0x16c> @ imm = #0x8
700a3da2: e7ff         	b	0x700a3da4 <Sciclient_service+0x164> @ imm = #-0x2
700a3da4: f04f 30ff    	mov.w	r0, #0xffffffff
700a3da8: 9011         	str	r0, [sp, #0x44]
700a3daa: e004         	b	0x700a3db6 <Sciclient_service+0x176> @ imm = #0x8
700a3dac: 9812         	ldr	r0, [sp, #0x48]
700a3dae: 6840         	ldr	r0, [r0, #0x4]
700a3db0: 3008         	adds	r0, #0x8
700a3db2: 900b         	str	r0, [sp, #0x2c]
700a3db4: e7ff         	b	0x700a3db6 <Sciclient_service+0x176> @ imm = #-0x2
700a3db6: e003         	b	0x700a3dc0 <Sciclient_service+0x180> @ imm = #0x6
700a3db8: f04f 30ff    	mov.w	r0, #0xffffffff
700a3dbc: 9011         	str	r0, [sp, #0x44]
700a3dbe: e7ff         	b	0x700a3dc0 <Sciclient_service+0x180> @ imm = #-0x2
700a3dc0: e7ff         	b	0x700a3dc2 <Sciclient_service+0x182> @ imm = #-0x2
700a3dc2: f012 ead8    	blx	0x700b6374 <HwiP_disable> @ imm = #0x125b0
700a3dc6: 9008         	str	r0, [sp, #0x20]
700a3dc8: 9811         	ldr	r0, [sp, #0x44]
700a3dca: 2800         	cmp	r0, #0x0
700a3dcc: d159         	bne	0x700a3e82 <Sciclient_service+0x242> @ imm = #0xb2
700a3dce: e7ff         	b	0x700a3dd0 <Sciclient_service+0x190> @ imm = #-0x2
700a3dd0: 9809         	ldr	r0, [sp, #0x24]
700a3dd2: f010 fb35    	bl	0x700b4440 <Sciclient_secProxyFlush> @ imm = #0x1066a
700a3dd6: 9813         	ldr	r0, [sp, #0x4c]
700a3dd8: 6880         	ldr	r0, [r0, #0x8]
700a3dda: 9006         	str	r0, [sp, #0x18]
700a3ddc: 9813         	ldr	r0, [sp, #0x4c]
700a3dde: 8800         	ldrh	r0, [r0]
700a3de0: 9906         	ldr	r1, [sp, #0x18]
700a3de2: 8008         	strh	r0, [r1]
700a3de4: 9810         	ldr	r0, [sp, #0x40]
700a3de6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a3dea: f247 1040    	movw	r0, #0x7140
700a3dee: f2c7 000b    	movt	r0, #0x700b
700a3df2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a3df6: 6840         	ldr	r0, [r0, #0x4]
700a3df8: 9906         	ldr	r1, [sp, #0x18]
700a3dfa: 7088         	strb	r0, [r1, #0x2]
700a3dfc: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a3e00: 9906         	ldr	r1, [sp, #0x18]
700a3e02: 70c8         	strb	r0, [r1, #0x3]
700a3e04: 9813         	ldr	r0, [sp, #0x4c]
700a3e06: 3004         	adds	r0, #0x4
700a3e08: 9004         	str	r0, [sp, #0x10]
700a3e0a: 2000         	movs	r0, #0x0
700a3e0c: 9003         	str	r0, [sp, #0xc]
700a3e0e: e7ff         	b	0x700a3e10 <Sciclient_service+0x1d0> @ imm = #-0x2
700a3e10: 9803         	ldr	r0, [sp, #0xc]
700a3e12: 2803         	cmp	r0, #0x3
700a3e14: d811         	bhi	0x700a3e3a <Sciclient_service+0x1fa> @ imm = #0x22
700a3e16: e7ff         	b	0x700a3e18 <Sciclient_service+0x1d8> @ imm = #-0x2
700a3e18: 9806         	ldr	r0, [sp, #0x18]
700a3e1a: 9903         	ldr	r1, [sp, #0xc]
700a3e1c: 4408         	add	r0, r1
700a3e1e: 3004         	adds	r0, #0x4
700a3e20: 9002         	str	r0, [sp, #0x8]
700a3e22: 9804         	ldr	r0, [sp, #0x10]
700a3e24: 7800         	ldrb	r0, [r0]
700a3e26: 9902         	ldr	r1, [sp, #0x8]
700a3e28: 7008         	strb	r0, [r1]
700a3e2a: 9804         	ldr	r0, [sp, #0x10]
700a3e2c: 3001         	adds	r0, #0x1
700a3e2e: 9004         	str	r0, [sp, #0x10]
700a3e30: e7ff         	b	0x700a3e32 <Sciclient_service+0x1f2> @ imm = #-0x2
700a3e32: 9803         	ldr	r0, [sp, #0xc]
700a3e34: 3001         	adds	r0, #0x1
700a3e36: 9003         	str	r0, [sp, #0xc]
700a3e38: e7ea         	b	0x700a3e10 <Sciclient_service+0x1d0> @ imm = #-0x2c
700a3e3a: f248 61f8    	movw	r1, #0x86f8
700a3e3e: f2c7 010b    	movt	r1, #0x700b
700a3e42: 6808         	ldr	r0, [r1]
700a3e44: 3001         	adds	r0, #0x1
700a3e46: f644 1225    	movw	r2, #0x4925
700a3e4a: f2c2 4292    	movt	r2, #0x2492
700a3e4e: fba0 3202    	umull	r3, r2, r0, r2
700a3e52: 1a83         	subs	r3, r0, r2
700a3e54: eb02 0353    	add.w	r3, r2, r3, lsr #1
700a3e58: 089a         	lsrs	r2, r3, #0x2
700a3e5a: 00d2         	lsls	r2, r2, #0x3
700a3e5c: eba2 0293    	sub.w	r2, r2, r3, lsr #2
700a3e60: 1a80         	subs	r0, r0, r2
700a3e62: 6008         	str	r0, [r1]
700a3e64: 980a         	ldr	r0, [sp, #0x28]
700a3e66: f010 fef3    	bl	0x700b4c50 <Sciclient_secProxyVerifyThread> @ imm = #0x10de6
700a3e6a: 9011         	str	r0, [sp, #0x44]
700a3e6c: 9811         	ldr	r0, [sp, #0x44]
700a3e6e: b938         	cbnz	r0, 0x700a3e80 <Sciclient_service+0x240> @ imm = #0xe
700a3e70: e7ff         	b	0x700a3e72 <Sciclient_service+0x232> @ imm = #-0x2
700a3e72: 980a         	ldr	r0, [sp, #0x28]
700a3e74: 9913         	ldr	r1, [sp, #0x4c]
700a3e76: 6909         	ldr	r1, [r1, #0x10]
700a3e78: f010 f802    	bl	0x700b3e80 <Sciclient_secProxyWaitThread> @ imm = #0x10004
700a3e7c: 9011         	str	r0, [sp, #0x44]
700a3e7e: e7ff         	b	0x700a3e80 <Sciclient_service+0x240> @ imm = #-0x2
700a3e80: e7ff         	b	0x700a3e82 <Sciclient_service+0x242> @ imm = #-0x2
700a3e82: 9811         	ldr	r0, [sp, #0x44]
700a3e84: b9b0         	cbnz	r0, 0x700a3eb4 <Sciclient_service+0x274> @ imm = #0x2c
700a3e86: e7ff         	b	0x700a3e88 <Sciclient_service+0x248> @ imm = #-0x2
700a3e88: 9809         	ldr	r0, [sp, #0x24]
700a3e8a: f011 fb69    	bl	0x700b5560 <Sciclient_secProxyReadThreadCount> @ imm = #0x116d2
700a3e8e: 900f         	str	r0, [sp, #0x3c]
700a3e90: 980a         	ldr	r0, [sp, #0x28]
700a3e92: 9907         	ldr	r1, [sp, #0x1c]
700a3e94: 9a06         	ldr	r2, [sp, #0x18]
700a3e96: 9b13         	ldr	r3, [sp, #0x4c]
700a3e98: 689b         	ldr	r3, [r3, #0x8]
700a3e9a: 3308         	adds	r3, #0x8
700a3e9c: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a3ea0: 46ee         	mov	lr, sp
700a3ea2: f8ce c000    	str.w	r12, [lr]
700a3ea6: f005 fc8b    	bl	0x700a97c0 <Sciclient_sendMessage> @ imm = #0x5916
700a3eaa: 9809         	ldr	r0, [sp, #0x24]
700a3eac: f010 fed0    	bl	0x700b4c50 <Sciclient_secProxyVerifyThread> @ imm = #0x10da0
700a3eb0: 9011         	str	r0, [sp, #0x44]
700a3eb2: e7ff         	b	0x700a3eb4 <Sciclient_service+0x274> @ imm = #-0x2
700a3eb4: 9811         	ldr	r0, [sp, #0x44]
700a3eb6: b978         	cbnz	r0, 0x700a3ed8 <Sciclient_service+0x298> @ imm = #0x1e
700a3eb8: e7ff         	b	0x700a3eba <Sciclient_service+0x27a> @ imm = #-0x2
700a3eba: 9813         	ldr	r0, [sp, #0x4c]
700a3ebc: 7900         	ldrb	r0, [r0, #0x4]
700a3ebe: 0780         	lsls	r0, r0, #0x1e
700a3ec0: b150         	cbz	r0, 0x700a3ed8 <Sciclient_service+0x298> @ imm = #0x14
700a3ec2: e7ff         	b	0x700a3ec4 <Sciclient_service+0x284> @ imm = #-0x2
700a3ec4: 9809         	ldr	r0, [sp, #0x24]
700a3ec6: 9913         	ldr	r1, [sp, #0x4c]
700a3ec8: 6909         	ldr	r1, [r1, #0x10]
700a3eca: 9a0f         	ldr	r2, [sp, #0x3c]
700a3ecc: f89d 303b    	ldrb.w	r3, [sp, #0x3b]
700a3ed0: f008 fe36    	bl	0x700acb40 <Sciclient_waitForMessage> @ imm = #0x8c6c
700a3ed4: 9011         	str	r0, [sp, #0x44]
700a3ed6: e7ff         	b	0x700a3ed8 <Sciclient_service+0x298> @ imm = #-0x2
700a3ed8: 9811         	ldr	r0, [sp, #0x44]
700a3eda: b990         	cbnz	r0, 0x700a3f02 <Sciclient_service+0x2c2> @ imm = #0x24
700a3edc: e7ff         	b	0x700a3ede <Sciclient_service+0x29e> @ imm = #-0x2
700a3ede: 9809         	ldr	r0, [sp, #0x24]
700a3ee0: f248 71a4    	movw	r1, #0x87a4
700a3ee4: f2c7 010b    	movt	r1, #0x700b
700a3ee8: 7809         	ldrb	r1, [r1]
700a3eea: 3101         	adds	r1, #0x1
700a3eec: b2c9         	uxtb	r1, r1
700a3eee: f010 fce7    	bl	0x700b48c0 <Sciclient_secProxyReadThread32> @ imm = #0x109ce
700a3ef2: 9912         	ldr	r1, [sp, #0x48]
700a3ef4: 6008         	str	r0, [r1]
700a3ef6: 9809         	ldr	r0, [sp, #0x24]
700a3ef8: 990b         	ldr	r1, [sp, #0x2c]
700a3efa: 9a0c         	ldr	r2, [sp, #0x30]
700a3efc: f006 f968    	bl	0x700aa1d0 <Sciclient_recvMessage> @ imm = #0x62d0
700a3f00: e7ff         	b	0x700a3f02 <Sciclient_service+0x2c2> @ imm = #-0x2
700a3f02: 9808         	ldr	r0, [sp, #0x20]
700a3f04: f012 ea56    	blx	0x700b63b4 <HwiP_restore> @ imm = #0x124ac
700a3f08: 9811         	ldr	r0, [sp, #0x44]
700a3f0a: b014         	add	sp, #0x50
700a3f0c: bd80         	pop	{r7, pc}
700a3f0e: 0000         	movs	r0, r0

700a3f10 <Udma_chDisableRxChan>:
700a3f10: b580         	push	{r7, lr}
700a3f12: b096         	sub	sp, #0x58
700a3f14: 9015         	str	r0, [sp, #0x54]
700a3f16: 9114         	str	r1, [sp, #0x50]
700a3f18: 2000         	movs	r0, #0x0
700a3f1a: 9013         	str	r0, [sp, #0x4c]
700a3f1c: 9012         	str	r0, [sp, #0x48]
700a3f1e: 9004         	str	r0, [sp, #0x10]
700a3f20: 9003         	str	r0, [sp, #0xc]
700a3f22: 9815         	ldr	r0, [sp, #0x54]
700a3f24: 6e80         	ldr	r0, [r0, #0x68]
700a3f26: 9010         	str	r0, [sp, #0x40]
700a3f28: 2008         	movs	r0, #0x8
700a3f2a: 9002         	str	r0, [sp, #0x8]
700a3f2c: 9810         	ldr	r0, [sp, #0x40]
700a3f2e: 6800         	ldr	r0, [r0]
700a3f30: 2801         	cmp	r0, #0x1
700a3f32: d115         	bne	0x700a3f60 <Udma_chDisableRxChan+0x50> @ imm = #0x2a
700a3f34: e7ff         	b	0x700a3f36 <Udma_chDisableRxChan+0x26> @ imm = #-0x2
700a3f36: 9815         	ldr	r0, [sp, #0x54]
700a3f38: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a3f3c: f500 7008    	add.w	r0, r0, #0x220
700a3f40: f011 fca6    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0x1194c
700a3f44: 9011         	str	r0, [sp, #0x44]
700a3f46: 9811         	ldr	r0, [sp, #0x44]
700a3f48: f040 4080    	orr	r0, r0, #0x40000000
700a3f4c: 9011         	str	r0, [sp, #0x44]
700a3f4e: 9815         	ldr	r0, [sp, #0x54]
700a3f50: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a3f54: f500 7008    	add.w	r0, r0, #0x220
700a3f58: 9911         	ldr	r1, [sp, #0x44]
700a3f5a: f011 fc19    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0x11832
700a3f5e: e01a         	b	0x700a3f96 <Udma_chDisableRxChan+0x86> @ imm = #0x34
700a3f60: 9810         	ldr	r0, [sp, #0x40]
700a3f62: 6800         	ldr	r0, [r0]
700a3f64: 2802         	cmp	r0, #0x2
700a3f66: d115         	bne	0x700a3f94 <Udma_chDisableRxChan+0x84> @ imm = #0x2a
700a3f68: e7ff         	b	0x700a3f6a <Udma_chDisableRxChan+0x5a> @ imm = #-0x2
700a3f6a: 9815         	ldr	r0, [sp, #0x54]
700a3f6c: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a3f70: f500 7008    	add.w	r0, r0, #0x220
700a3f74: f011 fc8c    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0x11918
700a3f78: 9011         	str	r0, [sp, #0x44]
700a3f7a: 9811         	ldr	r0, [sp, #0x44]
700a3f7c: f040 4080    	orr	r0, r0, #0x40000000
700a3f80: 9011         	str	r0, [sp, #0x44]
700a3f82: 9815         	ldr	r0, [sp, #0x54]
700a3f84: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a3f88: f500 7008    	add.w	r0, r0, #0x220
700a3f8c: 9911         	ldr	r1, [sp, #0x44]
700a3f8e: f011 fbff    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0x117fe
700a3f92: e7ff         	b	0x700a3f94 <Udma_chDisableRxChan+0x84> @ imm = #-0x2
700a3f94: e7ff         	b	0x700a3f96 <Udma_chDisableRxChan+0x86> @ imm = #-0x2
700a3f96: e7ff         	b	0x700a3f98 <Udma_chDisableRxChan+0x88> @ imm = #-0x2
700a3f98: 9813         	ldr	r0, [sp, #0x4c]
700a3f9a: bbc8         	cbnz	r0, 0x700a4010 <Udma_chDisableRxChan+0x100> @ imm = #0x72
700a3f9c: e7ff         	b	0x700a3f9e <Udma_chDisableRxChan+0x8e> @ imm = #-0x2
700a3f9e: 9810         	ldr	r0, [sp, #0x40]
700a3fa0: 6800         	ldr	r0, [r0]
700a3fa2: 2801         	cmp	r0, #0x1
700a3fa4: d110         	bne	0x700a3fc8 <Udma_chDisableRxChan+0xb8> @ imm = #0x20
700a3fa6: e7ff         	b	0x700a3fa8 <Udma_chDisableRxChan+0x98> @ imm = #-0x2
700a3fa8: 9a10         	ldr	r2, [sp, #0x40]
700a3faa: f102 0008    	add.w	r0, r2, #0x8
700a3fae: 9915         	ldr	r1, [sp, #0x54]
700a3fb0: 6f09         	ldr	r1, [r1, #0x70]
700a3fb2: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a3fb6: 4411         	add	r1, r2
700a3fb8: aa0a         	add	r2, sp, #0x28
700a3fba: f010 fcc9    	bl	0x700b4950 <CSL_bcdmaGetRxRT> @ imm = #0x10992
700a3fbe: 980a         	ldr	r0, [sp, #0x28]
700a3fc0: b908         	cbnz	r0, 0x700a3fc6 <Udma_chDisableRxChan+0xb6> @ imm = #0x2
700a3fc2: e7ff         	b	0x700a3fc4 <Udma_chDisableRxChan+0xb4> @ imm = #-0x2
700a3fc4: e024         	b	0x700a4010 <Udma_chDisableRxChan+0x100> @ imm = #0x48
700a3fc6: e011         	b	0x700a3fec <Udma_chDisableRxChan+0xdc> @ imm = #0x22
700a3fc8: 9810         	ldr	r0, [sp, #0x40]
700a3fca: 6800         	ldr	r0, [r0]
700a3fcc: 2802         	cmp	r0, #0x2
700a3fce: d10c         	bne	0x700a3fea <Udma_chDisableRxChan+0xda> @ imm = #0x18
700a3fd0: e7ff         	b	0x700a3fd2 <Udma_chDisableRxChan+0xc2> @ imm = #-0x2
700a3fd2: 9810         	ldr	r0, [sp, #0x40]
700a3fd4: 3054         	adds	r0, #0x54
700a3fd6: 9915         	ldr	r1, [sp, #0x54]
700a3fd8: 6f09         	ldr	r1, [r1, #0x70]
700a3fda: aa05         	add	r2, sp, #0x14
700a3fdc: f00f fbe0    	bl	0x700b37a0 <CSL_pktdmaGetRxRT> @ imm = #0xf7c0
700a3fe0: 9805         	ldr	r0, [sp, #0x14]
700a3fe2: b908         	cbnz	r0, 0x700a3fe8 <Udma_chDisableRxChan+0xd8> @ imm = #0x2
700a3fe4: e7ff         	b	0x700a3fe6 <Udma_chDisableRxChan+0xd6> @ imm = #-0x2
700a3fe6: e013         	b	0x700a4010 <Udma_chDisableRxChan+0x100> @ imm = #0x26
700a3fe8: e7ff         	b	0x700a3fea <Udma_chDisableRxChan+0xda> @ imm = #-0x2
700a3fea: e7ff         	b	0x700a3fec <Udma_chDisableRxChan+0xdc> @ imm = #-0x2
700a3fec: 9812         	ldr	r0, [sp, #0x48]
700a3fee: 9914         	ldr	r1, [sp, #0x50]
700a3ff0: 4288         	cmp	r0, r1
700a3ff2: d904         	bls	0x700a3ffe <Udma_chDisableRxChan+0xee> @ imm = #0x8
700a3ff4: e7ff         	b	0x700a3ff6 <Udma_chDisableRxChan+0xe6> @ imm = #-0x2
700a3ff6: f06f 0003    	mvn	r0, #0x3
700a3ffa: 9013         	str	r0, [sp, #0x4c]
700a3ffc: e007         	b	0x700a400e <Udma_chDisableRxChan+0xfe> @ imm = #0xe
700a3ffe: f44f 707a    	mov.w	r0, #0x3e8
700a4002: f00d fa45    	bl	0x700b1490 <ClockP_usleep> @ imm = #0xd48a
700a4006: 9812         	ldr	r0, [sp, #0x48]
700a4008: 3001         	adds	r0, #0x1
700a400a: 9012         	str	r0, [sp, #0x48]
700a400c: e7ff         	b	0x700a400e <Udma_chDisableRxChan+0xfe> @ imm = #-0x2
700a400e: e7c3         	b	0x700a3f98 <Udma_chDisableRxChan+0x88> @ imm = #-0x7a
700a4010: 9813         	ldr	r0, [sp, #0x4c]
700a4012: 2800         	cmp	r0, #0x0
700a4014: f000 8091    	beq.w	0x700a413a <Udma_chDisableRxChan+0x22a> @ imm = #0x122
700a4018: e7ff         	b	0x700a401a <Udma_chDisableRxChan+0x10a> @ imm = #-0x2
700a401a: 9810         	ldr	r0, [sp, #0x40]
700a401c: 6800         	ldr	r0, [r0]
700a401e: 2801         	cmp	r0, #0x1
700a4020: d10e         	bne	0x700a4040 <Udma_chDisableRxChan+0x130> @ imm = #0x1c
700a4022: e7ff         	b	0x700a4024 <Udma_chDisableRxChan+0x114> @ imm = #-0x2
700a4024: 9a10         	ldr	r2, [sp, #0x40]
700a4026: f102 0008    	add.w	r0, r2, #0x8
700a402a: 9915         	ldr	r1, [sp, #0x54]
700a402c: 6f09         	ldr	r1, [r1, #0x70]
700a402e: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a4032: 4411         	add	r1, r2
700a4034: 2201         	movs	r2, #0x1
700a4036: 2300         	movs	r3, #0x0
700a4038: f00f fca2    	bl	0x700b3980 <CSL_bcdmaTeardownRxChan> @ imm = #0xf944
700a403c: 9013         	str	r0, [sp, #0x4c]
700a403e: e00f         	b	0x700a4060 <Udma_chDisableRxChan+0x150> @ imm = #0x1e
700a4040: 9810         	ldr	r0, [sp, #0x40]
700a4042: 6800         	ldr	r0, [r0]
700a4044: 2802         	cmp	r0, #0x2
700a4046: d10a         	bne	0x700a405e <Udma_chDisableRxChan+0x14e> @ imm = #0x14
700a4048: e7ff         	b	0x700a404a <Udma_chDisableRxChan+0x13a> @ imm = #-0x2
700a404a: 9810         	ldr	r0, [sp, #0x40]
700a404c: 3054         	adds	r0, #0x54
700a404e: 9915         	ldr	r1, [sp, #0x54]
700a4050: 6f09         	ldr	r1, [r1, #0x70]
700a4052: 2201         	movs	r2, #0x1
700a4054: 2300         	movs	r3, #0x0
700a4056: f010 fa53    	bl	0x700b4500 <CSL_pktdmaTeardownRxChan> @ imm = #0x104a6
700a405a: 9013         	str	r0, [sp, #0x4c]
700a405c: e7ff         	b	0x700a405e <Udma_chDisableRxChan+0x14e> @ imm = #-0x2
700a405e: e7ff         	b	0x700a4060 <Udma_chDisableRxChan+0x150> @ imm = #-0x2
700a4060: 9813         	ldr	r0, [sp, #0x4c]
700a4062: b108         	cbz	r0, 0x700a4068 <Udma_chDisableRxChan+0x158> @ imm = #0x2
700a4064: e7ff         	b	0x700a4066 <Udma_chDisableRxChan+0x156> @ imm = #-0x2
700a4066: e7ff         	b	0x700a4068 <Udma_chDisableRxChan+0x158> @ imm = #-0x2
700a4068: 2000         	movs	r0, #0x0
700a406a: 9012         	str	r0, [sp, #0x48]
700a406c: e7ff         	b	0x700a406e <Udma_chDisableRxChan+0x15e> @ imm = #-0x2
700a406e: 9813         	ldr	r0, [sp, #0x4c]
700a4070: 2800         	cmp	r0, #0x0
700a4072: d161         	bne	0x700a4138 <Udma_chDisableRxChan+0x228> @ imm = #0xc2
700a4074: e7ff         	b	0x700a4076 <Udma_chDisableRxChan+0x166> @ imm = #-0x2
700a4076: 9810         	ldr	r0, [sp, #0x40]
700a4078: 6800         	ldr	r0, [r0]
700a407a: 2801         	cmp	r0, #0x1
700a407c: d126         	bne	0x700a40cc <Udma_chDisableRxChan+0x1bc> @ imm = #0x4c
700a407e: e7ff         	b	0x700a4080 <Udma_chDisableRxChan+0x170> @ imm = #-0x2
700a4080: 9a10         	ldr	r2, [sp, #0x40]
700a4082: f102 0008    	add.w	r0, r2, #0x8
700a4086: 9915         	ldr	r1, [sp, #0x54]
700a4088: 6f09         	ldr	r1, [r1, #0x70]
700a408a: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a408e: 4411         	add	r1, r2
700a4090: aa0a         	add	r2, sp, #0x28
700a4092: f010 fc5d    	bl	0x700b4950 <CSL_bcdmaGetRxRT> @ imm = #0x108ba
700a4096: 9a10         	ldr	r2, [sp, #0x40]
700a4098: f102 0008    	add.w	r0, r2, #0x8
700a409c: 9915         	ldr	r1, [sp, #0x54]
700a409e: 6f09         	ldr	r1, [r1, #0x70]
700a40a0: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a40a4: 4411         	add	r1, r2
700a40a6: 9b02         	ldr	r3, [sp, #0x8]
700a40a8: 46ec         	mov	r12, sp
700a40aa: aa04         	add	r2, sp, #0x10
700a40ac: f8cc 2000    	str.w	r2, [r12]
700a40b0: 2201         	movs	r2, #0x1
700a40b2: f00f fd2d    	bl	0x700b3b10 <CSL_bcdmaGetChanPeerReg> @ imm = #0xfa5a
700a40b6: 9804         	ldr	r0, [sp, #0x10]
700a40b8: 0fc0         	lsrs	r0, r0, #0x1f
700a40ba: 9003         	str	r0, [sp, #0xc]
700a40bc: 980a         	ldr	r0, [sp, #0x28]
700a40be: b920         	cbnz	r0, 0x700a40ca <Udma_chDisableRxChan+0x1ba> @ imm = #0x8
700a40c0: e7ff         	b	0x700a40c2 <Udma_chDisableRxChan+0x1b2> @ imm = #-0x2
700a40c2: 9803         	ldr	r0, [sp, #0xc]
700a40c4: b908         	cbnz	r0, 0x700a40ca <Udma_chDisableRxChan+0x1ba> @ imm = #0x2
700a40c6: e7ff         	b	0x700a40c8 <Udma_chDisableRxChan+0x1b8> @ imm = #-0x2
700a40c8: e036         	b	0x700a4138 <Udma_chDisableRxChan+0x228> @ imm = #0x6c
700a40ca: e023         	b	0x700a4114 <Udma_chDisableRxChan+0x204> @ imm = #0x46
700a40cc: 9810         	ldr	r0, [sp, #0x40]
700a40ce: 6800         	ldr	r0, [r0]
700a40d0: 2802         	cmp	r0, #0x2
700a40d2: d11e         	bne	0x700a4112 <Udma_chDisableRxChan+0x202> @ imm = #0x3c
700a40d4: e7ff         	b	0x700a40d6 <Udma_chDisableRxChan+0x1c6> @ imm = #-0x2
700a40d6: 9810         	ldr	r0, [sp, #0x40]
700a40d8: 3054         	adds	r0, #0x54
700a40da: 9915         	ldr	r1, [sp, #0x54]
700a40dc: 6f09         	ldr	r1, [r1, #0x70]
700a40de: aa05         	add	r2, sp, #0x14
700a40e0: f00f fb5e    	bl	0x700b37a0 <CSL_pktdmaGetRxRT> @ imm = #0xf6bc
700a40e4: 9810         	ldr	r0, [sp, #0x40]
700a40e6: 3054         	adds	r0, #0x54
700a40e8: 9915         	ldr	r1, [sp, #0x54]
700a40ea: 6f09         	ldr	r1, [r1, #0x70]
700a40ec: 9b02         	ldr	r3, [sp, #0x8]
700a40ee: 46ec         	mov	r12, sp
700a40f0: aa04         	add	r2, sp, #0x10
700a40f2: f8cc 2000    	str.w	r2, [r12]
700a40f6: 2201         	movs	r2, #0x1
700a40f8: f010 fb22    	bl	0x700b4740 <CSL_pktdmaGetChanPeerReg> @ imm = #0x10644
700a40fc: 9804         	ldr	r0, [sp, #0x10]
700a40fe: 0fc0         	lsrs	r0, r0, #0x1f
700a4100: 9003         	str	r0, [sp, #0xc]
700a4102: 9805         	ldr	r0, [sp, #0x14]
700a4104: b920         	cbnz	r0, 0x700a4110 <Udma_chDisableRxChan+0x200> @ imm = #0x8
700a4106: e7ff         	b	0x700a4108 <Udma_chDisableRxChan+0x1f8> @ imm = #-0x2
700a4108: 9803         	ldr	r0, [sp, #0xc]
700a410a: b908         	cbnz	r0, 0x700a4110 <Udma_chDisableRxChan+0x200> @ imm = #0x2
700a410c: e7ff         	b	0x700a410e <Udma_chDisableRxChan+0x1fe> @ imm = #-0x2
700a410e: e013         	b	0x700a4138 <Udma_chDisableRxChan+0x228> @ imm = #0x26
700a4110: e7ff         	b	0x700a4112 <Udma_chDisableRxChan+0x202> @ imm = #-0x2
700a4112: e7ff         	b	0x700a4114 <Udma_chDisableRxChan+0x204> @ imm = #-0x2
700a4114: 9812         	ldr	r0, [sp, #0x48]
700a4116: 9914         	ldr	r1, [sp, #0x50]
700a4118: 4288         	cmp	r0, r1
700a411a: d904         	bls	0x700a4126 <Udma_chDisableRxChan+0x216> @ imm = #0x8
700a411c: e7ff         	b	0x700a411e <Udma_chDisableRxChan+0x20e> @ imm = #-0x2
700a411e: f06f 0003    	mvn	r0, #0x3
700a4122: 9013         	str	r0, [sp, #0x4c]
700a4124: e007         	b	0x700a4136 <Udma_chDisableRxChan+0x226> @ imm = #0xe
700a4126: f44f 707a    	mov.w	r0, #0x3e8
700a412a: f00d f9b1    	bl	0x700b1490 <ClockP_usleep> @ imm = #0xd362
700a412e: 9812         	ldr	r0, [sp, #0x48]
700a4130: 3001         	adds	r0, #0x1
700a4132: 9012         	str	r0, [sp, #0x48]
700a4134: e7ff         	b	0x700a4136 <Udma_chDisableRxChan+0x226> @ imm = #-0x2
700a4136: e79a         	b	0x700a406e <Udma_chDisableRxChan+0x15e> @ imm = #-0xcc
700a4138: e7ff         	b	0x700a413a <Udma_chDisableRxChan+0x22a> @ imm = #-0x2
700a413a: 9813         	ldr	r0, [sp, #0x4c]
700a413c: 2800         	cmp	r0, #0x0
700a413e: d148         	bne	0x700a41d2 <Udma_chDisableRxChan+0x2c2> @ imm = #0x90
700a4140: e7ff         	b	0x700a4142 <Udma_chDisableRxChan+0x232> @ imm = #-0x2
700a4142: 9810         	ldr	r0, [sp, #0x40]
700a4144: 6800         	ldr	r0, [r0]
700a4146: 2801         	cmp	r0, #0x1
700a4148: d122         	bne	0x700a4190 <Udma_chDisableRxChan+0x280> @ imm = #0x44
700a414a: e7ff         	b	0x700a414c <Udma_chDisableRxChan+0x23c> @ imm = #-0x2
700a414c: 2000         	movs	r0, #0x0
700a414e: 900b         	str	r0, [sp, #0x2c]
700a4150: 9804         	ldr	r0, [sp, #0x10]
700a4152: f020 4080    	bic	r0, r0, #0x40000000
700a4156: 9004         	str	r0, [sp, #0x10]
700a4158: 9a10         	ldr	r2, [sp, #0x40]
700a415a: f102 0008    	add.w	r0, r2, #0x8
700a415e: 9915         	ldr	r1, [sp, #0x54]
700a4160: 6f09         	ldr	r1, [r1, #0x70]
700a4162: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a4166: 4411         	add	r1, r2
700a4168: aa0a         	add	r2, sp, #0x28
700a416a: f010 fc21    	bl	0x700b49b0 <CSL_bcdmaSetRxRT> @ imm = #0x10842
700a416e: 9a10         	ldr	r2, [sp, #0x40]
700a4170: f102 0008    	add.w	r0, r2, #0x8
700a4174: 9915         	ldr	r1, [sp, #0x54]
700a4176: 6f09         	ldr	r1, [r1, #0x70]
700a4178: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a417c: 4411         	add	r1, r2
700a417e: 9b02         	ldr	r3, [sp, #0x8]
700a4180: 46ec         	mov	r12, sp
700a4182: aa04         	add	r2, sp, #0x10
700a4184: f8cc 2000    	str.w	r2, [r12]
700a4188: 2201         	movs	r2, #0x1
700a418a: f00f ff39    	bl	0x700b4000 <CSL_bcdmaSetChanPeerReg> @ imm = #0xfe72
700a418e: e01f         	b	0x700a41d0 <Udma_chDisableRxChan+0x2c0> @ imm = #0x3e
700a4190: 9810         	ldr	r0, [sp, #0x40]
700a4192: 6800         	ldr	r0, [r0]
700a4194: 2802         	cmp	r0, #0x2
700a4196: d11a         	bne	0x700a41ce <Udma_chDisableRxChan+0x2be> @ imm = #0x34
700a4198: e7ff         	b	0x700a419a <Udma_chDisableRxChan+0x28a> @ imm = #-0x2
700a419a: 2000         	movs	r0, #0x0
700a419c: 9006         	str	r0, [sp, #0x18]
700a419e: 9804         	ldr	r0, [sp, #0x10]
700a41a0: f020 4080    	bic	r0, r0, #0x40000000
700a41a4: 9004         	str	r0, [sp, #0x10]
700a41a6: 9810         	ldr	r0, [sp, #0x40]
700a41a8: 3054         	adds	r0, #0x54
700a41aa: 9915         	ldr	r1, [sp, #0x54]
700a41ac: 6f09         	ldr	r1, [r1, #0x70]
700a41ae: aa05         	add	r2, sp, #0x14
700a41b0: f00f ff66    	bl	0x700b4080 <CSL_pktdmaSetRxRT> @ imm = #0xfecc
700a41b4: 9810         	ldr	r0, [sp, #0x40]
700a41b6: 3054         	adds	r0, #0x54
700a41b8: 9915         	ldr	r1, [sp, #0x54]
700a41ba: 6f09         	ldr	r1, [r1, #0x70]
700a41bc: 9b02         	ldr	r3, [sp, #0x8]
700a41be: 46ec         	mov	r12, sp
700a41c0: aa04         	add	r2, sp, #0x10
700a41c2: f8cc 2000    	str.w	r2, [r12]
700a41c6: 2201         	movs	r2, #0x1
700a41c8: f010 fad2    	bl	0x700b4770 <CSL_pktdmaSetChanPeerReg> @ imm = #0x105a4
700a41cc: e7ff         	b	0x700a41ce <Udma_chDisableRxChan+0x2be> @ imm = #-0x2
700a41ce: e7ff         	b	0x700a41d0 <Udma_chDisableRxChan+0x2c0> @ imm = #-0x2
700a41d0: e7ff         	b	0x700a41d2 <Udma_chDisableRxChan+0x2c2> @ imm = #-0x2
700a41d2: 9813         	ldr	r0, [sp, #0x4c]
700a41d4: b016         	add	sp, #0x58
700a41d6: bd80         	pop	{r7, pc}
		...

700a41e0 <CSL_bcdmaChanOpCfgChan>:
700a41e0: b580         	push	{r7, lr}
700a41e2: b08a         	sub	sp, #0x28
700a41e4: 9009         	str	r0, [sp, #0x24]
700a41e6: 9108         	str	r1, [sp, #0x20]
700a41e8: 9207         	str	r2, [sp, #0x1c]
700a41ea: 9306         	str	r3, [sp, #0x18]
700a41ec: 2000         	movs	r0, #0x0
700a41ee: 9005         	str	r0, [sp, #0x14]
700a41f0: 9806         	ldr	r0, [sp, #0x18]
700a41f2: b920         	cbnz	r0, 0x700a41fe <CSL_bcdmaChanOpCfgChan+0x1e> @ imm = #0x8
700a41f4: e7ff         	b	0x700a41f6 <CSL_bcdmaChanOpCfgChan+0x16> @ imm = #-0x2
700a41f6: f06f 0001    	mvn	r0, #0x1
700a41fa: 9005         	str	r0, [sp, #0x14]
700a41fc: e137         	b	0x700a446e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #0x26e
700a41fe: 9808         	ldr	r0, [sp, #0x20]
700a4200: 9000         	str	r0, [sp]
700a4202: b148         	cbz	r0, 0x700a4218 <CSL_bcdmaChanOpCfgChan+0x38> @ imm = #0x12
700a4204: e7ff         	b	0x700a4206 <CSL_bcdmaChanOpCfgChan+0x26> @ imm = #-0x2
700a4206: 9800         	ldr	r0, [sp]
700a4208: 2801         	cmp	r0, #0x1
700a420a: d057         	beq	0x700a42bc <CSL_bcdmaChanOpCfgChan+0xdc> @ imm = #0xae
700a420c: e7ff         	b	0x700a420e <CSL_bcdmaChanOpCfgChan+0x2e> @ imm = #-0x2
700a420e: 9800         	ldr	r0, [sp]
700a4210: 2802         	cmp	r0, #0x2
700a4212: f000 80c1    	beq.w	0x700a4398 <CSL_bcdmaChanOpCfgChan+0x1b8> @ imm = #0x182
700a4216: e125         	b	0x700a4464 <CSL_bcdmaChanOpCfgChan+0x284> @ imm = #0x24a
700a4218: 9806         	ldr	r0, [sp, #0x18]
700a421a: 9003         	str	r0, [sp, #0xc]
700a421c: 9803         	ldr	r0, [sp, #0xc]
700a421e: 6c40         	ldr	r0, [r0, #0x44]
700a4220: 2802         	cmp	r0, #0x2
700a4222: d80a         	bhi	0x700a423a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0x14
700a4224: e7ff         	b	0x700a4226 <CSL_bcdmaChanOpCfgChan+0x46> @ imm = #-0x2
700a4226: 9803         	ldr	r0, [sp, #0xc]
700a4228: 6a00         	ldr	r0, [r0, #0x20]
700a422a: 2807         	cmp	r0, #0x7
700a422c: d805         	bhi	0x700a423a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0xa
700a422e: e7ff         	b	0x700a4230 <CSL_bcdmaChanOpCfgChan+0x50> @ imm = #-0x2
700a4230: 9803         	ldr	r0, [sp, #0xc]
700a4232: 6ac0         	ldr	r0, [r0, #0x2c]
700a4234: 2804         	cmp	r0, #0x4
700a4236: d304         	blo	0x700a4242 <CSL_bcdmaChanOpCfgChan+0x62> @ imm = #0x8
700a4238: e7ff         	b	0x700a423a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #-0x2
700a423a: f06f 0002    	mvn	r0, #0x2
700a423e: 9005         	str	r0, [sp, #0x14]
700a4240: e03b         	b	0x700a42ba <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #0x76
700a4242: 9809         	ldr	r0, [sp, #0x24]
700a4244: 6840         	ldr	r0, [r0, #0x4]
700a4246: 9907         	ldr	r1, [sp, #0x1c]
700a4248: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a424c: f011 faf8    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x115f0
700a4250: 9004         	str	r0, [sp, #0x10]
700a4252: 9804         	ldr	r0, [sp, #0x10]
700a4254: f020 4000    	bic	r0, r0, #0x80000000
700a4258: 9903         	ldr	r1, [sp, #0xc]
700a425a: 6809         	ldr	r1, [r1]
700a425c: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a4260: 9004         	str	r0, [sp, #0x10]
700a4262: 9804         	ldr	r0, [sp, #0x10]
700a4264: 9903         	ldr	r1, [sp, #0xc]
700a4266: 6c49         	ldr	r1, [r1, #0x44]
700a4268: f361 208b    	bfi	r0, r1, #10, #2
700a426c: 9004         	str	r0, [sp, #0x10]
700a426e: 9809         	ldr	r0, [sp, #0x24]
700a4270: 6840         	ldr	r0, [r0, #0x4]
700a4272: 9907         	ldr	r1, [sp, #0x1c]
700a4274: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4278: 9904         	ldr	r1, [sp, #0x10]
700a427a: f011 fa61    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x114c2
700a427e: 9803         	ldr	r0, [sp, #0xc]
700a4280: 6a01         	ldr	r1, [r0, #0x20]
700a4282: 6a80         	ldr	r0, [r0, #0x28]
700a4284: f000 000f    	and	r0, r0, #0xf
700a4288: f361 701e    	bfi	r0, r1, #28, #3
700a428c: 9004         	str	r0, [sp, #0x10]
700a428e: 9809         	ldr	r0, [sp, #0x24]
700a4290: 6840         	ldr	r0, [r0, #0x4]
700a4292: 9907         	ldr	r1, [sp, #0x1c]
700a4294: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4298: 3064         	adds	r0, #0x64
700a429a: 9904         	ldr	r1, [sp, #0x10]
700a429c: f011 fa50    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x114a0
700a42a0: 9809         	ldr	r0, [sp, #0x24]
700a42a2: 6840         	ldr	r0, [r0, #0x4]
700a42a4: 9907         	ldr	r1, [sp, #0x1c]
700a42a6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a42aa: 3080         	adds	r0, #0x80
700a42ac: 9903         	ldr	r1, [sp, #0xc]
700a42ae: 6ac9         	ldr	r1, [r1, #0x2c]
700a42b0: f001 0103    	and	r1, r1, #0x3
700a42b4: f011 fa44    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x11488
700a42b8: e7ff         	b	0x700a42ba <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #-0x2
700a42ba: e0d7         	b	0x700a446c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x1ae
700a42bc: 9806         	ldr	r0, [sp, #0x18]
700a42be: 9002         	str	r0, [sp, #0x8]
700a42c0: 9802         	ldr	r0, [sp, #0x8]
700a42c2: 6c40         	ldr	r0, [r0, #0x44]
700a42c4: 2801         	cmp	r0, #0x1
700a42c6: d80a         	bhi	0x700a42de <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0x14
700a42c8: e7ff         	b	0x700a42ca <CSL_bcdmaChanOpCfgChan+0xea> @ imm = #-0x2
700a42ca: 9802         	ldr	r0, [sp, #0x8]
700a42cc: 6a00         	ldr	r0, [r0, #0x20]
700a42ce: 2807         	cmp	r0, #0x7
700a42d0: d805         	bhi	0x700a42de <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0xa
700a42d2: e7ff         	b	0x700a42d4 <CSL_bcdmaChanOpCfgChan+0xf4> @ imm = #-0x2
700a42d4: 9802         	ldr	r0, [sp, #0x8]
700a42d6: 6ac0         	ldr	r0, [r0, #0x2c]
700a42d8: 2804         	cmp	r0, #0x4
700a42da: d304         	blo	0x700a42e6 <CSL_bcdmaChanOpCfgChan+0x106> @ imm = #0x8
700a42dc: e7ff         	b	0x700a42de <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #-0x2
700a42de: f06f 0002    	mvn	r0, #0x2
700a42e2: 9005         	str	r0, [sp, #0x14]
700a42e4: e057         	b	0x700a4396 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #0xae
700a42e6: 9809         	ldr	r0, [sp, #0x24]
700a42e8: 68c0         	ldr	r0, [r0, #0xc]
700a42ea: 9907         	ldr	r1, [sp, #0x1c]
700a42ec: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a42f0: f011 faa6    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x1154c
700a42f4: 9004         	str	r0, [sp, #0x10]
700a42f6: 9804         	ldr	r0, [sp, #0x10]
700a42f8: f020 4000    	bic	r0, r0, #0x80000000
700a42fc: 9902         	ldr	r1, [sp, #0x8]
700a42fe: 6809         	ldr	r1, [r1]
700a4300: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a4304: 9004         	str	r0, [sp, #0x10]
700a4306: 9804         	ldr	r0, [sp, #0x10]
700a4308: 9902         	ldr	r1, [sp, #0x8]
700a430a: 6c49         	ldr	r1, [r1, #0x44]
700a430c: f361 208b    	bfi	r0, r1, #10, #2
700a4310: 9004         	str	r0, [sp, #0x10]
700a4312: 9804         	ldr	r0, [sp, #0x10]
700a4314: 9902         	ldr	r1, [sp, #0x8]
700a4316: 6c09         	ldr	r1, [r1, #0x40]
700a4318: f361 2049    	bfi	r0, r1, #9, #1
700a431c: 9004         	str	r0, [sp, #0x10]
700a431e: 9804         	ldr	r0, [sp, #0x10]
700a4320: f420 7080    	bic	r0, r0, #0x100
700a4324: 9902         	ldr	r1, [sp, #0x8]
700a4326: f891 103c    	ldrb.w	r1, [r1, #0x3c]
700a432a: f001 0101    	and	r1, r1, #0x1
700a432e: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700a4332: 9004         	str	r0, [sp, #0x10]
700a4334: 9809         	ldr	r0, [sp, #0x24]
700a4336: 68c0         	ldr	r0, [r0, #0xc]
700a4338: 9907         	ldr	r1, [sp, #0x1c]
700a433a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a433e: 9904         	ldr	r1, [sp, #0x10]
700a4340: f011 f9fe    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x113fc
700a4344: 9802         	ldr	r0, [sp, #0x8]
700a4346: 6a01         	ldr	r1, [r0, #0x20]
700a4348: 6a80         	ldr	r0, [r0, #0x28]
700a434a: f000 000f    	and	r0, r0, #0xf
700a434e: f361 701e    	bfi	r0, r1, #28, #3
700a4352: 9004         	str	r0, [sp, #0x10]
700a4354: 9809         	ldr	r0, [sp, #0x24]
700a4356: 68c0         	ldr	r0, [r0, #0xc]
700a4358: 9907         	ldr	r1, [sp, #0x1c]
700a435a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a435e: 3064         	adds	r0, #0x64
700a4360: 9904         	ldr	r1, [sp, #0x10]
700a4362: f011 f9ed    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x113da
700a4366: 9809         	ldr	r0, [sp, #0x24]
700a4368: 68c0         	ldr	r0, [r0, #0xc]
700a436a: 9907         	ldr	r1, [sp, #0x1c]
700a436c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4370: 3068         	adds	r0, #0x68
700a4372: 9902         	ldr	r1, [sp, #0x8]
700a4374: f8b1 1048    	ldrh.w	r1, [r1, #0x48]
700a4378: f011 f9e2    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x113c4
700a437c: 9809         	ldr	r0, [sp, #0x24]
700a437e: 68c0         	ldr	r0, [r0, #0xc]
700a4380: 9907         	ldr	r1, [sp, #0x1c]
700a4382: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4386: 3080         	adds	r0, #0x80
700a4388: 9902         	ldr	r1, [sp, #0x8]
700a438a: 6ac9         	ldr	r1, [r1, #0x2c]
700a438c: f001 0103    	and	r1, r1, #0x3
700a4390: f011 f9d6    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x113ac
700a4394: e7ff         	b	0x700a4396 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #-0x2
700a4396: e069         	b	0x700a446c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0xd2
700a4398: 9806         	ldr	r0, [sp, #0x18]
700a439a: 9001         	str	r0, [sp, #0x4]
700a439c: 9801         	ldr	r0, [sp, #0x4]
700a439e: 6bc0         	ldr	r0, [r0, #0x3c]
700a43a0: 2801         	cmp	r0, #0x1
700a43a2: d80a         	bhi	0x700a43ba <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0x14
700a43a4: e7ff         	b	0x700a43a6 <CSL_bcdmaChanOpCfgChan+0x1c6> @ imm = #-0x2
700a43a6: 9801         	ldr	r0, [sp, #0x4]
700a43a8: 6980         	ldr	r0, [r0, #0x18]
700a43aa: 2807         	cmp	r0, #0x7
700a43ac: d805         	bhi	0x700a43ba <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0xa
700a43ae: e7ff         	b	0x700a43b0 <CSL_bcdmaChanOpCfgChan+0x1d0> @ imm = #-0x2
700a43b0: 9801         	ldr	r0, [sp, #0x4]
700a43b2: 6b80         	ldr	r0, [r0, #0x38]
700a43b4: 2804         	cmp	r0, #0x4
700a43b6: d304         	blo	0x700a43c2 <CSL_bcdmaChanOpCfgChan+0x1e2> @ imm = #0x8
700a43b8: e7ff         	b	0x700a43ba <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #-0x2
700a43ba: f06f 0002    	mvn	r0, #0x2
700a43be: 9005         	str	r0, [sp, #0x14]
700a43c0: e04f         	b	0x700a4462 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #0x9e
700a43c2: 9809         	ldr	r0, [sp, #0x24]
700a43c4: 6940         	ldr	r0, [r0, #0x14]
700a43c6: 9907         	ldr	r1, [sp, #0x1c]
700a43c8: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a43cc: f011 fa38    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x11470
700a43d0: 9004         	str	r0, [sp, #0x10]
700a43d2: 9804         	ldr	r0, [sp, #0x10]
700a43d4: f020 4000    	bic	r0, r0, #0x80000000
700a43d8: 9901         	ldr	r1, [sp, #0x4]
700a43da: 6809         	ldr	r1, [r1]
700a43dc: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a43e0: 9004         	str	r0, [sp, #0x10]
700a43e2: 9804         	ldr	r0, [sp, #0x10]
700a43e4: 9901         	ldr	r1, [sp, #0x4]
700a43e6: 6bc9         	ldr	r1, [r1, #0x3c]
700a43e8: f361 208b    	bfi	r0, r1, #10, #2
700a43ec: 9004         	str	r0, [sp, #0x10]
700a43ee: 9804         	ldr	r0, [sp, #0x10]
700a43f0: f420 4080    	bic	r0, r0, #0x4000
700a43f4: 9901         	ldr	r1, [sp, #0x4]
700a43f6: f891 1035    	ldrb.w	r1, [r1, #0x35]
700a43fa: f361 308e    	bfi	r0, r1, #14, #1
700a43fe: 9004         	str	r0, [sp, #0x10]
700a4400: 9809         	ldr	r0, [sp, #0x24]
700a4402: 6940         	ldr	r0, [r0, #0x14]
700a4404: 9907         	ldr	r1, [sp, #0x1c]
700a4406: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a440a: 9904         	ldr	r1, [sp, #0x10]
700a440c: f011 f998    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x11330
700a4410: 9801         	ldr	r0, [sp, #0x4]
700a4412: 6981         	ldr	r1, [r0, #0x18]
700a4414: 6a00         	ldr	r0, [r0, #0x20]
700a4416: f000 000f    	and	r0, r0, #0xf
700a441a: f361 701e    	bfi	r0, r1, #28, #3
700a441e: 9004         	str	r0, [sp, #0x10]
700a4420: 9809         	ldr	r0, [sp, #0x24]
700a4422: 6940         	ldr	r0, [r0, #0x14]
700a4424: 9907         	ldr	r1, [sp, #0x1c]
700a4426: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a442a: 3064         	adds	r0, #0x64
700a442c: 9904         	ldr	r1, [sp, #0x10]
700a442e: f011 f987    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x1130e
700a4432: 9809         	ldr	r0, [sp, #0x24]
700a4434: 6940         	ldr	r0, [r0, #0x14]
700a4436: 9907         	ldr	r1, [sp, #0x1c]
700a4438: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a443c: 3068         	adds	r0, #0x68
700a443e: 9901         	ldr	r1, [sp, #0x4]
700a4440: f8b1 1040    	ldrh.w	r1, [r1, #0x40]
700a4444: f011 f97c    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x112f8
700a4448: 9809         	ldr	r0, [sp, #0x24]
700a444a: 6940         	ldr	r0, [r0, #0x14]
700a444c: 9907         	ldr	r1, [sp, #0x1c]
700a444e: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a4452: 3080         	adds	r0, #0x80
700a4454: 9901         	ldr	r1, [sp, #0x4]
700a4456: 6b89         	ldr	r1, [r1, #0x38]
700a4458: f001 0103    	and	r1, r1, #0x3
700a445c: f011 f970    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x112e0
700a4460: e7ff         	b	0x700a4462 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #-0x2
700a4462: e003         	b	0x700a446c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x6
700a4464: f06f 0001    	mvn	r0, #0x1
700a4468: 9005         	str	r0, [sp, #0x14]
700a446a: e7ff         	b	0x700a446c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #-0x2
700a446c: e7ff         	b	0x700a446e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #-0x2
700a446e: 9805         	ldr	r0, [sp, #0x14]
700a4470: b00a         	add	sp, #0x28
700a4472: bd80         	pop	{r7, pc}
		...

700a4480 <TimerP_setup>:
700a4480: b510         	push	{r4, lr}
700a4482: b096         	sub	sp, #0x58
700a4484: 9015         	str	r0, [sp, #0x54]
700a4486: 9114         	str	r1, [sp, #0x50]
700a4488: 9815         	ldr	r0, [sp, #0x54]
700a448a: 2800         	cmp	r0, #0x0
700a448c: bf18         	it	ne
700a448e: 2001         	movne	r0, #0x1
700a4490: f647 61c2    	movw	r1, #0x7ec2
700a4494: f2c7 010b    	movt	r1, #0x700b
700a4498: 466a         	mov	r2, sp
700a449a: 6011         	str	r1, [r2]
700a449c: f247 715c    	movw	r1, #0x775c
700a44a0: f2c7 010b    	movt	r1, #0x700b
700a44a4: 9106         	str	r1, [sp, #0x18]
700a44a6: f647 62b5    	movw	r2, #0x7eb5
700a44aa: f2c7 020b    	movt	r2, #0x700b
700a44ae: 9207         	str	r2, [sp, #0x1c]
700a44b0: 2342         	movs	r3, #0x42
700a44b2: f00c fd6d    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xcada
700a44b6: 9906         	ldr	r1, [sp, #0x18]
700a44b8: 9a07         	ldr	r2, [sp, #0x1c]
700a44ba: 9814         	ldr	r0, [sp, #0x50]
700a44bc: 6800         	ldr	r0, [r0]
700a44be: 2800         	cmp	r0, #0x0
700a44c0: bf18         	it	ne
700a44c2: 2001         	movne	r0, #0x1
700a44c4: f647 33ce    	movw	r3, #0x7bce
700a44c8: f2c7 030b    	movt	r3, #0x700b
700a44cc: 46ec         	mov	r12, sp
700a44ce: f8cc 3000    	str.w	r3, [r12]
700a44d2: 2343         	movs	r3, #0x43
700a44d4: f00c fd5c    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xcab8
700a44d8: 9906         	ldr	r1, [sp, #0x18]
700a44da: 9a07         	ldr	r2, [sp, #0x1c]
700a44dc: 9814         	ldr	r0, [sp, #0x50]
700a44de: 6840         	ldr	r0, [r0, #0x4]
700a44e0: 2800         	cmp	r0, #0x0
700a44e2: bf18         	it	ne
700a44e4: 2001         	movne	r0, #0x1
700a44e6: f647 43c4    	movw	r3, #0x7cc4
700a44ea: f2c7 030b    	movt	r3, #0x700b
700a44ee: 46ec         	mov	r12, sp
700a44f0: f8cc 3000    	str.w	r3, [r12]
700a44f4: 2344         	movs	r3, #0x44
700a44f6: f00c fd4b    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xca96
700a44fa: 9814         	ldr	r0, [sp, #0x50]
700a44fc: 6881         	ldr	r1, [r0, #0x8]
700a44fe: 2001         	movs	r0, #0x1
700a4500: 9008         	str	r0, [sp, #0x20]
700a4502: b939         	cbnz	r1, 0x700a4514 <TimerP_setup+0x94> @ imm = #0xe
700a4504: e7ff         	b	0x700a4506 <TimerP_setup+0x86> @ imm = #-0x2
700a4506: 9814         	ldr	r0, [sp, #0x50]
700a4508: 68c0         	ldr	r0, [r0, #0xc]
700a450a: 2800         	cmp	r0, #0x0
700a450c: bf18         	it	ne
700a450e: 2001         	movne	r0, #0x1
700a4510: 9008         	str	r0, [sp, #0x20]
700a4512: e7ff         	b	0x700a4514 <TimerP_setup+0x94> @ imm = #-0x2
700a4514: 9808         	ldr	r0, [sp, #0x20]
700a4516: f000 0001    	and	r0, r0, #0x1
700a451a: f647 0100    	movw	r1, #0x7800
700a451e: f2c7 010b    	movt	r1, #0x700b
700a4522: 466a         	mov	r2, sp
700a4524: 6011         	str	r1, [r2]
700a4526: f247 715c    	movw	r1, #0x775c
700a452a: f2c7 010b    	movt	r1, #0x700b
700a452e: 9103         	str	r1, [sp, #0xc]
700a4530: f647 62b5    	movw	r2, #0x7eb5
700a4534: f2c7 020b    	movt	r2, #0x700b
700a4538: 9204         	str	r2, [sp, #0x10]
700a453a: 2345         	movs	r3, #0x45
700a453c: f00c fd28    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xca50
700a4540: 9903         	ldr	r1, [sp, #0xc]
700a4542: 9a04         	ldr	r2, [sp, #0x10]
700a4544: 9814         	ldr	r0, [sp, #0x50]
700a4546: 6803         	ldr	r3, [r0]
700a4548: 2000         	movs	r0, #0x0
700a454a: 9005         	str	r0, [sp, #0x14]
700a454c: f5b3 7f80    	cmp.w	r3, #0x100
700a4550: bf98         	it	ls
700a4552: 2001         	movls	r0, #0x1
700a4554: f647 3354    	movw	r3, #0x7b54
700a4558: f2c7 030b    	movt	r3, #0x700b
700a455c: 46ec         	mov	r12, sp
700a455e: f8cc 3000    	str.w	r3, [r12]
700a4562: 2347         	movs	r3, #0x47
700a4564: f00c fd14    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xca28
700a4568: 9903         	ldr	r1, [sp, #0xc]
700a456a: 9a04         	ldr	r2, [sp, #0x10]
700a456c: 9814         	ldr	r0, [sp, #0x50]
700a456e: 6803         	ldr	r3, [r0]
700a4570: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700a4574: fbbc f0f3    	udiv	r0, r12, r3
700a4578: fb00 c013    	mls	r0, r0, r3, r12
700a457c: fab0 f080    	clz	r0, r0
700a4580: 0940         	lsrs	r0, r0, #0x5
700a4582: f647 03e7    	movw	r3, #0x78e7
700a4586: f2c7 030b    	movt	r3, #0x700b
700a458a: 46ec         	mov	r12, sp
700a458c: f8cc 3000    	str.w	r3, [r12]
700a4590: 2349         	movs	r3, #0x49
700a4592: f00c fcfd    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xc9fa
700a4596: 9815         	ldr	r0, [sp, #0x54]
700a4598: f010 ff2a    	bl	0x700b53f0 <TimerP_stop> @ imm = #0x10e54
700a459c: 9815         	ldr	r0, [sp, #0x54]
700a459e: f010 fa4f    	bl	0x700b4a40 <TimerP_clearOverflowInt> @ imm = #0x1049e
700a45a2: 9905         	ldr	r1, [sp, #0x14]
700a45a4: 9814         	ldr	r0, [sp, #0x50]
700a45a6: 68c0         	ldr	r0, [r0, #0xc]
700a45a8: 910f         	str	r1, [sp, #0x3c]
700a45aa: 900e         	str	r0, [sp, #0x38]
700a45ac: 980e         	ldr	r0, [sp, #0x38]
700a45ae: 990f         	ldr	r1, [sp, #0x3c]
700a45b0: 4308         	orrs	r0, r1
700a45b2: b948         	cbnz	r0, 0x700a45c8 <TimerP_setup+0x148> @ imm = #0x12
700a45b4: e7ff         	b	0x700a45b6 <TimerP_setup+0x136> @ imm = #-0x2
700a45b6: 9814         	ldr	r0, [sp, #0x50]
700a45b8: 6880         	ldr	r0, [r0, #0x8]
700a45ba: f44f 717a    	mov.w	r1, #0x3e8
700a45be: fba0 0101    	umull	r0, r1, r0, r1
700a45c2: 910f         	str	r1, [sp, #0x3c]
700a45c4: 900e         	str	r0, [sp, #0x38]
700a45c6: e7ff         	b	0x700a45c8 <TimerP_setup+0x148> @ imm = #-0x2
700a45c8: 9814         	ldr	r0, [sp, #0x50]
700a45ca: 6802         	ldr	r2, [r0]
700a45cc: 6840         	ldr	r0, [r0, #0x4]
700a45ce: 2300         	movs	r3, #0x0
700a45d0: 9302         	str	r3, [sp, #0x8]
700a45d2: 4619         	mov	r1, r3
700a45d4: f010 ec6e    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0x108dc
700a45d8: 9b02         	ldr	r3, [sp, #0x8]
700a45da: 910d         	str	r1, [sp, #0x34]
700a45dc: 900c         	str	r0, [sp, #0x30]
700a45de: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a45e2: 990d         	ldr	r1, [sp, #0x34]
700a45e4: 9a0e         	ldr	r2, [sp, #0x38]
700a45e6: f8dd e03c    	ldr.w	lr, [sp, #0x3c]
700a45ea: fbac 0402    	umull	r0, r4, r12, r2
700a45ee: fb0c 4c0e    	mla	r12, r12, lr, r4
700a45f2: fb01 c102    	mla	r1, r1, r2, r12
700a45f6: f64c 2200    	movw	r2, #0xca00
700a45fa: f6c3 329a    	movt	r2, #0x3b9a
700a45fe: f010 ec5a    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0x108b4
700a4602: 4602         	mov	r2, r0
700a4604: 9802         	ldr	r0, [sp, #0x8]
700a4606: 9201         	str	r2, [sp, #0x4]
700a4608: 460a         	mov	r2, r1
700a460a: 9901         	ldr	r1, [sp, #0x4]
700a460c: 920b         	str	r2, [sp, #0x2c]
700a460e: 910a         	str	r1, [sp, #0x28]
700a4610: 9a0a         	ldr	r2, [sp, #0x28]
700a4612: 990b         	ldr	r1, [sp, #0x2c]
700a4614: f1b2 32ff    	subs.w	r2, r2, #0xffffffff
700a4618: f171 0100    	sbcs	r1, r1, #0x0
700a461c: bf38         	it	lo
700a461e: 2001         	movlo	r0, #0x1
700a4620: f647 41aa    	movw	r1, #0x7caa
700a4624: f2c7 010b    	movt	r1, #0x700b
700a4628: 466a         	mov	r2, sp
700a462a: 6011         	str	r1, [r2]
700a462c: f247 715c    	movw	r1, #0x775c
700a4630: f2c7 010b    	movt	r1, #0x700b
700a4634: f647 62b5    	movw	r2, #0x7eb5
700a4638: f2c7 020b    	movt	r2, #0x700b
700a463c: 2359         	movs	r3, #0x59
700a463e: f00c fca7    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xc94e
700a4642: 9802         	ldr	r0, [sp, #0x8]
700a4644: 990a         	ldr	r1, [sp, #0x28]
700a4646: 4249         	rsbs	r1, r1, #0
700a4648: 9111         	str	r1, [sp, #0x44]
700a464a: 9010         	str	r0, [sp, #0x40]
700a464c: 9012         	str	r0, [sp, #0x48]
700a464e: 9814         	ldr	r0, [sp, #0x50]
700a4650: 6800         	ldr	r0, [r0]
700a4652: 2802         	cmp	r0, #0x2
700a4654: d320         	blo	0x700a4698 <TimerP_setup+0x218> @ imm = #0x40
700a4656: e7ff         	b	0x700a4658 <TimerP_setup+0x1d8> @ imm = #-0x2
700a4658: 2008         	movs	r0, #0x8
700a465a: 9009         	str	r0, [sp, #0x24]
700a465c: e7ff         	b	0x700a465e <TimerP_setup+0x1de> @ imm = #-0x2
700a465e: 9809         	ldr	r0, [sp, #0x24]
700a4660: b168         	cbz	r0, 0x700a467e <TimerP_setup+0x1fe> @ imm = #0x1a
700a4662: e7ff         	b	0x700a4664 <TimerP_setup+0x1e4> @ imm = #-0x2
700a4664: 9814         	ldr	r0, [sp, #0x50]
700a4666: 6800         	ldr	r0, [r0]
700a4668: 9909         	ldr	r1, [sp, #0x24]
700a466a: 40c8         	lsrs	r0, r1
700a466c: 07c0         	lsls	r0, r0, #0x1f
700a466e: b108         	cbz	r0, 0x700a4674 <TimerP_setup+0x1f4> @ imm = #0x2
700a4670: e7ff         	b	0x700a4672 <TimerP_setup+0x1f2> @ imm = #-0x2
700a4672: e004         	b	0x700a467e <TimerP_setup+0x1fe> @ imm = #0x8
700a4674: e7ff         	b	0x700a4676 <TimerP_setup+0x1f6> @ imm = #-0x2
700a4676: 9809         	ldr	r0, [sp, #0x24]
700a4678: 3801         	subs	r0, #0x1
700a467a: 9009         	str	r0, [sp, #0x24]
700a467c: e7ef         	b	0x700a465e <TimerP_setup+0x1de> @ imm = #-0x22
700a467e: 9812         	ldr	r0, [sp, #0x48]
700a4680: f040 0020    	orr	r0, r0, #0x20
700a4684: 9012         	str	r0, [sp, #0x48]
700a4686: 9809         	ldr	r0, [sp, #0x24]
700a4688: 3801         	subs	r0, #0x1
700a468a: f000 0107    	and	r1, r0, #0x7
700a468e: 9812         	ldr	r0, [sp, #0x48]
700a4690: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a4694: 9012         	str	r0, [sp, #0x48]
700a4696: e7ff         	b	0x700a4698 <TimerP_setup+0x218> @ imm = #-0x2
700a4698: 9814         	ldr	r0, [sp, #0x50]
700a469a: 6900         	ldr	r0, [r0, #0x10]
700a469c: b938         	cbnz	r0, 0x700a46ae <TimerP_setup+0x22e> @ imm = #0xe
700a469e: e7ff         	b	0x700a46a0 <TimerP_setup+0x220> @ imm = #-0x2
700a46a0: 9812         	ldr	r0, [sp, #0x48]
700a46a2: f040 0002    	orr	r0, r0, #0x2
700a46a6: 9012         	str	r0, [sp, #0x48]
700a46a8: 9811         	ldr	r0, [sp, #0x44]
700a46aa: 9010         	str	r0, [sp, #0x40]
700a46ac: e7ff         	b	0x700a46ae <TimerP_setup+0x22e> @ imm = #-0x2
700a46ae: 9815         	ldr	r0, [sp, #0x54]
700a46b0: 3038         	adds	r0, #0x38
700a46b2: 9013         	str	r0, [sp, #0x4c]
700a46b4: 9812         	ldr	r0, [sp, #0x48]
700a46b6: 9913         	ldr	r1, [sp, #0x4c]
700a46b8: 6008         	str	r0, [r1]
700a46ba: 9815         	ldr	r0, [sp, #0x54]
700a46bc: 303c         	adds	r0, #0x3c
700a46be: 9013         	str	r0, [sp, #0x4c]
700a46c0: 9811         	ldr	r0, [sp, #0x44]
700a46c2: 9913         	ldr	r1, [sp, #0x4c]
700a46c4: 6008         	str	r0, [r1]
700a46c6: 9815         	ldr	r0, [sp, #0x54]
700a46c8: 3040         	adds	r0, #0x40
700a46ca: 9013         	str	r0, [sp, #0x4c]
700a46cc: 9810         	ldr	r0, [sp, #0x40]
700a46ce: 9913         	ldr	r1, [sp, #0x4c]
700a46d0: 6008         	str	r0, [r1]
700a46d2: 9814         	ldr	r0, [sp, #0x50]
700a46d4: 6940         	ldr	r0, [r0, #0x14]
700a46d6: b138         	cbz	r0, 0x700a46e8 <TimerP_setup+0x268> @ imm = #0xe
700a46d8: e7ff         	b	0x700a46da <TimerP_setup+0x25a> @ imm = #-0x2
700a46da: 9815         	ldr	r0, [sp, #0x54]
700a46dc: 302c         	adds	r0, #0x2c
700a46de: 9013         	str	r0, [sp, #0x4c]
700a46e0: 9913         	ldr	r1, [sp, #0x4c]
700a46e2: 2002         	movs	r0, #0x2
700a46e4: 6008         	str	r0, [r1]
700a46e6: e006         	b	0x700a46f6 <TimerP_setup+0x276> @ imm = #0xc
700a46e8: 9815         	ldr	r0, [sp, #0x54]
700a46ea: 3030         	adds	r0, #0x30
700a46ec: 9013         	str	r0, [sp, #0x4c]
700a46ee: 9913         	ldr	r1, [sp, #0x4c]
700a46f0: 2002         	movs	r0, #0x2
700a46f2: 6008         	str	r0, [r1]
700a46f4: e7ff         	b	0x700a46f6 <TimerP_setup+0x276> @ imm = #-0x2
700a46f6: b016         	add	sp, #0x58
700a46f8: bd10         	pop	{r4, pc}
700a46fa: 0000         	movs	r0, r0
700a46fc: 0000         	movs	r0, r0
700a46fe: 0000         	movs	r0, r0

700a4700 <_tx_timer_expiration_process>:
700a4700: b580         	push	{r7, lr}
700a4702: b08c         	sub	sp, #0x30
700a4704: 2000         	movs	r0, #0x0
700a4706: 9001         	str	r0, [sp, #0x4]
700a4708: f7fe ef9c    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x10c8
700a470c: 900b         	str	r0, [sp, #0x2c]
700a470e: f64a 207c    	movw	r0, #0xaa7c
700a4712: f2c7 0008    	movt	r0, #0x7008
700a4716: 6800         	ldr	r0, [r0]
700a4718: 2800         	cmp	r0, #0x0
700a471a: f040 8120    	bne.w	0x700a495e <_tx_timer_expiration_process+0x25e> @ imm = #0x240
700a471e: e7ff         	b	0x700a4720 <_tx_timer_expiration_process+0x20> @ imm = #-0x2
700a4720: f64a 2068    	movw	r0, #0xaa68
700a4724: f2c7 0008    	movt	r0, #0x7008
700a4728: 6800         	ldr	r0, [r0]
700a472a: 2800         	cmp	r0, #0x0
700a472c: f000 8116    	beq.w	0x700a495c <_tx_timer_expiration_process+0x25c> @ imm = #0x22c
700a4730: e7ff         	b	0x700a4732 <_tx_timer_expiration_process+0x32> @ imm = #-0x2
700a4732: f64a 217c    	movw	r1, #0xaa7c
700a4736: f2c7 0108    	movt	r1, #0x7008
700a473a: 2001         	movs	r0, #0x1
700a473c: 6008         	str	r0, [r1]
700a473e: e7ff         	b	0x700a4740 <_tx_timer_expiration_process+0x40> @ imm = #-0x2
700a4740: f64a 2064    	movw	r0, #0xaa64
700a4744: f2c7 0008    	movt	r0, #0x7008
700a4748: 6800         	ldr	r0, [r0]
700a474a: 6800         	ldr	r0, [r0]
700a474c: 900a         	str	r0, [sp, #0x28]
700a474e: 980a         	ldr	r0, [sp, #0x28]
700a4750: b120         	cbz	r0, 0x700a475c <_tx_timer_expiration_process+0x5c> @ imm = #0x8
700a4752: e7ff         	b	0x700a4754 <_tx_timer_expiration_process+0x54> @ imm = #-0x2
700a4754: 990a         	ldr	r1, [sp, #0x28]
700a4756: a80a         	add	r0, sp, #0x28
700a4758: 6188         	str	r0, [r1, #0x18]
700a475a: e7ff         	b	0x700a475c <_tx_timer_expiration_process+0x5c> @ imm = #-0x2
700a475c: f64a 2064    	movw	r0, #0xaa64
700a4760: f2c7 0008    	movt	r0, #0x7008
700a4764: 6802         	ldr	r2, [r0]
700a4766: 2100         	movs	r1, #0x0
700a4768: 6011         	str	r1, [r2]
700a476a: 6801         	ldr	r1, [r0]
700a476c: 3104         	adds	r1, #0x4
700a476e: 6001         	str	r1, [r0]
700a4770: 6800         	ldr	r0, [r0]
700a4772: f64a 2174    	movw	r1, #0xaa74
700a4776: f2c7 0108    	movt	r1, #0x7008
700a477a: 6809         	ldr	r1, [r1]
700a477c: 4288         	cmp	r0, r1
700a477e: d10b         	bne	0x700a4798 <_tx_timer_expiration_process+0x98> @ imm = #0x16
700a4780: e7ff         	b	0x700a4782 <_tx_timer_expiration_process+0x82> @ imm = #-0x2
700a4782: f64a 2078    	movw	r0, #0xaa78
700a4786: f2c7 0008    	movt	r0, #0x7008
700a478a: 6800         	ldr	r0, [r0]
700a478c: f64a 2164    	movw	r1, #0xaa64
700a4790: f2c7 0108    	movt	r1, #0x7008
700a4794: 6008         	str	r0, [r1]
700a4796: e7ff         	b	0x700a4798 <_tx_timer_expiration_process+0x98> @ imm = #-0x2
700a4798: f64a 2168    	movw	r1, #0xaa68
700a479c: f2c7 0108    	movt	r1, #0x7008
700a47a0: 2000         	movs	r0, #0x0
700a47a2: 6008         	str	r0, [r1]
700a47a4: 980b         	ldr	r0, [sp, #0x2c]
700a47a6: f7fd ef30    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x21a0
700a47aa: f7fe ef4c    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x1168
700a47ae: 900b         	str	r0, [sp, #0x2c]
700a47b0: e7ff         	b	0x700a47b2 <_tx_timer_expiration_process+0xb2> @ imm = #-0x2
700a47b2: 980a         	ldr	r0, [sp, #0x28]
700a47b4: 2800         	cmp	r0, #0x0
700a47b6: f000 80c0    	beq.w	0x700a493a <_tx_timer_expiration_process+0x23a> @ imm = #0x180
700a47ba: e7ff         	b	0x700a47bc <_tx_timer_expiration_process+0xbc> @ imm = #-0x2
700a47bc: 980a         	ldr	r0, [sp, #0x28]
700a47be: 9003         	str	r0, [sp, #0xc]
700a47c0: 980a         	ldr	r0, [sp, #0x28]
700a47c2: 6900         	ldr	r0, [r0, #0x10]
700a47c4: 9008         	str	r0, [sp, #0x20]
700a47c6: 2000         	movs	r0, #0x0
700a47c8: 9009         	str	r0, [sp, #0x24]
700a47ca: 9803         	ldr	r0, [sp, #0xc]
700a47cc: 9908         	ldr	r1, [sp, #0x20]
700a47ce: 4288         	cmp	r0, r1
700a47d0: d103         	bne	0x700a47da <_tx_timer_expiration_process+0xda> @ imm = #0x6
700a47d2: e7ff         	b	0x700a47d4 <_tx_timer_expiration_process+0xd4> @ imm = #-0x2
700a47d4: 2000         	movs	r0, #0x0
700a47d6: 900a         	str	r0, [sp, #0x28]
700a47d8: e00e         	b	0x700a47f8 <_tx_timer_expiration_process+0xf8> @ imm = #0x1c
700a47da: 9803         	ldr	r0, [sp, #0xc]
700a47dc: 6940         	ldr	r0, [r0, #0x14]
700a47de: 9007         	str	r0, [sp, #0x1c]
700a47e0: 9807         	ldr	r0, [sp, #0x1c]
700a47e2: 9908         	ldr	r1, [sp, #0x20]
700a47e4: 6148         	str	r0, [r1, #0x14]
700a47e6: 9808         	ldr	r0, [sp, #0x20]
700a47e8: 9907         	ldr	r1, [sp, #0x1c]
700a47ea: 6108         	str	r0, [r1, #0x10]
700a47ec: 9908         	ldr	r1, [sp, #0x20]
700a47ee: a80a         	add	r0, sp, #0x28
700a47f0: 6188         	str	r0, [r1, #0x18]
700a47f2: 9808         	ldr	r0, [sp, #0x20]
700a47f4: 900a         	str	r0, [sp, #0x28]
700a47f6: e7ff         	b	0x700a47f8 <_tx_timer_expiration_process+0xf8> @ imm = #-0x2
700a47f8: 9803         	ldr	r0, [sp, #0xc]
700a47fa: 6800         	ldr	r0, [r0]
700a47fc: 2821         	cmp	r0, #0x21
700a47fe: d30e         	blo	0x700a481e <_tx_timer_expiration_process+0x11e> @ imm = #0x1c
700a4800: e7ff         	b	0x700a4802 <_tx_timer_expiration_process+0x102> @ imm = #-0x2
700a4802: 9903         	ldr	r1, [sp, #0xc]
700a4804: 6808         	ldr	r0, [r1]
700a4806: 3820         	subs	r0, #0x20
700a4808: 6008         	str	r0, [r1]
700a480a: 2000         	movs	r0, #0x0
700a480c: 9002         	str	r0, [sp, #0x8]
700a480e: 9903         	ldr	r1, [sp, #0xc]
700a4810: a809         	add	r0, sp, #0x24
700a4812: 6188         	str	r0, [r1, #0x18]
700a4814: 9803         	ldr	r0, [sp, #0xc]
700a4816: 6100         	str	r0, [r0, #0x10]
700a4818: 9803         	ldr	r0, [sp, #0xc]
700a481a: 9009         	str	r0, [sp, #0x24]
700a481c: e019         	b	0x700a4852 <_tx_timer_expiration_process+0x152> @ imm = #0x32
700a481e: 9803         	ldr	r0, [sp, #0xc]
700a4820: 6880         	ldr	r0, [r0, #0x8]
700a4822: 9002         	str	r0, [sp, #0x8]
700a4824: 9803         	ldr	r0, [sp, #0xc]
700a4826: 68c0         	ldr	r0, [r0, #0xc]
700a4828: 9001         	str	r0, [sp, #0x4]
700a482a: 9903         	ldr	r1, [sp, #0xc]
700a482c: 6848         	ldr	r0, [r1, #0x4]
700a482e: 6008         	str	r0, [r1]
700a4830: 9803         	ldr	r0, [sp, #0xc]
700a4832: 6800         	ldr	r0, [r0]
700a4834: b140         	cbz	r0, 0x700a4848 <_tx_timer_expiration_process+0x148> @ imm = #0x10
700a4836: e7ff         	b	0x700a4838 <_tx_timer_expiration_process+0x138> @ imm = #-0x2
700a4838: 9903         	ldr	r1, [sp, #0xc]
700a483a: a809         	add	r0, sp, #0x24
700a483c: 6188         	str	r0, [r1, #0x18]
700a483e: 9803         	ldr	r0, [sp, #0xc]
700a4840: 6100         	str	r0, [r0, #0x10]
700a4842: 9803         	ldr	r0, [sp, #0xc]
700a4844: 9009         	str	r0, [sp, #0x24]
700a4846: e003         	b	0x700a4850 <_tx_timer_expiration_process+0x150> @ imm = #0x6
700a4848: 9903         	ldr	r1, [sp, #0xc]
700a484a: 2000         	movs	r0, #0x0
700a484c: 6188         	str	r0, [r1, #0x18]
700a484e: e7ff         	b	0x700a4850 <_tx_timer_expiration_process+0x150> @ imm = #-0x2
700a4850: e7ff         	b	0x700a4852 <_tx_timer_expiration_process+0x152> @ imm = #-0x2
700a4852: 9803         	ldr	r0, [sp, #0xc]
700a4854: f64a 2170    	movw	r1, #0xaa70
700a4858: f2c7 0108    	movt	r1, #0x7008
700a485c: 6008         	str	r0, [r1]
700a485e: 980b         	ldr	r0, [sp, #0x2c]
700a4860: f7fd eed2    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x225c
700a4864: 9802         	ldr	r0, [sp, #0x8]
700a4866: b120         	cbz	r0, 0x700a4872 <_tx_timer_expiration_process+0x172> @ imm = #0x8
700a4868: e7ff         	b	0x700a486a <_tx_timer_expiration_process+0x16a> @ imm = #-0x2
700a486a: 9902         	ldr	r1, [sp, #0x8]
700a486c: 9801         	ldr	r0, [sp, #0x4]
700a486e: 4788         	blx	r1
700a4870: e7ff         	b	0x700a4872 <_tx_timer_expiration_process+0x172> @ imm = #-0x2
700a4872: f7fe eee8    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x1230
700a4876: 900b         	str	r0, [sp, #0x2c]
700a4878: f64a 2170    	movw	r1, #0xaa70
700a487c: f2c7 0108    	movt	r1, #0x7008
700a4880: 2000         	movs	r0, #0x0
700a4882: 6008         	str	r0, [r1]
700a4884: 9809         	ldr	r0, [sp, #0x24]
700a4886: 9903         	ldr	r1, [sp, #0xc]
700a4888: 4288         	cmp	r0, r1
700a488a: d155         	bne	0x700a4938 <_tx_timer_expiration_process+0x238> @ imm = #0xaa
700a488c: e7ff         	b	0x700a488e <_tx_timer_expiration_process+0x18e> @ imm = #-0x2
700a488e: 9803         	ldr	r0, [sp, #0xc]
700a4890: 6800         	ldr	r0, [r0]
700a4892: 2821         	cmp	r0, #0x21
700a4894: d303         	blo	0x700a489e <_tx_timer_expiration_process+0x19e> @ imm = #0x6
700a4896: e7ff         	b	0x700a4898 <_tx_timer_expiration_process+0x198> @ imm = #-0x2
700a4898: 201f         	movs	r0, #0x1f
700a489a: 9005         	str	r0, [sp, #0x14]
700a489c: e004         	b	0x700a48a8 <_tx_timer_expiration_process+0x1a8> @ imm = #0x8
700a489e: 9803         	ldr	r0, [sp, #0xc]
700a48a0: 6800         	ldr	r0, [r0]
700a48a2: 3801         	subs	r0, #0x1
700a48a4: 9005         	str	r0, [sp, #0x14]
700a48a6: e7ff         	b	0x700a48a8 <_tx_timer_expiration_process+0x1a8> @ imm = #-0x2
700a48a8: f64a 2064    	movw	r0, #0xaa64
700a48ac: f2c7 0008    	movt	r0, #0x7008
700a48b0: 6800         	ldr	r0, [r0]
700a48b2: 9905         	ldr	r1, [sp, #0x14]
700a48b4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a48b8: 9006         	str	r0, [sp, #0x18]
700a48ba: 9806         	ldr	r0, [sp, #0x18]
700a48bc: f64a 2174    	movw	r1, #0xaa74
700a48c0: f2c7 0108    	movt	r1, #0x7008
700a48c4: 6809         	ldr	r1, [r1]
700a48c6: 4288         	cmp	r0, r1
700a48c8: d313         	blo	0x700a48f2 <_tx_timer_expiration_process+0x1f2> @ imm = #0x26
700a48ca: e7ff         	b	0x700a48cc <_tx_timer_expiration_process+0x1cc> @ imm = #-0x2
700a48cc: 9806         	ldr	r0, [sp, #0x18]
700a48ce: f64a 2174    	movw	r1, #0xaa74
700a48d2: f2c7 0108    	movt	r1, #0x7008
700a48d6: 6809         	ldr	r1, [r1]
700a48d8: 1a40         	subs	r0, r0, r1
700a48da: 1080         	asrs	r0, r0, #0x2
700a48dc: 9004         	str	r0, [sp, #0x10]
700a48de: f64a 2078    	movw	r0, #0xaa78
700a48e2: f2c7 0008    	movt	r0, #0x7008
700a48e6: 6800         	ldr	r0, [r0]
700a48e8: 9904         	ldr	r1, [sp, #0x10]
700a48ea: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a48ee: 9006         	str	r0, [sp, #0x18]
700a48f0: e7ff         	b	0x700a48f2 <_tx_timer_expiration_process+0x1f2> @ imm = #-0x2
700a48f2: 9806         	ldr	r0, [sp, #0x18]
700a48f4: 6800         	ldr	r0, [r0]
700a48f6: b940         	cbnz	r0, 0x700a490a <_tx_timer_expiration_process+0x20a> @ imm = #0x10
700a48f8: e7ff         	b	0x700a48fa <_tx_timer_expiration_process+0x1fa> @ imm = #-0x2
700a48fa: 9803         	ldr	r0, [sp, #0xc]
700a48fc: 6100         	str	r0, [r0, #0x10]
700a48fe: 9803         	ldr	r0, [sp, #0xc]
700a4900: 6140         	str	r0, [r0, #0x14]
700a4902: 9803         	ldr	r0, [sp, #0xc]
700a4904: 9906         	ldr	r1, [sp, #0x18]
700a4906: 6008         	str	r0, [r1]
700a4908: e012         	b	0x700a4930 <_tx_timer_expiration_process+0x230> @ imm = #0x24
700a490a: 9806         	ldr	r0, [sp, #0x18]
700a490c: 6800         	ldr	r0, [r0]
700a490e: 9008         	str	r0, [sp, #0x20]
700a4910: 9808         	ldr	r0, [sp, #0x20]
700a4912: 6940         	ldr	r0, [r0, #0x14]
700a4914: 9007         	str	r0, [sp, #0x1c]
700a4916: 9803         	ldr	r0, [sp, #0xc]
700a4918: 9907         	ldr	r1, [sp, #0x1c]
700a491a: 6108         	str	r0, [r1, #0x10]
700a491c: 9803         	ldr	r0, [sp, #0xc]
700a491e: 9908         	ldr	r1, [sp, #0x20]
700a4920: 6148         	str	r0, [r1, #0x14]
700a4922: 9808         	ldr	r0, [sp, #0x20]
700a4924: 9903         	ldr	r1, [sp, #0xc]
700a4926: 6108         	str	r0, [r1, #0x10]
700a4928: 9807         	ldr	r0, [sp, #0x1c]
700a492a: 9903         	ldr	r1, [sp, #0xc]
700a492c: 6148         	str	r0, [r1, #0x14]
700a492e: e7ff         	b	0x700a4930 <_tx_timer_expiration_process+0x230> @ imm = #-0x2
700a4930: 9806         	ldr	r0, [sp, #0x18]
700a4932: 9903         	ldr	r1, [sp, #0xc]
700a4934: 6188         	str	r0, [r1, #0x18]
700a4936: e7ff         	b	0x700a4938 <_tx_timer_expiration_process+0x238> @ imm = #-0x2
700a4938: e73b         	b	0x700a47b2 <_tx_timer_expiration_process+0xb2> @ imm = #-0x18a
700a493a: e7ff         	b	0x700a493c <_tx_timer_expiration_process+0x23c> @ imm = #-0x2
700a493c: f64a 2068    	movw	r0, #0xaa68
700a4940: f2c7 0008    	movt	r0, #0x7008
700a4944: 6800         	ldr	r0, [r0]
700a4946: 2800         	cmp	r0, #0x0
700a4948: f47f aefa    	bne.w	0x700a4740 <_tx_timer_expiration_process+0x40> @ imm = #-0x20c
700a494c: e7ff         	b	0x700a494e <_tx_timer_expiration_process+0x24e> @ imm = #-0x2
700a494e: f64a 217c    	movw	r1, #0xaa7c
700a4952: f2c7 0108    	movt	r1, #0x7008
700a4956: 2000         	movs	r0, #0x0
700a4958: 6008         	str	r0, [r1]
700a495a: e7ff         	b	0x700a495c <_tx_timer_expiration_process+0x25c> @ imm = #-0x2
700a495c: e7ff         	b	0x700a495e <_tx_timer_expiration_process+0x25e> @ imm = #-0x2
700a495e: 980b         	ldr	r0, [sp, #0x2c]
700a4960: f7fd ee52    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x235c
700a4964: b00c         	add	sp, #0x30
700a4966: bd80         	pop	{r7, pc}
		...

700a4970 <Udma_chConfigRx>:
700a4970: b580         	push	{r7, lr}
700a4972: b09c         	sub	sp, #0x70
700a4974: 901b         	str	r0, [sp, #0x6c]
700a4976: 911a         	str	r1, [sp, #0x68]
700a4978: 2000         	movs	r0, #0x0
700a497a: 9019         	str	r0, [sp, #0x64]
700a497c: 981b         	ldr	r0, [sp, #0x6c]
700a497e: 9017         	str	r0, [sp, #0x5c]
700a4980: 9817         	ldr	r0, [sp, #0x5c]
700a4982: b188         	cbz	r0, 0x700a49a8 <Udma_chConfigRx+0x38> @ imm = #0x22
700a4984: e7ff         	b	0x700a4986 <Udma_chConfigRx+0x16> @ imm = #-0x2
700a4986: 9817         	ldr	r0, [sp, #0x5c]
700a4988: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a498c: f64a 31cd    	movw	r1, #0xabcd
700a4990: f6ca 31dc    	movt	r1, #0xabdc
700a4994: 4288         	cmp	r0, r1
700a4996: d107         	bne	0x700a49a8 <Udma_chConfigRx+0x38> @ imm = #0xe
700a4998: e7ff         	b	0x700a499a <Udma_chConfigRx+0x2a> @ imm = #-0x2
700a499a: 9817         	ldr	r0, [sp, #0x5c]
700a499c: 6800         	ldr	r0, [r0]
700a499e: f000 0002    	and	r0, r0, #0x2
700a49a2: 2802         	cmp	r0, #0x2
700a49a4: d004         	beq	0x700a49b0 <Udma_chConfigRx+0x40> @ imm = #0x8
700a49a6: e7ff         	b	0x700a49a8 <Udma_chConfigRx+0x38> @ imm = #-0x2
700a49a8: f06f 0001    	mvn	r0, #0x1
700a49ac: 9019         	str	r0, [sp, #0x64]
700a49ae: e7ff         	b	0x700a49b0 <Udma_chConfigRx+0x40> @ imm = #-0x2
700a49b0: 9819         	ldr	r0, [sp, #0x64]
700a49b2: b9a8         	cbnz	r0, 0x700a49e0 <Udma_chConfigRx+0x70> @ imm = #0x2a
700a49b4: e7ff         	b	0x700a49b6 <Udma_chConfigRx+0x46> @ imm = #-0x2
700a49b6: 9817         	ldr	r0, [sp, #0x5c]
700a49b8: 6e80         	ldr	r0, [r0, #0x68]
700a49ba: 9018         	str	r0, [sp, #0x60]
700a49bc: 9818         	ldr	r0, [sp, #0x60]
700a49be: b150         	cbz	r0, 0x700a49d6 <Udma_chConfigRx+0x66> @ imm = #0x14
700a49c0: e7ff         	b	0x700a49c2 <Udma_chConfigRx+0x52> @ imm = #-0x2
700a49c2: 9818         	ldr	r0, [sp, #0x60]
700a49c4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a49c8: f64a 31cd    	movw	r1, #0xabcd
700a49cc: f6ca 31dc    	movt	r1, #0xabdc
700a49d0: 4288         	cmp	r0, r1
700a49d2: d004         	beq	0x700a49de <Udma_chConfigRx+0x6e> @ imm = #0x8
700a49d4: e7ff         	b	0x700a49d6 <Udma_chConfigRx+0x66> @ imm = #-0x2
700a49d6: f04f 30ff    	mov.w	r0, #0xffffffff
700a49da: 9019         	str	r0, [sp, #0x64]
700a49dc: e7ff         	b	0x700a49de <Udma_chConfigRx+0x6e> @ imm = #-0x2
700a49de: e7ff         	b	0x700a49e0 <Udma_chConfigRx+0x70> @ imm = #-0x2
700a49e0: 9819         	ldr	r0, [sp, #0x64]
700a49e2: 2800         	cmp	r0, #0x0
700a49e4: f040 80f4    	bne.w	0x700a4bd0 <Udma_chConfigRx+0x260> @ imm = #0x1e8
700a49e8: e7ff         	b	0x700a49ea <Udma_chConfigRx+0x7a> @ imm = #-0x2
700a49ea: 9818         	ldr	r0, [sp, #0x60]
700a49ec: 6800         	ldr	r0, [r0]
700a49ee: 2801         	cmp	r0, #0x1
700a49f0: d107         	bne	0x700a4a02 <Udma_chConfigRx+0x92> @ imm = #0xe
700a49f2: e7ff         	b	0x700a49f4 <Udma_chConfigRx+0x84> @ imm = #-0x2
700a49f4: 9817         	ldr	r0, [sp, #0x5c]
700a49f6: 7800         	ldrb	r0, [r0]
700a49f8: 0740         	lsls	r0, r0, #0x1d
700a49fa: 2800         	cmp	r0, #0x0
700a49fc: d501         	bpl	0x700a4a02 <Udma_chConfigRx+0x92> @ imm = #0x2
700a49fe: e7ff         	b	0x700a4a00 <Udma_chConfigRx+0x90> @ imm = #-0x2
700a4a00: e0e5         	b	0x700a4bce <Udma_chConfigRx+0x25e> @ imm = #0x1ca
700a4a02: f645 70ff    	movw	r0, #0x5fff
700a4a06: f8cd 0042    	str.w	r0, [sp, #0x42]
700a4a0a: 9818         	ldr	r0, [sp, #0x60]
700a4a0c: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a4a10: f8ad 0046    	strh.w	r0, [sp, #0x46]
700a4a14: 9817         	ldr	r0, [sp, #0x5c]
700a4a16: 6f00         	ldr	r0, [r0, #0x70]
700a4a18: f8ad 0048    	strh.w	r0, [sp, #0x48]
700a4a1c: 981a         	ldr	r0, [sp, #0x68]
700a4a1e: 7800         	ldrb	r0, [r0]
700a4a20: f88d 0056    	strb.w	r0, [sp, #0x56]
700a4a24: 981a         	ldr	r0, [sp, #0x68]
700a4a26: 7840         	ldrb	r0, [r0, #0x1]
700a4a28: f88d 0057    	strb.w	r0, [sp, #0x57]
700a4a2c: 981a         	ldr	r0, [sp, #0x68]
700a4a2e: 7880         	ldrb	r0, [r0, #0x2]
700a4a30: f88d 0058    	strb.w	r0, [sp, #0x58]
700a4a34: 981a         	ldr	r0, [sp, #0x68]
700a4a36: 8880         	ldrh	r0, [r0, #0x4]
700a4a38: f8ad 004a    	strh.w	r0, [sp, #0x4a]
700a4a3c: 981a         	ldr	r0, [sp, #0x68]
700a4a3e: 7980         	ldrb	r0, [r0, #0x6]
700a4a40: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a4a44: 981a         	ldr	r0, [sp, #0x68]
700a4a46: 79c0         	ldrb	r0, [r0, #0x7]
700a4a48: f88d 004f    	strb.w	r0, [sp, #0x4f]
700a4a4c: 981a         	ldr	r0, [sp, #0x68]
700a4a4e: 7a00         	ldrb	r0, [r0, #0x8]
700a4a50: f88d 0050    	strb.w	r0, [sp, #0x50]
700a4a54: 981a         	ldr	r0, [sp, #0x68]
700a4a56: 7a40         	ldrb	r0, [r0, #0x9]
700a4a58: f88d 0051    	strb.w	r0, [sp, #0x51]
700a4a5c: 981a         	ldr	r0, [sp, #0x68]
700a4a5e: 8940         	ldrh	r0, [r0, #0xa]
700a4a60: f8ad 0052    	strh.w	r0, [sp, #0x52]
700a4a64: 981a         	ldr	r0, [sp, #0x68]
700a4a66: 8980         	ldrh	r0, [r0, #0xc]
700a4a68: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a4a6c: 981a         	ldr	r0, [sp, #0x68]
700a4a6e: 7c80         	ldrb	r0, [r0, #0x12]
700a4a70: f88d 0059    	strb.w	r0, [sp, #0x59]
700a4a74: 981a         	ldr	r0, [sp, #0x68]
700a4a76: 7cc0         	ldrb	r0, [r0, #0x13]
700a4a78: f88d 005a    	strb.w	r0, [sp, #0x5a]
700a4a7c: 981a         	ldr	r0, [sp, #0x68]
700a4a7e: 7e00         	ldrb	r0, [r0, #0x18]
700a4a80: f88d 005b    	strb.w	r0, [sp, #0x5b]
700a4a84: 9817         	ldr	r0, [sp, #0x5c]
700a4a86: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4a8a: b138         	cbz	r0, 0x700a4a9c <Udma_chConfigRx+0x12c> @ imm = #0xe
700a4a8c: e7ff         	b	0x700a4a8e <Udma_chConfigRx+0x11e> @ imm = #-0x2
700a4a8e: 9817         	ldr	r0, [sp, #0x5c]
700a4a90: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4a94: 8880         	ldrh	r0, [r0, #0x4]
700a4a96: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a4a9a: e004         	b	0x700a4aa6 <Udma_chConfigRx+0x136> @ imm = #0x8
700a4a9c: f64f 70ff    	movw	r0, #0xffff
700a4aa0: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a4aa4: e7ff         	b	0x700a4aa6 <Udma_chConfigRx+0x136> @ imm = #-0x2
700a4aa6: f10d 003a    	add.w	r0, sp, #0x3a
700a4aaa: f10d 0132    	add.w	r1, sp, #0x32
700a4aae: f04f 32ff    	mov.w	r2, #0xffffffff
700a4ab2: f00e f98d    	bl	0x700b2dd0 <Sciclient_rmUdmapRxChCfg> @ imm = #0xe31a
700a4ab6: 9019         	str	r0, [sp, #0x64]
700a4ab8: 9819         	ldr	r0, [sp, #0x64]
700a4aba: b108         	cbz	r0, 0x700a4ac0 <Udma_chConfigRx+0x150> @ imm = #0x2
700a4abc: e7ff         	b	0x700a4abe <Udma_chConfigRx+0x14e> @ imm = #-0x2
700a4abe: e7ff         	b	0x700a4ac0 <Udma_chConfigRx+0x150> @ imm = #-0x2
700a4ac0: 9817         	ldr	r0, [sp, #0x5c]
700a4ac2: 6800         	ldr	r0, [r0]
700a4ac4: f000 0008    	and	r0, r0, #0x8
700a4ac8: 2808         	cmp	r0, #0x8
700a4aca: d006         	beq	0x700a4ada <Udma_chConfigRx+0x16a> @ imm = #0xc
700a4acc: e7ff         	b	0x700a4ace <Udma_chConfigRx+0x15e> @ imm = #-0x2
700a4ace: 9817         	ldr	r0, [sp, #0x5c]
700a4ad0: 7800         	ldrb	r0, [r0]
700a4ad2: 06c0         	lsls	r0, r0, #0x1b
700a4ad4: 2800         	cmp	r0, #0x0
700a4ad6: d569         	bpl	0x700a4bac <Udma_chConfigRx+0x23c> @ imm = #0xd2
700a4ad8: e7ff         	b	0x700a4ada <Udma_chConfigRx+0x16a> @ imm = #-0x2
700a4ada: 981a         	ldr	r0, [sp, #0x68]
700a4adc: 6940         	ldr	r0, [r0, #0x14]
700a4ade: 2801         	cmp	r0, #0x1
700a4ae0: d164         	bne	0x700a4bac <Udma_chConfigRx+0x23c> @ imm = #0xc8
700a4ae2: e7ff         	b	0x700a4ae4 <Udma_chConfigRx+0x174> @ imm = #-0x2
700a4ae4: 9817         	ldr	r0, [sp, #0x5c]
700a4ae6: 6801         	ldr	r1, [r0]
700a4ae8: a801         	add	r0, sp, #0x4
700a4aea: f00b f8b9    	bl	0x700afc60 <UdmaFlowPrms_init> @ imm = #0xb172
700a4aee: 981a         	ldr	r0, [sp, #0x68]
700a4af0: 7bc0         	ldrb	r0, [r0, #0xf]
700a4af2: f88d 0009    	strb.w	r0, [sp, #0x9]
700a4af6: 981a         	ldr	r0, [sp, #0x68]
700a4af8: 7b80         	ldrb	r0, [r0, #0xe]
700a4afa: f88d 0008    	strb.w	r0, [sp, #0x8]
700a4afe: 981a         	ldr	r0, [sp, #0x68]
700a4b00: 7c00         	ldrb	r0, [r0, #0x10]
700a4b02: f88d 000a    	strb.w	r0, [sp, #0xa]
700a4b06: 981a         	ldr	r0, [sp, #0x68]
700a4b08: 7c40         	ldrb	r0, [r0, #0x11]
700a4b0a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a4b0e: 9817         	ldr	r0, [sp, #0x5c]
700a4b10: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a4b14: b928         	cbnz	r0, 0x700a4b22 <Udma_chConfigRx+0x1b2> @ imm = #0xa
700a4b16: e7ff         	b	0x700a4b18 <Udma_chConfigRx+0x1a8> @ imm = #-0x2
700a4b18: f64f 70ff    	movw	r0, #0xffff
700a4b1c: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a4b20: e006         	b	0x700a4b30 <Udma_chConfigRx+0x1c0> @ imm = #0xc
700a4b22: 9817         	ldr	r0, [sp, #0x5c]
700a4b24: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a4b28: 8880         	ldrh	r0, [r0, #0x4]
700a4b2a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a4b2e: e7ff         	b	0x700a4b30 <Udma_chConfigRx+0x1c0> @ imm = #-0x2
700a4b30: 9817         	ldr	r0, [sp, #0x5c]
700a4b32: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4b36: b928         	cbnz	r0, 0x700a4b44 <Udma_chConfigRx+0x1d4> @ imm = #0xa
700a4b38: e7ff         	b	0x700a4b3a <Udma_chConfigRx+0x1ca> @ imm = #-0x2
700a4b3a: f64f 70ff    	movw	r0, #0xffff
700a4b3e: f8ad 0000    	strh.w	r0, [sp]
700a4b42: e006         	b	0x700a4b52 <Udma_chConfigRx+0x1e2> @ imm = #0xc
700a4b44: 9817         	ldr	r0, [sp, #0x5c]
700a4b46: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4b4a: 8880         	ldrh	r0, [r0, #0x4]
700a4b4c: f8ad 0000    	strh.w	r0, [sp]
700a4b50: e7ff         	b	0x700a4b52 <Udma_chConfigRx+0x1e2> @ imm = #-0x2
700a4b52: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a4b56: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a4b5a: f8bd 0000    	ldrh.w	r0, [sp]
700a4b5e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4b62: f8bd 0000    	ldrh.w	r0, [sp]
700a4b66: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a4b6a: f8bd 0000    	ldrh.w	r0, [sp]
700a4b6e: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a4b72: f8bd 0000    	ldrh.w	r0, [sp]
700a4b76: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a4b7a: f8bd 0000    	ldrh.w	r0, [sp]
700a4b7e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a4b82: f8bd 0000    	ldrh.w	r0, [sp]
700a4b86: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a4b8a: f8bd 0000    	ldrh.w	r0, [sp]
700a4b8e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a4b92: 9817         	ldr	r0, [sp, #0x5c]
700a4b94: f8d0 01c8    	ldr.w	r0, [r0, #0x1c8]
700a4b98: 2100         	movs	r1, #0x0
700a4b9a: aa01         	add	r2, sp, #0x4
700a4b9c: f001 fe38    	bl	0x700a6810 <Udma_flowConfig> @ imm = #0x1c70
700a4ba0: 9019         	str	r0, [sp, #0x64]
700a4ba2: 9819         	ldr	r0, [sp, #0x64]
700a4ba4: b108         	cbz	r0, 0x700a4baa <Udma_chConfigRx+0x23a> @ imm = #0x2
700a4ba6: e7ff         	b	0x700a4ba8 <Udma_chConfigRx+0x238> @ imm = #-0x2
700a4ba8: e7ff         	b	0x700a4baa <Udma_chConfigRx+0x23a> @ imm = #-0x2
700a4baa: e7ff         	b	0x700a4bac <Udma_chConfigRx+0x23c> @ imm = #-0x2
700a4bac: 9819         	ldr	r0, [sp, #0x64]
700a4bae: b968         	cbnz	r0, 0x700a4bcc <Udma_chConfigRx+0x25c> @ imm = #0x1a
700a4bb0: e7ff         	b	0x700a4bb2 <Udma_chConfigRx+0x242> @ imm = #-0x2
700a4bb2: 9817         	ldr	r0, [sp, #0x5c]
700a4bb4: f500 70fc    	add.w	r0, r0, #0x1f8
700a4bb8: 991a         	ldr	r1, [sp, #0x68]
700a4bba: e8b1 100c    	ldm.w	r1!, {r2, r3, r12}
700a4bbe: e8a0 100c    	stm.w	r0!, {r2, r3, r12}
700a4bc2: e891 500c    	ldm.w	r1, {r2, r3, r12, lr}
700a4bc6: e880 500c    	stm.w	r0, {r2, r3, r12, lr}
700a4bca: e7ff         	b	0x700a4bcc <Udma_chConfigRx+0x25c> @ imm = #-0x2
700a4bcc: e7ff         	b	0x700a4bce <Udma_chConfigRx+0x25e> @ imm = #-0x2
700a4bce: e7ff         	b	0x700a4bd0 <Udma_chConfigRx+0x260> @ imm = #-0x2
700a4bd0: 9819         	ldr	r0, [sp, #0x64]
700a4bd2: b01c         	add	sp, #0x70
700a4bd4: bd80         	pop	{r7, pc}
		...
700a4bde: 0000         	movs	r0, r0

700a4be0 <tm_message_isr_to_task_initialize>:
; {
700a4be0: e92d 4ff0    	push.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700a4be4: b081         	sub	sp, #0x4
;    tm_setup_pmu();
700a4be6: f010 fd9b    	bl	0x700b5720 <tm_setup_pmu> @ imm = #0x10b36
;    tm_queue_create(0);
700a4bea: 2000         	movs	r0, #0x0
700a4bec: f04f 0a00    	mov.w	r10, #0x0
700a4bf0: f00f f87e    	bl	0x700b3cf0 <tm_queue_create> @ imm = #0xf0fc
700a4bf4: f248 38d7    	movw	r8, #0x83d7
700a4bf8: f24a 1b88    	movw	r11, #0xa188
700a4bfc: f248 39d1    	movw	r9, #0x83d1
700a4c00: f2c7 080b    	movt	r8, #0x700b
700a4c04: f2c7 0b08    	movt	r11, #0x7008
700a4c08: f2c7 090b    	movt	r9, #0x700b
700a4c0c: 2600         	movs	r6, #0x0
700a4c0e: bf00         	nop
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4c10: f24a 3088    	movw	r0, #0xa388
700a4c14: 4642         	mov	r2, r8
700a4c16: f2c7 0008    	movt	r0, #0x7008
700a4c1a: 4633         	mov	r3, r6
700a4c1c: f04f 0110    	mov.w	r1, #0x10
700a4c20: eb00 040a    	add.w	r4, r0, r10
700a4c24: 4620         	mov	r0, r4
700a4c26: f00c eab2    	blx	0x700b118c <snprintf>   @ imm = #0xc564
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4c2a: eb0b 070a    	add.w	r7, r11, r10
700a4c2e: 464a         	mov	r2, r9
700a4c30: 4633         	mov	r3, r6
700a4c32: 2110         	movs	r1, #0x10
700a4c34: 4638         	mov	r0, r7
700a4c36: f00c eaaa    	blx	0x700b118c <snprintf>   @ imm = #0xc554
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4c3a: 1c75         	adds	r5, r6, #0x1
700a4c3c: f104 0010    	add.w	r0, r4, #0x10
700a4c40: 4642         	mov	r2, r8
700a4c42: 2110         	movs	r1, #0x10
700a4c44: 462b         	mov	r3, r5
700a4c46: f00c eaa2    	blx	0x700b118c <snprintf>   @ imm = #0xc544
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4c4a: f107 0010    	add.w	r0, r7, #0x10
700a4c4e: 464a         	mov	r2, r9
700a4c50: 462b         	mov	r3, r5
700a4c52: 2110         	movs	r1, #0x10
700a4c54: f00c ea9a    	blx	0x700b118c <snprintf>   @ imm = #0xc534
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4c58: 1cb5         	adds	r5, r6, #0x2
700a4c5a: f104 0020    	add.w	r0, r4, #0x20
700a4c5e: 4642         	mov	r2, r8
700a4c60: 2110         	movs	r1, #0x10
700a4c62: 462b         	mov	r3, r5
700a4c64: f00c ea92    	blx	0x700b118c <snprintf>   @ imm = #0xc524
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4c68: f107 0020    	add.w	r0, r7, #0x20
700a4c6c: 464a         	mov	r2, r9
700a4c6e: 462b         	mov	r3, r5
700a4c70: 2110         	movs	r1, #0x10
700a4c72: f00c ea8c    	blx	0x700b118c <snprintf>   @ imm = #0xc518
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4c76: 1cf5         	adds	r5, r6, #0x3
700a4c78: f104 0030    	add.w	r0, r4, #0x30
700a4c7c: 4642         	mov	r2, r8
700a4c7e: 2110         	movs	r1, #0x10
700a4c80: 462b         	mov	r3, r5
700a4c82: f00c ea84    	blx	0x700b118c <snprintf>   @ imm = #0xc508
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4c86: f107 0030    	add.w	r0, r7, #0x30
700a4c8a: 464a         	mov	r2, r9
700a4c8c: 462b         	mov	r3, r5
700a4c8e: 2110         	movs	r1, #0x10
700a4c90: f00c ea7c    	blx	0x700b118c <snprintf>   @ imm = #0xc4f8
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4c94: 1d35         	adds	r5, r6, #0x4
700a4c96: f104 0040    	add.w	r0, r4, #0x40
700a4c9a: 4642         	mov	r2, r8
700a4c9c: 2110         	movs	r1, #0x10
700a4c9e: 462b         	mov	r3, r5
700a4ca0: f00c ea74    	blx	0x700b118c <snprintf>   @ imm = #0xc4e8
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4ca4: f107 0040    	add.w	r0, r7, #0x40
700a4ca8: 464a         	mov	r2, r9
700a4caa: 462b         	mov	r3, r5
700a4cac: 2110         	movs	r1, #0x10
700a4cae: f00c ea6e    	blx	0x700b118c <snprintf>   @ imm = #0xc4dc
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4cb2: 1d75         	adds	r5, r6, #0x5
700a4cb4: f104 0050    	add.w	r0, r4, #0x50
700a4cb8: 4642         	mov	r2, r8
700a4cba: 2110         	movs	r1, #0x10
700a4cbc: 462b         	mov	r3, r5
700a4cbe: f00c ea66    	blx	0x700b118c <snprintf>   @ imm = #0xc4cc
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4cc2: f107 0050    	add.w	r0, r7, #0x50
700a4cc6: 464a         	mov	r2, r9
700a4cc8: 462b         	mov	r3, r5
700a4cca: 2110         	movs	r1, #0x10
700a4ccc: f00c ea5e    	blx	0x700b118c <snprintf>   @ imm = #0xc4bc
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4cd0: 1db5         	adds	r5, r6, #0x6
700a4cd2: f104 0060    	add.w	r0, r4, #0x60
700a4cd6: 4642         	mov	r2, r8
700a4cd8: 2110         	movs	r1, #0x10
700a4cda: 462b         	mov	r3, r5
700a4cdc: f00c ea56    	blx	0x700b118c <snprintf>   @ imm = #0xc4ac
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4ce0: f107 0060    	add.w	r0, r7, #0x60
700a4ce4: 464a         	mov	r2, r9
700a4ce6: 462b         	mov	r3, r5
700a4ce8: 2110         	movs	r1, #0x10
700a4cea: f00c ea50    	blx	0x700b118c <snprintf>   @ imm = #0xc4a0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4cee: 1df5         	adds	r5, r6, #0x7
700a4cf0: f104 0070    	add.w	r0, r4, #0x70
700a4cf4: 4642         	mov	r2, r8
700a4cf6: 2110         	movs	r1, #0x10
700a4cf8: 462b         	mov	r3, r5
700a4cfa: f00c ea48    	blx	0x700b118c <snprintf>   @ imm = #0xc490
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4cfe: f107 0070    	add.w	r0, r7, #0x70
700a4d02: 464a         	mov	r2, r9
700a4d04: 462b         	mov	r3, r5
700a4d06: 2110         	movs	r1, #0x10
700a4d08: f00c ea40    	blx	0x700b118c <snprintf>   @ imm = #0xc480
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4d0c: f106 0508    	add.w	r5, r6, #0x8
700a4d10: f104 0080    	add.w	r0, r4, #0x80
700a4d14: 4642         	mov	r2, r8
700a4d16: 2110         	movs	r1, #0x10
700a4d18: 462b         	mov	r3, r5
700a4d1a: f00c ea38    	blx	0x700b118c <snprintf>   @ imm = #0xc470
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4d1e: f107 0080    	add.w	r0, r7, #0x80
700a4d22: 464a         	mov	r2, r9
700a4d24: 462b         	mov	r3, r5
700a4d26: 2110         	movs	r1, #0x10
700a4d28: f00c ea30    	blx	0x700b118c <snprintf>   @ imm = #0xc460
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4d2c: f106 0509    	add.w	r5, r6, #0x9
700a4d30: f104 0090    	add.w	r0, r4, #0x90
700a4d34: 4642         	mov	r2, r8
700a4d36: 2110         	movs	r1, #0x10
700a4d38: 462b         	mov	r3, r5
700a4d3a: f00c ea28    	blx	0x700b118c <snprintf>   @ imm = #0xc450
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4d3e: f107 0090    	add.w	r0, r7, #0x90
700a4d42: 464a         	mov	r2, r9
700a4d44: 462b         	mov	r3, r5
700a4d46: 2110         	movs	r1, #0x10
700a4d48: f00c ea20    	blx	0x700b118c <snprintf>   @ imm = #0xc440
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4d4c: f106 050a    	add.w	r5, r6, #0xa
700a4d50: f104 00a0    	add.w	r0, r4, #0xa0
700a4d54: 4642         	mov	r2, r8
700a4d56: 2110         	movs	r1, #0x10
700a4d58: 462b         	mov	r3, r5
700a4d5a: f00c ea18    	blx	0x700b118c <snprintf>   @ imm = #0xc430
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4d5e: f107 00a0    	add.w	r0, r7, #0xa0
700a4d62: 464a         	mov	r2, r9
700a4d64: 462b         	mov	r3, r5
700a4d66: 2110         	movs	r1, #0x10
700a4d68: f00c ea10    	blx	0x700b118c <snprintf>   @ imm = #0xc420
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4d6c: f106 050b    	add.w	r5, r6, #0xb
700a4d70: f104 00b0    	add.w	r0, r4, #0xb0
700a4d74: 4642         	mov	r2, r8
700a4d76: 2110         	movs	r1, #0x10
700a4d78: 462b         	mov	r3, r5
700a4d7a: f00c ea08    	blx	0x700b118c <snprintf>   @ imm = #0xc410
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4d7e: f107 00b0    	add.w	r0, r7, #0xb0
700a4d82: 464a         	mov	r2, r9
700a4d84: 462b         	mov	r3, r5
700a4d86: 2110         	movs	r1, #0x10
700a4d88: f00c ea00    	blx	0x700b118c <snprintf>   @ imm = #0xc400
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4d8c: f106 050c    	add.w	r5, r6, #0xc
700a4d90: f104 00c0    	add.w	r0, r4, #0xc0
700a4d94: 4642         	mov	r2, r8
700a4d96: 2110         	movs	r1, #0x10
700a4d98: 462b         	mov	r3, r5
700a4d9a: f00c e9f8    	blx	0x700b118c <snprintf>   @ imm = #0xc3f0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4d9e: f107 00c0    	add.w	r0, r7, #0xc0
700a4da2: 464a         	mov	r2, r9
700a4da4: 462b         	mov	r3, r5
700a4da6: 2110         	movs	r1, #0x10
700a4da8: f00c e9f0    	blx	0x700b118c <snprintf>   @ imm = #0xc3e0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4dac: f106 050d    	add.w	r5, r6, #0xd
700a4db0: f104 00d0    	add.w	r0, r4, #0xd0
700a4db4: 4642         	mov	r2, r8
700a4db6: 2110         	movs	r1, #0x10
700a4db8: 462b         	mov	r3, r5
700a4dba: f00c e9e8    	blx	0x700b118c <snprintf>   @ imm = #0xc3d0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4dbe: f107 00d0    	add.w	r0, r7, #0xd0
700a4dc2: 464a         	mov	r2, r9
700a4dc4: 462b         	mov	r3, r5
700a4dc6: 2110         	movs	r1, #0x10
700a4dc8: f00c e9e0    	blx	0x700b118c <snprintf>   @ imm = #0xc3c0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4dcc: f106 050e    	add.w	r5, r6, #0xe
700a4dd0: f104 00e0    	add.w	r0, r4, #0xe0
700a4dd4: 4642         	mov	r2, r8
700a4dd6: 2110         	movs	r1, #0x10
700a4dd8: 462b         	mov	r3, r5
700a4dda: f00c e9d8    	blx	0x700b118c <snprintf>   @ imm = #0xc3b0
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4dde: f107 00e0    	add.w	r0, r7, #0xe0
700a4de2: 464a         	mov	r2, r9
700a4de4: 462b         	mov	r3, r5
700a4de6: 2110         	movs	r1, #0x10
700a4de8: f00c e9d0    	blx	0x700b118c <snprintf>   @ imm = #0xc3a0
;       snprintf(pmu_send_names[i], sizeof(pmu_send_names[i]), "S%02d", i);
700a4dec: f104 00f0    	add.w	r0, r4, #0xf0
700a4df0: f106 040f    	add.w	r4, r6, #0xf
700a4df4: 4642         	mov	r2, r8
700a4df6: 2110         	movs	r1, #0x10
700a4df8: 4623         	mov	r3, r4
700a4dfa: f00c e9c8    	blx	0x700b118c <snprintf>   @ imm = #0xc390
;       snprintf(pmu_recv_names[i], sizeof(pmu_recv_names[i]), "R%02d", i);
700a4dfe: f107 00f0    	add.w	r0, r7, #0xf0
700a4e02: 464a         	mov	r2, r9
700a4e04: 4623         	mov	r3, r4
700a4e06: 2110         	movs	r1, #0x10
700a4e08: f00c e9c0    	blx	0x700b118c <snprintf>   @ imm = #0xc380
;    for (i = 0; i < ITERATION_COUNT; i++)
700a4e0c: 3610         	adds	r6, #0x10
700a4e0e: f50a 7a80    	add.w	r10, r10, #0x100
700a4e12: 2e20         	cmp	r6, #0x20
700a4e14: f47f aefc    	bne.w	0x700a4c10 <tm_message_isr_to_task_initialize+0x30> @ imm = #-0x208
;    tm_thread_create(0, 5, tm_receiver_thread_entry);
700a4e18: f243 0211    	movw	r2, #0x3011
700a4e1c: 2000         	movs	r0, #0x0
700a4e1e: f2c7 020a    	movt	r2, #0x700a
700a4e22: 2105         	movs	r1, #0x5
700a4e24: f00d fc0c    	bl	0x700b2640 <tm_thread_create> @ imm = #0xd818
;    tm_thread_resume(0);
700a4e28: 2000         	movs	r0, #0x0
700a4e2a: b001         	add	sp, #0x4
700a4e2c: e8bd 4ff0    	pop.w	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700a4e30: f010 ba2e    	b.w	0x700b5290 <tm_thread_resume> @ imm = #0x1045c
		...

700a4e40 <Sciclient_rmIrqFindRoute>:
700a4e40: b580         	push	{r7, lr}
700a4e42: b08a         	sub	sp, #0x28
700a4e44: 9009         	str	r0, [sp, #0x24]
700a4e46: 2000         	movs	r0, #0x0
700a4e48: 9008         	str	r0, [sp, #0x20]
700a4e4a: 9809         	ldr	r0, [sp, #0x24]
700a4e4c: 88c0         	ldrh	r0, [r0, #0x6]
700a4e4e: f00f fd1f    	bl	0x700b4890 <Sciclient_rmIrIsIr> @ imm = #0xfa3e
700a4e52: b930         	cbnz	r0, 0x700a4e62 <Sciclient_rmIrqFindRoute+0x22> @ imm = #0xc
700a4e54: e7ff         	b	0x700a4e56 <Sciclient_rmIrqFindRoute+0x16> @ imm = #-0x2
700a4e56: 9809         	ldr	r0, [sp, #0x24]
700a4e58: 8940         	ldrh	r0, [r0, #0xa]
700a4e5a: f00f fd19    	bl	0x700b4890 <Sciclient_rmIrIsIr> @ imm = #0xfa32
700a4e5e: b120         	cbz	r0, 0x700a4e6a <Sciclient_rmIrqFindRoute+0x2a> @ imm = #0x8
700a4e60: e7ff         	b	0x700a4e62 <Sciclient_rmIrqFindRoute+0x22> @ imm = #-0x2
700a4e62: f06f 0001    	mvn	r0, #0x1
700a4e66: 9008         	str	r0, [sp, #0x20]
700a4e68: e7ff         	b	0x700a4e6a <Sciclient_rmIrqFindRoute+0x2a> @ imm = #-0x2
700a4e6a: 9808         	ldr	r0, [sp, #0x20]
700a4e6c: bb20         	cbnz	r0, 0x700a4eb8 <Sciclient_rmIrqFindRoute+0x78> @ imm = #0x48
700a4e6e: e7ff         	b	0x700a4e70 <Sciclient_rmIrqFindRoute+0x30> @ imm = #-0x2
700a4e70: 9809         	ldr	r0, [sp, #0x24]
700a4e72: 8a00         	ldrh	r0, [r0, #0x10]
700a4e74: 28ff         	cmp	r0, #0xff
700a4e76: d015         	beq	0x700a4ea4 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x2a
700a4e78: e7ff         	b	0x700a4e7a <Sciclient_rmIrqFindRoute+0x3a> @ imm = #-0x2
700a4e7a: 9809         	ldr	r0, [sp, #0x24]
700a4e7c: 6800         	ldr	r0, [r0]
700a4e7e: 2104         	movs	r1, #0x4
700a4e80: f00f fe0e    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0xfc1c
700a4e84: b170         	cbz	r0, 0x700a4ea4 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x1c
700a4e86: e7ff         	b	0x700a4e88 <Sciclient_rmIrqFindRoute+0x48> @ imm = #-0x2
700a4e88: 9809         	ldr	r0, [sp, #0x24]
700a4e8a: 6800         	ldr	r0, [r0]
700a4e8c: 2108         	movs	r1, #0x8
700a4e8e: f00f fe07    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0xfc0e
700a4e92: b138         	cbz	r0, 0x700a4ea4 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0xe
700a4e94: e7ff         	b	0x700a4e96 <Sciclient_rmIrqFindRoute+0x56> @ imm = #-0x2
700a4e96: 9809         	ldr	r0, [sp, #0x24]
700a4e98: 8a00         	ldrh	r0, [r0, #0x10]
700a4e9a: a905         	add	r1, sp, #0x14
700a4e9c: f007 fdd8    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #0x7bb0
700a4ea0: 9008         	str	r0, [sp, #0x20]
700a4ea2: e006         	b	0x700a4eb2 <Sciclient_rmIrqFindRoute+0x72> @ imm = #0xc
700a4ea4: 9809         	ldr	r0, [sp, #0x24]
700a4ea6: 88c0         	ldrh	r0, [r0, #0x6]
700a4ea8: a905         	add	r1, sp, #0x14
700a4eaa: f007 fdd1    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #0x7ba2
700a4eae: 9008         	str	r0, [sp, #0x20]
700a4eb0: e7ff         	b	0x700a4eb2 <Sciclient_rmIrqFindRoute+0x72> @ imm = #-0x2
700a4eb2: 9805         	ldr	r0, [sp, #0x14]
700a4eb4: 9004         	str	r0, [sp, #0x10]
700a4eb6: e7ff         	b	0x700a4eb8 <Sciclient_rmIrqFindRoute+0x78> @ imm = #-0x2
700a4eb8: 9808         	ldr	r0, [sp, #0x20]
700a4eba: b968         	cbnz	r0, 0x700a4ed8 <Sciclient_rmIrqFindRoute+0x98> @ imm = #0x1a
700a4ebc: e7ff         	b	0x700a4ebe <Sciclient_rmIrqFindRoute+0x7e> @ imm = #-0x2
700a4ebe: 2001         	movs	r0, #0x1
700a4ec0: 9002         	str	r0, [sp, #0x8]
700a4ec2: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a4ec6: f010 f963    	bl	0x700b5190 <Sciclient_rmPsInit> @ imm = #0x102c6
700a4eca: 9802         	ldr	r0, [sp, #0x8]
700a4ecc: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4ed0: 2000         	movs	r0, #0x0
700a4ed2: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4ed6: e003         	b	0x700a4ee0 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #0x6
700a4ed8: 2000         	movs	r0, #0x0
700a4eda: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a4ede: e7ff         	b	0x700a4ee0 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #-0x2
700a4ee0: e7ff         	b	0x700a4ee2 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x2
700a4ee2: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a4ee6: 07c0         	lsls	r0, r0, #0x1f
700a4ee8: 2800         	cmp	r0, #0x0
700a4eea: f000 80ca    	beq.w	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x194
700a4eee: e7ff         	b	0x700a4ef0 <Sciclient_rmIrqFindRoute+0xb0> @ imm = #-0x2
700a4ef0: 2000         	movs	r0, #0x0
700a4ef2: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4ef6: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a4efa: 9905         	ldr	r1, [sp, #0x14]
700a4efc: 8849         	ldrh	r1, [r1, #0x2]
700a4efe: 4288         	cmp	r0, r1
700a4f00: f280 8087    	bge.w	0x700a5012 <Sciclient_rmIrqFindRoute+0x1d2> @ imm = #0x10e
700a4f04: e7ff         	b	0x700a4f06 <Sciclient_rmIrqFindRoute+0xc6> @ imm = #-0x2
700a4f06: 9805         	ldr	r0, [sp, #0x14]
700a4f08: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a4f0c: aa03         	add	r2, sp, #0xc
700a4f0e: f00e fe77    	bl	0x700b3c00 <Sciclient_rmIrqGetNodeItf> @ imm = #0xecee
700a4f12: 9008         	str	r0, [sp, #0x20]
700a4f14: 9808         	ldr	r0, [sp, #0x20]
700a4f16: b108         	cbz	r0, 0x700a4f1c <Sciclient_rmIrqFindRoute+0xdc> @ imm = #0x2
700a4f18: e7ff         	b	0x700a4f1a <Sciclient_rmIrqFindRoute+0xda> @ imm = #-0x2
700a4f1a: e0b2         	b	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x164
700a4f1c: 9805         	ldr	r0, [sp, #0x14]
700a4f1e: 8800         	ldrh	r0, [r0]
700a4f20: f00f fc9e    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0xf93c
700a4f24: b9d0         	cbnz	r0, 0x700a4f5c <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x34
700a4f26: e7ff         	b	0x700a4f28 <Sciclient_rmIrqFindRoute+0xe8> @ imm = #-0x2
700a4f28: f00f fdd2    	bl	0x700b4ad0 <Sciclient_rmPsIsEmpty> @ imm = #0xfba4
700a4f2c: b1b0         	cbz	r0, 0x700a4f5c <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x2c
700a4f2e: e7ff         	b	0x700a4f30 <Sciclient_rmIrqFindRoute+0xf0> @ imm = #-0x2
700a4f30: 9809         	ldr	r0, [sp, #0x24]
700a4f32: 8900         	ldrh	r0, [r0, #0x8]
700a4f34: 9903         	ldr	r1, [sp, #0xc]
700a4f36: 8809         	ldrh	r1, [r1]
700a4f38: 4288         	cmp	r0, r1
700a4f3a: db09         	blt	0x700a4f50 <Sciclient_rmIrqFindRoute+0x110> @ imm = #0x12
700a4f3c: e7ff         	b	0x700a4f3e <Sciclient_rmIrqFindRoute+0xfe> @ imm = #-0x2
700a4f3e: 9809         	ldr	r0, [sp, #0x24]
700a4f40: 8900         	ldrh	r0, [r0, #0x8]
700a4f42: 9a03         	ldr	r2, [sp, #0xc]
700a4f44: 8811         	ldrh	r1, [r2]
700a4f46: 8892         	ldrh	r2, [r2, #0x4]
700a4f48: 4411         	add	r1, r2
700a4f4a: 4288         	cmp	r0, r1
700a4f4c: db06         	blt	0x700a4f5c <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0xc
700a4f4e: e7ff         	b	0x700a4f50 <Sciclient_rmIrqFindRoute+0x110> @ imm = #-0x2
700a4f50: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a4f54: 3001         	adds	r0, #0x1
700a4f56: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4f5a: e059         	b	0x700a5010 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #0xb2
700a4f5c: f010 fcb0    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x10960
700a4f60: f8bd 101c    	ldrh.w	r1, [sp, #0x1c]
700a4f64: 4288         	cmp	r0, r1
700a4f66: da1e         	bge	0x700a4fa6 <Sciclient_rmIrqFindRoute+0x166> @ imm = #0x3c
700a4f68: e7ff         	b	0x700a4f6a <Sciclient_rmIrqFindRoute+0x12a> @ imm = #-0x2
700a4f6a: 9805         	ldr	r0, [sp, #0x14]
700a4f6c: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a4f70: f00d fcbe    	bl	0x700b28f0 <Sciclient_rmPsPush> @ imm = #0xd97c
700a4f74: 9008         	str	r0, [sp, #0x20]
700a4f76: 9808         	ldr	r0, [sp, #0x20]
700a4f78: b108         	cbz	r0, 0x700a4f7e <Sciclient_rmIrqFindRoute+0x13e> @ imm = #0x2
700a4f7a: e7ff         	b	0x700a4f7c <Sciclient_rmIrqFindRoute+0x13c> @ imm = #-0x2
700a4f7c: e081         	b	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x102
700a4f7e: 9803         	ldr	r0, [sp, #0xc]
700a4f80: 88c0         	ldrh	r0, [r0, #0x6]
700a4f82: a905         	add	r1, sp, #0x14
700a4f84: f007 fd64    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #0x7ac8
700a4f88: 9008         	str	r0, [sp, #0x20]
700a4f8a: 9805         	ldr	r0, [sp, #0x14]
700a4f8c: b930         	cbnz	r0, 0x700a4f9c <Sciclient_rmIrqFindRoute+0x15c> @ imm = #0xc
700a4f8e: e7ff         	b	0x700a4f90 <Sciclient_rmIrqFindRoute+0x150> @ imm = #-0x2
700a4f90: 2001         	movs	r0, #0x1
700a4f92: f88d 0019    	strb.w	r0, [sp, #0x19]
700a4f96: 2000         	movs	r0, #0x0
700a4f98: 9008         	str	r0, [sp, #0x20]
700a4f9a: e003         	b	0x700a4fa4 <Sciclient_rmIrqFindRoute+0x164> @ imm = #0x6
700a4f9c: 2000         	movs	r0, #0x0
700a4f9e: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4fa2: e7ff         	b	0x700a4fa4 <Sciclient_rmIrqFindRoute+0x164> @ imm = #-0x2
700a4fa4: e033         	b	0x700a500e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #0x66
700a4fa6: 9803         	ldr	r0, [sp, #0xc]
700a4fa8: 88c0         	ldrh	r0, [r0, #0x6]
700a4faa: 9909         	ldr	r1, [sp, #0x24]
700a4fac: 8949         	ldrh	r1, [r1, #0xa]
700a4fae: 4288         	cmp	r0, r1
700a4fb0: d127         	bne	0x700a5002 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x4e
700a4fb2: e7ff         	b	0x700a4fb4 <Sciclient_rmIrqFindRoute+0x174> @ imm = #-0x2
700a4fb4: 9809         	ldr	r0, [sp, #0x24]
700a4fb6: 8980         	ldrh	r0, [r0, #0xc]
700a4fb8: 9903         	ldr	r1, [sp, #0xc]
700a4fba: 8849         	ldrh	r1, [r1, #0x2]
700a4fbc: 4288         	cmp	r0, r1
700a4fbe: db20         	blt	0x700a5002 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x40
700a4fc0: e7ff         	b	0x700a4fc2 <Sciclient_rmIrqFindRoute+0x182> @ imm = #-0x2
700a4fc2: 9809         	ldr	r0, [sp, #0x24]
700a4fc4: 8980         	ldrh	r0, [r0, #0xc]
700a4fc6: 9a03         	ldr	r2, [sp, #0xc]
700a4fc8: 8851         	ldrh	r1, [r2, #0x2]
700a4fca: 8892         	ldrh	r2, [r2, #0x4]
700a4fcc: 4411         	add	r1, r2
700a4fce: 4288         	cmp	r0, r1
700a4fd0: da17         	bge	0x700a5002 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x2e
700a4fd2: e7ff         	b	0x700a4fd4 <Sciclient_rmIrqFindRoute+0x194> @ imm = #-0x2
700a4fd4: 9805         	ldr	r0, [sp, #0x14]
700a4fd6: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a4fda: f00d fc89    	bl	0x700b28f0 <Sciclient_rmPsPush> @ imm = #0xd912
700a4fde: 9008         	str	r0, [sp, #0x20]
700a4fe0: 9808         	ldr	r0, [sp, #0x20]
700a4fe2: b108         	cbz	r0, 0x700a4fe8 <Sciclient_rmIrqFindRoute+0x1a8> @ imm = #0x2
700a4fe4: e7ff         	b	0x700a4fe6 <Sciclient_rmIrqFindRoute+0x1a6> @ imm = #-0x2
700a4fe6: e04c         	b	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x98
700a4fe8: 9809         	ldr	r0, [sp, #0x24]
700a4fea: f7fb f999    	bl	0x700a0320 <Sciclient_rmIrqRouteValidate> @ imm = #-0x4cce
700a4fee: b108         	cbz	r0, 0x700a4ff4 <Sciclient_rmIrqFindRoute+0x1b4> @ imm = #0x2
700a4ff0: e7ff         	b	0x700a4ff2 <Sciclient_rmIrqFindRoute+0x1b2> @ imm = #-0x2
700a4ff2: e046         	b	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x8c
700a4ff4: a805         	add	r0, sp, #0x14
700a4ff6: f10d 011a    	add.w	r1, sp, #0x1a
700a4ffa: f00b f811    	bl	0x700b0020 <Sciclient_rmPsPop> @ imm = #0xb022
700a4ffe: e7ff         	b	0x700a5000 <Sciclient_rmIrqFindRoute+0x1c0> @ imm = #-0x2
700a5000: e7ff         	b	0x700a5002 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #-0x2
700a5002: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a5006: 3001         	adds	r0, #0x1
700a5008: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a500c: e7ff         	b	0x700a500e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #-0x2
700a500e: e7ff         	b	0x700a5010 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #-0x2
700a5010: e003         	b	0x700a501a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #0x6
700a5012: 2001         	movs	r0, #0x1
700a5014: f88d 0019    	strb.w	r0, [sp, #0x19]
700a5018: e7ff         	b	0x700a501a <Sciclient_rmIrqFindRoute+0x1da> @ imm = #-0x2
700a501a: f89d 0019    	ldrb.w	r0, [sp, #0x19]
700a501e: 07c0         	lsls	r0, r0, #0x1f
700a5020: b370         	cbz	r0, 0x700a5080 <Sciclient_rmIrqFindRoute+0x240> @ imm = #0x5c
700a5022: e7ff         	b	0x700a5024 <Sciclient_rmIrqFindRoute+0x1e4> @ imm = #-0x2
700a5024: f00f fd54    	bl	0x700b4ad0 <Sciclient_rmPsIsEmpty> @ imm = #0xfaa8
700a5028: b1c8         	cbz	r0, 0x700a505e <Sciclient_rmIrqFindRoute+0x21e> @ imm = #0x32
700a502a: e7ff         	b	0x700a502c <Sciclient_rmIrqFindRoute+0x1ec> @ imm = #-0x2
700a502c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a5030: 3001         	adds	r0, #0x1
700a5032: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a5036: 9804         	ldr	r0, [sp, #0x10]
700a5038: 9005         	str	r0, [sp, #0x14]
700a503a: 2000         	movs	r0, #0x0
700a503c: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5040: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a5044: 9001         	str	r0, [sp, #0x4]
700a5046: f010 fc93    	bl	0x700b5970 <Sciclient_rmPsGetMaxPsp> @ imm = #0x10926
700a504a: 4601         	mov	r1, r0
700a504c: 9801         	ldr	r0, [sp, #0x4]
700a504e: 4288         	cmp	r0, r1
700a5050: db04         	blt	0x700a505c <Sciclient_rmIrqFindRoute+0x21c> @ imm = #0x8
700a5052: e7ff         	b	0x700a5054 <Sciclient_rmIrqFindRoute+0x214> @ imm = #-0x2
700a5054: f04f 30ff    	mov.w	r0, #0xffffffff
700a5058: 9008         	str	r0, [sp, #0x20]
700a505a: e012         	b	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x24
700a505c: e00f         	b	0x700a507e <Sciclient_rmIrqFindRoute+0x23e> @ imm = #0x1e
700a505e: a805         	add	r0, sp, #0x14
700a5060: f10d 011a    	add.w	r1, sp, #0x1a
700a5064: f00a ffdc    	bl	0x700b0020 <Sciclient_rmPsPop> @ imm = #0xafb8
700a5068: 9008         	str	r0, [sp, #0x20]
700a506a: 9808         	ldr	r0, [sp, #0x20]
700a506c: b108         	cbz	r0, 0x700a5072 <Sciclient_rmIrqFindRoute+0x232> @ imm = #0x2
700a506e: e7ff         	b	0x700a5070 <Sciclient_rmIrqFindRoute+0x230> @ imm = #-0x2
700a5070: e007         	b	0x700a5082 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0xe
700a5072: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a5076: 3001         	adds	r0, #0x1
700a5078: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a507c: e7ff         	b	0x700a507e <Sciclient_rmIrqFindRoute+0x23e> @ imm = #-0x2
700a507e: e7ff         	b	0x700a5080 <Sciclient_rmIrqFindRoute+0x240> @ imm = #-0x2
700a5080: e72f         	b	0x700a4ee2 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x1a2
700a5082: 9808         	ldr	r0, [sp, #0x20]
700a5084: b00a         	add	sp, #0x28
700a5086: bd80         	pop	{r7, pc}
		...

700a5090 <UART_fifoConfig>:
700a5090: b580         	push	{r7, lr}
700a5092: b092         	sub	sp, #0x48
700a5094: 9011         	str	r0, [sp, #0x44]
700a5096: 9110         	str	r1, [sp, #0x40]
700a5098: 2000         	movs	r0, #0x0
700a509a: 900c         	str	r0, [sp, #0x30]
700a509c: 9810         	ldr	r0, [sp, #0x40]
700a509e: f3c0 6083    	ubfx	r0, r0, #0x1a, #0x4
700a50a2: 900b         	str	r0, [sp, #0x2c]
700a50a4: 9810         	ldr	r0, [sp, #0x40]
700a50a6: f3c0 5083    	ubfx	r0, r0, #0x16, #0x4
700a50aa: 900a         	str	r0, [sp, #0x28]
700a50ac: 9810         	ldr	r0, [sp, #0x40]
700a50ae: f3c0 3087    	ubfx	r0, r0, #0xe, #0x8
700a50b2: 9009         	str	r0, [sp, #0x24]
700a50b4: 9810         	ldr	r0, [sp, #0x40]
700a50b6: f3c0 1087    	ubfx	r0, r0, #0x6, #0x8
700a50ba: 9008         	str	r0, [sp, #0x20]
700a50bc: 9810         	ldr	r0, [sp, #0x40]
700a50be: f3c0 1040    	ubfx	r0, r0, #0x5, #0x1
700a50c2: 9007         	str	r0, [sp, #0x1c]
700a50c4: 9810         	ldr	r0, [sp, #0x40]
700a50c6: f3c0 1000    	ubfx	r0, r0, #0x4, #0x1
700a50ca: 9006         	str	r0, [sp, #0x18]
700a50cc: 9810         	ldr	r0, [sp, #0x40]
700a50ce: f3c0 00c0    	ubfx	r0, r0, #0x3, #0x1
700a50d2: 9005         	str	r0, [sp, #0x14]
700a50d4: 9810         	ldr	r0, [sp, #0x40]
700a50d6: f000 0007    	and	r0, r0, #0x7
700a50da: 9004         	str	r0, [sp, #0x10]
700a50dc: 9811         	ldr	r0, [sp, #0x44]
700a50de: f00f f86f    	bl	0x700b41c0 <UART_enhanFuncEnable> @ imm = #0xf0de
700a50e2: 900f         	str	r0, [sp, #0x3c]
700a50e4: 9811         	ldr	r0, [sp, #0x44]
700a50e6: f00a fd1b    	bl	0x700afb20 <UART_subConfigTCRTLRModeEn> @ imm = #0xaa36
700a50ea: 900e         	str	r0, [sp, #0x38]
700a50ec: 980c         	ldr	r0, [sp, #0x30]
700a50ee: f040 0001    	orr	r0, r0, #0x1
700a50f2: 900c         	str	r0, [sp, #0x30]
700a50f4: 980a         	ldr	r0, [sp, #0x28]
700a50f6: 2801         	cmp	r0, #0x1
700a50f8: d033         	beq	0x700a5162 <UART_fifoConfig+0xd2> @ imm = #0x66
700a50fa: e7ff         	b	0x700a50fc <UART_fifoConfig+0x6c> @ imm = #-0x2
700a50fc: 9811         	ldr	r0, [sp, #0x44]
700a50fe: 3040         	adds	r0, #0x40
700a5100: 2180         	movs	r1, #0x80
700a5102: 2207         	movs	r2, #0x7
700a5104: 2300         	movs	r3, #0x0
700a5106: 9303         	str	r3, [sp, #0xc]
700a5108: f00f faba    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf574
700a510c: 9b03         	ldr	r3, [sp, #0xc]
700a510e: 9811         	ldr	r0, [sp, #0x44]
700a5110: 301c         	adds	r0, #0x1c
700a5112: 21f0         	movs	r1, #0xf0
700a5114: 2204         	movs	r2, #0x4
700a5116: f00f fab3    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf566
700a511a: 980c         	ldr	r0, [sp, #0x30]
700a511c: f020 00c0    	bic	r0, r0, #0xc0
700a5120: 900c         	str	r0, [sp, #0x30]
700a5122: 9808         	ldr	r0, [sp, #0x20]
700a5124: 2808         	cmp	r0, #0x8
700a5126: d00c         	beq	0x700a5142 <UART_fifoConfig+0xb2> @ imm = #0x18
700a5128: e7ff         	b	0x700a512a <UART_fifoConfig+0x9a> @ imm = #-0x2
700a512a: 9808         	ldr	r0, [sp, #0x20]
700a512c: 2810         	cmp	r0, #0x10
700a512e: d008         	beq	0x700a5142 <UART_fifoConfig+0xb2> @ imm = #0x10
700a5130: e7ff         	b	0x700a5132 <UART_fifoConfig+0xa2> @ imm = #-0x2
700a5132: 9808         	ldr	r0, [sp, #0x20]
700a5134: 2838         	cmp	r0, #0x38
700a5136: d004         	beq	0x700a5142 <UART_fifoConfig+0xb2> @ imm = #0x8
700a5138: e7ff         	b	0x700a513a <UART_fifoConfig+0xaa> @ imm = #-0x2
700a513a: 9808         	ldr	r0, [sp, #0x20]
700a513c: 283c         	cmp	r0, #0x3c
700a513e: d107         	bne	0x700a5150 <UART_fifoConfig+0xc0> @ imm = #0xe
700a5140: e7ff         	b	0x700a5142 <UART_fifoConfig+0xb2> @ imm = #-0x2
700a5142: 9808         	ldr	r0, [sp, #0x20]
700a5144: f000 01c0    	and	r1, r0, #0xc0
700a5148: 980c         	ldr	r0, [sp, #0x30]
700a514a: 4308         	orrs	r0, r1
700a514c: 900c         	str	r0, [sp, #0x30]
700a514e: e007         	b	0x700a5160 <UART_fifoConfig+0xd0> @ imm = #0xe
700a5150: 9811         	ldr	r0, [sp, #0x44]
700a5152: 301c         	adds	r0, #0x1c
700a5154: 9b08         	ldr	r3, [sp, #0x20]
700a5156: 21f0         	movs	r1, #0xf0
700a5158: 2204         	movs	r2, #0x4
700a515a: f00f fa91    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf522
700a515e: e7ff         	b	0x700a5160 <UART_fifoConfig+0xd0> @ imm = #-0x2
700a5160: e01d         	b	0x700a519e <UART_fifoConfig+0x10e> @ imm = #0x3a
700a5162: 9808         	ldr	r0, [sp, #0x20]
700a5164: f000 003f    	and	r0, r0, #0x3f
700a5168: 9008         	str	r0, [sp, #0x20]
700a516a: 9808         	ldr	r0, [sp, #0x20]
700a516c: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a5170: 900d         	str	r0, [sp, #0x34]
700a5172: 9808         	ldr	r0, [sp, #0x20]
700a5174: f000 0103    	and	r1, r0, #0x3
700a5178: 980c         	ldr	r0, [sp, #0x30]
700a517a: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700a517e: 900c         	str	r0, [sp, #0x30]
700a5180: 9811         	ldr	r0, [sp, #0x44]
700a5182: 3040         	adds	r0, #0x40
700a5184: 2180         	movs	r1, #0x80
700a5186: 2207         	movs	r2, #0x7
700a5188: 2301         	movs	r3, #0x1
700a518a: f00f fa79    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf4f2
700a518e: 9811         	ldr	r0, [sp, #0x44]
700a5190: 301c         	adds	r0, #0x1c
700a5192: 9b0d         	ldr	r3, [sp, #0x34]
700a5194: 21f0         	movs	r1, #0xf0
700a5196: 2204         	movs	r2, #0x4
700a5198: f00f fa72    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf4e4
700a519c: e7ff         	b	0x700a519e <UART_fifoConfig+0x10e> @ imm = #-0x2
700a519e: 980b         	ldr	r0, [sp, #0x2c]
700a51a0: 2801         	cmp	r0, #0x1
700a51a2: d033         	beq	0x700a520c <UART_fifoConfig+0x17c> @ imm = #0x66
700a51a4: e7ff         	b	0x700a51a6 <UART_fifoConfig+0x116> @ imm = #-0x2
700a51a6: 9811         	ldr	r0, [sp, #0x44]
700a51a8: 3040         	adds	r0, #0x40
700a51aa: 2140         	movs	r1, #0x40
700a51ac: 2206         	movs	r2, #0x6
700a51ae: 2300         	movs	r3, #0x0
700a51b0: 9302         	str	r3, [sp, #0x8]
700a51b2: f00f fa65    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf4ca
700a51b6: 9b02         	ldr	r3, [sp, #0x8]
700a51b8: 9811         	ldr	r0, [sp, #0x44]
700a51ba: 301c         	adds	r0, #0x1c
700a51bc: 210f         	movs	r1, #0xf
700a51be: 461a         	mov	r2, r3
700a51c0: f00f fa5e    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf4bc
700a51c4: 980c         	ldr	r0, [sp, #0x30]
700a51c6: f020 0030    	bic	r0, r0, #0x30
700a51ca: 900c         	str	r0, [sp, #0x30]
700a51cc: 9809         	ldr	r0, [sp, #0x24]
700a51ce: 2808         	cmp	r0, #0x8
700a51d0: d00c         	beq	0x700a51ec <UART_fifoConfig+0x15c> @ imm = #0x18
700a51d2: e7ff         	b	0x700a51d4 <UART_fifoConfig+0x144> @ imm = #-0x2
700a51d4: 9809         	ldr	r0, [sp, #0x24]
700a51d6: 2810         	cmp	r0, #0x10
700a51d8: d008         	beq	0x700a51ec <UART_fifoConfig+0x15c> @ imm = #0x10
700a51da: e7ff         	b	0x700a51dc <UART_fifoConfig+0x14c> @ imm = #-0x2
700a51dc: 9809         	ldr	r0, [sp, #0x24]
700a51de: 2820         	cmp	r0, #0x20
700a51e0: d004         	beq	0x700a51ec <UART_fifoConfig+0x15c> @ imm = #0x8
700a51e2: e7ff         	b	0x700a51e4 <UART_fifoConfig+0x154> @ imm = #-0x2
700a51e4: 9809         	ldr	r0, [sp, #0x24]
700a51e6: 2838         	cmp	r0, #0x38
700a51e8: d107         	bne	0x700a51fa <UART_fifoConfig+0x16a> @ imm = #0xe
700a51ea: e7ff         	b	0x700a51ec <UART_fifoConfig+0x15c> @ imm = #-0x2
700a51ec: 9809         	ldr	r0, [sp, #0x24]
700a51ee: f000 0130    	and	r1, r0, #0x30
700a51f2: 980c         	ldr	r0, [sp, #0x30]
700a51f4: 4308         	orrs	r0, r1
700a51f6: 900c         	str	r0, [sp, #0x30]
700a51f8: e007         	b	0x700a520a <UART_fifoConfig+0x17a> @ imm = #0xe
700a51fa: 9811         	ldr	r0, [sp, #0x44]
700a51fc: 301c         	adds	r0, #0x1c
700a51fe: 9b09         	ldr	r3, [sp, #0x24]
700a5200: 210f         	movs	r1, #0xf
700a5202: 2200         	movs	r2, #0x0
700a5204: f00f fa3c    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf478
700a5208: e7ff         	b	0x700a520a <UART_fifoConfig+0x17a> @ imm = #-0x2
700a520a: e01d         	b	0x700a5248 <UART_fifoConfig+0x1b8> @ imm = #0x3a
700a520c: 9809         	ldr	r0, [sp, #0x24]
700a520e: f000 003f    	and	r0, r0, #0x3f
700a5212: 9009         	str	r0, [sp, #0x24]
700a5214: 9809         	ldr	r0, [sp, #0x24]
700a5216: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a521a: 900d         	str	r0, [sp, #0x34]
700a521c: 9809         	ldr	r0, [sp, #0x24]
700a521e: f000 0103    	and	r1, r0, #0x3
700a5222: 980c         	ldr	r0, [sp, #0x30]
700a5224: ea40 1001    	orr.w	r0, r0, r1, lsl #4
700a5228: 900c         	str	r0, [sp, #0x30]
700a522a: 9811         	ldr	r0, [sp, #0x44]
700a522c: 3040         	adds	r0, #0x40
700a522e: 2140         	movs	r1, #0x40
700a5230: 2206         	movs	r2, #0x6
700a5232: 2301         	movs	r3, #0x1
700a5234: f00f fa24    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf448
700a5238: 9811         	ldr	r0, [sp, #0x44]
700a523a: 301c         	adds	r0, #0x1c
700a523c: 9b0d         	ldr	r3, [sp, #0x34]
700a523e: 210f         	movs	r1, #0xf
700a5240: 2200         	movs	r2, #0x0
700a5242: f00f fa1d    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf43a
700a5246: e7ff         	b	0x700a5248 <UART_fifoConfig+0x1b8> @ imm = #-0x2
700a5248: 9805         	ldr	r0, [sp, #0x14]
700a524a: b9a8         	cbnz	r0, 0x700a5278 <UART_fifoConfig+0x1e8> @ imm = #0x2a
700a524c: e7ff         	b	0x700a524e <UART_fifoConfig+0x1be> @ imm = #-0x2
700a524e: 9811         	ldr	r0, [sp, #0x44]
700a5250: 3040         	adds	r0, #0x40
700a5252: 2101         	movs	r1, #0x1
700a5254: 2300         	movs	r3, #0x0
700a5256: 461a         	mov	r2, r3
700a5258: f00f fa12    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf424
700a525c: 9804         	ldr	r0, [sp, #0x10]
700a525e: f000 0001    	and	r0, r0, #0x1
700a5262: 9004         	str	r0, [sp, #0x10]
700a5264: 980c         	ldr	r0, [sp, #0x30]
700a5266: f020 0008    	bic	r0, r0, #0x8
700a526a: 900c         	str	r0, [sp, #0x30]
700a526c: 9904         	ldr	r1, [sp, #0x10]
700a526e: 980c         	ldr	r0, [sp, #0x30]
700a5270: ea40 00c1    	orr.w	r0, r0, r1, lsl #3
700a5274: 900c         	str	r0, [sp, #0x30]
700a5276: e013         	b	0x700a52a0 <UART_fifoConfig+0x210> @ imm = #0x26
700a5278: 9804         	ldr	r0, [sp, #0x10]
700a527a: f000 0003    	and	r0, r0, #0x3
700a527e: 9004         	str	r0, [sp, #0x10]
700a5280: 9811         	ldr	r0, [sp, #0x44]
700a5282: 3040         	adds	r0, #0x40
700a5284: 2200         	movs	r2, #0x0
700a5286: 2301         	movs	r3, #0x1
700a5288: 9301         	str	r3, [sp, #0x4]
700a528a: 4619         	mov	r1, r3
700a528c: f00f f9f8    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf3f0
700a5290: 9a01         	ldr	r2, [sp, #0x4]
700a5292: 9811         	ldr	r0, [sp, #0x44]
700a5294: 3040         	adds	r0, #0x40
700a5296: 9b04         	ldr	r3, [sp, #0x10]
700a5298: 2106         	movs	r1, #0x6
700a529a: f00f f9f1    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0xf3e2
700a529e: e7ff         	b	0x700a52a0 <UART_fifoConfig+0x210> @ imm = #-0x2
700a52a0: 9906         	ldr	r1, [sp, #0x18]
700a52a2: 980c         	ldr	r0, [sp, #0x30]
700a52a4: ea40 0041    	orr.w	r0, r0, r1, lsl #1
700a52a8: 900c         	str	r0, [sp, #0x30]
700a52aa: 9907         	ldr	r1, [sp, #0x1c]
700a52ac: 980c         	ldr	r0, [sp, #0x30]
700a52ae: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a52b2: 900c         	str	r0, [sp, #0x30]
700a52b4: 9811         	ldr	r0, [sp, #0x44]
700a52b6: 990c         	ldr	r1, [sp, #0x30]
700a52b8: f00c fe7a    	bl	0x700b1fb0 <UART_fifoRegisterWrite> @ imm = #0xccf4
700a52bc: 9811         	ldr	r0, [sp, #0x44]
700a52be: 990e         	ldr	r1, [sp, #0x38]
700a52c0: f00b fb3e    	bl	0x700b0940 <UART_tcrTlrBitValRestore> @ imm = #0xb67c
700a52c4: 9811         	ldr	r0, [sp, #0x44]
700a52c6: 990f         	ldr	r1, [sp, #0x3c]
700a52c8: f00f f9fa    	bl	0x700b46c0 <UART_enhanFuncBitValRestore> @ imm = #0xf3f4
700a52cc: 980c         	ldr	r0, [sp, #0x30]
700a52ce: b012         	add	sp, #0x48
700a52d0: bd80         	pop	{r7, pc}
		...
700a52de: 0000         	movs	r0, r0

700a52e0 <UART_lld_controllerIsr>:
700a52e0: b580         	push	{r7, lr}
700a52e2: b08a         	sub	sp, #0x28
700a52e4: 9009         	str	r0, [sp, #0x24]
700a52e6: 2001         	movs	r0, #0x1
700a52e8: 9005         	str	r0, [sp, #0x14]
700a52ea: 2000         	movs	r0, #0x0
700a52ec: 9004         	str	r0, [sp, #0x10]
700a52ee: 9809         	ldr	r0, [sp, #0x24]
700a52f0: 2800         	cmp	r0, #0x0
700a52f2: f000 8111    	beq.w	0x700a5518 <UART_lld_controllerIsr+0x238> @ imm = #0x222
700a52f6: e7ff         	b	0x700a52f8 <UART_lld_controllerIsr+0x18> @ imm = #-0x2
700a52f8: 9809         	ldr	r0, [sp, #0x24]
700a52fa: 9006         	str	r0, [sp, #0x18]
700a52fc: 9806         	ldr	r0, [sp, #0x18]
700a52fe: 6840         	ldr	r0, [r0, #0x4]
700a5300: 9001         	str	r0, [sp, #0x4]
700a5302: e7ff         	b	0x700a5304 <UART_lld_controllerIsr+0x24> @ imm = #-0x2
700a5304: 9805         	ldr	r0, [sp, #0x14]
700a5306: 2801         	cmp	r0, #0x1
700a5308: f040 8105    	bne.w	0x700a5516 <UART_lld_controllerIsr+0x236> @ imm = #0x20a
700a530c: e7ff         	b	0x700a530e <UART_lld_controllerIsr+0x2e> @ imm = #-0x2
700a530e: 9806         	ldr	r0, [sp, #0x18]
700a5310: 6800         	ldr	r0, [r0]
700a5312: f00e fa95    	bl	0x700b3840 <UART_getIntrIdentityStatus> @ imm = #0xe52a
700a5316: 9008         	str	r0, [sp, #0x20]
700a5318: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a531c: 0740         	lsls	r0, r0, #0x1d
700a531e: 2800         	cmp	r0, #0x0
700a5320: d561         	bpl	0x700a53e6 <UART_lld_controllerIsr+0x106> @ imm = #0xc2
700a5322: e7ff         	b	0x700a5324 <UART_lld_controllerIsr+0x44> @ imm = #-0x2
700a5324: 9808         	ldr	r0, [sp, #0x20]
700a5326: f000 0006    	and	r0, r0, #0x6
700a532a: 2806         	cmp	r0, #0x6
700a532c: d104         	bne	0x700a5338 <UART_lld_controllerIsr+0x58> @ imm = #0x8
700a532e: e7ff         	b	0x700a5330 <UART_lld_controllerIsr+0x50> @ imm = #-0x2
700a5330: 9806         	ldr	r0, [sp, #0x18]
700a5332: f004 fc2d    	bl	0x700a9b90 <UART_procLineStatusErr> @ imm = #0x485a
700a5336: e055         	b	0x700a53e4 <UART_lld_controllerIsr+0x104> @ imm = #0xaa
700a5338: 9808         	ldr	r0, [sp, #0x20]
700a533a: f000 000c    	and	r0, r0, #0xc
700a533e: 280c         	cmp	r0, #0xc
700a5340: d10a         	bne	0x700a5358 <UART_lld_controllerIsr+0x78> @ imm = #0x14
700a5342: e7ff         	b	0x700a5344 <UART_lld_controllerIsr+0x64> @ imm = #-0x2
700a5344: 9806         	ldr	r0, [sp, #0x18]
700a5346: 6800         	ldr	r0, [r0]
700a5348: 2105         	movs	r1, #0x5
700a534a: f007 fe29    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x7c52
700a534e: 9906         	ldr	r1, [sp, #0x18]
700a5350: 6a08         	ldr	r0, [r1, #0x20]
700a5352: 3001         	adds	r0, #0x1
700a5354: 6208         	str	r0, [r1, #0x20]
700a5356: e7ff         	b	0x700a5358 <UART_lld_controllerIsr+0x78> @ imm = #-0x2
700a5358: 9806         	ldr	r0, [sp, #0x18]
700a535a: 69c0         	ldr	r0, [r0, #0x1c]
700a535c: b3a8         	cbz	r0, 0x700a53ca <UART_lld_controllerIsr+0xea> @ imm = #0x6a
700a535e: e7ff         	b	0x700a5360 <UART_lld_controllerIsr+0x80> @ imm = #-0x2
700a5360: 9806         	ldr	r0, [sp, #0x18]
700a5362: 69c1         	ldr	r1, [r0, #0x1c]
700a5364: f00b fdd4    	bl	0x700b0f10 <UART_readData> @ imm = #0xbba8
700a5368: 9906         	ldr	r1, [sp, #0x18]
700a536a: 61c8         	str	r0, [r1, #0x1c]
700a536c: 9806         	ldr	r0, [sp, #0x18]
700a536e: 69c0         	ldr	r0, [r0, #0x1c]
700a5370: b130         	cbz	r0, 0x700a5380 <UART_lld_controllerIsr+0xa0> @ imm = #0xc
700a5372: e7ff         	b	0x700a5374 <UART_lld_controllerIsr+0x94> @ imm = #-0x2
700a5374: 9806         	ldr	r0, [sp, #0x18]
700a5376: 6840         	ldr	r0, [r0, #0x4]
700a5378: 6940         	ldr	r0, [r0, #0x14]
700a537a: 2801         	cmp	r0, #0x1
700a537c: d11e         	bne	0x700a53bc <UART_lld_controllerIsr+0xdc> @ imm = #0x3c
700a537e: e7ff         	b	0x700a5380 <UART_lld_controllerIsr+0xa0> @ imm = #-0x2
700a5380: 9806         	ldr	r0, [sp, #0x18]
700a5382: 6800         	ldr	r0, [r0]
700a5384: 2105         	movs	r1, #0x5
700a5386: f007 fe0b    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x7c16
700a538a: 9906         	ldr	r1, [sp, #0x18]
700a538c: 6948         	ldr	r0, [r1, #0x14]
700a538e: 698a         	ldr	r2, [r1, #0x18]
700a5390: 1a80         	subs	r0, r0, r2
700a5392: 6148         	str	r0, [r1, #0x14]
700a5394: 9806         	ldr	r0, [sp, #0x18]
700a5396: 6a80         	ldr	r0, [r0, #0x28]
700a5398: b138         	cbz	r0, 0x700a53aa <UART_lld_controllerIsr+0xca> @ imm = #0xe
700a539a: e7ff         	b	0x700a539c <UART_lld_controllerIsr+0xbc> @ imm = #-0x2
700a539c: 9906         	ldr	r1, [sp, #0x18]
700a539e: 6988         	ldr	r0, [r1, #0x18]
700a53a0: 62c8         	str	r0, [r1, #0x2c]
700a53a2: 9906         	ldr	r1, [sp, #0x18]
700a53a4: 2000         	movs	r0, #0x0
700a53a6: 6348         	str	r0, [r1, #0x34]
700a53a8: e7ff         	b	0x700a53aa <UART_lld_controllerIsr+0xca> @ imm = #-0x2
700a53aa: 9806         	ldr	r0, [sp, #0x18]
700a53ac: 6841         	ldr	r1, [r0, #0x4]
700a53ae: 6dc9         	ldr	r1, [r1, #0x5c]
700a53b0: 4788         	blx	r1
700a53b2: 9806         	ldr	r0, [sp, #0x18]
700a53b4: 3028         	adds	r0, #0x28
700a53b6: f00f ff0b    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xfe16
700a53ba: e005         	b	0x700a53c8 <UART_lld_controllerIsr+0xe8> @ imm = #0xa
700a53bc: 9806         	ldr	r0, [sp, #0x18]
700a53be: 6800         	ldr	r0, [r0]
700a53c0: 2105         	movs	r1, #0x5
700a53c2: f007 fc2d    	bl	0x700acc20 <UART_intrEnable> @ imm = #0x785a
700a53c6: e7ff         	b	0x700a53c8 <UART_lld_controllerIsr+0xe8> @ imm = #-0x2
700a53c8: e00b         	b	0x700a53e2 <UART_lld_controllerIsr+0x102> @ imm = #0x16
700a53ca: 9806         	ldr	r0, [sp, #0x18]
700a53cc: 6800         	ldr	r0, [r0]
700a53ce: f10d 011f    	add.w	r1, sp, #0x1f
700a53d2: f00d f96d    	bl	0x700b26b0 <UART_getChar> @ imm = #0xd2da
700a53d6: 9806         	ldr	r0, [sp, #0x18]
700a53d8: 6800         	ldr	r0, [r0]
700a53da: 2105         	movs	r1, #0x5
700a53dc: f007 fde0    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x7bc0
700a53e0: e7ff         	b	0x700a53e2 <UART_lld_controllerIsr+0x102> @ imm = #-0x2
700a53e2: e7ff         	b	0x700a53e4 <UART_lld_controllerIsr+0x104> @ imm = #-0x2
700a53e4: e096         	b	0x700a5514 <UART_lld_controllerIsr+0x234> @ imm = #0x12c
700a53e6: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a53ea: 0780         	lsls	r0, r0, #0x1e
700a53ec: 2800         	cmp	r0, #0x0
700a53ee: d57a         	bpl	0x700a54e6 <UART_lld_controllerIsr+0x206> @ imm = #0xf4
700a53f0: e7ff         	b	0x700a53f2 <UART_lld_controllerIsr+0x112> @ imm = #-0x2
700a53f2: 9806         	ldr	r0, [sp, #0x18]
700a53f4: 6900         	ldr	r0, [r0, #0x10]
700a53f6: 2800         	cmp	r0, #0x0
700a53f8: d06e         	beq	0x700a54d8 <UART_lld_controllerIsr+0x1f8> @ imm = #0xdc
700a53fa: e7ff         	b	0x700a53fc <UART_lld_controllerIsr+0x11c> @ imm = #-0x2
700a53fc: 9806         	ldr	r0, [sp, #0x18]
700a53fe: 6901         	ldr	r1, [r0, #0x10]
700a5400: f00d f986    	bl	0x700b2710 <UART_writeData> @ imm = #0xd30c
700a5404: 9906         	ldr	r1, [sp, #0x18]
700a5406: 6108         	str	r0, [r1, #0x10]
700a5408: 9806         	ldr	r0, [sp, #0x18]
700a540a: 6900         	ldr	r0, [r0, #0x10]
700a540c: 2800         	cmp	r0, #0x0
700a540e: d162         	bne	0x700a54d6 <UART_lld_controllerIsr+0x1f6> @ imm = #0xc4
700a5410: e7ff         	b	0x700a5412 <UART_lld_controllerIsr+0x132> @ imm = #-0x2
700a5412: 9801         	ldr	r0, [sp, #0x4]
700a5414: 6d40         	ldr	r0, [r0, #0x54]
700a5416: 4780         	blx	r0
700a5418: 9003         	str	r0, [sp, #0xc]
700a541a: e7ff         	b	0x700a541c <UART_lld_controllerIsr+0x13c> @ imm = #-0x2
700a541c: 9806         	ldr	r0, [sp, #0x18]
700a541e: 6800         	ldr	r0, [r0]
700a5420: f00e fb4e    	bl	0x700b3ac0 <UART_readLineStatus> @ imm = #0xe69c
700a5424: 9004         	str	r0, [sp, #0x10]
700a5426: 9801         	ldr	r0, [sp, #0x4]
700a5428: 6d40         	ldr	r0, [r0, #0x54]
700a542a: 4780         	blx	r0
700a542c: 9903         	ldr	r1, [sp, #0xc]
700a542e: 1a40         	subs	r0, r0, r1
700a5430: 9002         	str	r0, [sp, #0x8]
700a5432: e7ff         	b	0x700a5434 <UART_lld_controllerIsr+0x154> @ imm = #-0x2
700a5434: 9804         	ldr	r0, [sp, #0x10]
700a5436: f000 0160    	and	r1, r0, #0x60
700a543a: 2000         	movs	r0, #0x0
700a543c: 2960         	cmp	r1, #0x60
700a543e: 9000         	str	r0, [sp]
700a5440: d00d         	beq	0x700a545e <UART_lld_controllerIsr+0x17e> @ imm = #0x1a
700a5442: e7ff         	b	0x700a5444 <UART_lld_controllerIsr+0x164> @ imm = #-0x2
700a5444: 9802         	ldr	r0, [sp, #0x8]
700a5446: 9906         	ldr	r1, [sp, #0x18]
700a5448: 6e8a         	ldr	r2, [r1, #0x68]
700a544a: 6ec9         	ldr	r1, [r1, #0x6c]
700a544c: 1a80         	subs	r0, r0, r2
700a544e: f04f 0000    	mov.w	r0, #0x0
700a5452: eb70 0101    	sbcs.w	r1, r0, r1
700a5456: bf38         	it	lo
700a5458: 2001         	movlo	r0, #0x1
700a545a: 9000         	str	r0, [sp]
700a545c: e7ff         	b	0x700a545e <UART_lld_controllerIsr+0x17e> @ imm = #-0x2
700a545e: 9800         	ldr	r0, [sp]
700a5460: 07c0         	lsls	r0, r0, #0x1f
700a5462: 2800         	cmp	r0, #0x0
700a5464: d1da         	bne	0x700a541c <UART_lld_controllerIsr+0x13c> @ imm = #-0x4c
700a5466: e7ff         	b	0x700a5468 <UART_lld_controllerIsr+0x188> @ imm = #-0x2
700a5468: 9802         	ldr	r0, [sp, #0x8]
700a546a: 9906         	ldr	r1, [sp, #0x18]
700a546c: 6e8a         	ldr	r2, [r1, #0x68]
700a546e: 6ec9         	ldr	r1, [r1, #0x6c]
700a5470: 1a80         	subs	r0, r0, r2
700a5472: f04f 0000    	mov.w	r0, #0x0
700a5476: 4188         	sbcs	r0, r1
700a5478: d30e         	blo	0x700a5498 <UART_lld_controllerIsr+0x1b8> @ imm = #0x1c
700a547a: e7ff         	b	0x700a547c <UART_lld_controllerIsr+0x19c> @ imm = #-0x2
700a547c: f06f 0001    	mvn	r0, #0x1
700a5480: 9005         	str	r0, [sp, #0x14]
700a5482: 9906         	ldr	r1, [sp, #0x18]
700a5484: 2001         	movs	r0, #0x1
700a5486: 6488         	str	r0, [r1, #0x48]
700a5488: 9906         	ldr	r1, [sp, #0x18]
700a548a: 68c8         	ldr	r0, [r1, #0xc]
700a548c: 6408         	str	r0, [r1, #0x40]
700a548e: 9806         	ldr	r0, [sp, #0x18]
700a5490: 303c         	adds	r0, #0x3c
700a5492: f00f fe9d    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xfd3a
700a5496: e01d         	b	0x700a54d4 <UART_lld_controllerIsr+0x1f4> @ imm = #0x3a
700a5498: 9806         	ldr	r0, [sp, #0x18]
700a549a: 6800         	ldr	r0, [r0]
700a549c: 2102         	movs	r1, #0x2
700a549e: f007 fd7f    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x7afe
700a54a2: 9906         	ldr	r1, [sp, #0x18]
700a54a4: 6888         	ldr	r0, [r1, #0x8]
700a54a6: 68ca         	ldr	r2, [r1, #0xc]
700a54a8: 1a80         	subs	r0, r0, r2
700a54aa: 6088         	str	r0, [r1, #0x8]
700a54ac: 9806         	ldr	r0, [sp, #0x18]
700a54ae: 6bc0         	ldr	r0, [r0, #0x3c]
700a54b0: b138         	cbz	r0, 0x700a54c2 <UART_lld_controllerIsr+0x1e2> @ imm = #0xe
700a54b2: e7ff         	b	0x700a54b4 <UART_lld_controllerIsr+0x1d4> @ imm = #-0x2
700a54b4: 9906         	ldr	r1, [sp, #0x18]
700a54b6: 68c8         	ldr	r0, [r1, #0xc]
700a54b8: 6408         	str	r0, [r1, #0x40]
700a54ba: 9906         	ldr	r1, [sp, #0x18]
700a54bc: 2000         	movs	r0, #0x0
700a54be: 6488         	str	r0, [r1, #0x48]
700a54c0: e7ff         	b	0x700a54c2 <UART_lld_controllerIsr+0x1e2> @ imm = #-0x2
700a54c2: 9806         	ldr	r0, [sp, #0x18]
700a54c4: 6841         	ldr	r1, [r0, #0x4]
700a54c6: 6e09         	ldr	r1, [r1, #0x60]
700a54c8: 4788         	blx	r1
700a54ca: 9806         	ldr	r0, [sp, #0x18]
700a54cc: 303c         	adds	r0, #0x3c
700a54ce: f00f fe7f    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xfcfe
700a54d2: e7ff         	b	0x700a54d4 <UART_lld_controllerIsr+0x1f4> @ imm = #-0x2
700a54d4: e7ff         	b	0x700a54d6 <UART_lld_controllerIsr+0x1f6> @ imm = #-0x2
700a54d6: e005         	b	0x700a54e4 <UART_lld_controllerIsr+0x204> @ imm = #0xa
700a54d8: 9806         	ldr	r0, [sp, #0x18]
700a54da: 6800         	ldr	r0, [r0]
700a54dc: 2102         	movs	r1, #0x2
700a54de: f007 fd5f    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x7abe
700a54e2: e7ff         	b	0x700a54e4 <UART_lld_controllerIsr+0x204> @ imm = #-0x2
700a54e4: e015         	b	0x700a5512 <UART_lld_controllerIsr+0x232> @ imm = #0x2a
700a54e6: 9808         	ldr	r0, [sp, #0x20]
700a54e8: f000 000c    	and	r0, r0, #0xc
700a54ec: 280c         	cmp	r0, #0xc
700a54ee: d10c         	bne	0x700a550a <UART_lld_controllerIsr+0x22a> @ imm = #0x18
700a54f0: e7ff         	b	0x700a54f2 <UART_lld_controllerIsr+0x212> @ imm = #-0x2
700a54f2: 9806         	ldr	r0, [sp, #0x18]
700a54f4: 6800         	ldr	r0, [r0]
700a54f6: f00d ffeb    	bl	0x700b34d0 <UART_checkCharsAvailInFifo> @ imm = #0xdfd6
700a54fa: b928         	cbnz	r0, 0x700a5508 <UART_lld_controllerIsr+0x228> @ imm = #0xa
700a54fc: e7ff         	b	0x700a54fe <UART_lld_controllerIsr+0x21e> @ imm = #-0x2
700a54fe: 9806         	ldr	r0, [sp, #0x18]
700a5500: 6800         	ldr	r0, [r0]
700a5502: f00e fd3d    	bl	0x700b3f80 <UART_i2310WA> @ imm = #0xea7a
700a5506: e7ff         	b	0x700a5508 <UART_lld_controllerIsr+0x228> @ imm = #-0x2
700a5508: e002         	b	0x700a5510 <UART_lld_controllerIsr+0x230> @ imm = #0x4
700a550a: 2000         	movs	r0, #0x0
700a550c: 9005         	str	r0, [sp, #0x14]
700a550e: e7ff         	b	0x700a5510 <UART_lld_controllerIsr+0x230> @ imm = #-0x2
700a5510: e7ff         	b	0x700a5512 <UART_lld_controllerIsr+0x232> @ imm = #-0x2
700a5512: e7ff         	b	0x700a5514 <UART_lld_controllerIsr+0x234> @ imm = #-0x2
700a5514: e6f6         	b	0x700a5304 <UART_lld_controllerIsr+0x24> @ imm = #-0x214
700a5516: e000         	b	0x700a551a <UART_lld_controllerIsr+0x23a> @ imm = #0x0
700a5518: e7ff         	b	0x700a551a <UART_lld_controllerIsr+0x23a> @ imm = #-0x2
700a551a: b00a         	add	sp, #0x28
700a551c: bd80         	pop	{r7, pc}
700a551e: 0000         	movs	r0, r0

700a5520 <_ntoa_format>:
700a5520: b570         	push	{r4, r5, r6, lr}
700a5522: b08c         	sub	sp, #0x30
700a5524: 4684         	mov	r12, r0
700a5526: 9816         	ldr	r0, [sp, #0x58]
700a5528: 9815         	ldr	r0, [sp, #0x54]
700a552a: 9814         	ldr	r0, [sp, #0x50]
700a552c: 9813         	ldr	r0, [sp, #0x4c]
700a552e: 9812         	ldr	r0, [sp, #0x48]
700a5530: f8dd e044    	ldr.w	lr, [sp, #0x44]
700a5534: f8dd e040    	ldr.w	lr, [sp, #0x40]
700a5538: f8cd c02c    	str.w	r12, [sp, #0x2c]
700a553c: 910a         	str	r1, [sp, #0x28]
700a553e: 9209         	str	r2, [sp, #0x24]
700a5540: 9308         	str	r3, [sp, #0x20]
700a5542: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a5546: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a554a: 0780         	lsls	r0, r0, #0x1e
700a554c: 2800         	cmp	r0, #0x0
700a554e: d454         	bmi	0x700a55fa <_ntoa_format+0xda> @ imm = #0xa8
700a5550: e7ff         	b	0x700a5552 <_ntoa_format+0x32> @ imm = #-0x2
700a5552: 9815         	ldr	r0, [sp, #0x54]
700a5554: b1a0         	cbz	r0, 0x700a5580 <_ntoa_format+0x60> @ imm = #0x28
700a5556: e7ff         	b	0x700a5558 <_ntoa_format+0x38> @ imm = #-0x2
700a5558: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a555c: 07c0         	lsls	r0, r0, #0x1f
700a555e: b178         	cbz	r0, 0x700a5580 <_ntoa_format+0x60> @ imm = #0x1e
700a5560: e7ff         	b	0x700a5562 <_ntoa_format+0x42> @ imm = #-0x2
700a5562: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a5566: 07c0         	lsls	r0, r0, #0x1f
700a5568: b930         	cbnz	r0, 0x700a5578 <_ntoa_format+0x58> @ imm = #0xc
700a556a: e7ff         	b	0x700a556c <_ntoa_format+0x4c> @ imm = #-0x2
700a556c: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a5570: f010 0f0c    	tst.w	r0, #0xc
700a5574: d004         	beq	0x700a5580 <_ntoa_format+0x60> @ imm = #0x8
700a5576: e7ff         	b	0x700a5578 <_ntoa_format+0x58> @ imm = #-0x2
700a5578: 9815         	ldr	r0, [sp, #0x54]
700a557a: 3801         	subs	r0, #0x1
700a557c: 9015         	str	r0, [sp, #0x54]
700a557e: e7ff         	b	0x700a5580 <_ntoa_format+0x60> @ imm = #-0x2
700a5580: e7ff         	b	0x700a5582 <_ntoa_format+0x62> @ imm = #-0x2
700a5582: 9911         	ldr	r1, [sp, #0x44]
700a5584: 9a14         	ldr	r2, [sp, #0x50]
700a5586: 2000         	movs	r0, #0x0
700a5588: 4291         	cmp	r1, r2
700a558a: 9006         	str	r0, [sp, #0x18]
700a558c: d207         	bhs	0x700a559e <_ntoa_format+0x7e> @ imm = #0xe
700a558e: e7ff         	b	0x700a5590 <_ntoa_format+0x70> @ imm = #-0x2
700a5590: 9911         	ldr	r1, [sp, #0x44]
700a5592: 2000         	movs	r0, #0x0
700a5594: 2920         	cmp	r1, #0x20
700a5596: bf38         	it	lo
700a5598: 2001         	movlo	r0, #0x1
700a559a: 9006         	str	r0, [sp, #0x18]
700a559c: e7ff         	b	0x700a559e <_ntoa_format+0x7e> @ imm = #-0x2
700a559e: 9806         	ldr	r0, [sp, #0x18]
700a55a0: 07c0         	lsls	r0, r0, #0x1f
700a55a2: b138         	cbz	r0, 0x700a55b4 <_ntoa_format+0x94> @ imm = #0xe
700a55a4: e7ff         	b	0x700a55a6 <_ntoa_format+0x86> @ imm = #-0x2
700a55a6: 9910         	ldr	r1, [sp, #0x40]
700a55a8: 9a11         	ldr	r2, [sp, #0x44]
700a55aa: 1c50         	adds	r0, r2, #0x1
700a55ac: 9011         	str	r0, [sp, #0x44]
700a55ae: 2030         	movs	r0, #0x30
700a55b0: 5488         	strb	r0, [r1, r2]
700a55b2: e7e6         	b	0x700a5582 <_ntoa_format+0x62> @ imm = #-0x34
700a55b4: e7ff         	b	0x700a55b6 <_ntoa_format+0x96> @ imm = #-0x2
700a55b6: 2000         	movs	r0, #0x0
700a55b8: f89d 1058    	ldrb.w	r1, [sp, #0x58]
700a55bc: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a55c0: 9005         	str	r0, [sp, #0x14]
700a55c2: b171         	cbz	r1, 0x700a55e2 <_ntoa_format+0xc2> @ imm = #0x1c
700a55c4: e7ff         	b	0x700a55c6 <_ntoa_format+0xa6> @ imm = #-0x2
700a55c6: 9911         	ldr	r1, [sp, #0x44]
700a55c8: 9a15         	ldr	r2, [sp, #0x54]
700a55ca: 2000         	movs	r0, #0x0
700a55cc: 4291         	cmp	r1, r2
700a55ce: 9005         	str	r0, [sp, #0x14]
700a55d0: d207         	bhs	0x700a55e2 <_ntoa_format+0xc2> @ imm = #0xe
700a55d2: e7ff         	b	0x700a55d4 <_ntoa_format+0xb4> @ imm = #-0x2
700a55d4: 9911         	ldr	r1, [sp, #0x44]
700a55d6: 2000         	movs	r0, #0x0
700a55d8: 2920         	cmp	r1, #0x20
700a55da: bf38         	it	lo
700a55dc: 2001         	movlo	r0, #0x1
700a55de: 9005         	str	r0, [sp, #0x14]
700a55e0: e7ff         	b	0x700a55e2 <_ntoa_format+0xc2> @ imm = #-0x2
700a55e2: 9805         	ldr	r0, [sp, #0x14]
700a55e4: 07c0         	lsls	r0, r0, #0x1f
700a55e6: b138         	cbz	r0, 0x700a55f8 <_ntoa_format+0xd8> @ imm = #0xe
700a55e8: e7ff         	b	0x700a55ea <_ntoa_format+0xca> @ imm = #-0x2
700a55ea: 9910         	ldr	r1, [sp, #0x40]
700a55ec: 9a11         	ldr	r2, [sp, #0x44]
700a55ee: 1c50         	adds	r0, r2, #0x1
700a55f0: 9011         	str	r0, [sp, #0x44]
700a55f2: 2030         	movs	r0, #0x30
700a55f4: 5488         	strb	r0, [r1, r2]
700a55f6: e7de         	b	0x700a55b6 <_ntoa_format+0x96> @ imm = #-0x44
700a55f8: e7ff         	b	0x700a55fa <_ntoa_format+0xda> @ imm = #-0x2
700a55fa: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a55fe: 06c0         	lsls	r0, r0, #0x1b
700a5600: 2800         	cmp	r0, #0x0
700a5602: d569         	bpl	0x700a56d8 <_ntoa_format+0x1b8> @ imm = #0xd2
700a5604: e7ff         	b	0x700a5606 <_ntoa_format+0xe6> @ imm = #-0x2
700a5606: f89d 0059    	ldrb.w	r0, [sp, #0x59]
700a560a: 0740         	lsls	r0, r0, #0x1d
700a560c: 2800         	cmp	r0, #0x0
700a560e: d41c         	bmi	0x700a564a <_ntoa_format+0x12a> @ imm = #0x38
700a5610: e7ff         	b	0x700a5612 <_ntoa_format+0xf2> @ imm = #-0x2
700a5612: 9811         	ldr	r0, [sp, #0x44]
700a5614: b1c8         	cbz	r0, 0x700a564a <_ntoa_format+0x12a> @ imm = #0x32
700a5616: e7ff         	b	0x700a5618 <_ntoa_format+0xf8> @ imm = #-0x2
700a5618: 9811         	ldr	r0, [sp, #0x44]
700a561a: 9914         	ldr	r1, [sp, #0x50]
700a561c: 4288         	cmp	r0, r1
700a561e: d005         	beq	0x700a562c <_ntoa_format+0x10c> @ imm = #0xa
700a5620: e7ff         	b	0x700a5622 <_ntoa_format+0x102> @ imm = #-0x2
700a5622: 9811         	ldr	r0, [sp, #0x44]
700a5624: 9915         	ldr	r1, [sp, #0x54]
700a5626: 4288         	cmp	r0, r1
700a5628: d10f         	bne	0x700a564a <_ntoa_format+0x12a> @ imm = #0x1e
700a562a: e7ff         	b	0x700a562c <_ntoa_format+0x10c> @ imm = #-0x2
700a562c: 9811         	ldr	r0, [sp, #0x44]
700a562e: 3801         	subs	r0, #0x1
700a5630: 9011         	str	r0, [sp, #0x44]
700a5632: 9811         	ldr	r0, [sp, #0x44]
700a5634: b140         	cbz	r0, 0x700a5648 <_ntoa_format+0x128> @ imm = #0x10
700a5636: e7ff         	b	0x700a5638 <_ntoa_format+0x118> @ imm = #-0x2
700a5638: 9813         	ldr	r0, [sp, #0x4c]
700a563a: 2810         	cmp	r0, #0x10
700a563c: d104         	bne	0x700a5648 <_ntoa_format+0x128> @ imm = #0x8
700a563e: e7ff         	b	0x700a5640 <_ntoa_format+0x120> @ imm = #-0x2
700a5640: 9811         	ldr	r0, [sp, #0x44]
700a5642: 3801         	subs	r0, #0x1
700a5644: 9011         	str	r0, [sp, #0x44]
700a5646: e7ff         	b	0x700a5648 <_ntoa_format+0x128> @ imm = #-0x2
700a5648: e7ff         	b	0x700a564a <_ntoa_format+0x12a> @ imm = #-0x2
700a564a: 9813         	ldr	r0, [sp, #0x4c]
700a564c: 2810         	cmp	r0, #0x10
700a564e: d111         	bne	0x700a5674 <_ntoa_format+0x154> @ imm = #0x22
700a5650: e7ff         	b	0x700a5652 <_ntoa_format+0x132> @ imm = #-0x2
700a5652: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a5656: 0680         	lsls	r0, r0, #0x1a
700a5658: 2800         	cmp	r0, #0x0
700a565a: d40b         	bmi	0x700a5674 <_ntoa_format+0x154> @ imm = #0x16
700a565c: e7ff         	b	0x700a565e <_ntoa_format+0x13e> @ imm = #-0x2
700a565e: 9811         	ldr	r0, [sp, #0x44]
700a5660: 281f         	cmp	r0, #0x1f
700a5662: d807         	bhi	0x700a5674 <_ntoa_format+0x154> @ imm = #0xe
700a5664: e7ff         	b	0x700a5666 <_ntoa_format+0x146> @ imm = #-0x2
700a5666: 9910         	ldr	r1, [sp, #0x40]
700a5668: 9a11         	ldr	r2, [sp, #0x44]
700a566a: 1c50         	adds	r0, r2, #0x1
700a566c: 9011         	str	r0, [sp, #0x44]
700a566e: 2078         	movs	r0, #0x78
700a5670: 5488         	strb	r0, [r1, r2]
700a5672: e025         	b	0x700a56c0 <_ntoa_format+0x1a0> @ imm = #0x4a
700a5674: 9813         	ldr	r0, [sp, #0x4c]
700a5676: 2810         	cmp	r0, #0x10
700a5678: d111         	bne	0x700a569e <_ntoa_format+0x17e> @ imm = #0x22
700a567a: e7ff         	b	0x700a567c <_ntoa_format+0x15c> @ imm = #-0x2
700a567c: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a5680: 0680         	lsls	r0, r0, #0x1a
700a5682: 2800         	cmp	r0, #0x0
700a5684: d50b         	bpl	0x700a569e <_ntoa_format+0x17e> @ imm = #0x16
700a5686: e7ff         	b	0x700a5688 <_ntoa_format+0x168> @ imm = #-0x2
700a5688: 9811         	ldr	r0, [sp, #0x44]
700a568a: 281f         	cmp	r0, #0x1f
700a568c: d807         	bhi	0x700a569e <_ntoa_format+0x17e> @ imm = #0xe
700a568e: e7ff         	b	0x700a5690 <_ntoa_format+0x170> @ imm = #-0x2
700a5690: 9910         	ldr	r1, [sp, #0x40]
700a5692: 9a11         	ldr	r2, [sp, #0x44]
700a5694: 1c50         	adds	r0, r2, #0x1
700a5696: 9011         	str	r0, [sp, #0x44]
700a5698: 2058         	movs	r0, #0x58
700a569a: 5488         	strb	r0, [r1, r2]
700a569c: e00f         	b	0x700a56be <_ntoa_format+0x19e> @ imm = #0x1e
700a569e: 9813         	ldr	r0, [sp, #0x4c]
700a56a0: 2802         	cmp	r0, #0x2
700a56a2: d10b         	bne	0x700a56bc <_ntoa_format+0x19c> @ imm = #0x16
700a56a4: e7ff         	b	0x700a56a6 <_ntoa_format+0x186> @ imm = #-0x2
700a56a6: 9811         	ldr	r0, [sp, #0x44]
700a56a8: 281f         	cmp	r0, #0x1f
700a56aa: d807         	bhi	0x700a56bc <_ntoa_format+0x19c> @ imm = #0xe
700a56ac: e7ff         	b	0x700a56ae <_ntoa_format+0x18e> @ imm = #-0x2
700a56ae: 9910         	ldr	r1, [sp, #0x40]
700a56b0: 9a11         	ldr	r2, [sp, #0x44]
700a56b2: 1c50         	adds	r0, r2, #0x1
700a56b4: 9011         	str	r0, [sp, #0x44]
700a56b6: 2062         	movs	r0, #0x62
700a56b8: 5488         	strb	r0, [r1, r2]
700a56ba: e7ff         	b	0x700a56bc <_ntoa_format+0x19c> @ imm = #-0x2
700a56bc: e7ff         	b	0x700a56be <_ntoa_format+0x19e> @ imm = #-0x2
700a56be: e7ff         	b	0x700a56c0 <_ntoa_format+0x1a0> @ imm = #-0x2
700a56c0: 9811         	ldr	r0, [sp, #0x44]
700a56c2: 281f         	cmp	r0, #0x1f
700a56c4: d807         	bhi	0x700a56d6 <_ntoa_format+0x1b6> @ imm = #0xe
700a56c6: e7ff         	b	0x700a56c8 <_ntoa_format+0x1a8> @ imm = #-0x2
700a56c8: 9910         	ldr	r1, [sp, #0x40]
700a56ca: 9a11         	ldr	r2, [sp, #0x44]
700a56cc: 1c50         	adds	r0, r2, #0x1
700a56ce: 9011         	str	r0, [sp, #0x44]
700a56d0: 2030         	movs	r0, #0x30
700a56d2: 5488         	strb	r0, [r1, r2]
700a56d4: e7ff         	b	0x700a56d6 <_ntoa_format+0x1b6> @ imm = #-0x2
700a56d6: e7ff         	b	0x700a56d8 <_ntoa_format+0x1b8> @ imm = #-0x2
700a56d8: 9811         	ldr	r0, [sp, #0x44]
700a56da: 281f         	cmp	r0, #0x1f
700a56dc: d829         	bhi	0x700a5732 <_ntoa_format+0x212> @ imm = #0x52
700a56de: e7ff         	b	0x700a56e0 <_ntoa_format+0x1c0> @ imm = #-0x2
700a56e0: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a56e4: 07c0         	lsls	r0, r0, #0x1f
700a56e6: b138         	cbz	r0, 0x700a56f8 <_ntoa_format+0x1d8> @ imm = #0xe
700a56e8: e7ff         	b	0x700a56ea <_ntoa_format+0x1ca> @ imm = #-0x2
700a56ea: 9910         	ldr	r1, [sp, #0x40]
700a56ec: 9a11         	ldr	r2, [sp, #0x44]
700a56ee: 1c50         	adds	r0, r2, #0x1
700a56f0: 9011         	str	r0, [sp, #0x44]
700a56f2: 202d         	movs	r0, #0x2d
700a56f4: 5488         	strb	r0, [r1, r2]
700a56f6: e01b         	b	0x700a5730 <_ntoa_format+0x210> @ imm = #0x36
700a56f8: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a56fc: 0740         	lsls	r0, r0, #0x1d
700a56fe: 2800         	cmp	r0, #0x0
700a5700: d507         	bpl	0x700a5712 <_ntoa_format+0x1f2> @ imm = #0xe
700a5702: e7ff         	b	0x700a5704 <_ntoa_format+0x1e4> @ imm = #-0x2
700a5704: 9910         	ldr	r1, [sp, #0x40]
700a5706: 9a11         	ldr	r2, [sp, #0x44]
700a5708: 1c50         	adds	r0, r2, #0x1
700a570a: 9011         	str	r0, [sp, #0x44]
700a570c: 202b         	movs	r0, #0x2b
700a570e: 5488         	strb	r0, [r1, r2]
700a5710: e00d         	b	0x700a572e <_ntoa_format+0x20e> @ imm = #0x1a
700a5712: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a5716: 0700         	lsls	r0, r0, #0x1c
700a5718: 2800         	cmp	r0, #0x0
700a571a: d507         	bpl	0x700a572c <_ntoa_format+0x20c> @ imm = #0xe
700a571c: e7ff         	b	0x700a571e <_ntoa_format+0x1fe> @ imm = #-0x2
700a571e: 9910         	ldr	r1, [sp, #0x40]
700a5720: 9a11         	ldr	r2, [sp, #0x44]
700a5722: 1c50         	adds	r0, r2, #0x1
700a5724: 9011         	str	r0, [sp, #0x44]
700a5726: 2020         	movs	r0, #0x20
700a5728: 5488         	strb	r0, [r1, r2]
700a572a: e7ff         	b	0x700a572c <_ntoa_format+0x20c> @ imm = #-0x2
700a572c: e7ff         	b	0x700a572e <_ntoa_format+0x20e> @ imm = #-0x2
700a572e: e7ff         	b	0x700a5730 <_ntoa_format+0x210> @ imm = #-0x2
700a5730: e7ff         	b	0x700a5732 <_ntoa_format+0x212> @ imm = #-0x2
700a5732: 980b         	ldr	r0, [sp, #0x2c]
700a5734: 990a         	ldr	r1, [sp, #0x28]
700a5736: 9a09         	ldr	r2, [sp, #0x24]
700a5738: 9b08         	ldr	r3, [sp, #0x20]
700a573a: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a573e: 9c11         	ldr	r4, [sp, #0x44]
700a5740: 9d15         	ldr	r5, [sp, #0x54]
700a5742: 9e16         	ldr	r6, [sp, #0x58]
700a5744: 46ee         	mov	lr, sp
700a5746: f8ce 600c    	str.w	r6, [lr, #0xc]
700a574a: f8ce 5008    	str.w	r5, [lr, #0x8]
700a574e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a5752: f8ce c000    	str.w	r12, [lr]
700a5756: f008 fcdb    	bl	0x700ae110 <_out_rev>   @ imm = #0x89b6
700a575a: b00c         	add	sp, #0x30
700a575c: bd70         	pop	{r4, r5, r6, pc}
700a575e: 0000         	movs	r0, r0

700a5760 <Udma_eventRegister>:
700a5760: b5b0         	push	{r4, r5, r7, lr}
700a5762: b088         	sub	sp, #0x20
700a5764: 9007         	str	r0, [sp, #0x1c]
700a5766: 9106         	str	r1, [sp, #0x18]
700a5768: 9205         	str	r2, [sp, #0x14]
700a576a: 2000         	movs	r0, #0x0
700a576c: 9004         	str	r0, [sp, #0x10]
700a576e: 9003         	str	r0, [sp, #0xc]
700a5770: 9807         	ldr	r0, [sp, #0x1c]
700a5772: b130         	cbz	r0, 0x700a5782 <Udma_eventRegister+0x22> @ imm = #0xc
700a5774: e7ff         	b	0x700a5776 <Udma_eventRegister+0x16> @ imm = #-0x2
700a5776: 9806         	ldr	r0, [sp, #0x18]
700a5778: b118         	cbz	r0, 0x700a5782 <Udma_eventRegister+0x22> @ imm = #0x6
700a577a: e7ff         	b	0x700a577c <Udma_eventRegister+0x1c> @ imm = #-0x2
700a577c: 9805         	ldr	r0, [sp, #0x14]
700a577e: b920         	cbnz	r0, 0x700a578a <Udma_eventRegister+0x2a> @ imm = #0x8
700a5780: e7ff         	b	0x700a5782 <Udma_eventRegister+0x22> @ imm = #-0x2
700a5782: f06f 0001    	mvn	r0, #0x1
700a5786: 9004         	str	r0, [sp, #0x10]
700a5788: e7ff         	b	0x700a578a <Udma_eventRegister+0x2a> @ imm = #-0x2
700a578a: 9804         	ldr	r0, [sp, #0x10]
700a578c: b988         	cbnz	r0, 0x700a57b2 <Udma_eventRegister+0x52> @ imm = #0x22
700a578e: e7ff         	b	0x700a5790 <Udma_eventRegister+0x30> @ imm = #-0x2
700a5790: 9807         	ldr	r0, [sp, #0x1c]
700a5792: 9002         	str	r0, [sp, #0x8]
700a5794: 9802         	ldr	r0, [sp, #0x8]
700a5796: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a579a: f64a 31cd    	movw	r1, #0xabcd
700a579e: f6ca 31dc    	movt	r1, #0xabdc
700a57a2: 4288         	cmp	r0, r1
700a57a4: d004         	beq	0x700a57b0 <Udma_eventRegister+0x50> @ imm = #0x8
700a57a6: e7ff         	b	0x700a57a8 <Udma_eventRegister+0x48> @ imm = #-0x2
700a57a8: f04f 30ff    	mov.w	r0, #0xffffffff
700a57ac: 9004         	str	r0, [sp, #0x10]
700a57ae: e7ff         	b	0x700a57b0 <Udma_eventRegister+0x50> @ imm = #-0x2
700a57b0: e7ff         	b	0x700a57b2 <Udma_eventRegister+0x52> @ imm = #-0x2
700a57b2: 9804         	ldr	r0, [sp, #0x10]
700a57b4: b930         	cbnz	r0, 0x700a57c4 <Udma_eventRegister+0x64> @ imm = #0xc
700a57b6: e7ff         	b	0x700a57b8 <Udma_eventRegister+0x58> @ imm = #-0x2
700a57b8: 9802         	ldr	r0, [sp, #0x8]
700a57ba: 9905         	ldr	r1, [sp, #0x14]
700a57bc: f006 fae0    	bl	0x700abd80 <Udma_eventCheckParams> @ imm = #0x65c0
700a57c0: 9004         	str	r0, [sp, #0x10]
700a57c2: e7ff         	b	0x700a57c4 <Udma_eventRegister+0x64> @ imm = #-0x2
700a57c4: 9804         	ldr	r0, [sp, #0x10]
700a57c6: bbb0         	cbnz	r0, 0x700a5836 <Udma_eventRegister+0xd6> @ imm = #0x6c
700a57c8: e7ff         	b	0x700a57ca <Udma_eventRegister+0x6a> @ imm = #-0x2
700a57ca: 9806         	ldr	r0, [sp, #0x18]
700a57cc: 9001         	str	r0, [sp, #0x4]
700a57ce: 9801         	ldr	r0, [sp, #0x4]
700a57d0: 3008         	adds	r0, #0x8
700a57d2: 9905         	ldr	r1, [sp, #0x14]
700a57d4: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a57d8: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a57dc: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a57e0: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a57e4: e891 503c    	ldm.w	r1, {r2, r3, r4, r5, r12, lr}
700a57e8: e880 503c    	stm.w	r0, {r2, r3, r4, r5, r12, lr}
700a57ec: 9802         	ldr	r0, [sp, #0x8]
700a57ee: 9901         	ldr	r1, [sp, #0x4]
700a57f0: 6008         	str	r0, [r1]
700a57f2: 9901         	ldr	r1, [sp, #0x4]
700a57f4: f64f 70ff    	movw	r0, #0xffff
700a57f8: 6488         	str	r0, [r1, #0x48]
700a57fa: 9901         	ldr	r1, [sp, #0x4]
700a57fc: 64c8         	str	r0, [r1, #0x4c]
700a57fe: 9901         	ldr	r1, [sp, #0x4]
700a5800: 6508         	str	r0, [r1, #0x50]
700a5802: 9901         	ldr	r1, [sp, #0x4]
700a5804: 2000         	movs	r0, #0x0
700a5806: f6cf 70ff    	movt	r0, #0xffff
700a580a: 6548         	str	r0, [r1, #0x54]
700a580c: 9901         	ldr	r1, [sp, #0x4]
700a580e: 6588         	str	r0, [r1, #0x58]
700a5810: 9901         	ldr	r1, [sp, #0x4]
700a5812: 2000         	movs	r0, #0x0
700a5814: 65c8         	str	r0, [r1, #0x5c]
700a5816: 9901         	ldr	r1, [sp, #0x4]
700a5818: 6608         	str	r0, [r1, #0x60]
700a581a: 9901         	ldr	r1, [sp, #0x4]
700a581c: 6648         	str	r0, [r1, #0x64]
700a581e: 9901         	ldr	r1, [sp, #0x4]
700a5820: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a5824: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5828: 9901         	ldr	r1, [sp, #0x4]
700a582a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a582e: 9901         	ldr	r1, [sp, #0x4]
700a5830: f8c1 0094    	str.w	r0, [r1, #0x94]
700a5834: e7ff         	b	0x700a5836 <Udma_eventRegister+0xd6> @ imm = #-0x2
700a5836: 9804         	ldr	r0, [sp, #0x10]
700a5838: 2800         	cmp	r0, #0x0
700a583a: f040 809f    	bne.w	0x700a597c <Udma_eventRegister+0x21c> @ imm = #0x13e
700a583e: e7ff         	b	0x700a5840 <Udma_eventRegister+0xe0> @ imm = #-0x2
700a5840: 9802         	ldr	r0, [sp, #0x8]
700a5842: 6800         	ldr	r0, [r0]
700a5844: b130         	cbz	r0, 0x700a5854 <Udma_eventRegister+0xf4> @ imm = #0xc
700a5846: e7ff         	b	0x700a5848 <Udma_eventRegister+0xe8> @ imm = #-0x2
700a5848: 9805         	ldr	r0, [sp, #0x14]
700a584a: 6800         	ldr	r0, [r0]
700a584c: 2802         	cmp	r0, #0x2
700a584e: d101         	bne	0x700a5854 <Udma_eventRegister+0xf4> @ imm = #0x2
700a5850: e7ff         	b	0x700a5852 <Udma_eventRegister+0xf2> @ imm = #-0x2
700a5852: e092         	b	0x700a597a <Udma_eventRegister+0x21a> @ imm = #0x124
700a5854: 9802         	ldr	r0, [sp, #0x8]
700a5856: 9901         	ldr	r1, [sp, #0x4]
700a5858: f000 f89a    	bl	0x700a5990 <Udma_eventAllocResource> @ imm = #0x134
700a585c: 9004         	str	r0, [sp, #0x10]
700a585e: 9804         	ldr	r0, [sp, #0x10]
700a5860: b918         	cbnz	r0, 0x700a586a <Udma_eventRegister+0x10a> @ imm = #0x6
700a5862: e7ff         	b	0x700a5864 <Udma_eventRegister+0x104> @ imm = #-0x2
700a5864: 2001         	movs	r0, #0x1
700a5866: 9003         	str	r0, [sp, #0xc]
700a5868: e000         	b	0x700a586c <Udma_eventRegister+0x10c> @ imm = #0x0
700a586a: e7ff         	b	0x700a586c <Udma_eventRegister+0x10c> @ imm = #-0x2
700a586c: 9804         	ldr	r0, [sp, #0x10]
700a586e: b9a0         	cbnz	r0, 0x700a589a <Udma_eventRegister+0x13a> @ imm = #0x28
700a5870: e7ff         	b	0x700a5872 <Udma_eventRegister+0x112> @ imm = #-0x2
700a5872: 9901         	ldr	r1, [sp, #0x4]
700a5874: f64a 30cd    	movw	r0, #0xabcd
700a5878: f6ca 30dc    	movt	r0, #0xabdc
700a587c: f8c1 0098    	str.w	r0, [r1, #0x98]
700a5880: 9802         	ldr	r0, [sp, #0x8]
700a5882: 9901         	ldr	r1, [sp, #0x4]
700a5884: f7fd f874    	bl	0x700a2970 <Udma_eventConfig> @ imm = #-0x2f18
700a5888: 9004         	str	r0, [sp, #0x10]
700a588a: 9804         	ldr	r0, [sp, #0x10]
700a588c: b918         	cbnz	r0, 0x700a5896 <Udma_eventRegister+0x136> @ imm = #0x6
700a588e: e7ff         	b	0x700a5890 <Udma_eventRegister+0x130> @ imm = #-0x2
700a5890: 2001         	movs	r0, #0x1
700a5892: 9003         	str	r0, [sp, #0xc]
700a5894: e000         	b	0x700a5898 <Udma_eventRegister+0x138> @ imm = #0x0
700a5896: e7ff         	b	0x700a5898 <Udma_eventRegister+0x138> @ imm = #-0x2
700a5898: e7ff         	b	0x700a589a <Udma_eventRegister+0x13a> @ imm = #-0x2
700a589a: 9804         	ldr	r0, [sp, #0x10]
700a589c: b170         	cbz	r0, 0x700a58bc <Udma_eventRegister+0x15c> @ imm = #0x1c
700a589e: e7ff         	b	0x700a58a0 <Udma_eventRegister+0x140> @ imm = #-0x2
700a58a0: 9803         	ldr	r0, [sp, #0xc]
700a58a2: 2801         	cmp	r0, #0x1
700a58a4: d109         	bne	0x700a58ba <Udma_eventRegister+0x15a> @ imm = #0x12
700a58a6: e7ff         	b	0x700a58a8 <Udma_eventRegister+0x148> @ imm = #-0x2
700a58a8: 9802         	ldr	r0, [sp, #0x8]
700a58aa: 9901         	ldr	r1, [sp, #0x4]
700a58ac: f006 ff68    	bl	0x700ac780 <Udma_eventFreeResource> @ imm = #0x6ed0
700a58b0: 9901         	ldr	r1, [sp, #0x4]
700a58b2: 2000         	movs	r0, #0x0
700a58b4: f8c1 0098    	str.w	r0, [r1, #0x98]
700a58b8: e7ff         	b	0x700a58ba <Udma_eventRegister+0x15a> @ imm = #-0x2
700a58ba: e05d         	b	0x700a5978 <Udma_eventRegister+0x218> @ imm = #0xba
700a58bc: 9801         	ldr	r0, [sp, #0x4]
700a58be: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a58c2: 3020         	adds	r0, #0x20
700a58c4: 9905         	ldr	r1, [sp, #0x14]
700a58c6: 6248         	str	r0, [r1, #0x24]
700a58c8: 9801         	ldr	r0, [sp, #0x4]
700a58ca: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a58ce: 3018         	adds	r0, #0x18
700a58d0: 9905         	ldr	r1, [sp, #0x14]
700a58d2: 6288         	str	r0, [r1, #0x28]
700a58d4: 9801         	ldr	r0, [sp, #0x4]
700a58d6: 6d00         	ldr	r0, [r0, #0x50]
700a58d8: f64f 71ff    	movw	r1, #0xffff
700a58dc: 4288         	cmp	r0, r1
700a58de: d017         	beq	0x700a5910 <Udma_eventRegister+0x1b0> @ imm = #0x2e
700a58e0: e7ff         	b	0x700a58e2 <Udma_eventRegister+0x182> @ imm = #-0x2
700a58e2: 9801         	ldr	r0, [sp, #0x4]
700a58e4: 6d03         	ldr	r3, [r0, #0x50]
700a58e6: f1a3 0120    	sub.w	r1, r3, #0x20
700a58ea: 2201         	movs	r2, #0x1
700a58ec: fa02 fc01    	lsl.w	r12, r2, r1
700a58f0: f1c3 0020    	rsb.w	r0, r3, #0x20
700a58f4: fa22 f000    	lsr.w	r0, r2, r0
700a58f8: 2900         	cmp	r1, #0x0
700a58fa: bf58         	it	pl
700a58fc: 4660         	movpl	r0, r12
700a58fe: fa02 f203    	lsl.w	r2, r2, r3
700a5902: 2900         	cmp	r1, #0x0
700a5904: bf58         	it	pl
700a5906: 2200         	movpl	r2, #0x0
700a5908: 9905         	ldr	r1, [sp, #0x14]
700a590a: 630a         	str	r2, [r1, #0x30]
700a590c: 6348         	str	r0, [r1, #0x34]
700a590e: e004         	b	0x700a591a <Udma_eventRegister+0x1ba> @ imm = #0x8
700a5910: 9905         	ldr	r1, [sp, #0x14]
700a5912: 2000         	movs	r0, #0x0
700a5914: 6348         	str	r0, [r1, #0x34]
700a5916: 6308         	str	r0, [r1, #0x30]
700a5918: e7ff         	b	0x700a591a <Udma_eventRegister+0x1ba> @ imm = #-0x2
700a591a: 9801         	ldr	r0, [sp, #0x4]
700a591c: 6980         	ldr	r0, [r0, #0x18]
700a591e: b948         	cbnz	r0, 0x700a5934 <Udma_eventRegister+0x1d4> @ imm = #0x12
700a5920: e7ff         	b	0x700a5922 <Udma_eventRegister+0x1c2> @ imm = #-0x2
700a5922: 9801         	ldr	r0, [sp, #0x4]
700a5924: 6cc0         	ldr	r0, [r0, #0x4c]
700a5926: 9905         	ldr	r1, [sp, #0x14]
700a5928: 6388         	str	r0, [r1, #0x38]
700a592a: 9801         	ldr	r0, [sp, #0x4]
700a592c: 6d80         	ldr	r0, [r0, #0x58]
700a592e: 9905         	ldr	r1, [sp, #0x14]
700a5930: 63c8         	str	r0, [r1, #0x3c]
700a5932: e00a         	b	0x700a594a <Udma_eventRegister+0x1ea> @ imm = #0x14
700a5934: 9801         	ldr	r0, [sp, #0x4]
700a5936: 6980         	ldr	r0, [r0, #0x18]
700a5938: 6cc0         	ldr	r0, [r0, #0x4c]
700a593a: 9905         	ldr	r1, [sp, #0x14]
700a593c: 6388         	str	r0, [r1, #0x38]
700a593e: 9801         	ldr	r0, [sp, #0x4]
700a5940: 6980         	ldr	r0, [r0, #0x18]
700a5942: 6d80         	ldr	r0, [r0, #0x58]
700a5944: 9905         	ldr	r1, [sp, #0x14]
700a5946: 63c8         	str	r0, [r1, #0x3c]
700a5948: e7ff         	b	0x700a594a <Udma_eventRegister+0x1ea> @ imm = #-0x2
700a594a: 9805         	ldr	r0, [sp, #0x14]
700a594c: 6a40         	ldr	r0, [r0, #0x24]
700a594e: 9901         	ldr	r1, [sp, #0x4]
700a5950: 62c8         	str	r0, [r1, #0x2c]
700a5952: 9805         	ldr	r0, [sp, #0x14]
700a5954: 6a80         	ldr	r0, [r0, #0x28]
700a5956: 9901         	ldr	r1, [sp, #0x4]
700a5958: 6308         	str	r0, [r1, #0x30]
700a595a: 9905         	ldr	r1, [sp, #0x14]
700a595c: 6b08         	ldr	r0, [r1, #0x30]
700a595e: 6b4a         	ldr	r2, [r1, #0x34]
700a5960: 9901         	ldr	r1, [sp, #0x4]
700a5962: 63ca         	str	r2, [r1, #0x3c]
700a5964: 6388         	str	r0, [r1, #0x38]
700a5966: 9805         	ldr	r0, [sp, #0x14]
700a5968: 6b80         	ldr	r0, [r0, #0x38]
700a596a: 9901         	ldr	r1, [sp, #0x4]
700a596c: 6408         	str	r0, [r1, #0x40]
700a596e: 9805         	ldr	r0, [sp, #0x14]
700a5970: 6bc0         	ldr	r0, [r0, #0x3c]
700a5972: 9901         	ldr	r1, [sp, #0x4]
700a5974: 6448         	str	r0, [r1, #0x44]
700a5976: e7ff         	b	0x700a5978 <Udma_eventRegister+0x218> @ imm = #-0x2
700a5978: e7ff         	b	0x700a597a <Udma_eventRegister+0x21a> @ imm = #-0x2
700a597a: e7ff         	b	0x700a597c <Udma_eventRegister+0x21c> @ imm = #-0x2
700a597c: 9804         	ldr	r0, [sp, #0x10]
700a597e: b008         	add	sp, #0x20
700a5980: bdb0         	pop	{r4, r5, r7, pc}
		...
700a598e: 0000         	movs	r0, r0

700a5990 <Udma_eventAllocResource>:
700a5990: b580         	push	{r7, lr}
700a5992: b08a         	sub	sp, #0x28
700a5994: 9009         	str	r0, [sp, #0x24]
700a5996: 9108         	str	r1, [sp, #0x20]
700a5998: 2000         	movs	r0, #0x0
700a599a: 9007         	str	r0, [sp, #0x1c]
700a599c: 9808         	ldr	r0, [sp, #0x20]
700a599e: 3008         	adds	r0, #0x8
700a59a0: 9004         	str	r0, [sp, #0x10]
700a59a2: 9804         	ldr	r0, [sp, #0x10]
700a59a4: 6800         	ldr	r0, [r0]
700a59a6: 2805         	cmp	r0, #0x5
700a59a8: d01b         	beq	0x700a59e2 <Udma_eventAllocResource+0x52> @ imm = #0x36
700a59aa: e7ff         	b	0x700a59ac <Udma_eventAllocResource+0x1c> @ imm = #-0x2
700a59ac: 9809         	ldr	r0, [sp, #0x24]
700a59ae: f009 fc07    	bl	0x700af1c0 <Udma_rmAllocEvent> @ imm = #0x980e
700a59b2: 9908         	ldr	r1, [sp, #0x20]
700a59b4: 6488         	str	r0, [r1, #0x48]
700a59b6: 9808         	ldr	r0, [sp, #0x20]
700a59b8: 6c80         	ldr	r0, [r0, #0x48]
700a59ba: f64f 71ff    	movw	r1, #0xffff
700a59be: 4288         	cmp	r0, r1
700a59c0: d104         	bne	0x700a59cc <Udma_eventAllocResource+0x3c> @ imm = #0x8
700a59c2: e7ff         	b	0x700a59c4 <Udma_eventAllocResource+0x34> @ imm = #-0x2
700a59c4: f06f 0004    	mvn	r0, #0x4
700a59c8: 9007         	str	r0, [sp, #0x1c]
700a59ca: e009         	b	0x700a59e0 <Udma_eventAllocResource+0x50> @ imm = #0x12
700a59cc: 9809         	ldr	r0, [sp, #0x24]
700a59ce: f8d0 00a0    	ldr.w	r0, [r0, #0xa0]
700a59d2: 9908         	ldr	r1, [sp, #0x20]
700a59d4: 6c8a         	ldr	r2, [r1, #0x48]
700a59d6: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a59da: f8c1 0090    	str.w	r0, [r1, #0x90]
700a59de: e7ff         	b	0x700a59e0 <Udma_eventAllocResource+0x50> @ imm = #-0x2
700a59e0: e7ff         	b	0x700a59e2 <Udma_eventAllocResource+0x52> @ imm = #-0x2
700a59e2: 9807         	ldr	r0, [sp, #0x1c]
700a59e4: bb00         	cbnz	r0, 0x700a5a28 <Udma_eventAllocResource+0x98> @ imm = #0x40
700a59e6: e7ff         	b	0x700a59e8 <Udma_eventAllocResource+0x58> @ imm = #-0x2
700a59e8: 9804         	ldr	r0, [sp, #0x10]
700a59ea: 6840         	ldr	r0, [r0, #0x4]
700a59ec: 2801         	cmp	r0, #0x1
700a59ee: d009         	beq	0x700a5a04 <Udma_eventAllocResource+0x74> @ imm = #0x12
700a59f0: e7ff         	b	0x700a59f2 <Udma_eventAllocResource+0x62> @ imm = #-0x2
700a59f2: 9804         	ldr	r0, [sp, #0x10]
700a59f4: 6840         	ldr	r0, [r0, #0x4]
700a59f6: 2802         	cmp	r0, #0x2
700a59f8: d115         	bne	0x700a5a26 <Udma_eventAllocResource+0x96> @ imm = #0x2a
700a59fa: e7ff         	b	0x700a59fc <Udma_eventAllocResource+0x6c> @ imm = #-0x2
700a59fc: 9804         	ldr	r0, [sp, #0x10]
700a59fe: 6900         	ldr	r0, [r0, #0x10]
700a5a00: b988         	cbnz	r0, 0x700a5a26 <Udma_eventAllocResource+0x96> @ imm = #0x22
700a5a02: e7ff         	b	0x700a5a04 <Udma_eventAllocResource+0x74> @ imm = #-0x2
700a5a04: 9809         	ldr	r0, [sp, #0x24]
700a5a06: f009 fc2b    	bl	0x700af260 <Udma_rmAllocVintr> @ imm = #0x9856
700a5a0a: 9908         	ldr	r1, [sp, #0x20]
700a5a0c: 64c8         	str	r0, [r1, #0x4c]
700a5a0e: 9808         	ldr	r0, [sp, #0x20]
700a5a10: 6cc0         	ldr	r0, [r0, #0x4c]
700a5a12: f64f 71ff    	movw	r1, #0xffff
700a5a16: 4288         	cmp	r0, r1
700a5a18: d104         	bne	0x700a5a24 <Udma_eventAllocResource+0x94> @ imm = #0x8
700a5a1a: e7ff         	b	0x700a5a1c <Udma_eventAllocResource+0x8c> @ imm = #-0x2
700a5a1c: f06f 0004    	mvn	r0, #0x4
700a5a20: 9007         	str	r0, [sp, #0x1c]
700a5a22: e7ff         	b	0x700a5a24 <Udma_eventAllocResource+0x94> @ imm = #-0x2
700a5a24: e7ff         	b	0x700a5a26 <Udma_eventAllocResource+0x96> @ imm = #-0x2
700a5a26: e7ff         	b	0x700a5a28 <Udma_eventAllocResource+0x98> @ imm = #-0x2
700a5a28: 9807         	ldr	r0, [sp, #0x1c]
700a5a2a: b9b8         	cbnz	r0, 0x700a5a5c <Udma_eventAllocResource+0xcc> @ imm = #0x2e
700a5a2c: e7ff         	b	0x700a5a2e <Udma_eventAllocResource+0x9e> @ imm = #-0x2
700a5a2e: 9804         	ldr	r0, [sp, #0x10]
700a5a30: 6800         	ldr	r0, [r0]
700a5a32: 2805         	cmp	r0, #0x5
700a5a34: d011         	beq	0x700a5a5a <Udma_eventAllocResource+0xca> @ imm = #0x22
700a5a36: e7ff         	b	0x700a5a38 <Udma_eventAllocResource+0xa8> @ imm = #-0x2
700a5a38: 9808         	ldr	r0, [sp, #0x20]
700a5a3a: f007 fe29    	bl	0x700ad690 <Udma_rmAllocVintrBit> @ imm = #0x7c52
700a5a3e: 9908         	ldr	r1, [sp, #0x20]
700a5a40: 6508         	str	r0, [r1, #0x50]
700a5a42: 9808         	ldr	r0, [sp, #0x20]
700a5a44: 6d00         	ldr	r0, [r0, #0x50]
700a5a46: f64f 71ff    	movw	r1, #0xffff
700a5a4a: 4288         	cmp	r0, r1
700a5a4c: d104         	bne	0x700a5a58 <Udma_eventAllocResource+0xc8> @ imm = #0x8
700a5a4e: e7ff         	b	0x700a5a50 <Udma_eventAllocResource+0xc0> @ imm = #-0x2
700a5a50: f06f 0004    	mvn	r0, #0x4
700a5a54: 9007         	str	r0, [sp, #0x1c]
700a5a56: e7ff         	b	0x700a5a58 <Udma_eventAllocResource+0xc8> @ imm = #-0x2
700a5a58: e7ff         	b	0x700a5a5a <Udma_eventAllocResource+0xca> @ imm = #-0x2
700a5a5a: e7ff         	b	0x700a5a5c <Udma_eventAllocResource+0xcc> @ imm = #-0x2
700a5a5c: 9807         	ldr	r0, [sp, #0x1c]
700a5a5e: 2800         	cmp	r0, #0x0
700a5a60: d146         	bne	0x700a5af0 <Udma_eventAllocResource+0x160> @ imm = #0x8c
700a5a62: e7ff         	b	0x700a5a64 <Udma_eventAllocResource+0xd4> @ imm = #-0x2
700a5a64: 9804         	ldr	r0, [sp, #0x10]
700a5a66: 6940         	ldr	r0, [r0, #0x14]
700a5a68: b120         	cbz	r0, 0x700a5a74 <Udma_eventAllocResource+0xe4> @ imm = #0x8
700a5a6a: e7ff         	b	0x700a5a6c <Udma_eventAllocResource+0xdc> @ imm = #-0x2
700a5a6c: 9804         	ldr	r0, [sp, #0x10]
700a5a6e: 6900         	ldr	r0, [r0, #0x10]
700a5a70: b128         	cbz	r0, 0x700a5a7e <Udma_eventAllocResource+0xee> @ imm = #0xa
700a5a72: e7ff         	b	0x700a5a74 <Udma_eventAllocResource+0xe4> @ imm = #-0x2
700a5a74: 9804         	ldr	r0, [sp, #0x10]
700a5a76: 6800         	ldr	r0, [r0]
700a5a78: 2805         	cmp	r0, #0x5
700a5a7a: d138         	bne	0x700a5aee <Udma_eventAllocResource+0x15e> @ imm = #0x70
700a5a7c: e7ff         	b	0x700a5a7e <Udma_eventAllocResource+0xee> @ imm = #-0x2
700a5a7e: 9804         	ldr	r0, [sp, #0x10]
700a5a80: 6a00         	ldr	r0, [r0, #0x20]
700a5a82: 2101         	movs	r1, #0x1
700a5a84: f6cf 71ff    	movt	r1, #0xffff
700a5a88: 4288         	cmp	r0, r1
700a5a8a: d007         	beq	0x700a5a9c <Udma_eventAllocResource+0x10c> @ imm = #0xe
700a5a8c: e7ff         	b	0x700a5a8e <Udma_eventAllocResource+0xfe> @ imm = #-0x2
700a5a8e: 9809         	ldr	r0, [sp, #0x24]
700a5a90: 9904         	ldr	r1, [sp, #0x10]
700a5a92: 6a09         	ldr	r1, [r1, #0x20]
700a5a94: f00f fa6c    	bl	0x700b4f70 <Udma_rmTranslateCoreIntrInput> @ imm = #0xf4d8
700a5a98: 9005         	str	r0, [sp, #0x14]
700a5a9a: e003         	b	0x700a5aa4 <Udma_eventAllocResource+0x114> @ imm = #0x6
700a5a9c: 9804         	ldr	r0, [sp, #0x10]
700a5a9e: 6a00         	ldr	r0, [r0, #0x20]
700a5aa0: 9005         	str	r0, [sp, #0x14]
700a5aa2: e7ff         	b	0x700a5aa4 <Udma_eventAllocResource+0x114> @ imm = #-0x2
700a5aa4: 9805         	ldr	r0, [sp, #0x14]
700a5aa6: f510 3f80    	cmn.w	r0, #0x10000
700a5aaa: d015         	beq	0x700a5ad8 <Udma_eventAllocResource+0x148> @ imm = #0x2a
700a5aac: e7ff         	b	0x700a5aae <Udma_eventAllocResource+0x11e> @ imm = #-0x2
700a5aae: 9805         	ldr	r0, [sp, #0x14]
700a5ab0: 9909         	ldr	r1, [sp, #0x24]
700a5ab2: f004 fc25    	bl	0x700aa300 <Udma_rmAllocIrIntr> @ imm = #0x484a
700a5ab6: 9908         	ldr	r1, [sp, #0x20]
700a5ab8: 6548         	str	r0, [r1, #0x54]
700a5aba: 9808         	ldr	r0, [sp, #0x20]
700a5abc: 6d40         	ldr	r0, [r0, #0x54]
700a5abe: f510 3f80    	cmn.w	r0, #0x10000
700a5ac2: d008         	beq	0x700a5ad6 <Udma_eventAllocResource+0x146> @ imm = #0x10
700a5ac4: e7ff         	b	0x700a5ac6 <Udma_eventAllocResource+0x136> @ imm = #-0x2
700a5ac6: 9809         	ldr	r0, [sp, #0x24]
700a5ac8: 9908         	ldr	r1, [sp, #0x20]
700a5aca: 6d49         	ldr	r1, [r1, #0x54]
700a5acc: f00f fa68    	bl	0x700b4fa0 <Udma_rmTranslateIrOutput> @ imm = #0xf4d0
700a5ad0: 9908         	ldr	r1, [sp, #0x20]
700a5ad2: 6588         	str	r0, [r1, #0x58]
700a5ad4: e7ff         	b	0x700a5ad6 <Udma_eventAllocResource+0x146> @ imm = #-0x2
700a5ad6: e7ff         	b	0x700a5ad8 <Udma_eventAllocResource+0x148> @ imm = #-0x2
700a5ad8: 9808         	ldr	r0, [sp, #0x20]
700a5ada: 6d80         	ldr	r0, [r0, #0x58]
700a5adc: f510 3f80    	cmn.w	r0, #0x10000
700a5ae0: d104         	bne	0x700a5aec <Udma_eventAllocResource+0x15c> @ imm = #0x8
700a5ae2: e7ff         	b	0x700a5ae4 <Udma_eventAllocResource+0x154> @ imm = #-0x2
700a5ae4: f06f 0004    	mvn	r0, #0x4
700a5ae8: 9007         	str	r0, [sp, #0x1c]
700a5aea: e7ff         	b	0x700a5aec <Udma_eventAllocResource+0x15c> @ imm = #-0x2
700a5aec: e7ff         	b	0x700a5aee <Udma_eventAllocResource+0x15e> @ imm = #-0x2
700a5aee: e7ff         	b	0x700a5af0 <Udma_eventAllocResource+0x160> @ imm = #-0x2
700a5af0: 9807         	ldr	r0, [sp, #0x1c]
700a5af2: bb18         	cbnz	r0, 0x700a5b3c <Udma_eventAllocResource+0x1ac> @ imm = #0x46
700a5af4: e7ff         	b	0x700a5af6 <Udma_eventAllocResource+0x166> @ imm = #-0x2
700a5af6: f010 ec3e    	blx	0x700b6374 <HwiP_disable> @ imm = #0x1087c
700a5afa: 9002         	str	r0, [sp, #0x8]
700a5afc: 9908         	ldr	r1, [sp, #0x20]
700a5afe: 2000         	movs	r0, #0x0
700a5b00: 6608         	str	r0, [r1, #0x60]
700a5b02: 9908         	ldr	r1, [sp, #0x20]
700a5b04: 65c8         	str	r0, [r1, #0x5c]
700a5b06: 9804         	ldr	r0, [sp, #0x10]
700a5b08: 6900         	ldr	r0, [r0, #0x10]
700a5b0a: b198         	cbz	r0, 0x700a5b34 <Udma_eventAllocResource+0x1a4> @ imm = #0x26
700a5b0c: e7ff         	b	0x700a5b0e <Udma_eventAllocResource+0x17e> @ imm = #-0x2
700a5b0e: 9804         	ldr	r0, [sp, #0x10]
700a5b10: 6900         	ldr	r0, [r0, #0x10]
700a5b12: 9003         	str	r0, [sp, #0xc]
700a5b14: e7ff         	b	0x700a5b16 <Udma_eventAllocResource+0x186> @ imm = #-0x2
700a5b16: 9803         	ldr	r0, [sp, #0xc]
700a5b18: 6dc0         	ldr	r0, [r0, #0x5c]
700a5b1a: b120         	cbz	r0, 0x700a5b26 <Udma_eventAllocResource+0x196> @ imm = #0x8
700a5b1c: e7ff         	b	0x700a5b1e <Udma_eventAllocResource+0x18e> @ imm = #-0x2
700a5b1e: 9803         	ldr	r0, [sp, #0xc]
700a5b20: 6dc0         	ldr	r0, [r0, #0x5c]
700a5b22: 9003         	str	r0, [sp, #0xc]
700a5b24: e7f7         	b	0x700a5b16 <Udma_eventAllocResource+0x186> @ imm = #-0x12
700a5b26: 9803         	ldr	r0, [sp, #0xc]
700a5b28: 9908         	ldr	r1, [sp, #0x20]
700a5b2a: 6608         	str	r0, [r1, #0x60]
700a5b2c: 9808         	ldr	r0, [sp, #0x20]
700a5b2e: 9903         	ldr	r1, [sp, #0xc]
700a5b30: 65c8         	str	r0, [r1, #0x5c]
700a5b32: e7ff         	b	0x700a5b34 <Udma_eventAllocResource+0x1a4> @ imm = #-0x2
700a5b34: 9802         	ldr	r0, [sp, #0x8]
700a5b36: f010 ec3e    	blx	0x700b63b4 <HwiP_restore> @ imm = #0x1087c
700a5b3a: e7ff         	b	0x700a5b3c <Udma_eventAllocResource+0x1ac> @ imm = #-0x2
700a5b3c: 9807         	ldr	r0, [sp, #0x1c]
700a5b3e: b9a0         	cbnz	r0, 0x700a5b6a <Udma_eventAllocResource+0x1da> @ imm = #0x28
700a5b40: e7ff         	b	0x700a5b42 <Udma_eventAllocResource+0x1b2> @ imm = #-0x2
700a5b42: 9804         	ldr	r0, [sp, #0x10]
700a5b44: 6800         	ldr	r0, [r0]
700a5b46: 2803         	cmp	r0, #0x3
700a5b48: d10e         	bne	0x700a5b68 <Udma_eventAllocResource+0x1d8> @ imm = #0x1c
700a5b4a: e7ff         	b	0x700a5b4c <Udma_eventAllocResource+0x1bc> @ imm = #-0x2
700a5b4c: 9804         	ldr	r0, [sp, #0x10]
700a5b4e: 6880         	ldr	r0, [r0, #0x8]
700a5b50: 9001         	str	r0, [sp, #0x4]
700a5b52: 9801         	ldr	r0, [sp, #0x4]
700a5b54: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700a5b58: 2801         	cmp	r0, #0x1
700a5b5a: d104         	bne	0x700a5b66 <Udma_eventAllocResource+0x1d6> @ imm = #0x8
700a5b5c: e7ff         	b	0x700a5b5e <Udma_eventAllocResource+0x1ce> @ imm = #-0x2
700a5b5e: f06f 0004    	mvn	r0, #0x4
700a5b62: 9007         	str	r0, [sp, #0x1c]
700a5b64: e7ff         	b	0x700a5b66 <Udma_eventAllocResource+0x1d6> @ imm = #-0x2
700a5b66: e7ff         	b	0x700a5b68 <Udma_eventAllocResource+0x1d8> @ imm = #-0x2
700a5b68: e7ff         	b	0x700a5b6a <Udma_eventAllocResource+0x1da> @ imm = #-0x2
700a5b6a: 9807         	ldr	r0, [sp, #0x1c]
700a5b6c: b128         	cbz	r0, 0x700a5b7a <Udma_eventAllocResource+0x1ea> @ imm = #0xa
700a5b6e: e7ff         	b	0x700a5b70 <Udma_eventAllocResource+0x1e0> @ imm = #-0x2
700a5b70: 9809         	ldr	r0, [sp, #0x24]
700a5b72: 9908         	ldr	r1, [sp, #0x20]
700a5b74: f006 fe04    	bl	0x700ac780 <Udma_eventFreeResource> @ imm = #0x6c08
700a5b78: e016         	b	0x700a5ba8 <Udma_eventAllocResource+0x218> @ imm = #0x2c
700a5b7a: 9804         	ldr	r0, [sp, #0x10]
700a5b7c: 6900         	ldr	r0, [r0, #0x10]
700a5b7e: b920         	cbnz	r0, 0x700a5b8a <Udma_eventAllocResource+0x1fa> @ imm = #0x8
700a5b80: e7ff         	b	0x700a5b82 <Udma_eventAllocResource+0x1f2> @ imm = #-0x2
700a5b82: 9808         	ldr	r0, [sp, #0x20]
700a5b84: 6cc0         	ldr	r0, [r0, #0x4c]
700a5b86: 9006         	str	r0, [sp, #0x18]
700a5b88: e004         	b	0x700a5b94 <Udma_eventAllocResource+0x204> @ imm = #0x8
700a5b8a: 9804         	ldr	r0, [sp, #0x10]
700a5b8c: 6900         	ldr	r0, [r0, #0x10]
700a5b8e: 6cc0         	ldr	r0, [r0, #0x4c]
700a5b90: 9006         	str	r0, [sp, #0x18]
700a5b92: e7ff         	b	0x700a5b94 <Udma_eventAllocResource+0x204> @ imm = #-0x2
700a5b94: 9809         	ldr	r0, [sp, #0x24]
700a5b96: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a5b9a: 9906         	ldr	r1, [sp, #0x18]
700a5b9c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a5ba0: 9908         	ldr	r1, [sp, #0x20]
700a5ba2: f8c1 0094    	str.w	r0, [r1, #0x94]
700a5ba6: e7ff         	b	0x700a5ba8 <Udma_eventAllocResource+0x218> @ imm = #-0x2
700a5ba8: 9807         	ldr	r0, [sp, #0x1c]
700a5baa: b00a         	add	sp, #0x28
700a5bac: bd80         	pop	{r7, pc}
700a5bae: 0000         	movs	r0, r0

700a5bb0 <_tx_queue_send>:
700a5bb0: b580         	push	{r7, lr}
700a5bb2: b08c         	sub	sp, #0x30
700a5bb4: 900b         	str	r0, [sp, #0x2c]
700a5bb6: 910a         	str	r1, [sp, #0x28]
700a5bb8: 9209         	str	r2, [sp, #0x24]
700a5bba: 2000         	movs	r0, #0x0
700a5bbc: 9000         	str	r0, [sp]
700a5bbe: f7fd ed42    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x257c
700a5bc2: 9008         	str	r0, [sp, #0x20]
700a5bc4: 980b         	ldr	r0, [sp, #0x2c]
700a5bc6: 6ac0         	ldr	r0, [r0, #0x2c]
700a5bc8: 9003         	str	r0, [sp, #0xc]
700a5bca: 980b         	ldr	r0, [sp, #0x2c]
700a5bcc: 6940         	ldr	r0, [r0, #0x14]
700a5bce: 2800         	cmp	r0, #0x0
700a5bd0: f000 8099    	beq.w	0x700a5d06 <_tx_queue_send+0x156> @ imm = #0x132
700a5bd4: e7ff         	b	0x700a5bd6 <_tx_queue_send+0x26> @ imm = #-0x2
700a5bd6: 9803         	ldr	r0, [sp, #0xc]
700a5bd8: bbe8         	cbnz	r0, 0x700a5c56 <_tx_queue_send+0xa6> @ imm = #0x7a
700a5bda: e7ff         	b	0x700a5bdc <_tx_queue_send+0x2c> @ imm = #-0x2
700a5bdc: 990b         	ldr	r1, [sp, #0x2c]
700a5bde: 6948         	ldr	r0, [r1, #0x14]
700a5be0: 3801         	subs	r0, #0x1
700a5be2: 6148         	str	r0, [r1, #0x14]
700a5be4: 990b         	ldr	r1, [sp, #0x2c]
700a5be6: 6908         	ldr	r0, [r1, #0x10]
700a5be8: 3001         	adds	r0, #0x1
700a5bea: 6108         	str	r0, [r1, #0x10]
700a5bec: 980a         	ldr	r0, [sp, #0x28]
700a5bee: 9006         	str	r0, [sp, #0x18]
700a5bf0: 980b         	ldr	r0, [sp, #0x2c]
700a5bf2: 6a40         	ldr	r0, [r0, #0x24]
700a5bf4: 9005         	str	r0, [sp, #0x14]
700a5bf6: 980b         	ldr	r0, [sp, #0x2c]
700a5bf8: 6880         	ldr	r0, [r0, #0x8]
700a5bfa: 9004         	str	r0, [sp, #0x10]
700a5bfc: 9806         	ldr	r0, [sp, #0x18]
700a5bfe: 1d01         	adds	r1, r0, #0x4
700a5c00: 9106         	str	r1, [sp, #0x18]
700a5c02: 6800         	ldr	r0, [r0]
700a5c04: 9905         	ldr	r1, [sp, #0x14]
700a5c06: 1d0a         	adds	r2, r1, #0x4
700a5c08: 9205         	str	r2, [sp, #0x14]
700a5c0a: 6008         	str	r0, [r1]
700a5c0c: 9804         	ldr	r0, [sp, #0x10]
700a5c0e: 2802         	cmp	r0, #0x2
700a5c10: d310         	blo	0x700a5c34 <_tx_queue_send+0x84> @ imm = #0x20
700a5c12: e7ff         	b	0x700a5c14 <_tx_queue_send+0x64> @ imm = #-0x2
700a5c14: e7ff         	b	0x700a5c16 <_tx_queue_send+0x66> @ imm = #-0x2
700a5c16: 9804         	ldr	r0, [sp, #0x10]
700a5c18: 3801         	subs	r0, #0x1
700a5c1a: 9004         	str	r0, [sp, #0x10]
700a5c1c: b148         	cbz	r0, 0x700a5c32 <_tx_queue_send+0x82> @ imm = #0x12
700a5c1e: e7ff         	b	0x700a5c20 <_tx_queue_send+0x70> @ imm = #-0x2
700a5c20: 9806         	ldr	r0, [sp, #0x18]
700a5c22: 1d01         	adds	r1, r0, #0x4
700a5c24: 9106         	str	r1, [sp, #0x18]
700a5c26: 6800         	ldr	r0, [r0]
700a5c28: 9905         	ldr	r1, [sp, #0x14]
700a5c2a: 1d0a         	adds	r2, r1, #0x4
700a5c2c: 9205         	str	r2, [sp, #0x14]
700a5c2e: 6008         	str	r0, [r1]
700a5c30: e7f1         	b	0x700a5c16 <_tx_queue_send+0x66> @ imm = #-0x1e
700a5c32: e7ff         	b	0x700a5c34 <_tx_queue_send+0x84> @ imm = #-0x2
700a5c34: 9805         	ldr	r0, [sp, #0x14]
700a5c36: 990b         	ldr	r1, [sp, #0x2c]
700a5c38: 69c9         	ldr	r1, [r1, #0x1c]
700a5c3a: 4288         	cmp	r0, r1
700a5c3c: d104         	bne	0x700a5c48 <_tx_queue_send+0x98> @ imm = #0x8
700a5c3e: e7ff         	b	0x700a5c40 <_tx_queue_send+0x90> @ imm = #-0x2
700a5c40: 980b         	ldr	r0, [sp, #0x2c]
700a5c42: 6980         	ldr	r0, [r0, #0x18]
700a5c44: 9005         	str	r0, [sp, #0x14]
700a5c46: e7ff         	b	0x700a5c48 <_tx_queue_send+0x98> @ imm = #-0x2
700a5c48: 9805         	ldr	r0, [sp, #0x14]
700a5c4a: 990b         	ldr	r1, [sp, #0x2c]
700a5c4c: 6248         	str	r0, [r1, #0x24]
700a5c4e: 9808         	ldr	r0, [sp, #0x20]
700a5c50: f7fc ecda    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x364c
700a5c54: e056         	b	0x700a5d04 <_tx_queue_send+0x154> @ imm = #0xac
700a5c56: 980b         	ldr	r0, [sp, #0x2c]
700a5c58: 6a80         	ldr	r0, [r0, #0x28]
700a5c5a: 9007         	str	r0, [sp, #0x1c]
700a5c5c: 9803         	ldr	r0, [sp, #0xc]
700a5c5e: 3801         	subs	r0, #0x1
700a5c60: 9003         	str	r0, [sp, #0xc]
700a5c62: 9803         	ldr	r0, [sp, #0xc]
700a5c64: b920         	cbnz	r0, 0x700a5c70 <_tx_queue_send+0xc0> @ imm = #0x8
700a5c66: e7ff         	b	0x700a5c68 <_tx_queue_send+0xb8> @ imm = #-0x2
700a5c68: 990b         	ldr	r1, [sp, #0x2c]
700a5c6a: 2000         	movs	r0, #0x0
700a5c6c: 6288         	str	r0, [r1, #0x28]
700a5c6e: e013         	b	0x700a5c98 <_tx_queue_send+0xe8> @ imm = #0x26
700a5c70: 9807         	ldr	r0, [sp, #0x1c]
700a5c72: 6f40         	ldr	r0, [r0, #0x74]
700a5c74: 990b         	ldr	r1, [sp, #0x2c]
700a5c76: 6288         	str	r0, [r1, #0x28]
700a5c78: 9807         	ldr	r0, [sp, #0x1c]
700a5c7a: 6f40         	ldr	r0, [r0, #0x74]
700a5c7c: 9002         	str	r0, [sp, #0x8]
700a5c7e: 9802         	ldr	r0, [sp, #0x8]
700a5c80: 990b         	ldr	r1, [sp, #0x2c]
700a5c82: 6288         	str	r0, [r1, #0x28]
700a5c84: 9807         	ldr	r0, [sp, #0x1c]
700a5c86: 6f80         	ldr	r0, [r0, #0x78]
700a5c88: 9001         	str	r0, [sp, #0x4]
700a5c8a: 9801         	ldr	r0, [sp, #0x4]
700a5c8c: 9902         	ldr	r1, [sp, #0x8]
700a5c8e: 6788         	str	r0, [r1, #0x78]
700a5c90: 9802         	ldr	r0, [sp, #0x8]
700a5c92: 9901         	ldr	r1, [sp, #0x4]
700a5c94: 6748         	str	r0, [r1, #0x74]
700a5c96: e7ff         	b	0x700a5c98 <_tx_queue_send+0xe8> @ imm = #-0x2
700a5c98: 9803         	ldr	r0, [sp, #0xc]
700a5c9a: 990b         	ldr	r1, [sp, #0x2c]
700a5c9c: 62c8         	str	r0, [r1, #0x2c]
700a5c9e: 9907         	ldr	r1, [sp, #0x1c]
700a5ca0: 2000         	movs	r0, #0x0
700a5ca2: 66c8         	str	r0, [r1, #0x6c]
700a5ca4: 980a         	ldr	r0, [sp, #0x28]
700a5ca6: 9006         	str	r0, [sp, #0x18]
700a5ca8: 9807         	ldr	r0, [sp, #0x1c]
700a5caa: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a5cae: 9005         	str	r0, [sp, #0x14]
700a5cb0: 980b         	ldr	r0, [sp, #0x2c]
700a5cb2: 6880         	ldr	r0, [r0, #0x8]
700a5cb4: 9004         	str	r0, [sp, #0x10]
700a5cb6: 9806         	ldr	r0, [sp, #0x18]
700a5cb8: 1d01         	adds	r1, r0, #0x4
700a5cba: 9106         	str	r1, [sp, #0x18]
700a5cbc: 6800         	ldr	r0, [r0]
700a5cbe: 9905         	ldr	r1, [sp, #0x14]
700a5cc0: 1d0a         	adds	r2, r1, #0x4
700a5cc2: 9205         	str	r2, [sp, #0x14]
700a5cc4: 6008         	str	r0, [r1]
700a5cc6: 9804         	ldr	r0, [sp, #0x10]
700a5cc8: 2802         	cmp	r0, #0x2
700a5cca: d310         	blo	0x700a5cee <_tx_queue_send+0x13e> @ imm = #0x20
700a5ccc: e7ff         	b	0x700a5cce <_tx_queue_send+0x11e> @ imm = #-0x2
700a5cce: e7ff         	b	0x700a5cd0 <_tx_queue_send+0x120> @ imm = #-0x2
700a5cd0: 9804         	ldr	r0, [sp, #0x10]
700a5cd2: 3801         	subs	r0, #0x1
700a5cd4: 9004         	str	r0, [sp, #0x10]
700a5cd6: b148         	cbz	r0, 0x700a5cec <_tx_queue_send+0x13c> @ imm = #0x12
700a5cd8: e7ff         	b	0x700a5cda <_tx_queue_send+0x12a> @ imm = #-0x2
700a5cda: 9806         	ldr	r0, [sp, #0x18]
700a5cdc: 1d01         	adds	r1, r0, #0x4
700a5cde: 9106         	str	r1, [sp, #0x18]
700a5ce0: 6800         	ldr	r0, [r0]
700a5ce2: 9905         	ldr	r1, [sp, #0x14]
700a5ce4: 1d0a         	adds	r2, r1, #0x4
700a5ce6: 9205         	str	r2, [sp, #0x14]
700a5ce8: 6008         	str	r0, [r1]
700a5cea: e7f1         	b	0x700a5cd0 <_tx_queue_send+0x120> @ imm = #-0x1e
700a5cec: e7ff         	b	0x700a5cee <_tx_queue_send+0x13e> @ imm = #-0x2
700a5cee: 9907         	ldr	r1, [sp, #0x1c]
700a5cf0: 2000         	movs	r0, #0x0
700a5cf2: f8c1 0088    	str.w	r0, [r1, #0x88]
700a5cf6: 9807         	ldr	r0, [sp, #0x1c]
700a5cf8: f002 f972    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #0x22e4
700a5cfc: 9808         	ldr	r0, [sp, #0x20]
700a5cfe: f7fc ec84    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x36f8
700a5d02: e7ff         	b	0x700a5d04 <_tx_queue_send+0x154> @ imm = #-0x2
700a5d04: e060         	b	0x700a5dc8 <_tx_queue_send+0x218> @ imm = #0xc0
700a5d06: 9809         	ldr	r0, [sp, #0x24]
700a5d08: 2800         	cmp	r0, #0x0
700a5d0a: d056         	beq	0x700a5dba <_tx_queue_send+0x20a> @ imm = #0xac
700a5d0c: e7ff         	b	0x700a5d0e <_tx_queue_send+0x15e> @ imm = #-0x2
700a5d0e: f64a 205c    	movw	r0, #0xaa5c
700a5d12: f2c7 0008    	movt	r0, #0x7008
700a5d16: 6800         	ldr	r0, [r0]
700a5d18: b130         	cbz	r0, 0x700a5d28 <_tx_queue_send+0x178> @ imm = #0xc
700a5d1a: e7ff         	b	0x700a5d1c <_tx_queue_send+0x16c> @ imm = #-0x2
700a5d1c: 9808         	ldr	r0, [sp, #0x20]
700a5d1e: f7fc ec74    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x3718
700a5d22: 200b         	movs	r0, #0xb
700a5d24: 9000         	str	r0, [sp]
700a5d26: e047         	b	0x700a5db8 <_tx_queue_send+0x208> @ imm = #0x8e
700a5d28: f64a 204c    	movw	r0, #0xaa4c
700a5d2c: f2c7 0008    	movt	r0, #0x7008
700a5d30: 6800         	ldr	r0, [r0]
700a5d32: 9007         	str	r0, [sp, #0x1c]
700a5d34: 9907         	ldr	r1, [sp, #0x1c]
700a5d36: f240 1061    	movw	r0, #0x161
700a5d3a: f2c7 000b    	movt	r0, #0x700b
700a5d3e: 66c8         	str	r0, [r1, #0x6c]
700a5d40: 980b         	ldr	r0, [sp, #0x2c]
700a5d42: 9907         	ldr	r1, [sp, #0x1c]
700a5d44: 6708         	str	r0, [r1, #0x70]
700a5d46: 980a         	ldr	r0, [sp, #0x28]
700a5d48: 9907         	ldr	r1, [sp, #0x1c]
700a5d4a: f8c1 0080    	str.w	r0, [r1, #0x80]
700a5d4e: 9907         	ldr	r1, [sp, #0x1c]
700a5d50: 2000         	movs	r0, #0x0
700a5d52: f8c1 0084    	str.w	r0, [r1, #0x84]
700a5d56: 9803         	ldr	r0, [sp, #0xc]
700a5d58: b940         	cbnz	r0, 0x700a5d6c <_tx_queue_send+0x1bc> @ imm = #0x10
700a5d5a: e7ff         	b	0x700a5d5c <_tx_queue_send+0x1ac> @ imm = #-0x2
700a5d5c: 9807         	ldr	r0, [sp, #0x1c]
700a5d5e: 990b         	ldr	r1, [sp, #0x2c]
700a5d60: 6288         	str	r0, [r1, #0x28]
700a5d62: 9807         	ldr	r0, [sp, #0x1c]
700a5d64: 6740         	str	r0, [r0, #0x74]
700a5d66: 9807         	ldr	r0, [sp, #0x1c]
700a5d68: 6780         	str	r0, [r0, #0x78]
700a5d6a: e012         	b	0x700a5d92 <_tx_queue_send+0x1e2> @ imm = #0x24
700a5d6c: 980b         	ldr	r0, [sp, #0x2c]
700a5d6e: 6a80         	ldr	r0, [r0, #0x28]
700a5d70: 9002         	str	r0, [sp, #0x8]
700a5d72: 9802         	ldr	r0, [sp, #0x8]
700a5d74: 9907         	ldr	r1, [sp, #0x1c]
700a5d76: 6748         	str	r0, [r1, #0x74]
700a5d78: 9802         	ldr	r0, [sp, #0x8]
700a5d7a: 6f80         	ldr	r0, [r0, #0x78]
700a5d7c: 9001         	str	r0, [sp, #0x4]
700a5d7e: 9801         	ldr	r0, [sp, #0x4]
700a5d80: 9907         	ldr	r1, [sp, #0x1c]
700a5d82: 6788         	str	r0, [r1, #0x78]
700a5d84: 9807         	ldr	r0, [sp, #0x1c]
700a5d86: 9901         	ldr	r1, [sp, #0x4]
700a5d88: 6748         	str	r0, [r1, #0x74]
700a5d8a: 9807         	ldr	r0, [sp, #0x1c]
700a5d8c: 9902         	ldr	r1, [sp, #0x8]
700a5d8e: 6788         	str	r0, [r1, #0x78]
700a5d90: e7ff         	b	0x700a5d92 <_tx_queue_send+0x1e2> @ imm = #-0x2
700a5d92: 9803         	ldr	r0, [sp, #0xc]
700a5d94: 3001         	adds	r0, #0x1
700a5d96: 990b         	ldr	r1, [sp, #0x2c]
700a5d98: 62c8         	str	r0, [r1, #0x2c]
700a5d9a: 9907         	ldr	r1, [sp, #0x1c]
700a5d9c: 2005         	movs	r0, #0x5
700a5d9e: 6348         	str	r0, [r1, #0x34]
700a5da0: 9807         	ldr	r0, [sp, #0x1c]
700a5da2: 9909         	ldr	r1, [sp, #0x24]
700a5da4: f7fd fdd4    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #-0x2458
700a5da8: 9808         	ldr	r0, [sp, #0x20]
700a5daa: f7fc ec2e    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x37a4
700a5dae: 9807         	ldr	r0, [sp, #0x1c]
700a5db0: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5db4: 9000         	str	r0, [sp]
700a5db6: e7ff         	b	0x700a5db8 <_tx_queue_send+0x208> @ imm = #-0x2
700a5db8: e005         	b	0x700a5dc6 <_tx_queue_send+0x216> @ imm = #0xa
700a5dba: 9808         	ldr	r0, [sp, #0x20]
700a5dbc: f7fc ec24    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x37b8
700a5dc0: 200b         	movs	r0, #0xb
700a5dc2: 9000         	str	r0, [sp]
700a5dc4: e7ff         	b	0x700a5dc6 <_tx_queue_send+0x216> @ imm = #-0x2
700a5dc6: e7ff         	b	0x700a5dc8 <_tx_queue_send+0x218> @ imm = #-0x2
700a5dc8: 9800         	ldr	r0, [sp]
700a5dca: b00c         	add	sp, #0x30
700a5dcc: bd80         	pop	{r7, pc}
700a5dce: 0000         	movs	r0, r0

700a5dd0 <Udma_ringAlloc>:
700a5dd0: b580         	push	{r7, lr}
700a5dd2: b096         	sub	sp, #0x58
700a5dd4: 9015         	str	r0, [sp, #0x54]
700a5dd6: 9114         	str	r1, [sp, #0x50]
700a5dd8: f8ad 204e    	strh.w	r2, [sp, #0x4e]
700a5ddc: 9312         	str	r3, [sp, #0x48]
700a5dde: 2000         	movs	r0, #0x0
700a5de0: 9011         	str	r0, [sp, #0x44]
700a5de2: 900d         	str	r0, [sp, #0x34]
700a5de4: 9815         	ldr	r0, [sp, #0x54]
700a5de6: 900c         	str	r0, [sp, #0x30]
700a5de8: 9814         	ldr	r0, [sp, #0x50]
700a5dea: 900b         	str	r0, [sp, #0x2c]
700a5dec: 980c         	ldr	r0, [sp, #0x30]
700a5dee: b130         	cbz	r0, 0x700a5dfe <Udma_ringAlloc+0x2e> @ imm = #0xc
700a5df0: e7ff         	b	0x700a5df2 <Udma_ringAlloc+0x22> @ imm = #-0x2
700a5df2: 980b         	ldr	r0, [sp, #0x2c]
700a5df4: b118         	cbz	r0, 0x700a5dfe <Udma_ringAlloc+0x2e> @ imm = #0x6
700a5df6: e7ff         	b	0x700a5df8 <Udma_ringAlloc+0x28> @ imm = #-0x2
700a5df8: 9812         	ldr	r0, [sp, #0x48]
700a5dfa: b920         	cbnz	r0, 0x700a5e06 <Udma_ringAlloc+0x36> @ imm = #0x8
700a5dfc: e7ff         	b	0x700a5dfe <Udma_ringAlloc+0x2e> @ imm = #-0x2
700a5dfe: f06f 0001    	mvn	r0, #0x1
700a5e02: 9011         	str	r0, [sp, #0x44]
700a5e04: e7ff         	b	0x700a5e06 <Udma_ringAlloc+0x36> @ imm = #-0x2
700a5e06: 9811         	ldr	r0, [sp, #0x44]
700a5e08: b978         	cbnz	r0, 0x700a5e2a <Udma_ringAlloc+0x5a> @ imm = #0x1e
700a5e0a: e7ff         	b	0x700a5e0c <Udma_ringAlloc+0x3c> @ imm = #-0x2
700a5e0c: 980c         	ldr	r0, [sp, #0x30]
700a5e0e: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a5e12: f64a 31cd    	movw	r1, #0xabcd
700a5e16: f6ca 31dc    	movt	r1, #0xabdc
700a5e1a: 4288         	cmp	r0, r1
700a5e1c: d004         	beq	0x700a5e28 <Udma_ringAlloc+0x58> @ imm = #0x8
700a5e1e: e7ff         	b	0x700a5e20 <Udma_ringAlloc+0x50> @ imm = #-0x2
700a5e20: f04f 30ff    	mov.w	r0, #0xffffffff
700a5e24: 9011         	str	r0, [sp, #0x44]
700a5e26: e7ff         	b	0x700a5e28 <Udma_ringAlloc+0x58> @ imm = #-0x2
700a5e28: e7ff         	b	0x700a5e2a <Udma_ringAlloc+0x5a> @ imm = #-0x2
700a5e2a: 9811         	ldr	r0, [sp, #0x44]
700a5e2c: b930         	cbnz	r0, 0x700a5e3c <Udma_ringAlloc+0x6c> @ imm = #0xc
700a5e2e: e7ff         	b	0x700a5e30 <Udma_ringAlloc+0x60> @ imm = #-0x2
700a5e30: 980c         	ldr	r0, [sp, #0x30]
700a5e32: 9912         	ldr	r1, [sp, #0x48]
700a5e34: f007 fcfc    	bl	0x700ad830 <Udma_ringCheckParams> @ imm = #0x79f8
700a5e38: 9011         	str	r0, [sp, #0x44]
700a5e3a: e7ff         	b	0x700a5e3c <Udma_ringAlloc+0x6c> @ imm = #-0x2
700a5e3c: 9811         	ldr	r0, [sp, #0x44]
700a5e3e: 2800         	cmp	r0, #0x0
700a5e40: d140         	bne	0x700a5ec4 <Udma_ringAlloc+0xf4> @ imm = #0x80
700a5e42: e7ff         	b	0x700a5e44 <Udma_ringAlloc+0x74> @ imm = #-0x2
700a5e44: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a5e48: f64f 71fe    	movw	r1, #0xfffe
700a5e4c: 4288         	cmp	r0, r1
700a5e4e: d126         	bne	0x700a5e9e <Udma_ringAlloc+0xce> @ imm = #0x4c
700a5e50: e7ff         	b	0x700a5e52 <Udma_ringAlloc+0x82> @ imm = #-0x2
700a5e52: 9812         	ldr	r0, [sp, #0x48]
700a5e54: 6940         	ldr	r0, [r0, #0x14]
700a5e56: 2104         	movs	r1, #0x4
700a5e58: f6cf 71ff    	movt	r1, #0xffff
700a5e5c: 4288         	cmp	r0, r1
700a5e5e: d106         	bne	0x700a5e6e <Udma_ringAlloc+0x9e> @ imm = #0xc
700a5e60: e7ff         	b	0x700a5e62 <Udma_ringAlloc+0x92> @ imm = #-0x2
700a5e62: 980c         	ldr	r0, [sp, #0x30]
700a5e64: f00f fbec    	bl	0x700b5640 <Udma_rmAllocFreeRing> @ imm = #0xf7d8
700a5e68: 990b         	ldr	r1, [sp, #0x2c]
700a5e6a: 8088         	strh	r0, [r1, #0x4]
700a5e6c: e008         	b	0x700a5e80 <Udma_ringAlloc+0xb0> @ imm = #0x10
700a5e6e: 980c         	ldr	r0, [sp, #0x30]
700a5e70: 9a12         	ldr	r2, [sp, #0x48]
700a5e72: 6951         	ldr	r1, [r2, #0x14]
700a5e74: 6992         	ldr	r2, [r2, #0x18]
700a5e76: f003 fdeb    	bl	0x700a9a50 <Udma_rmAllocMappedRing> @ imm = #0x3bd6
700a5e7a: 990b         	ldr	r1, [sp, #0x2c]
700a5e7c: 8088         	strh	r0, [r1, #0x4]
700a5e7e: e7ff         	b	0x700a5e80 <Udma_ringAlloc+0xb0> @ imm = #-0x2
700a5e80: 980b         	ldr	r0, [sp, #0x2c]
700a5e82: 8880         	ldrh	r0, [r0, #0x4]
700a5e84: f64f 71ff    	movw	r1, #0xffff
700a5e88: 4288         	cmp	r0, r1
700a5e8a: d104         	bne	0x700a5e96 <Udma_ringAlloc+0xc6> @ imm = #0x8
700a5e8c: e7ff         	b	0x700a5e8e <Udma_ringAlloc+0xbe> @ imm = #-0x2
700a5e8e: f06f 0004    	mvn	r0, #0x4
700a5e92: 9011         	str	r0, [sp, #0x44]
700a5e94: e002         	b	0x700a5e9c <Udma_ringAlloc+0xcc> @ imm = #0x4
700a5e96: 2001         	movs	r0, #0x1
700a5e98: 900d         	str	r0, [sp, #0x34]
700a5e9a: e7ff         	b	0x700a5e9c <Udma_ringAlloc+0xcc> @ imm = #-0x2
700a5e9c: e011         	b	0x700a5ec2 <Udma_ringAlloc+0xf2> @ imm = #0x22
700a5e9e: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a5ea2: 990c         	ldr	r1, [sp, #0x30]
700a5ea4: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700a5ea8: 4288         	cmp	r0, r1
700a5eaa: d304         	blo	0x700a5eb6 <Udma_ringAlloc+0xe6> @ imm = #0x8
700a5eac: e7ff         	b	0x700a5eae <Udma_ringAlloc+0xde> @ imm = #-0x2
700a5eae: f06f 0002    	mvn	r0, #0x2
700a5eb2: 9011         	str	r0, [sp, #0x44]
700a5eb4: e004         	b	0x700a5ec0 <Udma_ringAlloc+0xf0> @ imm = #0x8
700a5eb6: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a5eba: 990b         	ldr	r1, [sp, #0x2c]
700a5ebc: 8088         	strh	r0, [r1, #0x4]
700a5ebe: e7ff         	b	0x700a5ec0 <Udma_ringAlloc+0xf0> @ imm = #-0x2
700a5ec0: e7ff         	b	0x700a5ec2 <Udma_ringAlloc+0xf2> @ imm = #-0x2
700a5ec2: e7ff         	b	0x700a5ec4 <Udma_ringAlloc+0xf4> @ imm = #-0x2
700a5ec4: 9811         	ldr	r0, [sp, #0x44]
700a5ec6: b9a8         	cbnz	r0, 0x700a5ef4 <Udma_ringAlloc+0x124> @ imm = #0x2a
700a5ec8: e7ff         	b	0x700a5eca <Udma_ringAlloc+0xfa> @ imm = #-0x2
700a5eca: 980c         	ldr	r0, [sp, #0x30]
700a5ecc: f00f fd38    	bl	0x700b5940 <Udma_ringAssertFnPointers> @ imm = #0xfa70
700a5ed0: 980c         	ldr	r0, [sp, #0x30]
700a5ed2: 990b         	ldr	r1, [sp, #0x2c]
700a5ed4: 6008         	str	r0, [r1]
700a5ed6: 9812         	ldr	r0, [sp, #0x48]
700a5ed8: 6940         	ldr	r0, [r0, #0x14]
700a5eda: 990b         	ldr	r1, [sp, #0x2c]
700a5edc: 65c8         	str	r0, [r1, #0x5c]
700a5ede: 9812         	ldr	r0, [sp, #0x48]
700a5ee0: 6980         	ldr	r0, [r0, #0x18]
700a5ee2: 990b         	ldr	r1, [sp, #0x2c]
700a5ee4: 6608         	str	r0, [r1, #0x60]
700a5ee6: 980c         	ldr	r0, [sp, #0x30]
700a5ee8: f8d0 35c4    	ldr.w	r3, [r0, #0x5c4]
700a5eec: 990b         	ldr	r1, [sp, #0x2c]
700a5eee: 9a12         	ldr	r2, [sp, #0x48]
700a5ef0: 4798         	blx	r3
700a5ef2: e7ff         	b	0x700a5ef4 <Udma_ringAlloc+0x124> @ imm = #-0x2
700a5ef4: 9811         	ldr	r0, [sp, #0x44]
700a5ef6: 2800         	cmp	r0, #0x0
700a5ef8: d14e         	bne	0x700a5f98 <Udma_ringAlloc+0x1c8> @ imm = #0x9c
700a5efa: e7ff         	b	0x700a5efc <Udma_ringAlloc+0x12c> @ imm = #-0x2
700a5efc: 20bf         	movs	r0, #0xbf
700a5efe: f8cd 0012    	str.w	r0, [sp, #0x12]
700a5f02: 980c         	ldr	r0, [sp, #0x30]
700a5f04: f8b0 00e0    	ldrh.w	r0, [r0, #0xe0]
700a5f08: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a5f0c: 980b         	ldr	r0, [sp, #0x2c]
700a5f0e: 8880         	ldrh	r0, [r0, #0x4]
700a5f10: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5f14: 9812         	ldr	r0, [sp, #0x48]
700a5f16: 6800         	ldr	r0, [r0]
700a5f18: 990c         	ldr	r1, [sp, #0x30]
700a5f1a: 2200         	movs	r2, #0x0
700a5f1c: f00c fc28    	bl	0x700b2770 <Udma_virtToPhyFxn> @ imm = #0xc850
700a5f20: 910f         	str	r1, [sp, #0x3c]
700a5f22: 900e         	str	r0, [sp, #0x38]
700a5f24: 980e         	ldr	r0, [sp, #0x38]
700a5f26: f8cd 001a    	str.w	r0, [sp, #0x1a]
700a5f2a: 980f         	ldr	r0, [sp, #0x3c]
700a5f2c: f8cd 001e    	str.w	r0, [sp, #0x1e]
700a5f30: 9812         	ldr	r0, [sp, #0x48]
700a5f32: 68c0         	ldr	r0, [r0, #0xc]
700a5f34: f8cd 0022    	str.w	r0, [sp, #0x22]
700a5f38: 9812         	ldr	r0, [sp, #0x48]
700a5f3a: 7a00         	ldrb	r0, [r0, #0x8]
700a5f3c: f88d 0026    	strb.w	r0, [sp, #0x26]
700a5f40: 9812         	ldr	r0, [sp, #0x48]
700a5f42: 7c00         	ldrb	r0, [r0, #0x10]
700a5f44: f88d 0027    	strb.w	r0, [sp, #0x27]
700a5f48: 9812         	ldr	r0, [sp, #0x48]
700a5f4a: 7c40         	ldrb	r0, [r0, #0x11]
700a5f4c: f88d 0028    	strb.w	r0, [sp, #0x28]
700a5f50: 9812         	ldr	r0, [sp, #0x48]
700a5f52: 7c80         	ldrb	r0, [r0, #0x12]
700a5f54: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a5f58: 9812         	ldr	r0, [sp, #0x48]
700a5f5a: 8940         	ldrh	r0, [r0, #0xa]
700a5f5c: f64f 71ff    	movw	r1, #0xffff
700a5f60: 4288         	cmp	r0, r1
700a5f62: d00b         	beq	0x700a5f7c <Udma_ringAlloc+0x1ac> @ imm = #0x16
700a5f64: e7ff         	b	0x700a5f66 <Udma_ringAlloc+0x196> @ imm = #-0x2
700a5f66: f8dd 0012    	ldr.w	r0, [sp, #0x12]
700a5f6a: f040 0040    	orr	r0, r0, #0x40
700a5f6e: f8cd 0012    	str.w	r0, [sp, #0x12]
700a5f72: 9812         	ldr	r0, [sp, #0x48]
700a5f74: 8940         	ldrh	r0, [r0, #0xa]
700a5f76: f8ad 0029    	strh.w	r0, [sp, #0x29]
700a5f7a: e7ff         	b	0x700a5f7c <Udma_ringAlloc+0x1ac> @ imm = #-0x2
700a5f7c: f10d 000a    	add.w	r0, sp, #0xa
700a5f80: f10d 0102    	add.w	r1, sp, #0x2
700a5f84: f04f 32ff    	mov.w	r2, #0xffffffff
700a5f88: f00c fe92    	bl	0x700b2cb0 <Sciclient_rmRingCfg> @ imm = #0xcd24
700a5f8c: 9011         	str	r0, [sp, #0x44]
700a5f8e: 9811         	ldr	r0, [sp, #0x44]
700a5f90: b108         	cbz	r0, 0x700a5f96 <Udma_ringAlloc+0x1c6> @ imm = #0x2
700a5f92: e7ff         	b	0x700a5f94 <Udma_ringAlloc+0x1c4> @ imm = #-0x2
700a5f94: e7ff         	b	0x700a5f96 <Udma_ringAlloc+0x1c6> @ imm = #-0x2
700a5f96: e7ff         	b	0x700a5f98 <Udma_ringAlloc+0x1c8> @ imm = #-0x2
700a5f98: 9811         	ldr	r0, [sp, #0x44]
700a5f9a: b938         	cbnz	r0, 0x700a5fac <Udma_ringAlloc+0x1dc> @ imm = #0xe
700a5f9c: e7ff         	b	0x700a5f9e <Udma_ringAlloc+0x1ce> @ imm = #-0x2
700a5f9e: 990b         	ldr	r1, [sp, #0x2c]
700a5fa0: f64a 30cd    	movw	r0, #0xabcd
700a5fa4: f6ca 30dc    	movt	r0, #0xabdc
700a5fa8: 6588         	str	r0, [r1, #0x58]
700a5faa: e01b         	b	0x700a5fe4 <Udma_ringAlloc+0x214> @ imm = #0x36
700a5fac: 980d         	ldr	r0, [sp, #0x34]
700a5fae: 2801         	cmp	r0, #0x1
700a5fb0: d117         	bne	0x700a5fe2 <Udma_ringAlloc+0x212> @ imm = #0x2e
700a5fb2: e7ff         	b	0x700a5fb4 <Udma_ringAlloc+0x1e4> @ imm = #-0x2
700a5fb4: 9812         	ldr	r0, [sp, #0x48]
700a5fb6: 6940         	ldr	r0, [r0, #0x14]
700a5fb8: 2104         	movs	r1, #0x4
700a5fba: f6cf 71ff    	movt	r1, #0xffff
700a5fbe: 4288         	cmp	r0, r1
700a5fc0: d106         	bne	0x700a5fd0 <Udma_ringAlloc+0x200> @ imm = #0xc
700a5fc2: e7ff         	b	0x700a5fc4 <Udma_ringAlloc+0x1f4> @ imm = #-0x2
700a5fc4: 980b         	ldr	r0, [sp, #0x2c]
700a5fc6: 8880         	ldrh	r0, [r0, #0x4]
700a5fc8: 990c         	ldr	r1, [sp, #0x30]
700a5fca: f00f fc81    	bl	0x700b58d0 <Udma_rmFreeFreeRing> @ imm = #0xf902
700a5fce: e007         	b	0x700a5fe0 <Udma_ringAlloc+0x210> @ imm = #0xe
700a5fd0: 9b0b         	ldr	r3, [sp, #0x2c]
700a5fd2: 8898         	ldrh	r0, [r3, #0x4]
700a5fd4: 990c         	ldr	r1, [sp, #0x30]
700a5fd6: 6dda         	ldr	r2, [r3, #0x5c]
700a5fd8: 6e1b         	ldr	r3, [r3, #0x60]
700a5fda: f00a f951    	bl	0x700b0280 <Udma_rmFreeMappedRing> @ imm = #0xa2a2
700a5fde: e7ff         	b	0x700a5fe0 <Udma_ringAlloc+0x210> @ imm = #-0x2
700a5fe0: e7ff         	b	0x700a5fe2 <Udma_ringAlloc+0x212> @ imm = #-0x2
700a5fe2: e7ff         	b	0x700a5fe4 <Udma_ringAlloc+0x214> @ imm = #-0x2
700a5fe4: 9811         	ldr	r0, [sp, #0x44]
700a5fe6: b016         	add	sp, #0x58
700a5fe8: bd80         	pop	{r7, pc}
700a5fea: 0000         	movs	r0, r0
700a5fec: 0000         	movs	r0, r0
700a5fee: 0000         	movs	r0, r0

700a5ff0 <_txe_thread_create>:
700a5ff0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a5ff4: b092         	sub	sp, #0x48
700a5ff6: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a5ffa: f8dd c074    	ldr.w	r12, [sp, #0x74]
700a5ffe: f8dd c070    	ldr.w	r12, [sp, #0x70]
700a6002: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a6006: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a600a: f8dd c064    	ldr.w	r12, [sp, #0x64]
700a600e: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a6012: 9011         	str	r0, [sp, #0x44]
700a6014: 9110         	str	r1, [sp, #0x40]
700a6016: 920f         	str	r2, [sp, #0x3c]
700a6018: 930e         	str	r3, [sp, #0x38]
700a601a: 2000         	movs	r0, #0x0
700a601c: 900c         	str	r0, [sp, #0x30]
700a601e: 9811         	ldr	r0, [sp, #0x44]
700a6020: b918         	cbnz	r0, 0x700a602a <_txe_thread_create+0x3a> @ imm = #0x6
700a6022: e7ff         	b	0x700a6024 <_txe_thread_create+0x34> @ imm = #-0x2
700a6024: 200e         	movs	r0, #0xe
700a6026: 900c         	str	r0, [sp, #0x30]
700a6028: e0c7         	b	0x700a61ba <_txe_thread_create+0x1ca> @ imm = #0x18e
700a602a: 981e         	ldr	r0, [sp, #0x78]
700a602c: 28b4         	cmp	r0, #0xb4
700a602e: d003         	beq	0x700a6038 <_txe_thread_create+0x48> @ imm = #0x6
700a6030: e7ff         	b	0x700a6032 <_txe_thread_create+0x42> @ imm = #-0x2
700a6032: 200e         	movs	r0, #0xe
700a6034: 900c         	str	r0, [sp, #0x30]
700a6036: e0bf         	b	0x700a61b8 <_txe_thread_create+0x1c8> @ imm = #0x17e
700a6038: f7fd eb04    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x29f8
700a603c: 900d         	str	r0, [sp, #0x34]
700a603e: f64a 215c    	movw	r1, #0xaa5c
700a6042: f2c7 0108    	movt	r1, #0x7008
700a6046: 6808         	ldr	r0, [r1]
700a6048: 3001         	adds	r0, #0x1
700a604a: 6008         	str	r0, [r1]
700a604c: 980d         	ldr	r0, [sp, #0x34]
700a604e: f7fc eadc    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x3a48
700a6052: 2000         	movs	r0, #0x0
700a6054: 900b         	str	r0, [sp, #0x2c]
700a6056: f64a 2148    	movw	r1, #0xaa48
700a605a: f2c7 0108    	movt	r1, #0x7008
700a605e: 6809         	ldr	r1, [r1]
700a6060: 9109         	str	r1, [sp, #0x24]
700a6062: 9918         	ldr	r1, [sp, #0x60]
700a6064: 9107         	str	r1, [sp, #0x1c]
700a6066: 9a07         	ldr	r2, [sp, #0x1c]
700a6068: 9919         	ldr	r1, [sp, #0x64]
700a606a: 4411         	add	r1, r2
700a606c: 3901         	subs	r1, #0x1
700a606e: 9107         	str	r1, [sp, #0x1c]
700a6070: 9907         	ldr	r1, [sp, #0x1c]
700a6072: 9108         	str	r1, [sp, #0x20]
700a6074: 900a         	str	r0, [sp, #0x28]
700a6076: e7ff         	b	0x700a6078 <_txe_thread_create+0x88> @ imm = #-0x2
700a6078: 980a         	ldr	r0, [sp, #0x28]
700a607a: f64a 2144    	movw	r1, #0xaa44
700a607e: f2c7 0108    	movt	r1, #0x7008
700a6082: 6809         	ldr	r1, [r1]
700a6084: 4288         	cmp	r0, r1
700a6086: d23a         	bhs	0x700a60fe <_txe_thread_create+0x10e> @ imm = #0x74
700a6088: e7ff         	b	0x700a608a <_txe_thread_create+0x9a> @ imm = #-0x2
700a608a: 9811         	ldr	r0, [sp, #0x44]
700a608c: 9909         	ldr	r1, [sp, #0x24]
700a608e: 4288         	cmp	r0, r1
700a6090: d103         	bne	0x700a609a <_txe_thread_create+0xaa> @ imm = #0x6
700a6092: e7ff         	b	0x700a6094 <_txe_thread_create+0xa4> @ imm = #-0x2
700a6094: 2001         	movs	r0, #0x1
700a6096: 900b         	str	r0, [sp, #0x2c]
700a6098: e7ff         	b	0x700a609a <_txe_thread_create+0xaa> @ imm = #-0x2
700a609a: 980b         	ldr	r0, [sp, #0x2c]
700a609c: 2801         	cmp	r0, #0x1
700a609e: d101         	bne	0x700a60a4 <_txe_thread_create+0xb4> @ imm = #0x2
700a60a0: e7ff         	b	0x700a60a2 <_txe_thread_create+0xb2> @ imm = #-0x2
700a60a2: e02c         	b	0x700a60fe <_txe_thread_create+0x10e> @ imm = #0x58
700a60a4: 9818         	ldr	r0, [sp, #0x60]
700a60a6: 9909         	ldr	r1, [sp, #0x24]
700a60a8: 68c9         	ldr	r1, [r1, #0xc]
700a60aa: 4288         	cmp	r0, r1
700a60ac: d30c         	blo	0x700a60c8 <_txe_thread_create+0xd8> @ imm = #0x18
700a60ae: e7ff         	b	0x700a60b0 <_txe_thread_create+0xc0> @ imm = #-0x2
700a60b0: 9818         	ldr	r0, [sp, #0x60]
700a60b2: 9909         	ldr	r1, [sp, #0x24]
700a60b4: 6909         	ldr	r1, [r1, #0x10]
700a60b6: 4288         	cmp	r0, r1
700a60b8: d205         	bhs	0x700a60c6 <_txe_thread_create+0xd6> @ imm = #0xa
700a60ba: e7ff         	b	0x700a60bc <_txe_thread_create+0xcc> @ imm = #-0x2
700a60bc: 2000         	movs	r0, #0x0
700a60be: 9018         	str	r0, [sp, #0x60]
700a60c0: 2001         	movs	r0, #0x1
700a60c2: 900b         	str	r0, [sp, #0x2c]
700a60c4: e7ff         	b	0x700a60c6 <_txe_thread_create+0xd6> @ imm = #-0x2
700a60c6: e7ff         	b	0x700a60c8 <_txe_thread_create+0xd8> @ imm = #-0x2
700a60c8: 9808         	ldr	r0, [sp, #0x20]
700a60ca: 9909         	ldr	r1, [sp, #0x24]
700a60cc: 68c9         	ldr	r1, [r1, #0xc]
700a60ce: 4288         	cmp	r0, r1
700a60d0: d30c         	blo	0x700a60ec <_txe_thread_create+0xfc> @ imm = #0x18
700a60d2: e7ff         	b	0x700a60d4 <_txe_thread_create+0xe4> @ imm = #-0x2
700a60d4: 9808         	ldr	r0, [sp, #0x20]
700a60d6: 9909         	ldr	r1, [sp, #0x24]
700a60d8: 6909         	ldr	r1, [r1, #0x10]
700a60da: 4288         	cmp	r0, r1
700a60dc: d205         	bhs	0x700a60ea <_txe_thread_create+0xfa> @ imm = #0xa
700a60de: e7ff         	b	0x700a60e0 <_txe_thread_create+0xf0> @ imm = #-0x2
700a60e0: 2000         	movs	r0, #0x0
700a60e2: 9018         	str	r0, [sp, #0x60]
700a60e4: 2001         	movs	r0, #0x1
700a60e6: 900b         	str	r0, [sp, #0x2c]
700a60e8: e7ff         	b	0x700a60ea <_txe_thread_create+0xfa> @ imm = #-0x2
700a60ea: e7ff         	b	0x700a60ec <_txe_thread_create+0xfc> @ imm = #-0x2
700a60ec: 9809         	ldr	r0, [sp, #0x24]
700a60ee: f8d0 008c    	ldr.w	r0, [r0, #0x8c]
700a60f2: 9009         	str	r0, [sp, #0x24]
700a60f4: e7ff         	b	0x700a60f6 <_txe_thread_create+0x106> @ imm = #-0x2
700a60f6: 980a         	ldr	r0, [sp, #0x28]
700a60f8: 3001         	adds	r0, #0x1
700a60fa: 900a         	str	r0, [sp, #0x28]
700a60fc: e7bc         	b	0x700a6078 <_txe_thread_create+0x88> @ imm = #-0x88
700a60fe: f7fd eaa2    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x2abc
700a6102: 900d         	str	r0, [sp, #0x34]
700a6104: f64a 215c    	movw	r1, #0xaa5c
700a6108: f2c7 0108    	movt	r1, #0x7008
700a610c: 6808         	ldr	r0, [r1]
700a610e: 3801         	subs	r0, #0x1
700a6110: 6008         	str	r0, [r1]
700a6112: 980d         	ldr	r0, [sp, #0x34]
700a6114: f7fc ea78    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x3b10
700a6118: f00d f8f2    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0xd1e4
700a611c: 9811         	ldr	r0, [sp, #0x44]
700a611e: 9909         	ldr	r1, [sp, #0x24]
700a6120: 4288         	cmp	r0, r1
700a6122: d103         	bne	0x700a612c <_txe_thread_create+0x13c> @ imm = #0x6
700a6124: e7ff         	b	0x700a6126 <_txe_thread_create+0x136> @ imm = #-0x2
700a6126: 200e         	movs	r0, #0xe
700a6128: 900c         	str	r0, [sp, #0x30]
700a612a: e044         	b	0x700a61b6 <_txe_thread_create+0x1c6> @ imm = #0x88
700a612c: 9818         	ldr	r0, [sp, #0x60]
700a612e: b918         	cbnz	r0, 0x700a6138 <_txe_thread_create+0x148> @ imm = #0x6
700a6130: e7ff         	b	0x700a6132 <_txe_thread_create+0x142> @ imm = #-0x2
700a6132: 2003         	movs	r0, #0x3
700a6134: 900c         	str	r0, [sp, #0x30]
700a6136: e03d         	b	0x700a61b4 <_txe_thread_create+0x1c4> @ imm = #0x7a
700a6138: 980f         	ldr	r0, [sp, #0x3c]
700a613a: b918         	cbnz	r0, 0x700a6144 <_txe_thread_create+0x154> @ imm = #0x6
700a613c: e7ff         	b	0x700a613e <_txe_thread_create+0x14e> @ imm = #-0x2
700a613e: 2003         	movs	r0, #0x3
700a6140: 900c         	str	r0, [sp, #0x30]
700a6142: e036         	b	0x700a61b2 <_txe_thread_create+0x1c2> @ imm = #0x6c
700a6144: 9819         	ldr	r0, [sp, #0x64]
700a6146: 28ff         	cmp	r0, #0xff
700a6148: d803         	bhi	0x700a6152 <_txe_thread_create+0x162> @ imm = #0x6
700a614a: e7ff         	b	0x700a614c <_txe_thread_create+0x15c> @ imm = #-0x2
700a614c: 2005         	movs	r0, #0x5
700a614e: 900c         	str	r0, [sp, #0x30]
700a6150: e02e         	b	0x700a61b0 <_txe_thread_create+0x1c0> @ imm = #0x5c
700a6152: 981a         	ldr	r0, [sp, #0x68]
700a6154: 2820         	cmp	r0, #0x20
700a6156: d303         	blo	0x700a6160 <_txe_thread_create+0x170> @ imm = #0x6
700a6158: e7ff         	b	0x700a615a <_txe_thread_create+0x16a> @ imm = #-0x2
700a615a: 200f         	movs	r0, #0xf
700a615c: 900c         	str	r0, [sp, #0x30]
700a615e: e026         	b	0x700a61ae <_txe_thread_create+0x1be> @ imm = #0x4c
700a6160: 981b         	ldr	r0, [sp, #0x6c]
700a6162: 991a         	ldr	r1, [sp, #0x68]
700a6164: 4288         	cmp	r0, r1
700a6166: d903         	bls	0x700a6170 <_txe_thread_create+0x180> @ imm = #0x6
700a6168: e7ff         	b	0x700a616a <_txe_thread_create+0x17a> @ imm = #-0x2
700a616a: 2018         	movs	r0, #0x18
700a616c: 900c         	str	r0, [sp, #0x30]
700a616e: e01d         	b	0x700a61ac <_txe_thread_create+0x1bc> @ imm = #0x3a
700a6170: 981d         	ldr	r0, [sp, #0x74]
700a6172: 2802         	cmp	r0, #0x2
700a6174: d303         	blo	0x700a617e <_txe_thread_create+0x18e> @ imm = #0x6
700a6176: e7ff         	b	0x700a6178 <_txe_thread_create+0x188> @ imm = #-0x2
700a6178: 2010         	movs	r0, #0x10
700a617a: 900c         	str	r0, [sp, #0x30]
700a617c: e015         	b	0x700a61aa <_txe_thread_create+0x1ba> @ imm = #0x2a
700a617e: f248 7068    	movw	r0, #0x8768
700a6182: f2c7 000b    	movt	r0, #0x700b
700a6186: 6800         	ldr	r0, [r0]
700a6188: b170         	cbz	r0, 0x700a61a8 <_txe_thread_create+0x1b8> @ imm = #0x1c
700a618a: e7ff         	b	0x700a618c <_txe_thread_create+0x19c> @ imm = #-0x2
700a618c: f248 7068    	movw	r0, #0x8768
700a6190: f2c7 000b    	movt	r0, #0x700b
700a6194: 6800         	ldr	r0, [r0]
700a6196: 0900         	lsrs	r0, r0, #0x4
700a6198: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700a619c: d203         	bhs	0x700a61a6 <_txe_thread_create+0x1b6> @ imm = #0x6
700a619e: e7ff         	b	0x700a61a0 <_txe_thread_create+0x1b0> @ imm = #-0x2
700a61a0: 2013         	movs	r0, #0x13
700a61a2: 900c         	str	r0, [sp, #0x30]
700a61a4: e7ff         	b	0x700a61a6 <_txe_thread_create+0x1b6> @ imm = #-0x2
700a61a6: e7ff         	b	0x700a61a8 <_txe_thread_create+0x1b8> @ imm = #-0x2
700a61a8: e7ff         	b	0x700a61aa <_txe_thread_create+0x1ba> @ imm = #-0x2
700a61aa: e7ff         	b	0x700a61ac <_txe_thread_create+0x1bc> @ imm = #-0x2
700a61ac: e7ff         	b	0x700a61ae <_txe_thread_create+0x1be> @ imm = #-0x2
700a61ae: e7ff         	b	0x700a61b0 <_txe_thread_create+0x1c0> @ imm = #-0x2
700a61b0: e7ff         	b	0x700a61b2 <_txe_thread_create+0x1c2> @ imm = #-0x2
700a61b2: e7ff         	b	0x700a61b4 <_txe_thread_create+0x1c4> @ imm = #-0x2
700a61b4: e7ff         	b	0x700a61b6 <_txe_thread_create+0x1c6> @ imm = #-0x2
700a61b6: e7ff         	b	0x700a61b8 <_txe_thread_create+0x1c8> @ imm = #-0x2
700a61b8: e7ff         	b	0x700a61ba <_txe_thread_create+0x1ca> @ imm = #-0x2
700a61ba: 980c         	ldr	r0, [sp, #0x30]
700a61bc: b9e8         	cbnz	r0, 0x700a61fa <_txe_thread_create+0x20a> @ imm = #0x3a
700a61be: e7ff         	b	0x700a61c0 <_txe_thread_create+0x1d0> @ imm = #-0x2
700a61c0: 9811         	ldr	r0, [sp, #0x44]
700a61c2: 9910         	ldr	r1, [sp, #0x40]
700a61c4: 9a0f         	ldr	r2, [sp, #0x3c]
700a61c6: 9b0e         	ldr	r3, [sp, #0x38]
700a61c8: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a61cc: 9c19         	ldr	r4, [sp, #0x64]
700a61ce: 9d1a         	ldr	r5, [sp, #0x68]
700a61d0: 9e1b         	ldr	r6, [sp, #0x6c]
700a61d2: 9f1c         	ldr	r7, [sp, #0x70]
700a61d4: f8dd 8074    	ldr.w	r8, [sp, #0x74]
700a61d8: 46ee         	mov	lr, sp
700a61da: f8ce 8014    	str.w	r8, [lr, #0x14]
700a61de: f8ce 7010    	str.w	r7, [lr, #0x10]
700a61e2: f8ce 600c    	str.w	r6, [lr, #0xc]
700a61e6: f8ce 5008    	str.w	r5, [lr, #0x8]
700a61ea: f8ce 4004    	str.w	r4, [lr, #0x4]
700a61ee: f8ce c000    	str.w	r12, [lr]
700a61f2: f000 fddd    	bl	0x700a6db0 <_tx_thread_create> @ imm = #0xbba
700a61f6: 900c         	str	r0, [sp, #0x30]
700a61f8: e7ff         	b	0x700a61fa <_txe_thread_create+0x20a> @ imm = #-0x2
700a61fa: 980c         	ldr	r0, [sp, #0x30]
700a61fc: b012         	add	sp, #0x48
700a61fe: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...
700a620e: 0000         	movs	r0, r0

700a6210 <Udma_chFreeResource>:
700a6210: b580         	push	{r7, lr}
700a6212: b084         	sub	sp, #0x10
700a6214: 9003         	str	r0, [sp, #0xc]
700a6216: 2000         	movs	r0, #0x0
700a6218: 9002         	str	r0, [sp, #0x8]
700a621a: 9803         	ldr	r0, [sp, #0xc]
700a621c: 6e80         	ldr	r0, [r0, #0x68]
700a621e: 9001         	str	r0, [sp, #0x4]
700a6220: 9803         	ldr	r0, [sp, #0xc]
700a6222: 7800         	ldrb	r0, [r0]
700a6224: 0740         	lsls	r0, r0, #0x1d
700a6226: 2800         	cmp	r0, #0x0
700a6228: d52e         	bpl	0x700a6288 <Udma_chFreeResource+0x78> @ imm = #0x5c
700a622a: e7ff         	b	0x700a622c <Udma_chFreeResource+0x1c> @ imm = #-0x2
700a622c: 9803         	ldr	r0, [sp, #0xc]
700a622e: 6ec0         	ldr	r0, [r0, #0x6c]
700a6230: f510 3f80    	cmn.w	r0, #0x10000
700a6234: d027         	beq	0x700a6286 <Udma_chFreeResource+0x76> @ imm = #0x4e
700a6236: e7ff         	b	0x700a6238 <Udma_chFreeResource+0x28> @ imm = #-0x2
700a6238: 9803         	ldr	r0, [sp, #0xc]
700a623a: 7800         	ldrb	r0, [r0]
700a623c: 0640         	lsls	r0, r0, #0x19
700a623e: 2800         	cmp	r0, #0x0
700a6240: d506         	bpl	0x700a6250 <Udma_chFreeResource+0x40> @ imm = #0xc
700a6242: e7ff         	b	0x700a6244 <Udma_chFreeResource+0x34> @ imm = #-0x2
700a6244: 9803         	ldr	r0, [sp, #0xc]
700a6246: 6ec0         	ldr	r0, [r0, #0x6c]
700a6248: 9901         	ldr	r1, [sp, #0x4]
700a624a: f00c f839    	bl	0x700b22c0 <Udma_rmFreeBlkCopyHcCh> @ imm = #0xc072
700a624e: e012         	b	0x700a6276 <Udma_chFreeResource+0x66> @ imm = #0x24
700a6250: 9803         	ldr	r0, [sp, #0xc]
700a6252: 7800         	ldrb	r0, [r0]
700a6254: 0600         	lsls	r0, r0, #0x18
700a6256: 2800         	cmp	r0, #0x0
700a6258: d506         	bpl	0x700a6268 <Udma_chFreeResource+0x58> @ imm = #0xc
700a625a: e7ff         	b	0x700a625c <Udma_chFreeResource+0x4c> @ imm = #-0x2
700a625c: 9803         	ldr	r0, [sp, #0xc]
700a625e: 6ec0         	ldr	r0, [r0, #0x6c]
700a6260: 9901         	ldr	r1, [sp, #0x4]
700a6262: f00c f865    	bl	0x700b2330 <Udma_rmFreeBlkCopyUhcCh> @ imm = #0xc0ca
700a6266: e005         	b	0x700a6274 <Udma_chFreeResource+0x64> @ imm = #0xa
700a6268: 9803         	ldr	r0, [sp, #0xc]
700a626a: 6ec0         	ldr	r0, [r0, #0x6c]
700a626c: 9901         	ldr	r1, [sp, #0x4]
700a626e: f00b ffef    	bl	0x700b2250 <Udma_rmFreeBlkCopyCh> @ imm = #0xbfde
700a6272: e7ff         	b	0x700a6274 <Udma_chFreeResource+0x64> @ imm = #-0x2
700a6274: e7ff         	b	0x700a6276 <Udma_chFreeResource+0x66> @ imm = #-0x2
700a6276: 9903         	ldr	r1, [sp, #0xc]
700a6278: 2000         	movs	r0, #0x0
700a627a: f6cf 70ff    	movt	r0, #0xffff
700a627e: 66c8         	str	r0, [r1, #0x6c]
700a6280: 9903         	ldr	r1, [sp, #0xc]
700a6282: 6708         	str	r0, [r1, #0x70]
700a6284: e7ff         	b	0x700a6286 <Udma_chFreeResource+0x76> @ imm = #-0x2
700a6286: e084         	b	0x700a6392 <Udma_chFreeResource+0x182> @ imm = #0x108
700a6288: 9803         	ldr	r0, [sp, #0xc]
700a628a: 6ec0         	ldr	r0, [r0, #0x6c]
700a628c: f510 3f80    	cmn.w	r0, #0x10000
700a6290: d032         	beq	0x700a62f8 <Udma_chFreeResource+0xe8> @ imm = #0x64
700a6292: e7ff         	b	0x700a6294 <Udma_chFreeResource+0x84> @ imm = #-0x2
700a6294: 9803         	ldr	r0, [sp, #0xc]
700a6296: 7800         	ldrb	r0, [r0]
700a6298: 0640         	lsls	r0, r0, #0x19
700a629a: 2800         	cmp	r0, #0x0
700a629c: d506         	bpl	0x700a62ac <Udma_chFreeResource+0x9c> @ imm = #0xc
700a629e: e7ff         	b	0x700a62a0 <Udma_chFreeResource+0x90> @ imm = #-0x2
700a62a0: 9803         	ldr	r0, [sp, #0xc]
700a62a2: 6ec0         	ldr	r0, [r0, #0x6c]
700a62a4: 9901         	ldr	r1, [sp, #0x4]
700a62a6: f00c f95b    	bl	0x700b2560 <Udma_rmFreeTxHcCh> @ imm = #0xc2b6
700a62aa: e01f         	b	0x700a62ec <Udma_chFreeResource+0xdc> @ imm = #0x3e
700a62ac: 9803         	ldr	r0, [sp, #0xc]
700a62ae: 7840         	ldrb	r0, [r0, #0x1]
700a62b0: 07c0         	lsls	r0, r0, #0x1f
700a62b2: b138         	cbz	r0, 0x700a62c4 <Udma_chFreeResource+0xb4> @ imm = #0xe
700a62b4: e7ff         	b	0x700a62b6 <Udma_chFreeResource+0xa6> @ imm = #-0x2
700a62b6: 9803         	ldr	r0, [sp, #0xc]
700a62b8: 68c2         	ldr	r2, [r0, #0xc]
700a62ba: 6ec0         	ldr	r0, [r0, #0x6c]
700a62bc: 9901         	ldr	r1, [sp, #0x4]
700a62be: f00b fa8f    	bl	0x700b17e0 <Udma_rmFreeMappedTxCh> @ imm = #0xb51e
700a62c2: e012         	b	0x700a62ea <Udma_chFreeResource+0xda> @ imm = #0x24
700a62c4: 9803         	ldr	r0, [sp, #0xc]
700a62c6: 7800         	ldrb	r0, [r0]
700a62c8: 0600         	lsls	r0, r0, #0x18
700a62ca: 2800         	cmp	r0, #0x0
700a62cc: d506         	bpl	0x700a62dc <Udma_chFreeResource+0xcc> @ imm = #0xc
700a62ce: e7ff         	b	0x700a62d0 <Udma_chFreeResource+0xc0> @ imm = #-0x2
700a62d0: 9803         	ldr	r0, [sp, #0xc]
700a62d2: 6ec0         	ldr	r0, [r0, #0x6c]
700a62d4: 9901         	ldr	r1, [sp, #0x4]
700a62d6: f00c f97b    	bl	0x700b25d0 <Udma_rmFreeTxUhcCh> @ imm = #0xc2f6
700a62da: e005         	b	0x700a62e8 <Udma_chFreeResource+0xd8> @ imm = #0xa
700a62dc: 9803         	ldr	r0, [sp, #0xc]
700a62de: 6ec0         	ldr	r0, [r0, #0x6c]
700a62e0: 9901         	ldr	r1, [sp, #0x4]
700a62e2: f00c f905    	bl	0x700b24f0 <Udma_rmFreeTxCh> @ imm = #0xc20a
700a62e6: e7ff         	b	0x700a62e8 <Udma_chFreeResource+0xd8> @ imm = #-0x2
700a62e8: e7ff         	b	0x700a62ea <Udma_chFreeResource+0xda> @ imm = #-0x2
700a62ea: e7ff         	b	0x700a62ec <Udma_chFreeResource+0xdc> @ imm = #-0x2
700a62ec: 9903         	ldr	r1, [sp, #0xc]
700a62ee: 2000         	movs	r0, #0x0
700a62f0: f6cf 70ff    	movt	r0, #0xffff
700a62f4: 66c8         	str	r0, [r1, #0x6c]
700a62f6: e7ff         	b	0x700a62f8 <Udma_chFreeResource+0xe8> @ imm = #-0x2
700a62f8: 9803         	ldr	r0, [sp, #0xc]
700a62fa: 6f00         	ldr	r0, [r0, #0x70]
700a62fc: f510 3f80    	cmn.w	r0, #0x10000
700a6300: d033         	beq	0x700a636a <Udma_chFreeResource+0x15a> @ imm = #0x66
700a6302: e7ff         	b	0x700a6304 <Udma_chFreeResource+0xf4> @ imm = #-0x2
700a6304: 9803         	ldr	r0, [sp, #0xc]
700a6306: 7800         	ldrb	r0, [r0]
700a6308: 0640         	lsls	r0, r0, #0x19
700a630a: 2800         	cmp	r0, #0x0
700a630c: d506         	bpl	0x700a631c <Udma_chFreeResource+0x10c> @ imm = #0xc
700a630e: e7ff         	b	0x700a6310 <Udma_chFreeResource+0x100> @ imm = #-0x2
700a6310: 9803         	ldr	r0, [sp, #0xc]
700a6312: 6f00         	ldr	r0, [r0, #0x70]
700a6314: 9901         	ldr	r1, [sp, #0x4]
700a6316: f00c f87b    	bl	0x700b2410 <Udma_rmFreeRxHcCh> @ imm = #0xc0f6
700a631a: e020         	b	0x700a635e <Udma_chFreeResource+0x14e> @ imm = #0x40
700a631c: 9803         	ldr	r0, [sp, #0xc]
700a631e: 7840         	ldrb	r0, [r0, #0x1]
700a6320: 07c0         	lsls	r0, r0, #0x1f
700a6322: b140         	cbz	r0, 0x700a6336 <Udma_chFreeResource+0x126> @ imm = #0x10
700a6324: e7ff         	b	0x700a6326 <Udma_chFreeResource+0x116> @ imm = #-0x2
700a6326: 9803         	ldr	r0, [sp, #0xc]
700a6328: 68c2         	ldr	r2, [r0, #0xc]
700a632a: 6f00         	ldr	r0, [r0, #0x70]
700a632c: 9901         	ldr	r1, [sp, #0x4]
700a632e: 3a04         	subs	r2, #0x4
700a6330: f00b fa1e    	bl	0x700b1770 <Udma_rmFreeMappedRxCh> @ imm = #0xb43c
700a6334: e012         	b	0x700a635c <Udma_chFreeResource+0x14c> @ imm = #0x24
700a6336: 9803         	ldr	r0, [sp, #0xc]
700a6338: 7800         	ldrb	r0, [r0]
700a633a: 0600         	lsls	r0, r0, #0x18
700a633c: 2800         	cmp	r0, #0x0
700a633e: d506         	bpl	0x700a634e <Udma_chFreeResource+0x13e> @ imm = #0xc
700a6340: e7ff         	b	0x700a6342 <Udma_chFreeResource+0x132> @ imm = #-0x2
700a6342: 9803         	ldr	r0, [sp, #0xc]
700a6344: 6f00         	ldr	r0, [r0, #0x70]
700a6346: 9901         	ldr	r1, [sp, #0x4]
700a6348: f00c f89a    	bl	0x700b2480 <Udma_rmFreeRxUhcCh> @ imm = #0xc134
700a634c: e005         	b	0x700a635a <Udma_chFreeResource+0x14a> @ imm = #0xa
700a634e: 9803         	ldr	r0, [sp, #0xc]
700a6350: 6f00         	ldr	r0, [r0, #0x70]
700a6352: 9901         	ldr	r1, [sp, #0x4]
700a6354: f00c f824    	bl	0x700b23a0 <Udma_rmFreeRxCh> @ imm = #0xc048
700a6358: e7ff         	b	0x700a635a <Udma_chFreeResource+0x14a> @ imm = #-0x2
700a635a: e7ff         	b	0x700a635c <Udma_chFreeResource+0x14c> @ imm = #-0x2
700a635c: e7ff         	b	0x700a635e <Udma_chFreeResource+0x14e> @ imm = #-0x2
700a635e: 9903         	ldr	r1, [sp, #0xc]
700a6360: 2000         	movs	r0, #0x0
700a6362: f6cf 70ff    	movt	r0, #0xffff
700a6366: 6708         	str	r0, [r1, #0x70]
700a6368: e7ff         	b	0x700a636a <Udma_chFreeResource+0x15a> @ imm = #-0x2
700a636a: 9903         	ldr	r1, [sp, #0xc]
700a636c: 2000         	movs	r0, #0x0
700a636e: f8c1 01cc    	str.w	r0, [r1, #0x1cc]
700a6372: 9a03         	ldr	r2, [sp, #0xc]
700a6374: 2100         	movs	r1, #0x0
700a6376: f6cf 71ff    	movt	r1, #0xffff
700a637a: f8c2 11d0    	str.w	r1, [r2, #0x1d0]
700a637e: 9903         	ldr	r1, [sp, #0xc]
700a6380: f8c1 01d4    	str.w	r0, [r1, #0x1d4]
700a6384: 9903         	ldr	r1, [sp, #0xc]
700a6386: f8c1 01d8    	str.w	r0, [r1, #0x1d8]
700a638a: 9903         	ldr	r1, [sp, #0xc]
700a638c: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a6390: e7ff         	b	0x700a6392 <Udma_chFreeResource+0x182> @ imm = #-0x2
700a6392: 9903         	ldr	r1, [sp, #0xc]
700a6394: 2000         	movs	r0, #0x0
700a6396: f6cf 70ff    	movt	r0, #0xffff
700a639a: 6788         	str	r0, [r1, #0x78]
700a639c: 9903         	ldr	r1, [sp, #0xc]
700a639e: 2004         	movs	r0, #0x4
700a63a0: f6cf 70ff    	movt	r0, #0xffff
700a63a4: 67c8         	str	r0, [r1, #0x7c]
700a63a6: 9803         	ldr	r0, [sp, #0xc]
700a63a8: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a63ac: b190         	cbz	r0, 0x700a63d4 <Udma_chFreeResource+0x1c4> @ imm = #0x24
700a63ae: e7ff         	b	0x700a63b0 <Udma_chFreeResource+0x1a0> @ imm = #-0x2
700a63b0: 9803         	ldr	r0, [sp, #0xc]
700a63b2: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a63b6: f007 fbdb    	bl	0x700adb70 <Udma_ringFree> @ imm = #0x77b6
700a63ba: 4601         	mov	r1, r0
700a63bc: 9802         	ldr	r0, [sp, #0x8]
700a63be: 4408         	add	r0, r1
700a63c0: 9002         	str	r0, [sp, #0x8]
700a63c2: 9802         	ldr	r0, [sp, #0x8]
700a63c4: b108         	cbz	r0, 0x700a63ca <Udma_chFreeResource+0x1ba> @ imm = #0x2
700a63c6: e7ff         	b	0x700a63c8 <Udma_chFreeResource+0x1b8> @ imm = #-0x2
700a63c8: e7ff         	b	0x700a63ca <Udma_chFreeResource+0x1ba> @ imm = #-0x2
700a63ca: 9903         	ldr	r1, [sp, #0xc]
700a63cc: 2000         	movs	r0, #0x0
700a63ce: f8c1 0080    	str.w	r0, [r1, #0x80]
700a63d2: e7ff         	b	0x700a63d4 <Udma_chFreeResource+0x1c4> @ imm = #-0x2
700a63d4: 9803         	ldr	r0, [sp, #0xc]
700a63d6: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a63da: b128         	cbz	r0, 0x700a63e8 <Udma_chFreeResource+0x1d8> @ imm = #0xa
700a63dc: e7ff         	b	0x700a63de <Udma_chFreeResource+0x1ce> @ imm = #-0x2
700a63de: 9903         	ldr	r1, [sp, #0xc]
700a63e0: 2000         	movs	r0, #0x0
700a63e2: f8c1 0084    	str.w	r0, [r1, #0x84]
700a63e6: e7ff         	b	0x700a63e8 <Udma_chFreeResource+0x1d8> @ imm = #-0x2
700a63e8: 9803         	ldr	r0, [sp, #0xc]
700a63ea: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a63ee: b190         	cbz	r0, 0x700a6416 <Udma_chFreeResource+0x206> @ imm = #0x24
700a63f0: e7ff         	b	0x700a63f2 <Udma_chFreeResource+0x1e2> @ imm = #-0x2
700a63f2: 9803         	ldr	r0, [sp, #0xc]
700a63f4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a63f8: f007 fbba    	bl	0x700adb70 <Udma_ringFree> @ imm = #0x7774
700a63fc: 4601         	mov	r1, r0
700a63fe: 9802         	ldr	r0, [sp, #0x8]
700a6400: 4408         	add	r0, r1
700a6402: 9002         	str	r0, [sp, #0x8]
700a6404: 9802         	ldr	r0, [sp, #0x8]
700a6406: b108         	cbz	r0, 0x700a640c <Udma_chFreeResource+0x1fc> @ imm = #0x2
700a6408: e7ff         	b	0x700a640a <Udma_chFreeResource+0x1fa> @ imm = #-0x2
700a640a: e7ff         	b	0x700a640c <Udma_chFreeResource+0x1fc> @ imm = #-0x2
700a640c: 9903         	ldr	r1, [sp, #0xc]
700a640e: 2000         	movs	r0, #0x0
700a6410: f8c1 0088    	str.w	r0, [r1, #0x88]
700a6414: e7ff         	b	0x700a6416 <Udma_chFreeResource+0x206> @ imm = #-0x2
700a6416: 9802         	ldr	r0, [sp, #0x8]
700a6418: b004         	add	sp, #0x10
700a641a: bd80         	pop	{r7, pc}
700a641c: 0000         	movs	r0, r0
700a641e: 0000         	movs	r0, r0

700a6420 <_tx_thread_resume>:
700a6420: b580         	push	{r7, lr}
700a6422: b08e         	sub	sp, #0x38
700a6424: 900c         	str	r0, [sp, #0x30]
700a6426: 2000         	movs	r0, #0x0
700a6428: 9008         	str	r0, [sp, #0x20]
700a642a: f7fd e90c    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x2de8
700a642e: 900b         	str	r0, [sp, #0x2c]
700a6430: 980c         	ldr	r0, [sp, #0x30]
700a6432: 6b40         	ldr	r0, [r0, #0x34]
700a6434: 2803         	cmp	r0, #0x3
700a6436: f040 80b1    	bne.w	0x700a659c <_tx_thread_resume+0x17c> @ imm = #0x162
700a643a: e7ff         	b	0x700a643c <_tx_thread_resume+0x1c> @ imm = #-0x2
700a643c: f248 7068    	movw	r0, #0x8768
700a6440: f2c7 000b    	movt	r0, #0x700b
700a6444: 6800         	ldr	r0, [r0]
700a6446: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a644a: d311         	blo	0x700a6470 <_tx_thread_resume+0x50> @ imm = #0x22
700a644c: e7ff         	b	0x700a644e <_tx_thread_resume+0x2e> @ imm = #-0x2
700a644e: f64a 2050    	movw	r0, #0xaa50
700a6452: f2c7 0008    	movt	r0, #0x7008
700a6456: 6800         	ldr	r0, [r0]
700a6458: 9009         	str	r0, [sp, #0x24]
700a645a: 9809         	ldr	r0, [sp, #0x24]
700a645c: b138         	cbz	r0, 0x700a646e <_tx_thread_resume+0x4e> @ imm = #0xe
700a645e: e7ff         	b	0x700a6460 <_tx_thread_resume+0x40> @ imm = #-0x2
700a6460: 9809         	ldr	r0, [sp, #0x24]
700a6462: 6c00         	ldr	r0, [r0, #0x40]
700a6464: 9008         	str	r0, [sp, #0x20]
700a6466: 9909         	ldr	r1, [sp, #0x24]
700a6468: 6b08         	ldr	r0, [r1, #0x30]
700a646a: 6408         	str	r0, [r1, #0x40]
700a646c: e7ff         	b	0x700a646e <_tx_thread_resume+0x4e> @ imm = #-0x2
700a646e: e002         	b	0x700a6476 <_tx_thread_resume+0x56> @ imm = #0x4
700a6470: 2000         	movs	r0, #0x0
700a6472: 9009         	str	r0, [sp, #0x24]
700a6474: e7ff         	b	0x700a6476 <_tx_thread_resume+0x56> @ imm = #-0x2
700a6476: 990c         	ldr	r1, [sp, #0x30]
700a6478: 2000         	movs	r0, #0x0
700a647a: 6348         	str	r0, [r1, #0x34]
700a647c: 980c         	ldr	r0, [sp, #0x30]
700a647e: 6b00         	ldr	r0, [r0, #0x30]
700a6480: 9007         	str	r0, [sp, #0x1c]
700a6482: 9907         	ldr	r1, [sp, #0x1c]
700a6484: f24a 70b4    	movw	r0, #0xa7b4
700a6488: f2c7 0008    	movt	r0, #0x7008
700a648c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a6490: 9005         	str	r0, [sp, #0x14]
700a6492: 9805         	ldr	r0, [sp, #0x14]
700a6494: 2800         	cmp	r0, #0x0
700a6496: d167         	bne	0x700a6568 <_tx_thread_resume+0x148> @ imm = #0xce
700a6498: e7ff         	b	0x700a649a <_tx_thread_resume+0x7a> @ imm = #-0x2
700a649a: 980c         	ldr	r0, [sp, #0x30]
700a649c: 9a07         	ldr	r2, [sp, #0x1c]
700a649e: f24a 71b4    	movw	r1, #0xa7b4
700a64a2: f2c7 0108    	movt	r1, #0x7008
700a64a6: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a64aa: 980c         	ldr	r0, [sp, #0x30]
700a64ac: 6200         	str	r0, [r0, #0x20]
700a64ae: 980c         	ldr	r0, [sp, #0x30]
700a64b0: 6240         	str	r0, [r0, #0x24]
700a64b2: 9907         	ldr	r1, [sp, #0x1c]
700a64b4: 2001         	movs	r0, #0x1
700a64b6: 4088         	lsls	r0, r1
700a64b8: 9006         	str	r0, [sp, #0x18]
700a64ba: f64a 2160    	movw	r1, #0xaa60
700a64be: f2c7 0108    	movt	r1, #0x7008
700a64c2: 6808         	ldr	r0, [r1]
700a64c4: 9a06         	ldr	r2, [sp, #0x18]
700a64c6: 4310         	orrs	r0, r2
700a64c8: 6008         	str	r0, [r1]
700a64ca: 9807         	ldr	r0, [sp, #0x1c]
700a64cc: f64a 2154    	movw	r1, #0xaa54
700a64d0: f2c7 0108    	movt	r1, #0x7008
700a64d4: 6809         	ldr	r1, [r1]
700a64d6: 4288         	cmp	r0, r1
700a64d8: d245         	bhs	0x700a6566 <_tx_thread_resume+0x146> @ imm = #0x8a
700a64da: e7ff         	b	0x700a64dc <_tx_thread_resume+0xbc> @ imm = #-0x2
700a64dc: 9807         	ldr	r0, [sp, #0x1c]
700a64de: f64a 2154    	movw	r1, #0xaa54
700a64e2: f2c7 0108    	movt	r1, #0x7008
700a64e6: 6008         	str	r0, [r1]
700a64e8: f64a 2050    	movw	r0, #0xaa50
700a64ec: f2c7 0008    	movt	r0, #0x7008
700a64f0: 6800         	ldr	r0, [r0]
700a64f2: 9003         	str	r0, [sp, #0xc]
700a64f4: 9803         	ldr	r0, [sp, #0xc]
700a64f6: b938         	cbnz	r0, 0x700a6508 <_tx_thread_resume+0xe8> @ imm = #0xe
700a64f8: e7ff         	b	0x700a64fa <_tx_thread_resume+0xda> @ imm = #-0x2
700a64fa: 980c         	ldr	r0, [sp, #0x30]
700a64fc: f64a 2150    	movw	r1, #0xaa50
700a6500: f2c7 0108    	movt	r1, #0x7008
700a6504: 6008         	str	r0, [r1]
700a6506: e02d         	b	0x700a6564 <_tx_thread_resume+0x144> @ imm = #0x5a
700a6508: 9807         	ldr	r0, [sp, #0x1c]
700a650a: 9903         	ldr	r1, [sp, #0xc]
700a650c: 6c09         	ldr	r1, [r1, #0x40]
700a650e: 4288         	cmp	r0, r1
700a6510: d227         	bhs	0x700a6562 <_tx_thread_resume+0x142> @ imm = #0x4e
700a6512: e7ff         	b	0x700a6514 <_tx_thread_resume+0xf4> @ imm = #-0x2
700a6514: 980c         	ldr	r0, [sp, #0x30]
700a6516: f64a 2150    	movw	r1, #0xaa50
700a651a: f2c7 0108    	movt	r1, #0x7008
700a651e: 6008         	str	r0, [r1]
700a6520: 9809         	ldr	r0, [sp, #0x24]
700a6522: b120         	cbz	r0, 0x700a652e <_tx_thread_resume+0x10e> @ imm = #0x8
700a6524: e7ff         	b	0x700a6526 <_tx_thread_resume+0x106> @ imm = #-0x2
700a6526: 9808         	ldr	r0, [sp, #0x20]
700a6528: 9909         	ldr	r1, [sp, #0x24]
700a652a: 6408         	str	r0, [r1, #0x40]
700a652c: e7ff         	b	0x700a652e <_tx_thread_resume+0x10e> @ imm = #-0x2
700a652e: 980b         	ldr	r0, [sp, #0x2c]
700a6530: f7fc e86a    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x3f2c
700a6534: f64a 205c    	movw	r0, #0xaa5c
700a6538: f2c7 0008    	movt	r0, #0x7008
700a653c: 6800         	ldr	r0, [r0]
700a653e: 9001         	str	r0, [sp, #0x4]
700a6540: 9801         	ldr	r0, [sp, #0x4]
700a6542: f248 7168    	movw	r1, #0x8768
700a6546: f2c7 010b    	movt	r1, #0x700b
700a654a: 6809         	ldr	r1, [r1]
700a654c: 4308         	orrs	r0, r1
700a654e: 9001         	str	r0, [sp, #0x4]
700a6550: 9801         	ldr	r0, [sp, #0x4]
700a6552: b918         	cbnz	r0, 0x700a655c <_tx_thread_resume+0x13c> @ imm = #0x6
700a6554: e7ff         	b	0x700a6556 <_tx_thread_resume+0x136> @ imm = #-0x2
700a6556: f00c ecc4    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xc988
700a655a: e7ff         	b	0x700a655c <_tx_thread_resume+0x13c> @ imm = #-0x2
700a655c: 2000         	movs	r0, #0x0
700a655e: 900d         	str	r0, [sp, #0x34]
700a6560: e055         	b	0x700a660e <_tx_thread_resume+0x1ee> @ imm = #0xaa
700a6562: e7ff         	b	0x700a6564 <_tx_thread_resume+0x144> @ imm = #-0x2
700a6564: e7ff         	b	0x700a6566 <_tx_thread_resume+0x146> @ imm = #-0x2
700a6566: e00f         	b	0x700a6588 <_tx_thread_resume+0x168> @ imm = #0x1e
700a6568: 9805         	ldr	r0, [sp, #0x14]
700a656a: 6a40         	ldr	r0, [r0, #0x24]
700a656c: 9004         	str	r0, [sp, #0x10]
700a656e: 980c         	ldr	r0, [sp, #0x30]
700a6570: 9904         	ldr	r1, [sp, #0x10]
700a6572: 6208         	str	r0, [r1, #0x20]
700a6574: 980c         	ldr	r0, [sp, #0x30]
700a6576: 9905         	ldr	r1, [sp, #0x14]
700a6578: 6248         	str	r0, [r1, #0x24]
700a657a: 9804         	ldr	r0, [sp, #0x10]
700a657c: 990c         	ldr	r1, [sp, #0x30]
700a657e: 6248         	str	r0, [r1, #0x24]
700a6580: 9805         	ldr	r0, [sp, #0x14]
700a6582: 990c         	ldr	r1, [sp, #0x30]
700a6584: 6208         	str	r0, [r1, #0x20]
700a6586: e7ff         	b	0x700a6588 <_tx_thread_resume+0x168> @ imm = #-0x2
700a6588: 9809         	ldr	r0, [sp, #0x24]
700a658a: b120         	cbz	r0, 0x700a6596 <_tx_thread_resume+0x176> @ imm = #0x8
700a658c: e7ff         	b	0x700a658e <_tx_thread_resume+0x16e> @ imm = #-0x2
700a658e: 9808         	ldr	r0, [sp, #0x20]
700a6590: 9909         	ldr	r1, [sp, #0x24]
700a6592: 6408         	str	r0, [r1, #0x40]
700a6594: e7ff         	b	0x700a6596 <_tx_thread_resume+0x176> @ imm = #-0x2
700a6596: 2000         	movs	r0, #0x0
700a6598: 900a         	str	r0, [sp, #0x28]
700a659a: e00e         	b	0x700a65ba <_tx_thread_resume+0x19a> @ imm = #0x1c
700a659c: 980c         	ldr	r0, [sp, #0x30]
700a659e: 6b80         	ldr	r0, [r0, #0x38]
700a65a0: 2801         	cmp	r0, #0x1
700a65a2: d106         	bne	0x700a65b2 <_tx_thread_resume+0x192> @ imm = #0xc
700a65a4: e7ff         	b	0x700a65a6 <_tx_thread_resume+0x186> @ imm = #-0x2
700a65a6: 990c         	ldr	r1, [sp, #0x30]
700a65a8: 2000         	movs	r0, #0x0
700a65aa: 6388         	str	r0, [r1, #0x38]
700a65ac: 2019         	movs	r0, #0x19
700a65ae: 900a         	str	r0, [sp, #0x28]
700a65b0: e002         	b	0x700a65b8 <_tx_thread_resume+0x198> @ imm = #0x4
700a65b2: 2012         	movs	r0, #0x12
700a65b4: 900a         	str	r0, [sp, #0x28]
700a65b6: e7ff         	b	0x700a65b8 <_tx_thread_resume+0x198> @ imm = #-0x2
700a65b8: e7ff         	b	0x700a65ba <_tx_thread_resume+0x19a> @ imm = #-0x2
700a65ba: 980b         	ldr	r0, [sp, #0x2c]
700a65bc: f7fc e824    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x3fb8
700a65c0: f64a 204c    	movw	r0, #0xaa4c
700a65c4: f2c7 0008    	movt	r0, #0x7008
700a65c8: 6800         	ldr	r0, [r0]
700a65ca: 9002         	str	r0, [sp, #0x8]
700a65cc: 9802         	ldr	r0, [sp, #0x8]
700a65ce: f64a 2150    	movw	r1, #0xaa50
700a65d2: f2c7 0108    	movt	r1, #0x7008
700a65d6: 6809         	ldr	r1, [r1]
700a65d8: 4288         	cmp	r0, r1
700a65da: d015         	beq	0x700a6608 <_tx_thread_resume+0x1e8> @ imm = #0x2a
700a65dc: e7ff         	b	0x700a65de <_tx_thread_resume+0x1be> @ imm = #-0x2
700a65de: f64a 205c    	movw	r0, #0xaa5c
700a65e2: f2c7 0008    	movt	r0, #0x7008
700a65e6: 6800         	ldr	r0, [r0]
700a65e8: 9001         	str	r0, [sp, #0x4]
700a65ea: 9801         	ldr	r0, [sp, #0x4]
700a65ec: f248 7168    	movw	r1, #0x8768
700a65f0: f2c7 010b    	movt	r1, #0x700b
700a65f4: 6809         	ldr	r1, [r1]
700a65f6: 4308         	orrs	r0, r1
700a65f8: 9001         	str	r0, [sp, #0x4]
700a65fa: 9801         	ldr	r0, [sp, #0x4]
700a65fc: b918         	cbnz	r0, 0x700a6606 <_tx_thread_resume+0x1e6> @ imm = #0x6
700a65fe: e7ff         	b	0x700a6600 <_tx_thread_resume+0x1e0> @ imm = #-0x2
700a6600: f00c ec6e    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xc8dc
700a6604: e7ff         	b	0x700a6606 <_tx_thread_resume+0x1e6> @ imm = #-0x2
700a6606: e7ff         	b	0x700a6608 <_tx_thread_resume+0x1e8> @ imm = #-0x2
700a6608: 980a         	ldr	r0, [sp, #0x28]
700a660a: 900d         	str	r0, [sp, #0x34]
700a660c: e7ff         	b	0x700a660e <_tx_thread_resume+0x1ee> @ imm = #-0x2
700a660e: 980d         	ldr	r0, [sp, #0x34]
700a6610: b00e         	add	sp, #0x38
700a6612: bd80         	pop	{r7, pc}
		...

700a6620 <Udma_chDisableBlkCpyChan>:
700a6620: b580         	push	{r7, lr}
700a6622: b090         	sub	sp, #0x40
700a6624: 900f         	str	r0, [sp, #0x3c]
700a6626: 910e         	str	r1, [sp, #0x38]
700a6628: 2000         	movs	r0, #0x0
700a662a: 900d         	str	r0, [sp, #0x34]
700a662c: 900c         	str	r0, [sp, #0x30]
700a662e: 980f         	ldr	r0, [sp, #0x3c]
700a6630: 6e80         	ldr	r0, [r0, #0x68]
700a6632: 900b         	str	r0, [sp, #0x2c]
700a6634: 980b         	ldr	r0, [sp, #0x2c]
700a6636: 6800         	ldr	r0, [r0]
700a6638: 2801         	cmp	r0, #0x1
700a663a: d10a         	bne	0x700a6652 <Udma_chDisableBlkCpyChan+0x32> @ imm = #0x14
700a663c: e7ff         	b	0x700a663e <Udma_chDisableBlkCpyChan+0x1e> @ imm = #-0x2
700a663e: 980b         	ldr	r0, [sp, #0x2c]
700a6640: 3008         	adds	r0, #0x8
700a6642: 990f         	ldr	r1, [sp, #0x3c]
700a6644: 6ec9         	ldr	r1, [r1, #0x6c]
700a6646: 2300         	movs	r3, #0x0
700a6648: 461a         	mov	r2, r3
700a664a: f00d f9c1    	bl	0x700b39d0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd382
700a664e: 900d         	str	r0, [sp, #0x34]
700a6650: e00f         	b	0x700a6672 <Udma_chDisableBlkCpyChan+0x52> @ imm = #0x1e
700a6652: 980b         	ldr	r0, [sp, #0x2c]
700a6654: 6800         	ldr	r0, [r0]
700a6656: 2802         	cmp	r0, #0x2
700a6658: d10a         	bne	0x700a6670 <Udma_chDisableBlkCpyChan+0x50> @ imm = #0x14
700a665a: e7ff         	b	0x700a665c <Udma_chDisableBlkCpyChan+0x3c> @ imm = #-0x2
700a665c: 980b         	ldr	r0, [sp, #0x2c]
700a665e: 3054         	adds	r0, #0x54
700a6660: 990f         	ldr	r1, [sp, #0x3c]
700a6662: 6ec9         	ldr	r1, [r1, #0x6c]
700a6664: 2300         	movs	r3, #0x0
700a6666: 461a         	mov	r2, r3
700a6668: f00d ff6a    	bl	0x700b4540 <CSL_pktdmaTeardownTxChan> @ imm = #0xded4
700a666c: 900d         	str	r0, [sp, #0x34]
700a666e: e7ff         	b	0x700a6670 <Udma_chDisableBlkCpyChan+0x50> @ imm = #-0x2
700a6670: e7ff         	b	0x700a6672 <Udma_chDisableBlkCpyChan+0x52> @ imm = #-0x2
700a6672: 980d         	ldr	r0, [sp, #0x34]
700a6674: b108         	cbz	r0, 0x700a667a <Udma_chDisableBlkCpyChan+0x5a> @ imm = #0x2
700a6676: e7ff         	b	0x700a6678 <Udma_chDisableBlkCpyChan+0x58> @ imm = #-0x2
700a6678: e7ff         	b	0x700a667a <Udma_chDisableBlkCpyChan+0x5a> @ imm = #-0x2
700a667a: e7ff         	b	0x700a667c <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x2
700a667c: 980d         	ldr	r0, [sp, #0x34]
700a667e: bba8         	cbnz	r0, 0x700a66ec <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x6a
700a6680: e7ff         	b	0x700a6682 <Udma_chDisableBlkCpyChan+0x62> @ imm = #-0x2
700a6682: 980b         	ldr	r0, [sp, #0x2c]
700a6684: 6800         	ldr	r0, [r0]
700a6686: 2801         	cmp	r0, #0x1
700a6688: d10c         	bne	0x700a66a4 <Udma_chDisableBlkCpyChan+0x84> @ imm = #0x18
700a668a: e7ff         	b	0x700a668c <Udma_chDisableBlkCpyChan+0x6c> @ imm = #-0x2
700a668c: 980b         	ldr	r0, [sp, #0x2c]
700a668e: 3008         	adds	r0, #0x8
700a6690: 990f         	ldr	r1, [sp, #0x3c]
700a6692: 6ec9         	ldr	r1, [r1, #0x6c]
700a6694: aa05         	add	r2, sp, #0x14
700a6696: f00e f973    	bl	0x700b4980 <CSL_bcdmaGetTxRT> @ imm = #0xe2e6
700a669a: 9805         	ldr	r0, [sp, #0x14]
700a669c: b908         	cbnz	r0, 0x700a66a2 <Udma_chDisableBlkCpyChan+0x82> @ imm = #0x2
700a669e: e7ff         	b	0x700a66a0 <Udma_chDisableBlkCpyChan+0x80> @ imm = #-0x2
700a66a0: e024         	b	0x700a66ec <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x48
700a66a2: e011         	b	0x700a66c8 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #0x22
700a66a4: 980b         	ldr	r0, [sp, #0x2c]
700a66a6: 6800         	ldr	r0, [r0]
700a66a8: 2802         	cmp	r0, #0x2
700a66aa: d10c         	bne	0x700a66c6 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #0x18
700a66ac: e7ff         	b	0x700a66ae <Udma_chDisableBlkCpyChan+0x8e> @ imm = #-0x2
700a66ae: 980b         	ldr	r0, [sp, #0x2c]
700a66b0: 3054         	adds	r0, #0x54
700a66b2: 990f         	ldr	r1, [sp, #0x3c]
700a66b4: 6ec9         	ldr	r1, [r1, #0x6c]
700a66b6: 466a         	mov	r2, sp
700a66b8: f00d f89a    	bl	0x700b37f0 <CSL_pktdmaGetTxRT> @ imm = #0xd134
700a66bc: 9800         	ldr	r0, [sp]
700a66be: b908         	cbnz	r0, 0x700a66c4 <Udma_chDisableBlkCpyChan+0xa4> @ imm = #0x2
700a66c0: e7ff         	b	0x700a66c2 <Udma_chDisableBlkCpyChan+0xa2> @ imm = #-0x2
700a66c2: e013         	b	0x700a66ec <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x26
700a66c4: e7ff         	b	0x700a66c6 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #-0x2
700a66c6: e7ff         	b	0x700a66c8 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #-0x2
700a66c8: 980c         	ldr	r0, [sp, #0x30]
700a66ca: 990e         	ldr	r1, [sp, #0x38]
700a66cc: 4288         	cmp	r0, r1
700a66ce: d904         	bls	0x700a66da <Udma_chDisableBlkCpyChan+0xba> @ imm = #0x8
700a66d0: e7ff         	b	0x700a66d2 <Udma_chDisableBlkCpyChan+0xb2> @ imm = #-0x2
700a66d2: f06f 0003    	mvn	r0, #0x3
700a66d6: 900d         	str	r0, [sp, #0x34]
700a66d8: e007         	b	0x700a66ea <Udma_chDisableBlkCpyChan+0xca> @ imm = #0xe
700a66da: f44f 707a    	mov.w	r0, #0x3e8
700a66de: f00a fed7    	bl	0x700b1490 <ClockP_usleep> @ imm = #0xadae
700a66e2: 980c         	ldr	r0, [sp, #0x30]
700a66e4: 3001         	adds	r0, #0x1
700a66e6: 900c         	str	r0, [sp, #0x30]
700a66e8: e7ff         	b	0x700a66ea <Udma_chDisableBlkCpyChan+0xca> @ imm = #-0x2
700a66ea: e7c7         	b	0x700a667c <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x72
700a66ec: 980d         	ldr	r0, [sp, #0x34]
700a66ee: 2800         	cmp	r0, #0x0
700a66f0: d05f         	beq	0x700a67b2 <Udma_chDisableBlkCpyChan+0x192> @ imm = #0xbe
700a66f2: e7ff         	b	0x700a66f4 <Udma_chDisableBlkCpyChan+0xd4> @ imm = #-0x2
700a66f4: 980b         	ldr	r0, [sp, #0x2c]
700a66f6: 6800         	ldr	r0, [r0]
700a66f8: 2801         	cmp	r0, #0x1
700a66fa: d10a         	bne	0x700a6712 <Udma_chDisableBlkCpyChan+0xf2> @ imm = #0x14
700a66fc: e7ff         	b	0x700a66fe <Udma_chDisableBlkCpyChan+0xde> @ imm = #-0x2
700a66fe: 980b         	ldr	r0, [sp, #0x2c]
700a6700: 3008         	adds	r0, #0x8
700a6702: 990f         	ldr	r1, [sp, #0x3c]
700a6704: 6ec9         	ldr	r1, [r1, #0x6c]
700a6706: 2201         	movs	r2, #0x1
700a6708: 2300         	movs	r3, #0x0
700a670a: f00d f961    	bl	0x700b39d0 <CSL_bcdmaTeardownTxChan> @ imm = #0xd2c2
700a670e: 900d         	str	r0, [sp, #0x34]
700a6710: e00f         	b	0x700a6732 <Udma_chDisableBlkCpyChan+0x112> @ imm = #0x1e
700a6712: 980b         	ldr	r0, [sp, #0x2c]
700a6714: 6800         	ldr	r0, [r0]
700a6716: 2802         	cmp	r0, #0x2
700a6718: d10a         	bne	0x700a6730 <Udma_chDisableBlkCpyChan+0x110> @ imm = #0x14
700a671a: e7ff         	b	0x700a671c <Udma_chDisableBlkCpyChan+0xfc> @ imm = #-0x2
700a671c: 980b         	ldr	r0, [sp, #0x2c]
700a671e: 3054         	adds	r0, #0x54
700a6720: 990f         	ldr	r1, [sp, #0x3c]
700a6722: 6ec9         	ldr	r1, [r1, #0x6c]
700a6724: 2201         	movs	r2, #0x1
700a6726: 2300         	movs	r3, #0x0
700a6728: f00d ff0a    	bl	0x700b4540 <CSL_pktdmaTeardownTxChan> @ imm = #0xde14
700a672c: 900d         	str	r0, [sp, #0x34]
700a672e: e7ff         	b	0x700a6730 <Udma_chDisableBlkCpyChan+0x110> @ imm = #-0x2
700a6730: e7ff         	b	0x700a6732 <Udma_chDisableBlkCpyChan+0x112> @ imm = #-0x2
700a6732: 980d         	ldr	r0, [sp, #0x34]
700a6734: b108         	cbz	r0, 0x700a673a <Udma_chDisableBlkCpyChan+0x11a> @ imm = #0x2
700a6736: e7ff         	b	0x700a6738 <Udma_chDisableBlkCpyChan+0x118> @ imm = #-0x2
700a6738: e7ff         	b	0x700a673a <Udma_chDisableBlkCpyChan+0x11a> @ imm = #-0x2
700a673a: 2000         	movs	r0, #0x0
700a673c: 900c         	str	r0, [sp, #0x30]
700a673e: e7ff         	b	0x700a6740 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x2
700a6740: 980d         	ldr	r0, [sp, #0x34]
700a6742: bba8         	cbnz	r0, 0x700a67b0 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x6a
700a6744: e7ff         	b	0x700a6746 <Udma_chDisableBlkCpyChan+0x126> @ imm = #-0x2
700a6746: 980b         	ldr	r0, [sp, #0x2c]
700a6748: 6800         	ldr	r0, [r0]
700a674a: 2801         	cmp	r0, #0x1
700a674c: d10c         	bne	0x700a6768 <Udma_chDisableBlkCpyChan+0x148> @ imm = #0x18
700a674e: e7ff         	b	0x700a6750 <Udma_chDisableBlkCpyChan+0x130> @ imm = #-0x2
700a6750: 980b         	ldr	r0, [sp, #0x2c]
700a6752: 3008         	adds	r0, #0x8
700a6754: 990f         	ldr	r1, [sp, #0x3c]
700a6756: 6ec9         	ldr	r1, [r1, #0x6c]
700a6758: aa05         	add	r2, sp, #0x14
700a675a: f00e f911    	bl	0x700b4980 <CSL_bcdmaGetTxRT> @ imm = #0xe222
700a675e: 9805         	ldr	r0, [sp, #0x14]
700a6760: b908         	cbnz	r0, 0x700a6766 <Udma_chDisableBlkCpyChan+0x146> @ imm = #0x2
700a6762: e7ff         	b	0x700a6764 <Udma_chDisableBlkCpyChan+0x144> @ imm = #-0x2
700a6764: e024         	b	0x700a67b0 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x48
700a6766: e011         	b	0x700a678c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #0x22
700a6768: 980b         	ldr	r0, [sp, #0x2c]
700a676a: 6800         	ldr	r0, [r0]
700a676c: 2802         	cmp	r0, #0x2
700a676e: d10c         	bne	0x700a678a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #0x18
700a6770: e7ff         	b	0x700a6772 <Udma_chDisableBlkCpyChan+0x152> @ imm = #-0x2
700a6772: 980b         	ldr	r0, [sp, #0x2c]
700a6774: 3054         	adds	r0, #0x54
700a6776: 990f         	ldr	r1, [sp, #0x3c]
700a6778: 6ec9         	ldr	r1, [r1, #0x6c]
700a677a: 466a         	mov	r2, sp
700a677c: f00d f838    	bl	0x700b37f0 <CSL_pktdmaGetTxRT> @ imm = #0xd070
700a6780: 9800         	ldr	r0, [sp]
700a6782: b908         	cbnz	r0, 0x700a6788 <Udma_chDisableBlkCpyChan+0x168> @ imm = #0x2
700a6784: e7ff         	b	0x700a6786 <Udma_chDisableBlkCpyChan+0x166> @ imm = #-0x2
700a6786: e013         	b	0x700a67b0 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x26
700a6788: e7ff         	b	0x700a678a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #-0x2
700a678a: e7ff         	b	0x700a678c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #-0x2
700a678c: 980c         	ldr	r0, [sp, #0x30]
700a678e: 990e         	ldr	r1, [sp, #0x38]
700a6790: 4288         	cmp	r0, r1
700a6792: d904         	bls	0x700a679e <Udma_chDisableBlkCpyChan+0x17e> @ imm = #0x8
700a6794: e7ff         	b	0x700a6796 <Udma_chDisableBlkCpyChan+0x176> @ imm = #-0x2
700a6796: f06f 0003    	mvn	r0, #0x3
700a679a: 900d         	str	r0, [sp, #0x34]
700a679c: e007         	b	0x700a67ae <Udma_chDisableBlkCpyChan+0x18e> @ imm = #0xe
700a679e: f44f 707a    	mov.w	r0, #0x3e8
700a67a2: f00a fe75    	bl	0x700b1490 <ClockP_usleep> @ imm = #0xacea
700a67a6: 980c         	ldr	r0, [sp, #0x30]
700a67a8: 3001         	adds	r0, #0x1
700a67aa: 900c         	str	r0, [sp, #0x30]
700a67ac: e7ff         	b	0x700a67ae <Udma_chDisableBlkCpyChan+0x18e> @ imm = #-0x2
700a67ae: e7c7         	b	0x700a6740 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x72
700a67b0: e7ff         	b	0x700a67b2 <Udma_chDisableBlkCpyChan+0x192> @ imm = #-0x2
700a67b2: 980d         	ldr	r0, [sp, #0x34]
700a67b4: bb20         	cbnz	r0, 0x700a6800 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #0x48
700a67b6: e7ff         	b	0x700a67b8 <Udma_chDisableBlkCpyChan+0x198> @ imm = #-0x2
700a67b8: 980b         	ldr	r0, [sp, #0x2c]
700a67ba: 6800         	ldr	r0, [r0]
700a67bc: 2801         	cmp	r0, #0x1
700a67be: d10c         	bne	0x700a67da <Udma_chDisableBlkCpyChan+0x1ba> @ imm = #0x18
700a67c0: e7ff         	b	0x700a67c2 <Udma_chDisableBlkCpyChan+0x1a2> @ imm = #-0x2
700a67c2: 2000         	movs	r0, #0x0
700a67c4: 9005         	str	r0, [sp, #0x14]
700a67c6: 9006         	str	r0, [sp, #0x18]
700a67c8: 9009         	str	r0, [sp, #0x24]
700a67ca: 980b         	ldr	r0, [sp, #0x2c]
700a67cc: 3008         	adds	r0, #0x8
700a67ce: 990f         	ldr	r1, [sp, #0x3c]
700a67d0: 6ec9         	ldr	r1, [r1, #0x6c]
700a67d2: aa05         	add	r2, sp, #0x14
700a67d4: f00e f904    	bl	0x700b49e0 <CSL_bcdmaSetTxRT> @ imm = #0xe208
700a67d8: e011         	b	0x700a67fe <Udma_chDisableBlkCpyChan+0x1de> @ imm = #0x22
700a67da: 980b         	ldr	r0, [sp, #0x2c]
700a67dc: 6800         	ldr	r0, [r0]
700a67de: 2802         	cmp	r0, #0x2
700a67e0: d10c         	bne	0x700a67fc <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #0x18
700a67e2: e7ff         	b	0x700a67e4 <Udma_chDisableBlkCpyChan+0x1c4> @ imm = #-0x2
700a67e4: 2000         	movs	r0, #0x0
700a67e6: 9000         	str	r0, [sp]
700a67e8: 9001         	str	r0, [sp, #0x4]
700a67ea: 9004         	str	r0, [sp, #0x10]
700a67ec: 980b         	ldr	r0, [sp, #0x2c]
700a67ee: 3054         	adds	r0, #0x54
700a67f0: 990f         	ldr	r1, [sp, #0x3c]
700a67f2: 6ec9         	ldr	r1, [r1, #0x6c]
700a67f4: 466a         	mov	r2, sp
700a67f6: f00d fc63    	bl	0x700b40c0 <CSL_pktdmaSetTxRT> @ imm = #0xd8c6
700a67fa: e7ff         	b	0x700a67fc <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #-0x2
700a67fc: e7ff         	b	0x700a67fe <Udma_chDisableBlkCpyChan+0x1de> @ imm = #-0x2
700a67fe: e7ff         	b	0x700a6800 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #-0x2
700a6800: 980d         	ldr	r0, [sp, #0x34]
700a6802: b010         	add	sp, #0x40
700a6804: bd80         	pop	{r7, pc}
		...
700a680e: 0000         	movs	r0, r0

700a6810 <Udma_flowConfig>:
700a6810: b580         	push	{r7, lr}
700a6812: b09c         	sub	sp, #0x70
700a6814: 901b         	str	r0, [sp, #0x6c]
700a6816: 911a         	str	r1, [sp, #0x68]
700a6818: 9219         	str	r2, [sp, #0x64]
700a681a: 2000         	movs	r0, #0x0
700a681c: 9018         	str	r0, [sp, #0x60]
700a681e: 981b         	ldr	r0, [sp, #0x6c]
700a6820: 9016         	str	r0, [sp, #0x58]
700a6822: 9816         	ldr	r0, [sp, #0x58]
700a6824: b160         	cbz	r0, 0x700a6840 <Udma_flowConfig+0x30> @ imm = #0x18
700a6826: e7ff         	b	0x700a6828 <Udma_flowConfig+0x18> @ imm = #-0x2
700a6828: 9816         	ldr	r0, [sp, #0x58]
700a682a: 68c0         	ldr	r0, [r0, #0xc]
700a682c: f64a 31cd    	movw	r1, #0xabcd
700a6830: f6ca 31dc    	movt	r1, #0xabdc
700a6834: 4288         	cmp	r0, r1
700a6836: d103         	bne	0x700a6840 <Udma_flowConfig+0x30> @ imm = #0x6
700a6838: e7ff         	b	0x700a683a <Udma_flowConfig+0x2a> @ imm = #-0x2
700a683a: 9819         	ldr	r0, [sp, #0x64]
700a683c: b920         	cbnz	r0, 0x700a6848 <Udma_flowConfig+0x38> @ imm = #0x8
700a683e: e7ff         	b	0x700a6840 <Udma_flowConfig+0x30> @ imm = #-0x2
700a6840: f06f 0001    	mvn	r0, #0x1
700a6844: 9018         	str	r0, [sp, #0x60]
700a6846: e7ff         	b	0x700a6848 <Udma_flowConfig+0x38> @ imm = #-0x2
700a6848: 9818         	ldr	r0, [sp, #0x60]
700a684a: b9a8         	cbnz	r0, 0x700a6878 <Udma_flowConfig+0x68> @ imm = #0x2a
700a684c: e7ff         	b	0x700a684e <Udma_flowConfig+0x3e> @ imm = #-0x2
700a684e: 9816         	ldr	r0, [sp, #0x58]
700a6850: 6800         	ldr	r0, [r0]
700a6852: 9017         	str	r0, [sp, #0x5c]
700a6854: 9817         	ldr	r0, [sp, #0x5c]
700a6856: b150         	cbz	r0, 0x700a686e <Udma_flowConfig+0x5e> @ imm = #0x14
700a6858: e7ff         	b	0x700a685a <Udma_flowConfig+0x4a> @ imm = #-0x2
700a685a: 9817         	ldr	r0, [sp, #0x5c]
700a685c: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6860: f64a 31cd    	movw	r1, #0xabcd
700a6864: f6ca 31dc    	movt	r1, #0xabdc
700a6868: 4288         	cmp	r0, r1
700a686a: d004         	beq	0x700a6876 <Udma_flowConfig+0x66> @ imm = #0x8
700a686c: e7ff         	b	0x700a686e <Udma_flowConfig+0x5e> @ imm = #-0x2
700a686e: f04f 30ff    	mov.w	r0, #0xffffffff
700a6872: 9018         	str	r0, [sp, #0x60]
700a6874: e7ff         	b	0x700a6876 <Udma_flowConfig+0x66> @ imm = #-0x2
700a6876: e7ff         	b	0x700a6878 <Udma_flowConfig+0x68> @ imm = #-0x2
700a6878: 9818         	ldr	r0, [sp, #0x60]
700a687a: b958         	cbnz	r0, 0x700a6894 <Udma_flowConfig+0x84> @ imm = #0x16
700a687c: e7ff         	b	0x700a687e <Udma_flowConfig+0x6e> @ imm = #-0x2
700a687e: 981a         	ldr	r0, [sp, #0x68]
700a6880: 9916         	ldr	r1, [sp, #0x58]
700a6882: 6889         	ldr	r1, [r1, #0x8]
700a6884: 4288         	cmp	r0, r1
700a6886: d304         	blo	0x700a6892 <Udma_flowConfig+0x82> @ imm = #0x8
700a6888: e7ff         	b	0x700a688a <Udma_flowConfig+0x7a> @ imm = #-0x2
700a688a: f06f 0002    	mvn	r0, #0x2
700a688e: 9018         	str	r0, [sp, #0x60]
700a6890: e7ff         	b	0x700a6892 <Udma_flowConfig+0x82> @ imm = #-0x2
700a6892: e7ff         	b	0x700a6894 <Udma_flowConfig+0x84> @ imm = #-0x2
700a6894: 9818         	ldr	r0, [sp, #0x60]
700a6896: 2800         	cmp	r0, #0x0
700a6898: f040 80a9    	bne.w	0x700a69ee <Udma_flowConfig+0x1de> @ imm = #0x152
700a689c: e7ff         	b	0x700a689e <Udma_flowConfig+0x8e> @ imm = #-0x2
700a689e: f64f 70ff    	movw	r0, #0xffff
700a68a2: f2c0 0007    	movt	r0, #0x7
700a68a6: f8cd 0037    	str.w	r0, [sp, #0x37]
700a68aa: 9817         	ldr	r0, [sp, #0x5c]
700a68ac: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a68b0: f8ad 003b    	strh.w	r0, [sp, #0x3b]
700a68b4: 9816         	ldr	r0, [sp, #0x58]
700a68b6: 6840         	ldr	r0, [r0, #0x4]
700a68b8: 991a         	ldr	r1, [sp, #0x68]
700a68ba: 4408         	add	r0, r1
700a68bc: f8ad 003d    	strh.w	r0, [sp, #0x3d]
700a68c0: 9819         	ldr	r0, [sp, #0x64]
700a68c2: 7900         	ldrb	r0, [r0, #0x4]
700a68c4: f88d 003f    	strb.w	r0, [sp, #0x3f]
700a68c8: 9819         	ldr	r0, [sp, #0x64]
700a68ca: 7940         	ldrb	r0, [r0, #0x5]
700a68cc: f88d 0040    	strb.w	r0, [sp, #0x40]
700a68d0: 9819         	ldr	r0, [sp, #0x64]
700a68d2: 7980         	ldrb	r0, [r0, #0x6]
700a68d4: f88d 0041    	strb.w	r0, [sp, #0x41]
700a68d8: 9819         	ldr	r0, [sp, #0x64]
700a68da: 79c0         	ldrb	r0, [r0, #0x7]
700a68dc: f88d 0042    	strb.w	r0, [sp, #0x42]
700a68e0: 9819         	ldr	r0, [sp, #0x64]
700a68e2: 7a00         	ldrb	r0, [r0, #0x8]
700a68e4: f88d 0057    	strb.w	r0, [sp, #0x57]
700a68e8: 9819         	ldr	r0, [sp, #0x64]
700a68ea: 8940         	ldrh	r0, [r0, #0xa]
700a68ec: f8ad 0043    	strh.w	r0, [sp, #0x43]
700a68f0: 9819         	ldr	r0, [sp, #0x64]
700a68f2: 8980         	ldrh	r0, [r0, #0xc]
700a68f4: f8ad 0045    	strh.w	r0, [sp, #0x45]
700a68f8: 9819         	ldr	r0, [sp, #0x64]
700a68fa: 7b80         	ldrb	r0, [r0, #0xe]
700a68fc: f88d 0047    	strb.w	r0, [sp, #0x47]
700a6900: 9819         	ldr	r0, [sp, #0x64]
700a6902: 7bc0         	ldrb	r0, [r0, #0xf]
700a6904: f88d 0048    	strb.w	r0, [sp, #0x48]
700a6908: 9819         	ldr	r0, [sp, #0x64]
700a690a: 7c00         	ldrb	r0, [r0, #0x10]
700a690c: f88d 004b    	strb.w	r0, [sp, #0x4b]
700a6910: 9819         	ldr	r0, [sp, #0x64]
700a6912: 7c40         	ldrb	r0, [r0, #0x11]
700a6914: f88d 004c    	strb.w	r0, [sp, #0x4c]
700a6918: 9819         	ldr	r0, [sp, #0x64]
700a691a: 7c80         	ldrb	r0, [r0, #0x12]
700a691c: f88d 0049    	strb.w	r0, [sp, #0x49]
700a6920: 9819         	ldr	r0, [sp, #0x64]
700a6922: 7cc0         	ldrb	r0, [r0, #0x13]
700a6924: f88d 004a    	strb.w	r0, [sp, #0x4a]
700a6928: 9819         	ldr	r0, [sp, #0x64]
700a692a: 7d00         	ldrb	r0, [r0, #0x14]
700a692c: f88d 004d    	strb.w	r0, [sp, #0x4d]
700a6930: 9819         	ldr	r0, [sp, #0x64]
700a6932: 7d40         	ldrb	r0, [r0, #0x15]
700a6934: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a6938: 9819         	ldr	r0, [sp, #0x64]
700a693a: 8b00         	ldrh	r0, [r0, #0x18]
700a693c: f8ad 004f    	strh.w	r0, [sp, #0x4f]
700a6940: 9819         	ldr	r0, [sp, #0x64]
700a6942: 8b40         	ldrh	r0, [r0, #0x1a]
700a6944: f8ad 0051    	strh.w	r0, [sp, #0x51]
700a6948: 9819         	ldr	r0, [sp, #0x64]
700a694a: 8b80         	ldrh	r0, [r0, #0x1c]
700a694c: f8ad 0053    	strh.w	r0, [sp, #0x53]
700a6950: 9819         	ldr	r0, [sp, #0x64]
700a6952: 8bc0         	ldrh	r0, [r0, #0x1e]
700a6954: f8ad 0055    	strh.w	r0, [sp, #0x55]
700a6958: f10d 002f    	add.w	r0, sp, #0x2f
700a695c: f10d 0127    	add.w	r1, sp, #0x27
700a6960: f04f 32ff    	mov.w	r2, #0xffffffff
700a6964: f00c f9d4    	bl	0x700b2d10 <Sciclient_rmUdmapFlowCfg> @ imm = #0xc3a8
700a6968: 9018         	str	r0, [sp, #0x60]
700a696a: 9818         	ldr	r0, [sp, #0x60]
700a696c: b108         	cbz	r0, 0x700a6972 <Udma_flowConfig+0x162> @ imm = #0x2
700a696e: e7ff         	b	0x700a6970 <Udma_flowConfig+0x160> @ imm = #-0x2
700a6970: e7ff         	b	0x700a6972 <Udma_flowConfig+0x162> @ imm = #-0x2
700a6972: 207f         	movs	r0, #0x7f
700a6974: f8cd 0012    	str.w	r0, [sp, #0x12]
700a6978: 9817         	ldr	r0, [sp, #0x5c]
700a697a: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a697e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a6982: 9816         	ldr	r0, [sp, #0x58]
700a6984: 6840         	ldr	r0, [r0, #0x4]
700a6986: 991a         	ldr	r1, [sp, #0x68]
700a6988: 4408         	add	r0, r1
700a698a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a698e: 9819         	ldr	r0, [sp, #0x64]
700a6990: 8c00         	ldrh	r0, [r0, #0x20]
700a6992: 0940         	lsrs	r0, r0, #0x5
700a6994: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a6998: 9819         	ldr	r0, [sp, #0x64]
700a699a: 8c40         	ldrh	r0, [r0, #0x22]
700a699c: 0940         	lsrs	r0, r0, #0x5
700a699e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a69a2: 9819         	ldr	r0, [sp, #0x64]
700a69a4: 8c80         	ldrh	r0, [r0, #0x24]
700a69a6: 0940         	lsrs	r0, r0, #0x5
700a69a8: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a69ac: 9819         	ldr	r0, [sp, #0x64]
700a69ae: 8cc0         	ldrh	r0, [r0, #0x26]
700a69b0: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a69b4: 9819         	ldr	r0, [sp, #0x64]
700a69b6: 8d00         	ldrh	r0, [r0, #0x28]
700a69b8: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a69bc: 9819         	ldr	r0, [sp, #0x64]
700a69be: 8d40         	ldrh	r0, [r0, #0x2a]
700a69c0: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a69c4: 9819         	ldr	r0, [sp, #0x64]
700a69c6: 7d80         	ldrb	r0, [r0, #0x16]
700a69c8: f88d 0026    	strb.w	r0, [sp, #0x26]
700a69cc: f10d 000a    	add.w	r0, sp, #0xa
700a69d0: f10d 0102    	add.w	r1, sp, #0x2
700a69d4: f04f 32ff    	mov.w	r2, #0xffffffff
700a69d8: f00c f9ca    	bl	0x700b2d70 <Sciclient_rmUdmapFlowSizeThreshCfg> @ imm = #0xc394
700a69dc: 4601         	mov	r1, r0
700a69de: 9818         	ldr	r0, [sp, #0x60]
700a69e0: 4408         	add	r0, r1
700a69e2: 9018         	str	r0, [sp, #0x60]
700a69e4: 9818         	ldr	r0, [sp, #0x60]
700a69e6: b108         	cbz	r0, 0x700a69ec <Udma_flowConfig+0x1dc> @ imm = #0x2
700a69e8: e7ff         	b	0x700a69ea <Udma_flowConfig+0x1da> @ imm = #-0x2
700a69ea: e7ff         	b	0x700a69ec <Udma_flowConfig+0x1dc> @ imm = #-0x2
700a69ec: e7ff         	b	0x700a69ee <Udma_flowConfig+0x1de> @ imm = #-0x2
700a69ee: 9818         	ldr	r0, [sp, #0x60]
700a69f0: b01c         	add	sp, #0x70
700a69f2: bd80         	pop	{r7, pc}
		...

700a6a00 <_tx_mutex_get>:
700a6a00: b580         	push	{r7, lr}
700a6a02: b08a         	sub	sp, #0x28
700a6a04: 9009         	str	r0, [sp, #0x24]
700a6a06: 9108         	str	r1, [sp, #0x20]
700a6a08: f7fc ee1c    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x33c8
700a6a0c: 9007         	str	r0, [sp, #0x1c]
700a6a0e: f64a 204c    	movw	r0, #0xaa4c
700a6a12: f2c7 0008    	movt	r0, #0x7008
700a6a16: 6800         	ldr	r0, [r0]
700a6a18: 9006         	str	r0, [sp, #0x18]
700a6a1a: 9809         	ldr	r0, [sp, #0x24]
700a6a1c: 6880         	ldr	r0, [r0, #0x8]
700a6a1e: 2800         	cmp	r0, #0x0
700a6a20: d143         	bne	0x700a6aaa <_tx_mutex_get+0xaa> @ imm = #0x86
700a6a22: e7ff         	b	0x700a6a24 <_tx_mutex_get+0x24> @ imm = #-0x2
700a6a24: 9909         	ldr	r1, [sp, #0x24]
700a6a26: 2001         	movs	r0, #0x1
700a6a28: 6088         	str	r0, [r1, #0x8]
700a6a2a: 9806         	ldr	r0, [sp, #0x18]
700a6a2c: 9909         	ldr	r1, [sp, #0x24]
700a6a2e: 60c8         	str	r0, [r1, #0xc]
700a6a30: 9806         	ldr	r0, [sp, #0x18]
700a6a32: b3a0         	cbz	r0, 0x700a6a9e <_tx_mutex_get+0x9e> @ imm = #0x68
700a6a34: e7ff         	b	0x700a6a36 <_tx_mutex_get+0x36> @ imm = #-0x2
700a6a36: 9809         	ldr	r0, [sp, #0x24]
700a6a38: 6900         	ldr	r0, [r0, #0x10]
700a6a3a: 2801         	cmp	r0, #0x1
700a6a3c: d108         	bne	0x700a6a50 <_tx_mutex_get+0x50> @ imm = #0x10
700a6a3e: e7ff         	b	0x700a6a40 <_tx_mutex_get+0x40> @ imm = #-0x2
700a6a40: 9806         	ldr	r0, [sp, #0x18]
700a6a42: 6b00         	ldr	r0, [r0, #0x30]
700a6a44: 9909         	ldr	r1, [sp, #0x24]
700a6a46: 6148         	str	r0, [r1, #0x14]
700a6a48: 9909         	ldr	r1, [sp, #0x24]
700a6a4a: 2020         	movs	r0, #0x20
700a6a4c: 6288         	str	r0, [r1, #0x28]
700a6a4e: e7ff         	b	0x700a6a50 <_tx_mutex_get+0x50> @ imm = #-0x2
700a6a50: 9806         	ldr	r0, [sp, #0x18]
700a6a52: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a6a56: 9005         	str	r0, [sp, #0x14]
700a6a58: 9805         	ldr	r0, [sp, #0x14]
700a6a5a: b180         	cbz	r0, 0x700a6a7e <_tx_mutex_get+0x7e> @ imm = #0x20
700a6a5c: e7ff         	b	0x700a6a5e <_tx_mutex_get+0x5e> @ imm = #-0x2
700a6a5e: 9805         	ldr	r0, [sp, #0x14]
700a6a60: 6b00         	ldr	r0, [r0, #0x30]
700a6a62: 9004         	str	r0, [sp, #0x10]
700a6a64: 9809         	ldr	r0, [sp, #0x24]
700a6a66: 9905         	ldr	r1, [sp, #0x14]
700a6a68: 6308         	str	r0, [r1, #0x30]
700a6a6a: 9809         	ldr	r0, [sp, #0x24]
700a6a6c: 9904         	ldr	r1, [sp, #0x10]
700a6a6e: 62c8         	str	r0, [r1, #0x2c]
700a6a70: 9804         	ldr	r0, [sp, #0x10]
700a6a72: 9909         	ldr	r1, [sp, #0x24]
700a6a74: 6308         	str	r0, [r1, #0x30]
700a6a76: 9805         	ldr	r0, [sp, #0x14]
700a6a78: 9909         	ldr	r1, [sp, #0x24]
700a6a7a: 62c8         	str	r0, [r1, #0x2c]
700a6a7c: e008         	b	0x700a6a90 <_tx_mutex_get+0x90> @ imm = #0x10
700a6a7e: 9809         	ldr	r0, [sp, #0x24]
700a6a80: 9906         	ldr	r1, [sp, #0x18]
700a6a82: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a6a86: 9809         	ldr	r0, [sp, #0x24]
700a6a88: 62c0         	str	r0, [r0, #0x2c]
700a6a8a: 9809         	ldr	r0, [sp, #0x24]
700a6a8c: 6300         	str	r0, [r0, #0x30]
700a6a8e: e7ff         	b	0x700a6a90 <_tx_mutex_get+0x90> @ imm = #-0x2
700a6a90: 9906         	ldr	r1, [sp, #0x18]
700a6a92: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a6a96: 3001         	adds	r0, #0x1
700a6a98: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a6a9c: e7ff         	b	0x700a6a9e <_tx_mutex_get+0x9e> @ imm = #-0x2
700a6a9e: 9807         	ldr	r0, [sp, #0x1c]
700a6aa0: f7fb edb2    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x449c
700a6aa4: 2000         	movs	r0, #0x0
700a6aa6: 9000         	str	r0, [sp]
700a6aa8: e094         	b	0x700a6bd4 <_tx_mutex_get+0x1d4> @ imm = #0x128
700a6aaa: 9809         	ldr	r0, [sp, #0x24]
700a6aac: 68c0         	ldr	r0, [r0, #0xc]
700a6aae: 9906         	ldr	r1, [sp, #0x18]
700a6ab0: 4288         	cmp	r0, r1
700a6ab2: d10a         	bne	0x700a6aca <_tx_mutex_get+0xca> @ imm = #0x14
700a6ab4: e7ff         	b	0x700a6ab6 <_tx_mutex_get+0xb6> @ imm = #-0x2
700a6ab6: 9909         	ldr	r1, [sp, #0x24]
700a6ab8: 6888         	ldr	r0, [r1, #0x8]
700a6aba: 3001         	adds	r0, #0x1
700a6abc: 6088         	str	r0, [r1, #0x8]
700a6abe: 9807         	ldr	r0, [sp, #0x1c]
700a6ac0: f7fb eda2    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x44bc
700a6ac4: 2000         	movs	r0, #0x0
700a6ac6: 9000         	str	r0, [sp]
700a6ac8: e083         	b	0x700a6bd2 <_tx_mutex_get+0x1d2> @ imm = #0x106
700a6aca: 9808         	ldr	r0, [sp, #0x20]
700a6acc: 2800         	cmp	r0, #0x0
700a6ace: d079         	beq	0x700a6bc4 <_tx_mutex_get+0x1c4> @ imm = #0xf2
700a6ad0: e7ff         	b	0x700a6ad2 <_tx_mutex_get+0xd2> @ imm = #-0x2
700a6ad2: f64a 205c    	movw	r0, #0xaa5c
700a6ad6: f2c7 0008    	movt	r0, #0x7008
700a6ada: 6800         	ldr	r0, [r0]
700a6adc: b130         	cbz	r0, 0x700a6aec <_tx_mutex_get+0xec> @ imm = #0xc
700a6ade: e7ff         	b	0x700a6ae0 <_tx_mutex_get+0xe0> @ imm = #-0x2
700a6ae0: 9807         	ldr	r0, [sp, #0x1c]
700a6ae2: f7fb ed92    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x44dc
700a6ae6: 201d         	movs	r0, #0x1d
700a6ae8: 9000         	str	r0, [sp]
700a6aea: e06a         	b	0x700a6bc2 <_tx_mutex_get+0x1c2> @ imm = #0xd4
700a6aec: 9809         	ldr	r0, [sp, #0x24]
700a6aee: 68c0         	ldr	r0, [r0, #0xc]
700a6af0: 9003         	str	r0, [sp, #0xc]
700a6af2: 9906         	ldr	r1, [sp, #0x18]
700a6af4: f241 0011    	movw	r0, #0x1011
700a6af8: f2c7 000b    	movt	r0, #0x700b
700a6afc: 66c8         	str	r0, [r1, #0x6c]
700a6afe: 9809         	ldr	r0, [sp, #0x24]
700a6b00: 9906         	ldr	r1, [sp, #0x18]
700a6b02: 6708         	str	r0, [r1, #0x70]
700a6b04: 9809         	ldr	r0, [sp, #0x24]
700a6b06: 69c0         	ldr	r0, [r0, #0x1c]
700a6b08: b940         	cbnz	r0, 0x700a6b1c <_tx_mutex_get+0x11c> @ imm = #0x10
700a6b0a: e7ff         	b	0x700a6b0c <_tx_mutex_get+0x10c> @ imm = #-0x2
700a6b0c: 9806         	ldr	r0, [sp, #0x18]
700a6b0e: 9909         	ldr	r1, [sp, #0x24]
700a6b10: 6188         	str	r0, [r1, #0x18]
700a6b12: 9806         	ldr	r0, [sp, #0x18]
700a6b14: 6740         	str	r0, [r0, #0x74]
700a6b16: 9806         	ldr	r0, [sp, #0x18]
700a6b18: 6780         	str	r0, [r0, #0x78]
700a6b1a: e012         	b	0x700a6b42 <_tx_mutex_get+0x142> @ imm = #0x24
700a6b1c: 9809         	ldr	r0, [sp, #0x24]
700a6b1e: 6980         	ldr	r0, [r0, #0x18]
700a6b20: 9002         	str	r0, [sp, #0x8]
700a6b22: 9802         	ldr	r0, [sp, #0x8]
700a6b24: 9906         	ldr	r1, [sp, #0x18]
700a6b26: 6748         	str	r0, [r1, #0x74]
700a6b28: 9802         	ldr	r0, [sp, #0x8]
700a6b2a: 6f80         	ldr	r0, [r0, #0x78]
700a6b2c: 9001         	str	r0, [sp, #0x4]
700a6b2e: 9801         	ldr	r0, [sp, #0x4]
700a6b30: 9906         	ldr	r1, [sp, #0x18]
700a6b32: 6788         	str	r0, [r1, #0x78]
700a6b34: 9806         	ldr	r0, [sp, #0x18]
700a6b36: 9901         	ldr	r1, [sp, #0x4]
700a6b38: 6748         	str	r0, [r1, #0x74]
700a6b3a: 9806         	ldr	r0, [sp, #0x18]
700a6b3c: 9902         	ldr	r1, [sp, #0x8]
700a6b3e: 6788         	str	r0, [r1, #0x78]
700a6b40: e7ff         	b	0x700a6b42 <_tx_mutex_get+0x142> @ imm = #-0x2
700a6b42: 9909         	ldr	r1, [sp, #0x24]
700a6b44: 69c8         	ldr	r0, [r1, #0x1c]
700a6b46: 3001         	adds	r0, #0x1
700a6b48: 61c8         	str	r0, [r1, #0x1c]
700a6b4a: 9906         	ldr	r1, [sp, #0x18]
700a6b4c: 200d         	movs	r0, #0xd
700a6b4e: 6348         	str	r0, [r1, #0x34]
700a6b50: 9809         	ldr	r0, [sp, #0x24]
700a6b52: 6900         	ldr	r0, [r0, #0x10]
700a6b54: 2801         	cmp	r0, #0x1
700a6b56: d128         	bne	0x700a6baa <_tx_mutex_get+0x1aa> @ imm = #0x50
700a6b58: e7ff         	b	0x700a6b5a <_tx_mutex_get+0x15a> @ imm = #-0x2
700a6b5a: 9809         	ldr	r0, [sp, #0x24]
700a6b5c: 6a80         	ldr	r0, [r0, #0x28]
700a6b5e: 9906         	ldr	r1, [sp, #0x18]
700a6b60: 6b09         	ldr	r1, [r1, #0x30]
700a6b62: 4288         	cmp	r0, r1
700a6b64: d905         	bls	0x700a6b72 <_tx_mutex_get+0x172> @ imm = #0xa
700a6b66: e7ff         	b	0x700a6b68 <_tx_mutex_get+0x168> @ imm = #-0x2
700a6b68: 9806         	ldr	r0, [sp, #0x18]
700a6b6a: 6b00         	ldr	r0, [r0, #0x30]
700a6b6c: 9909         	ldr	r1, [sp, #0x24]
700a6b6e: 6288         	str	r0, [r1, #0x28]
700a6b70: e7ff         	b	0x700a6b72 <_tx_mutex_get+0x172> @ imm = #-0x2
700a6b72: 9806         	ldr	r0, [sp, #0x18]
700a6b74: 6b00         	ldr	r0, [r0, #0x30]
700a6b76: 9903         	ldr	r1, [sp, #0xc]
700a6b78: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a6b7c: 4288         	cmp	r0, r1
700a6b7e: d206         	bhs	0x700a6b8e <_tx_mutex_get+0x18e> @ imm = #0xc
700a6b80: e7ff         	b	0x700a6b82 <_tx_mutex_get+0x182> @ imm = #-0x2
700a6b82: 9806         	ldr	r0, [sp, #0x18]
700a6b84: 6b00         	ldr	r0, [r0, #0x30]
700a6b86: 9903         	ldr	r1, [sp, #0xc]
700a6b88: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a6b8c: e7ff         	b	0x700a6b8e <_tx_mutex_get+0x18e> @ imm = #-0x2
700a6b8e: 9803         	ldr	r0, [sp, #0xc]
700a6b90: 6b00         	ldr	r0, [r0, #0x30]
700a6b92: 9906         	ldr	r1, [sp, #0x18]
700a6b94: 6b09         	ldr	r1, [r1, #0x30]
700a6b96: 4288         	cmp	r0, r1
700a6b98: d906         	bls	0x700a6ba8 <_tx_mutex_get+0x1a8> @ imm = #0xc
700a6b9a: e7ff         	b	0x700a6b9c <_tx_mutex_get+0x19c> @ imm = #-0x2
700a6b9c: 9803         	ldr	r0, [sp, #0xc]
700a6b9e: 9906         	ldr	r1, [sp, #0x18]
700a6ba0: 6b09         	ldr	r1, [r1, #0x30]
700a6ba2: f002 fa0d    	bl	0x700a8fc0 <_tx_mutex_priority_change> @ imm = #0x241a
700a6ba6: e7ff         	b	0x700a6ba8 <_tx_mutex_get+0x1a8> @ imm = #-0x2
700a6ba8: e7ff         	b	0x700a6baa <_tx_mutex_get+0x1aa> @ imm = #-0x2
700a6baa: 9806         	ldr	r0, [sp, #0x18]
700a6bac: 9908         	ldr	r1, [sp, #0x20]
700a6bae: f7fc fecf    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #-0x3262
700a6bb2: 9807         	ldr	r0, [sp, #0x1c]
700a6bb4: f7fb ed28    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x45b0
700a6bb8: 9806         	ldr	r0, [sp, #0x18]
700a6bba: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a6bbe: 9000         	str	r0, [sp]
700a6bc0: e7ff         	b	0x700a6bc2 <_tx_mutex_get+0x1c2> @ imm = #-0x2
700a6bc2: e005         	b	0x700a6bd0 <_tx_mutex_get+0x1d0> @ imm = #0xa
700a6bc4: 9807         	ldr	r0, [sp, #0x1c]
700a6bc6: f7fb ed20    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x45c0
700a6bca: 201d         	movs	r0, #0x1d
700a6bcc: 9000         	str	r0, [sp]
700a6bce: e7ff         	b	0x700a6bd0 <_tx_mutex_get+0x1d0> @ imm = #-0x2
700a6bd0: e7ff         	b	0x700a6bd2 <_tx_mutex_get+0x1d2> @ imm = #-0x2
700a6bd2: e7ff         	b	0x700a6bd4 <_tx_mutex_get+0x1d4> @ imm = #-0x2
700a6bd4: 9800         	ldr	r0, [sp]
700a6bd6: b00a         	add	sp, #0x28
700a6bd8: bd80         	pop	{r7, pc}
700a6bda: 0000         	movs	r0, r0

700a6bdc <__udivsi3>:
700a6bdc: e3510001     	cmp	r1, #1
700a6be0: 3a00000b     	blo	0x700a6c14 <__udivsi3+0x38> @ imm = #0x2c
700a6be4: 012fff1e     	bxeq	lr
700a6be8: e1500001     	cmp	r0, r1
700a6bec: 33a00000     	movlo	r0, #0
700a6bf0: 312fff1e     	bxlo	lr
700a6bf4: e16fcf10     	clz	r12, r0
700a6bf8: e16f3f11     	clz	r3, r1
700a6bfc: e043300c     	sub	r3, r3, r12
700a6c00: e28fce19     	add	r12, pc, #400
700a6c04: e04cc103     	sub	r12, r12, r3, lsl #2
700a6c08: e04cc183     	sub	r12, r12, r3, lsl #3
700a6c0c: e3a03000     	mov	r3, #0
700a6c10: e12fff1c     	bx	r12
700a6c14: e3b00000     	movs	r0, #0
700a6c18: e92d4080     	push	{r7, lr}
700a6c1c: ebffe32e     	bl	0x7009f8dc <__aeabi_idiv0> @ imm = #-0x7348
700a6c20: e8bd8080     	pop	{r7, pc}
700a6c24: e1500f81     	cmp	r0, r1, lsl #31
700a6c28: 22833102     	addhs	r3, r3, #-2147483648
700a6c2c: 20400f81     	subhs	r0, r0, r1, lsl #31
700a6c30: e1500f01     	cmp	r0, r1, lsl #30
700a6c34: 22833101     	addhs	r3, r3, #1073741824
700a6c38: 20400f01     	subhs	r0, r0, r1, lsl #30
700a6c3c: e1500e81     	cmp	r0, r1, lsl #29
700a6c40: 22833202     	addhs	r3, r3, #536870912
700a6c44: 20400e81     	subhs	r0, r0, r1, lsl #29
700a6c48: e1500e01     	cmp	r0, r1, lsl #28
700a6c4c: 22833201     	addhs	r3, r3, #268435456
700a6c50: 20400e01     	subhs	r0, r0, r1, lsl #28
700a6c54: e1500d81     	cmp	r0, r1, lsl #27
700a6c58: 22833302     	addhs	r3, r3, #134217728
700a6c5c: 20400d81     	subhs	r0, r0, r1, lsl #27
700a6c60: e1500d01     	cmp	r0, r1, lsl #26
700a6c64: 22833301     	addhs	r3, r3, #67108864
700a6c68: 20400d01     	subhs	r0, r0, r1, lsl #26
700a6c6c: e1500c81     	cmp	r0, r1, lsl #25
700a6c70: 22833402     	addhs	r3, r3, #33554432
700a6c74: 20400c81     	subhs	r0, r0, r1, lsl #25
700a6c78: e1500c01     	cmp	r0, r1, lsl #24
700a6c7c: 22833401     	addhs	r3, r3, #16777216
700a6c80: 20400c01     	subhs	r0, r0, r1, lsl #24
700a6c84: e1500b81     	cmp	r0, r1, lsl #23
700a6c88: 22833502     	addhs	r3, r3, #8388608
700a6c8c: 20400b81     	subhs	r0, r0, r1, lsl #23
700a6c90: e1500b01     	cmp	r0, r1, lsl #22
700a6c94: 22833501     	addhs	r3, r3, #4194304
700a6c98: 20400b01     	subhs	r0, r0, r1, lsl #22
700a6c9c: e1500a81     	cmp	r0, r1, lsl #21
700a6ca0: 22833602     	addhs	r3, r3, #2097152
700a6ca4: 20400a81     	subhs	r0, r0, r1, lsl #21
700a6ca8: e1500a01     	cmp	r0, r1, lsl #20
700a6cac: 22833601     	addhs	r3, r3, #1048576
700a6cb0: 20400a01     	subhs	r0, r0, r1, lsl #20
700a6cb4: e1500981     	cmp	r0, r1, lsl #19
700a6cb8: 22833702     	addhs	r3, r3, #524288
700a6cbc: 20400981     	subhs	r0, r0, r1, lsl #19
700a6cc0: e1500901     	cmp	r0, r1, lsl #18
700a6cc4: 22833701     	addhs	r3, r3, #262144
700a6cc8: 20400901     	subhs	r0, r0, r1, lsl #18
700a6ccc: e1500881     	cmp	r0, r1, lsl #17
700a6cd0: 22833802     	addhs	r3, r3, #131072
700a6cd4: 20400881     	subhs	r0, r0, r1, lsl #17
700a6cd8: e1500801     	cmp	r0, r1, lsl #16
700a6cdc: 22833801     	addhs	r3, r3, #65536
700a6ce0: 20400801     	subhs	r0, r0, r1, lsl #16
700a6ce4: e1500781     	cmp	r0, r1, lsl #15
700a6ce8: 22833902     	addhs	r3, r3, #32768
700a6cec: 20400781     	subhs	r0, r0, r1, lsl #15
700a6cf0: e1500701     	cmp	r0, r1, lsl #14
700a6cf4: 22833901     	addhs	r3, r3, #16384
700a6cf8: 20400701     	subhs	r0, r0, r1, lsl #14
700a6cfc: e1500681     	cmp	r0, r1, lsl #13
700a6d00: 22833a02     	addhs	r3, r3, #8192
700a6d04: 20400681     	subhs	r0, r0, r1, lsl #13
700a6d08: e1500601     	cmp	r0, r1, lsl #12
700a6d0c: 22833a01     	addhs	r3, r3, #4096
700a6d10: 20400601     	subhs	r0, r0, r1, lsl #12
700a6d14: e1500581     	cmp	r0, r1, lsl #11
700a6d18: 22833b02     	addhs	r3, r3, #2048
700a6d1c: 20400581     	subhs	r0, r0, r1, lsl #11
700a6d20: e1500501     	cmp	r0, r1, lsl #10
700a6d24: 22833b01     	addhs	r3, r3, #1024
700a6d28: 20400501     	subhs	r0, r0, r1, lsl #10
700a6d2c: e1500481     	cmp	r0, r1, lsl #9
700a6d30: 22833c02     	addhs	r3, r3, #512
700a6d34: 20400481     	subhs	r0, r0, r1, lsl #9
700a6d38: e1500401     	cmp	r0, r1, lsl #8
700a6d3c: 22833c01     	addhs	r3, r3, #256
700a6d40: 20400401     	subhs	r0, r0, r1, lsl #8
700a6d44: e1500381     	cmp	r0, r1, lsl #7
700a6d48: 22833080     	addhs	r3, r3, #128
700a6d4c: 20400381     	subhs	r0, r0, r1, lsl #7
700a6d50: e1500301     	cmp	r0, r1, lsl #6
700a6d54: 22833040     	addhs	r3, r3, #64
700a6d58: 20400301     	subhs	r0, r0, r1, lsl #6
700a6d5c: e1500281     	cmp	r0, r1, lsl #5
700a6d60: 22833020     	addhs	r3, r3, #32
700a6d64: 20400281     	subhs	r0, r0, r1, lsl #5
700a6d68: e1500201     	cmp	r0, r1, lsl #4
700a6d6c: 22833010     	addhs	r3, r3, #16
700a6d70: 20400201     	subhs	r0, r0, r1, lsl #4
700a6d74: e1500181     	cmp	r0, r1, lsl #3
700a6d78: 22833008     	addhs	r3, r3, #8
700a6d7c: 20400181     	subhs	r0, r0, r1, lsl #3
700a6d80: e1500101     	cmp	r0, r1, lsl #2
700a6d84: 22833004     	addhs	r3, r3, #4
700a6d88: 20400101     	subhs	r0, r0, r1, lsl #2
700a6d8c: e1500081     	cmp	r0, r1, lsl #1
700a6d90: 22833002     	addhs	r3, r3, #2
700a6d94: 20400081     	subhs	r0, r0, r1, lsl #1
700a6d98: e1500001     	cmp	r0, r1
700a6d9c: 22833001     	addhs	r3, r3, #1
700a6da0: 20400001     	subhs	r0, r0, r1
700a6da4: e1a00003     	mov	r0, r3
700a6da8: e12fff1e     	bx	lr
700a6dac: 00000000     	andeq	r0, r0, r0

700a6db0 <_tx_thread_create>:
700a6db0: b580         	push	{r7, lr}
700a6db2: b08a         	sub	sp, #0x28
700a6db4: f8dd c044    	ldr.w	r12, [sp, #0x44]
700a6db8: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a6dbc: f8dd c03c    	ldr.w	r12, [sp, #0x3c]
700a6dc0: f8dd c038    	ldr.w	r12, [sp, #0x38]
700a6dc4: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a6dc8: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a6dcc: 9009         	str	r0, [sp, #0x24]
700a6dce: 9108         	str	r1, [sp, #0x20]
700a6dd0: 9207         	str	r2, [sp, #0x1c]
700a6dd2: 9306         	str	r3, [sp, #0x18]
700a6dd4: 2000         	movs	r0, #0x0
700a6dd6: 9001         	str	r0, [sp, #0x4]
700a6dd8: 9809         	ldr	r0, [sp, #0x24]
700a6dda: 21b4         	movs	r1, #0xb4
700a6ddc: f7fa e88a    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x5eec
700a6de0: 9808         	ldr	r0, [sp, #0x20]
700a6de2: 9909         	ldr	r1, [sp, #0x24]
700a6de4: 62c8         	str	r0, [r1, #0x2c]
700a6de6: 9807         	ldr	r0, [sp, #0x1c]
700a6de8: 9909         	ldr	r1, [sp, #0x24]
700a6dea: 6488         	str	r0, [r1, #0x48]
700a6dec: 9806         	ldr	r0, [sp, #0x18]
700a6dee: 9909         	ldr	r1, [sp, #0x24]
700a6df0: 64c8         	str	r0, [r1, #0x4c]
700a6df2: 980c         	ldr	r0, [sp, #0x30]
700a6df4: 9909         	ldr	r1, [sp, #0x24]
700a6df6: 60c8         	str	r0, [r1, #0xc]
700a6df8: 980d         	ldr	r0, [sp, #0x34]
700a6dfa: 9909         	ldr	r1, [sp, #0x24]
700a6dfc: 6148         	str	r0, [r1, #0x14]
700a6dfe: 980e         	ldr	r0, [sp, #0x38]
700a6e00: 9909         	ldr	r1, [sp, #0x24]
700a6e02: 6308         	str	r0, [r1, #0x30]
700a6e04: 980e         	ldr	r0, [sp, #0x38]
700a6e06: 9909         	ldr	r1, [sp, #0x24]
700a6e08: f8c1 0098    	str.w	r0, [r1, #0x98]
700a6e0c: 9810         	ldr	r0, [sp, #0x40]
700a6e0e: 9909         	ldr	r1, [sp, #0x24]
700a6e10: 6188         	str	r0, [r1, #0x18]
700a6e12: 9810         	ldr	r0, [sp, #0x40]
700a6e14: 9909         	ldr	r1, [sp, #0x24]
700a6e16: 61c8         	str	r0, [r1, #0x1c]
700a6e18: 9909         	ldr	r1, [sp, #0x24]
700a6e1a: 2020         	movs	r0, #0x20
700a6e1c: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a6e20: 980c         	ldr	r0, [sp, #0x30]
700a6e22: 9000         	str	r0, [sp]
700a6e24: 9900         	ldr	r1, [sp]
700a6e26: 980d         	ldr	r0, [sp, #0x34]
700a6e28: 4408         	add	r0, r1
700a6e2a: 3801         	subs	r0, #0x1
700a6e2c: 9000         	str	r0, [sp]
700a6e2e: 9800         	ldr	r0, [sp]
700a6e30: 9909         	ldr	r1, [sp, #0x24]
700a6e32: 6108         	str	r0, [r1, #0x10]
700a6e34: 980e         	ldr	r0, [sp, #0x38]
700a6e36: 990f         	ldr	r1, [sp, #0x3c]
700a6e38: 4288         	cmp	r0, r1
700a6e3a: d007         	beq	0x700a6e4c <_tx_thread_create+0x9c> @ imm = #0xe
700a6e3c: e7ff         	b	0x700a6e3e <_tx_thread_create+0x8e> @ imm = #-0x2
700a6e3e: 9909         	ldr	r1, [sp, #0x24]
700a6e40: 2000         	movs	r0, #0x0
700a6e42: 6408         	str	r0, [r1, #0x40]
700a6e44: 9909         	ldr	r1, [sp, #0x24]
700a6e46: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a6e4a: e007         	b	0x700a6e5c <_tx_thread_create+0xac> @ imm = #0xe
700a6e4c: 980e         	ldr	r0, [sp, #0x38]
700a6e4e: 9909         	ldr	r1, [sp, #0x24]
700a6e50: 6408         	str	r0, [r1, #0x40]
700a6e52: 980e         	ldr	r0, [sp, #0x38]
700a6e54: 9909         	ldr	r1, [sp, #0x24]
700a6e56: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a6e5a: e7ff         	b	0x700a6e5c <_tx_thread_create+0xac> @ imm = #-0x2
700a6e5c: 9909         	ldr	r1, [sp, #0x24]
700a6e5e: 2003         	movs	r0, #0x3
700a6e60: 6348         	str	r0, [r1, #0x34]
700a6e62: 9909         	ldr	r1, [sp, #0x24]
700a6e64: f243 50c1    	movw	r0, #0x35c1
700a6e68: f2c7 000b    	movt	r0, #0x700b
700a6e6c: 6588         	str	r0, [r1, #0x58]
700a6e6e: 9809         	ldr	r0, [sp, #0x24]
700a6e70: 65c0         	str	r0, [r0, #0x5c]
700a6e72: 9809         	ldr	r0, [sp, #0x24]
700a6e74: f243 21a1    	movw	r1, #0x32a1
700a6e78: f2c7 010b    	movt	r1, #0x700b
700a6e7c: f005 efb0    	blx	0x700acde0 <_tx_thread_stack_build> @ imm = #0x5f60
700a6e80: f7fc ebe0    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x3840
700a6e84: 9005         	str	r0, [sp, #0x14]
700a6e86: 9909         	ldr	r1, [sp, #0x24]
700a6e88: f245 2044    	movw	r0, #0x5244
700a6e8c: f2c5 4048    	movt	r0, #0x5448
700a6e90: 6008         	str	r0, [r1]
700a6e92: f64a 2044    	movw	r0, #0xaa44
700a6e96: f2c7 0008    	movt	r0, #0x7008
700a6e9a: 6800         	ldr	r0, [r0]
700a6e9c: b968         	cbnz	r0, 0x700a6eba <_tx_thread_create+0x10a> @ imm = #0x1a
700a6e9e: e7ff         	b	0x700a6ea0 <_tx_thread_create+0xf0> @ imm = #-0x2
700a6ea0: 9809         	ldr	r0, [sp, #0x24]
700a6ea2: f64a 2148    	movw	r1, #0xaa48
700a6ea6: f2c7 0108    	movt	r1, #0x7008
700a6eaa: 6008         	str	r0, [r1]
700a6eac: 9809         	ldr	r0, [sp, #0x24]
700a6eae: f8c0 008c    	str.w	r0, [r0, #0x8c]
700a6eb2: 9809         	ldr	r0, [sp, #0x24]
700a6eb4: f8c0 0090    	str.w	r0, [r0, #0x90]
700a6eb8: e01a         	b	0x700a6ef0 <_tx_thread_create+0x140> @ imm = #0x34
700a6eba: f64a 2048    	movw	r0, #0xaa48
700a6ebe: f2c7 0008    	movt	r0, #0x7008
700a6ec2: 6800         	ldr	r0, [r0]
700a6ec4: 9004         	str	r0, [sp, #0x10]
700a6ec6: 9804         	ldr	r0, [sp, #0x10]
700a6ec8: f8d0 0090    	ldr.w	r0, [r0, #0x90]
700a6ecc: 9003         	str	r0, [sp, #0xc]
700a6ece: 9809         	ldr	r0, [sp, #0x24]
700a6ed0: 9904         	ldr	r1, [sp, #0x10]
700a6ed2: f8c1 0090    	str.w	r0, [r1, #0x90]
700a6ed6: 9809         	ldr	r0, [sp, #0x24]
700a6ed8: 9903         	ldr	r1, [sp, #0xc]
700a6eda: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a6ede: 9803         	ldr	r0, [sp, #0xc]
700a6ee0: 9909         	ldr	r1, [sp, #0x24]
700a6ee2: f8c1 0090    	str.w	r0, [r1, #0x90]
700a6ee6: 9804         	ldr	r0, [sp, #0x10]
700a6ee8: 9909         	ldr	r1, [sp, #0x24]
700a6eea: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a6eee: e7ff         	b	0x700a6ef0 <_tx_thread_create+0x140> @ imm = #-0x2
700a6ef0: f64a 2144    	movw	r1, #0xaa44
700a6ef4: f2c7 0108    	movt	r1, #0x7008
700a6ef8: 6808         	ldr	r0, [r1]
700a6efa: 3001         	adds	r0, #0x1
700a6efc: 6008         	str	r0, [r1]
700a6efe: 9811         	ldr	r0, [sp, #0x44]
700a6f00: 2801         	cmp	r0, #0x1
700a6f02: d12b         	bne	0x700a6f5c <_tx_thread_create+0x1ac> @ imm = #0x56
700a6f04: e7ff         	b	0x700a6f06 <_tx_thread_create+0x156> @ imm = #-0x2
700a6f06: f248 7068    	movw	r0, #0x8768
700a6f0a: f2c7 000b    	movt	r0, #0x700b
700a6f0e: 6800         	ldr	r0, [r0]
700a6f10: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a6f14: d311         	blo	0x700a6f3a <_tx_thread_create+0x18a> @ imm = #0x22
700a6f16: e7ff         	b	0x700a6f18 <_tx_thread_create+0x168> @ imm = #-0x2
700a6f18: f64a 2050    	movw	r0, #0xaa50
700a6f1c: f2c7 0008    	movt	r0, #0x7008
700a6f20: 6800         	ldr	r0, [r0]
700a6f22: 9002         	str	r0, [sp, #0x8]
700a6f24: 9802         	ldr	r0, [sp, #0x8]
700a6f26: b138         	cbz	r0, 0x700a6f38 <_tx_thread_create+0x188> @ imm = #0xe
700a6f28: e7ff         	b	0x700a6f2a <_tx_thread_create+0x17a> @ imm = #-0x2
700a6f2a: 9802         	ldr	r0, [sp, #0x8]
700a6f2c: 6c00         	ldr	r0, [r0, #0x40]
700a6f2e: 9001         	str	r0, [sp, #0x4]
700a6f30: 9902         	ldr	r1, [sp, #0x8]
700a6f32: 6b08         	ldr	r0, [r1, #0x30]
700a6f34: 6408         	str	r0, [r1, #0x40]
700a6f36: e7ff         	b	0x700a6f38 <_tx_thread_create+0x188> @ imm = #-0x2
700a6f38: e002         	b	0x700a6f40 <_tx_thread_create+0x190> @ imm = #0x4
700a6f3a: 2000         	movs	r0, #0x0
700a6f3c: 9002         	str	r0, [sp, #0x8]
700a6f3e: e7ff         	b	0x700a6f40 <_tx_thread_create+0x190> @ imm = #-0x2
700a6f40: 9809         	ldr	r0, [sp, #0x24]
700a6f42: f001 f84d    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #0x109a
700a6f46: 9805         	ldr	r0, [sp, #0x14]
700a6f48: f7fb eb5e    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x4944
700a6f4c: 9802         	ldr	r0, [sp, #0x8]
700a6f4e: b120         	cbz	r0, 0x700a6f5a <_tx_thread_create+0x1aa> @ imm = #0x8
700a6f50: e7ff         	b	0x700a6f52 <_tx_thread_create+0x1a2> @ imm = #-0x2
700a6f52: 9801         	ldr	r0, [sp, #0x4]
700a6f54: 9902         	ldr	r1, [sp, #0x8]
700a6f56: 6408         	str	r0, [r1, #0x40]
700a6f58: e7ff         	b	0x700a6f5a <_tx_thread_create+0x1aa> @ imm = #-0x2
700a6f5a: e003         	b	0x700a6f64 <_tx_thread_create+0x1b4> @ imm = #0x6
700a6f5c: 9805         	ldr	r0, [sp, #0x14]
700a6f5e: f7fb eb54    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x4958
700a6f62: e7ff         	b	0x700a6f64 <_tx_thread_create+0x1b4> @ imm = #-0x2
700a6f64: 2000         	movs	r0, #0x0
700a6f66: b00a         	add	sp, #0x28
700a6f68: bd80         	pop	{r7, pc}
700a6f6a: 0000         	movs	r0, r0
700a6f6c: 0000         	movs	r0, r0
700a6f6e: 0000         	movs	r0, r0

700a6f70 <SOC_moduleSetClockFrequency>:
700a6f70: b580         	push	{r7, lr}
700a6f72: b090         	sub	sp, #0x40
700a6f74: 900f         	str	r0, [sp, #0x3c]
700a6f76: 910e         	str	r1, [sp, #0x38]
700a6f78: 930d         	str	r3, [sp, #0x34]
700a6f7a: 920c         	str	r2, [sp, #0x30]
700a6f7c: 2000         	movs	r0, #0x0
700a6f7e: 9002         	str	r0, [sp, #0x8]
700a6f80: 900b         	str	r0, [sp, #0x2c]
700a6f82: 900a         	str	r0, [sp, #0x28]
700a6f84: 9009         	str	r0, [sp, #0x24]
700a6f86: 9008         	str	r0, [sp, #0x20]
700a6f88: 9007         	str	r0, [sp, #0x1c]
700a6f8a: 9006         	str	r0, [sp, #0x18]
700a6f8c: 9005         	str	r0, [sp, #0x14]
700a6f8e: 9004         	str	r0, [sp, #0x10]
700a6f90: 9003         	str	r0, [sp, #0xc]
700a6f92: 980f         	ldr	r0, [sp, #0x3c]
700a6f94: 990e         	ldr	r1, [sp, #0x38]
700a6f96: aa05         	add	r2, sp, #0x14
700a6f98: f04f 33ff    	mov.w	r3, #0xffffffff
700a6f9c: f008 faf0    	bl	0x700af580 <Sciclient_pmModuleGetClkStatus> @ imm = #0x85e0
700a6fa0: 900b         	str	r0, [sp, #0x2c]
700a6fa2: 980b         	ldr	r0, [sp, #0x2c]
700a6fa4: b948         	cbnz	r0, 0x700a6fba <SOC_moduleSetClockFrequency+0x4a> @ imm = #0x12
700a6fa6: e7ff         	b	0x700a6fa8 <SOC_moduleSetClockFrequency+0x38> @ imm = #-0x2
700a6fa8: 980f         	ldr	r0, [sp, #0x3c]
700a6faa: 990e         	ldr	r1, [sp, #0x38]
700a6fac: aa07         	add	r2, sp, #0x1c
700a6fae: f04f 33ff    	mov.w	r3, #0xffffffff
700a6fb2: f007 fefd    	bl	0x700aedb0 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7dfa
700a6fb6: 900b         	str	r0, [sp, #0x2c]
700a6fb8: e7ff         	b	0x700a6fba <SOC_moduleSetClockFrequency+0x4a> @ imm = #-0x2
700a6fba: 980b         	ldr	r0, [sp, #0x2c]
700a6fbc: b970         	cbnz	r0, 0x700a6fdc <SOC_moduleSetClockFrequency+0x6c> @ imm = #0x1c
700a6fbe: e7ff         	b	0x700a6fc0 <SOC_moduleSetClockFrequency+0x50> @ imm = #-0x2
700a6fc0: 9807         	ldr	r0, [sp, #0x1c]
700a6fc2: 2802         	cmp	r0, #0x2
700a6fc4: d309         	blo	0x700a6fda <SOC_moduleSetClockFrequency+0x6a> @ imm = #0x12
700a6fc6: e7ff         	b	0x700a6fc8 <SOC_moduleSetClockFrequency+0x58> @ imm = #-0x2
700a6fc8: 980f         	ldr	r0, [sp, #0x3c]
700a6fca: 990e         	ldr	r1, [sp, #0x38]
700a6fcc: aa04         	add	r2, sp, #0x10
700a6fce: f04f 33ff    	mov.w	r3, #0xffffffff
700a6fd2: f008 fa35    	bl	0x700af440 <Sciclient_pmGetModuleClkParent> @ imm = #0x846a
700a6fd6: 900b         	str	r0, [sp, #0x2c]
700a6fd8: e7ff         	b	0x700a6fda <SOC_moduleSetClockFrequency+0x6a> @ imm = #-0x2
700a6fda: e7ff         	b	0x700a6fdc <SOC_moduleSetClockFrequency+0x6c> @ imm = #-0x2
700a6fdc: 980b         	ldr	r0, [sp, #0x2c]
700a6fde: b960         	cbnz	r0, 0x700a6ffa <SOC_moduleSetClockFrequency+0x8a> @ imm = #0x18
700a6fe0: e7ff         	b	0x700a6fe2 <SOC_moduleSetClockFrequency+0x72> @ imm = #-0x2
700a6fe2: 980f         	ldr	r0, [sp, #0x3c]
700a6fe4: 990e         	ldr	r1, [sp, #0x38]
700a6fe6: 466b         	mov	r3, sp
700a6fe8: f04f 32ff    	mov.w	r2, #0xffffffff
700a6fec: 601a         	str	r2, [r3]
700a6fee: 2300         	movs	r3, #0x0
700a6ff0: 461a         	mov	r2, r3
700a6ff2: f009 f8fd    	bl	0x700b01f0 <Sciclient_pmModuleClkRequest> @ imm = #0x91fa
700a6ff6: 900b         	str	r0, [sp, #0x2c]
700a6ff8: e7ff         	b	0x700a6ffa <SOC_moduleSetClockFrequency+0x8a> @ imm = #-0x2
700a6ffa: 980b         	ldr	r0, [sp, #0x2c]
700a6ffc: 2800         	cmp	r0, #0x0
700a6ffe: d14d         	bne	0x700a709c <SOC_moduleSetClockFrequency+0x12c> @ imm = #0x9a
700a7000: e7ff         	b	0x700a7002 <SOC_moduleSetClockFrequency+0x92> @ imm = #-0x2
700a7002: 2000         	movs	r0, #0x0
700a7004: 9003         	str	r0, [sp, #0xc]
700a7006: 900a         	str	r0, [sp, #0x28]
700a7008: e7ff         	b	0x700a700a <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x2
700a700a: 980a         	ldr	r0, [sp, #0x28]
700a700c: 9907         	ldr	r1, [sp, #0x1c]
700a700e: 4288         	cmp	r0, r1
700a7010: d243         	bhs	0x700a709a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x86
700a7012: e7ff         	b	0x700a7014 <SOC_moduleSetClockFrequency+0xa4> @ imm = #-0x2
700a7014: 9807         	ldr	r0, [sp, #0x1c]
700a7016: 2802         	cmp	r0, #0x2
700a7018: d311         	blo	0x700a703e <SOC_moduleSetClockFrequency+0xce> @ imm = #0x22
700a701a: e7ff         	b	0x700a701c <SOC_moduleSetClockFrequency+0xac> @ imm = #-0x2
700a701c: 980f         	ldr	r0, [sp, #0x3c]
700a701e: 990e         	ldr	r1, [sp, #0x38]
700a7020: 9a0a         	ldr	r2, [sp, #0x28]
700a7022: 440a         	add	r2, r1
700a7024: 3201         	adds	r2, #0x1
700a7026: f04f 33ff    	mov.w	r3, #0xffffffff
700a702a: f008 faf9    	bl	0x700af620 <Sciclient_pmSetModuleClkParent> @ imm = #0x85f2
700a702e: 900b         	str	r0, [sp, #0x2c]
700a7030: 980b         	ldr	r0, [sp, #0x2c]
700a7032: b918         	cbnz	r0, 0x700a703c <SOC_moduleSetClockFrequency+0xcc> @ imm = #0x6
700a7034: e7ff         	b	0x700a7036 <SOC_moduleSetClockFrequency+0xc6> @ imm = #-0x2
700a7036: 2001         	movs	r0, #0x1
700a7038: 9006         	str	r0, [sp, #0x18]
700a703a: e7ff         	b	0x700a703c <SOC_moduleSetClockFrequency+0xcc> @ imm = #-0x2
700a703c: e7ff         	b	0x700a703e <SOC_moduleSetClockFrequency+0xce> @ imm = #-0x2
700a703e: 980b         	ldr	r0, [sp, #0x2c]
700a7040: b988         	cbnz	r0, 0x700a7066 <SOC_moduleSetClockFrequency+0xf6> @ imm = #0x22
700a7042: e7ff         	b	0x700a7044 <SOC_moduleSetClockFrequency+0xd4> @ imm = #-0x2
700a7044: 980f         	ldr	r0, [sp, #0x3c]
700a7046: 990e         	ldr	r1, [sp, #0x38]
700a7048: 9a0c         	ldr	r2, [sp, #0x30]
700a704a: 9b0d         	ldr	r3, [sp, #0x34]
700a704c: 46ee         	mov	lr, sp
700a704e: f04f 3cff    	mov.w	r12, #0xffffffff
700a7052: f8ce c004    	str.w	r12, [lr, #0x4]
700a7056: f10d 0c20    	add.w	r12, sp, #0x20
700a705a: f8ce c000    	str.w	r12, [lr]
700a705e: f001 fc37    	bl	0x700a88d0 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x186e
700a7062: 900b         	str	r0, [sp, #0x2c]
700a7064: e7ff         	b	0x700a7066 <SOC_moduleSetClockFrequency+0xf6> @ imm = #-0x2
700a7066: 980b         	ldr	r0, [sp, #0x2c]
700a7068: b970         	cbnz	r0, 0x700a7088 <SOC_moduleSetClockFrequency+0x118> @ imm = #0x1c
700a706a: e7ff         	b	0x700a706c <SOC_moduleSetClockFrequency+0xfc> @ imm = #-0x2
700a706c: 9808         	ldr	r0, [sp, #0x20]
700a706e: 9909         	ldr	r1, [sp, #0x24]
700a7070: 9a0c         	ldr	r2, [sp, #0x30]
700a7072: 9b0d         	ldr	r3, [sp, #0x34]
700a7074: 4059         	eors	r1, r3
700a7076: ea80 0002    	eor.w	r0, r0, r2
700a707a: 4308         	orrs	r0, r1
700a707c: b918         	cbnz	r0, 0x700a7086 <SOC_moduleSetClockFrequency+0x116> @ imm = #0x6
700a707e: e7ff         	b	0x700a7080 <SOC_moduleSetClockFrequency+0x110> @ imm = #-0x2
700a7080: 2001         	movs	r0, #0x1
700a7082: 9003         	str	r0, [sp, #0xc]
700a7084: e7ff         	b	0x700a7086 <SOC_moduleSetClockFrequency+0x116> @ imm = #-0x2
700a7086: e7ff         	b	0x700a7088 <SOC_moduleSetClockFrequency+0x118> @ imm = #-0x2
700a7088: 9803         	ldr	r0, [sp, #0xc]
700a708a: b108         	cbz	r0, 0x700a7090 <SOC_moduleSetClockFrequency+0x120> @ imm = #0x2
700a708c: e7ff         	b	0x700a708e <SOC_moduleSetClockFrequency+0x11e> @ imm = #-0x2
700a708e: e004         	b	0x700a709a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x8
700a7090: e7ff         	b	0x700a7092 <SOC_moduleSetClockFrequency+0x122> @ imm = #-0x2
700a7092: 980a         	ldr	r0, [sp, #0x28]
700a7094: 3001         	adds	r0, #0x1
700a7096: 900a         	str	r0, [sp, #0x28]
700a7098: e7b7         	b	0x700a700a <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x92
700a709a: e7ff         	b	0x700a709c <SOC_moduleSetClockFrequency+0x12c> @ imm = #-0x2
700a709c: 980b         	ldr	r0, [sp, #0x2c]
700a709e: b9d0         	cbnz	r0, 0x700a70d6 <SOC_moduleSetClockFrequency+0x166> @ imm = #0x34
700a70a0: e7ff         	b	0x700a70a2 <SOC_moduleSetClockFrequency+0x132> @ imm = #-0x2
700a70a2: 9803         	ldr	r0, [sp, #0xc]
700a70a4: 2801         	cmp	r0, #0x1
700a70a6: d111         	bne	0x700a70cc <SOC_moduleSetClockFrequency+0x15c> @ imm = #0x22
700a70a8: e7ff         	b	0x700a70aa <SOC_moduleSetClockFrequency+0x13a> @ imm = #-0x2
700a70aa: 980f         	ldr	r0, [sp, #0x3c]
700a70ac: 990e         	ldr	r1, [sp, #0x38]
700a70ae: 9a0c         	ldr	r2, [sp, #0x30]
700a70b0: 9b0d         	ldr	r3, [sp, #0x34]
700a70b2: 46ee         	mov	lr, sp
700a70b4: f04f 3cff    	mov.w	r12, #0xffffffff
700a70b8: f8ce c004    	str.w	r12, [lr, #0x4]
700a70bc: f44f 7c00    	mov.w	r12, #0x200
700a70c0: f8ce c000    	str.w	r12, [lr]
700a70c4: f002 f984    	bl	0x700a93d0 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2308
700a70c8: 900b         	str	r0, [sp, #0x2c]
700a70ca: e003         	b	0x700a70d4 <SOC_moduleSetClockFrequency+0x164> @ imm = #0x6
700a70cc: f04f 30ff    	mov.w	r0, #0xffffffff
700a70d0: 900b         	str	r0, [sp, #0x2c]
700a70d2: e7ff         	b	0x700a70d4 <SOC_moduleSetClockFrequency+0x164> @ imm = #-0x2
700a70d4: e7ff         	b	0x700a70d6 <SOC_moduleSetClockFrequency+0x166> @ imm = #-0x2
700a70d6: 980b         	ldr	r0, [sp, #0x2c]
700a70d8: b988         	cbnz	r0, 0x700a70fe <SOC_moduleSetClockFrequency+0x18e> @ imm = #0x22
700a70da: e7ff         	b	0x700a70dc <SOC_moduleSetClockFrequency+0x16c> @ imm = #-0x2
700a70dc: 9805         	ldr	r0, [sp, #0x14]
700a70de: b968         	cbnz	r0, 0x700a70fc <SOC_moduleSetClockFrequency+0x18c> @ imm = #0x1a
700a70e0: e7ff         	b	0x700a70e2 <SOC_moduleSetClockFrequency+0x172> @ imm = #-0x2
700a70e2: 980f         	ldr	r0, [sp, #0x3c]
700a70e4: 990e         	ldr	r1, [sp, #0x38]
700a70e6: 9a05         	ldr	r2, [sp, #0x14]
700a70e8: 46ec         	mov	r12, sp
700a70ea: f04f 33ff    	mov.w	r3, #0xffffffff
700a70ee: f8cc 3000    	str.w	r3, [r12]
700a70f2: 2300         	movs	r3, #0x0
700a70f4: f009 f87c    	bl	0x700b01f0 <Sciclient_pmModuleClkRequest> @ imm = #0x90f8
700a70f8: 900b         	str	r0, [sp, #0x2c]
700a70fa: e7ff         	b	0x700a70fc <SOC_moduleSetClockFrequency+0x18c> @ imm = #-0x2
700a70fc: e7ff         	b	0x700a70fe <SOC_moduleSetClockFrequency+0x18e> @ imm = #-0x2
700a70fe: 980b         	ldr	r0, [sp, #0x2c]
700a7100: b168         	cbz	r0, 0x700a711e <SOC_moduleSetClockFrequency+0x1ae> @ imm = #0x1a
700a7102: e7ff         	b	0x700a7104 <SOC_moduleSetClockFrequency+0x194> @ imm = #-0x2
700a7104: 9806         	ldr	r0, [sp, #0x18]
700a7106: 2801         	cmp	r0, #0x1
700a7108: d108         	bne	0x700a711c <SOC_moduleSetClockFrequency+0x1ac> @ imm = #0x10
700a710a: e7ff         	b	0x700a710c <SOC_moduleSetClockFrequency+0x19c> @ imm = #-0x2
700a710c: 980f         	ldr	r0, [sp, #0x3c]
700a710e: 990e         	ldr	r1, [sp, #0x38]
700a7110: 9a04         	ldr	r2, [sp, #0x10]
700a7112: f04f 33ff    	mov.w	r3, #0xffffffff
700a7116: f008 fa83    	bl	0x700af620 <Sciclient_pmSetModuleClkParent> @ imm = #0x8506
700a711a: e7ff         	b	0x700a711c <SOC_moduleSetClockFrequency+0x1ac> @ imm = #-0x2
700a711c: e7ff         	b	0x700a711e <SOC_moduleSetClockFrequency+0x1ae> @ imm = #-0x2
700a711e: 980b         	ldr	r0, [sp, #0x2c]
700a7120: b010         	add	sp, #0x40
700a7122: bd80         	pop	{r7, pc}
		...

700a7130 <SOC_moduleSetClockFrequencyWithParent>:
700a7130: b580         	push	{r7, lr}
700a7132: b092         	sub	sp, #0x48
700a7134: 460b         	mov	r3, r1
700a7136: 4684         	mov	r12, r0
700a7138: 9915         	ldr	r1, [sp, #0x54]
700a713a: 9814         	ldr	r0, [sp, #0x50]
700a713c: f8cd c044    	str.w	r12, [sp, #0x44]
700a7140: 9310         	str	r3, [sp, #0x40]
700a7142: 920f         	str	r2, [sp, #0x3c]
700a7144: 910d         	str	r1, [sp, #0x34]
700a7146: 900c         	str	r0, [sp, #0x30]
700a7148: 2000         	movs	r0, #0x0
700a714a: 9002         	str	r0, [sp, #0x8]
700a714c: 900b         	str	r0, [sp, #0x2c]
700a714e: 9009         	str	r0, [sp, #0x24]
700a7150: 9008         	str	r0, [sp, #0x20]
700a7152: 9007         	str	r0, [sp, #0x1c]
700a7154: 9006         	str	r0, [sp, #0x18]
700a7156: 9005         	str	r0, [sp, #0x14]
700a7158: 9004         	str	r0, [sp, #0x10]
700a715a: 9003         	str	r0, [sp, #0xc]
700a715c: 9811         	ldr	r0, [sp, #0x44]
700a715e: 9910         	ldr	r1, [sp, #0x40]
700a7160: aa05         	add	r2, sp, #0x14
700a7162: f04f 33ff    	mov.w	r3, #0xffffffff
700a7166: f008 fa0b    	bl	0x700af580 <Sciclient_pmModuleGetClkStatus> @ imm = #0x8416
700a716a: 900b         	str	r0, [sp, #0x2c]
700a716c: 980b         	ldr	r0, [sp, #0x2c]
700a716e: b948         	cbnz	r0, 0x700a7184 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #0x12
700a7170: e7ff         	b	0x700a7172 <SOC_moduleSetClockFrequencyWithParent+0x42> @ imm = #-0x2
700a7172: 9811         	ldr	r0, [sp, #0x44]
700a7174: 9910         	ldr	r1, [sp, #0x40]
700a7176: aa07         	add	r2, sp, #0x1c
700a7178: f04f 33ff    	mov.w	r3, #0xffffffff
700a717c: f007 fe18    	bl	0x700aedb0 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7c30
700a7180: 900b         	str	r0, [sp, #0x2c]
700a7182: e7ff         	b	0x700a7184 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #-0x2
700a7184: 980b         	ldr	r0, [sp, #0x2c]
700a7186: b970         	cbnz	r0, 0x700a71a6 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #0x1c
700a7188: e7ff         	b	0x700a718a <SOC_moduleSetClockFrequencyWithParent+0x5a> @ imm = #-0x2
700a718a: 9807         	ldr	r0, [sp, #0x1c]
700a718c: 2802         	cmp	r0, #0x2
700a718e: d309         	blo	0x700a71a4 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #0x12
700a7190: e7ff         	b	0x700a7192 <SOC_moduleSetClockFrequencyWithParent+0x62> @ imm = #-0x2
700a7192: 9811         	ldr	r0, [sp, #0x44]
700a7194: 9910         	ldr	r1, [sp, #0x40]
700a7196: aa04         	add	r2, sp, #0x10
700a7198: f04f 33ff    	mov.w	r3, #0xffffffff
700a719c: f008 f950    	bl	0x700af440 <Sciclient_pmGetModuleClkParent> @ imm = #0x82a0
700a71a0: 900b         	str	r0, [sp, #0x2c]
700a71a2: e7ff         	b	0x700a71a4 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #-0x2
700a71a4: e7ff         	b	0x700a71a6 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #-0x2
700a71a6: 980b         	ldr	r0, [sp, #0x2c]
700a71a8: b960         	cbnz	r0, 0x700a71c4 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #0x18
700a71aa: e7ff         	b	0x700a71ac <SOC_moduleSetClockFrequencyWithParent+0x7c> @ imm = #-0x2
700a71ac: 9811         	ldr	r0, [sp, #0x44]
700a71ae: 9910         	ldr	r1, [sp, #0x40]
700a71b0: 466b         	mov	r3, sp
700a71b2: f04f 32ff    	mov.w	r2, #0xffffffff
700a71b6: 601a         	str	r2, [r3]
700a71b8: 2300         	movs	r3, #0x0
700a71ba: 461a         	mov	r2, r3
700a71bc: f009 f818    	bl	0x700b01f0 <Sciclient_pmModuleClkRequest> @ imm = #0x9030
700a71c0: 900b         	str	r0, [sp, #0x2c]
700a71c2: e7ff         	b	0x700a71c4 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #-0x2
700a71c4: 980b         	ldr	r0, [sp, #0x2c]
700a71c6: b960         	cbnz	r0, 0x700a71e2 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #0x18
700a71c8: e7ff         	b	0x700a71ca <SOC_moduleSetClockFrequencyWithParent+0x9a> @ imm = #-0x2
700a71ca: 980f         	ldr	r0, [sp, #0x3c]
700a71cc: 9910         	ldr	r1, [sp, #0x40]
700a71ce: 9a07         	ldr	r2, [sp, #0x1c]
700a71d0: 4411         	add	r1, r2
700a71d2: 4288         	cmp	r0, r1
700a71d4: d904         	bls	0x700a71e0 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #0x8
700a71d6: e7ff         	b	0x700a71d8 <SOC_moduleSetClockFrequencyWithParent+0xa8> @ imm = #-0x2
700a71d8: f04f 30ff    	mov.w	r0, #0xffffffff
700a71dc: 900b         	str	r0, [sp, #0x2c]
700a71de: e7ff         	b	0x700a71e0 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #-0x2
700a71e0: e7ff         	b	0x700a71e2 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #-0x2
700a71e2: 980b         	ldr	r0, [sp, #0x2c]
700a71e4: b9a8         	cbnz	r0, 0x700a7212 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #0x2a
700a71e6: e7ff         	b	0x700a71e8 <SOC_moduleSetClockFrequencyWithParent+0xb8> @ imm = #-0x2
700a71e8: 980f         	ldr	r0, [sp, #0x3c]
700a71ea: 9904         	ldr	r1, [sp, #0x10]
700a71ec: 4288         	cmp	r0, r1
700a71ee: d00f         	beq	0x700a7210 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #0x1e
700a71f0: e7ff         	b	0x700a71f2 <SOC_moduleSetClockFrequencyWithParent+0xc2> @ imm = #-0x2
700a71f2: 9811         	ldr	r0, [sp, #0x44]
700a71f4: 9910         	ldr	r1, [sp, #0x40]
700a71f6: 9a0f         	ldr	r2, [sp, #0x3c]
700a71f8: f04f 33ff    	mov.w	r3, #0xffffffff
700a71fc: f008 fa10    	bl	0x700af620 <Sciclient_pmSetModuleClkParent> @ imm = #0x8420
700a7200: 900b         	str	r0, [sp, #0x2c]
700a7202: 980b         	ldr	r0, [sp, #0x2c]
700a7204: b918         	cbnz	r0, 0x700a720e <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #0x6
700a7206: e7ff         	b	0x700a7208 <SOC_moduleSetClockFrequencyWithParent+0xd8> @ imm = #-0x2
700a7208: 2001         	movs	r0, #0x1
700a720a: 9006         	str	r0, [sp, #0x18]
700a720c: e7ff         	b	0x700a720e <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #-0x2
700a720e: e7ff         	b	0x700a7210 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #-0x2
700a7210: e7ff         	b	0x700a7212 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #-0x2
700a7212: 980b         	ldr	r0, [sp, #0x2c]
700a7214: b988         	cbnz	r0, 0x700a723a <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #0x22
700a7216: e7ff         	b	0x700a7218 <SOC_moduleSetClockFrequencyWithParent+0xe8> @ imm = #-0x2
700a7218: 9811         	ldr	r0, [sp, #0x44]
700a721a: 9910         	ldr	r1, [sp, #0x40]
700a721c: 9a0c         	ldr	r2, [sp, #0x30]
700a721e: 9b0d         	ldr	r3, [sp, #0x34]
700a7220: 46ee         	mov	lr, sp
700a7222: f04f 3cff    	mov.w	r12, #0xffffffff
700a7226: f8ce c004    	str.w	r12, [lr, #0x4]
700a722a: f10d 0c20    	add.w	r12, sp, #0x20
700a722e: f8ce c000    	str.w	r12, [lr]
700a7232: f001 fb4d    	bl	0x700a88d0 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x169a
700a7236: 900b         	str	r0, [sp, #0x2c]
700a7238: e7ff         	b	0x700a723a <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #-0x2
700a723a: 980b         	ldr	r0, [sp, #0x2c]
700a723c: b970         	cbnz	r0, 0x700a725c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #0x1c
700a723e: e7ff         	b	0x700a7240 <SOC_moduleSetClockFrequencyWithParent+0x110> @ imm = #-0x2
700a7240: 9808         	ldr	r0, [sp, #0x20]
700a7242: 9909         	ldr	r1, [sp, #0x24]
700a7244: 9a0c         	ldr	r2, [sp, #0x30]
700a7246: 9b0d         	ldr	r3, [sp, #0x34]
700a7248: 4059         	eors	r1, r3
700a724a: ea80 0002    	eor.w	r0, r0, r2
700a724e: 4308         	orrs	r0, r1
700a7250: b918         	cbnz	r0, 0x700a725a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #0x6
700a7252: e7ff         	b	0x700a7254 <SOC_moduleSetClockFrequencyWithParent+0x124> @ imm = #-0x2
700a7254: 2001         	movs	r0, #0x1
700a7256: 9003         	str	r0, [sp, #0xc]
700a7258: e7ff         	b	0x700a725a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #-0x2
700a725a: e7ff         	b	0x700a725c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #-0x2
700a725c: 980b         	ldr	r0, [sp, #0x2c]
700a725e: b9d0         	cbnz	r0, 0x700a7296 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #0x34
700a7260: e7ff         	b	0x700a7262 <SOC_moduleSetClockFrequencyWithParent+0x132> @ imm = #-0x2
700a7262: 9803         	ldr	r0, [sp, #0xc]
700a7264: 2801         	cmp	r0, #0x1
700a7266: d111         	bne	0x700a728c <SOC_moduleSetClockFrequencyWithParent+0x15c> @ imm = #0x22
700a7268: e7ff         	b	0x700a726a <SOC_moduleSetClockFrequencyWithParent+0x13a> @ imm = #-0x2
700a726a: 9811         	ldr	r0, [sp, #0x44]
700a726c: 9910         	ldr	r1, [sp, #0x40]
700a726e: 9a0c         	ldr	r2, [sp, #0x30]
700a7270: 9b0d         	ldr	r3, [sp, #0x34]
700a7272: 46ee         	mov	lr, sp
700a7274: f04f 3cff    	mov.w	r12, #0xffffffff
700a7278: f8ce c004    	str.w	r12, [lr, #0x4]
700a727c: f44f 7c00    	mov.w	r12, #0x200
700a7280: f8ce c000    	str.w	r12, [lr]
700a7284: f002 f8a4    	bl	0x700a93d0 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2148
700a7288: 900b         	str	r0, [sp, #0x2c]
700a728a: e003         	b	0x700a7294 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #0x6
700a728c: f04f 30ff    	mov.w	r0, #0xffffffff
700a7290: 900b         	str	r0, [sp, #0x2c]
700a7292: e7ff         	b	0x700a7294 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #-0x2
700a7294: e7ff         	b	0x700a7296 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #-0x2
700a7296: 980b         	ldr	r0, [sp, #0x2c]
700a7298: b988         	cbnz	r0, 0x700a72be <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #0x22
700a729a: e7ff         	b	0x700a729c <SOC_moduleSetClockFrequencyWithParent+0x16c> @ imm = #-0x2
700a729c: 9805         	ldr	r0, [sp, #0x14]
700a729e: b968         	cbnz	r0, 0x700a72bc <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #0x1a
700a72a0: e7ff         	b	0x700a72a2 <SOC_moduleSetClockFrequencyWithParent+0x172> @ imm = #-0x2
700a72a2: 9811         	ldr	r0, [sp, #0x44]
700a72a4: 9910         	ldr	r1, [sp, #0x40]
700a72a6: 9a05         	ldr	r2, [sp, #0x14]
700a72a8: 46ec         	mov	r12, sp
700a72aa: f04f 33ff    	mov.w	r3, #0xffffffff
700a72ae: f8cc 3000    	str.w	r3, [r12]
700a72b2: 2300         	movs	r3, #0x0
700a72b4: f008 ff9c    	bl	0x700b01f0 <Sciclient_pmModuleClkRequest> @ imm = #0x8f38
700a72b8: 900b         	str	r0, [sp, #0x2c]
700a72ba: e7ff         	b	0x700a72bc <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #-0x2
700a72bc: e7ff         	b	0x700a72be <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #-0x2
700a72be: 980b         	ldr	r0, [sp, #0x2c]
700a72c0: b168         	cbz	r0, 0x700a72de <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #0x1a
700a72c2: e7ff         	b	0x700a72c4 <SOC_moduleSetClockFrequencyWithParent+0x194> @ imm = #-0x2
700a72c4: 9806         	ldr	r0, [sp, #0x18]
700a72c6: 2801         	cmp	r0, #0x1
700a72c8: d108         	bne	0x700a72dc <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #0x10
700a72ca: e7ff         	b	0x700a72cc <SOC_moduleSetClockFrequencyWithParent+0x19c> @ imm = #-0x2
700a72cc: 9811         	ldr	r0, [sp, #0x44]
700a72ce: 9910         	ldr	r1, [sp, #0x40]
700a72d0: 9a04         	ldr	r2, [sp, #0x10]
700a72d2: f04f 33ff    	mov.w	r3, #0xffffffff
700a72d6: f008 f9a3    	bl	0x700af620 <Sciclient_pmSetModuleClkParent> @ imm = #0x8346
700a72da: e7ff         	b	0x700a72dc <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #-0x2
700a72dc: e7ff         	b	0x700a72de <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #-0x2
700a72de: 980b         	ldr	r0, [sp, #0x2c]
700a72e0: b012         	add	sp, #0x48
700a72e2: bd80         	pop	{r7, pc}
		...

700a72f0 <UART_close>:
700a72f0: b580         	push	{r7, lr}
700a72f2: b08a         	sub	sp, #0x28
700a72f4: 9009         	str	r0, [sp, #0x24]
700a72f6: 9809         	ldr	r0, [sp, #0x24]
700a72f8: 9008         	str	r0, [sp, #0x20]
700a72fa: 9808         	ldr	r0, [sp, #0x20]
700a72fc: 2800         	cmp	r0, #0x0
700a72fe: f000 80ce    	beq.w	0x700a749e <UART_close+0x1ae> @ imm = #0x19c
700a7302: e7ff         	b	0x700a7304 <UART_close+0x14> @ imm = #-0x2
700a7304: 9808         	ldr	r0, [sp, #0x20]
700a7306: 6840         	ldr	r0, [r0, #0x4]
700a7308: 2800         	cmp	r0, #0x0
700a730a: f000 80c8    	beq.w	0x700a749e <UART_close+0x1ae> @ imm = #0x190
700a730e: e7ff         	b	0x700a7310 <UART_close+0x20> @ imm = #-0x2
700a7310: 9808         	ldr	r0, [sp, #0x20]
700a7312: 6840         	ldr	r0, [r0, #0x4]
700a7314: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a7318: 2800         	cmp	r0, #0x0
700a731a: f000 80c0    	beq.w	0x700a749e <UART_close+0x1ae> @ imm = #0x180
700a731e: e7ff         	b	0x700a7320 <UART_close+0x30> @ imm = #-0x2
700a7320: 9808         	ldr	r0, [sp, #0x20]
700a7322: 6840         	ldr	r0, [r0, #0x4]
700a7324: 9007         	str	r0, [sp, #0x1c]
700a7326: 9808         	ldr	r0, [sp, #0x20]
700a7328: 6800         	ldr	r0, [r0]
700a732a: 9006         	str	r0, [sp, #0x18]
700a732c: 9907         	ldr	r1, [sp, #0x1c]
700a732e: f501 7022    	add.w	r0, r1, #0x288
700a7332: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a7336: 9807         	ldr	r0, [sp, #0x1c]
700a7338: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a733c: 9005         	str	r0, [sp, #0x14]
700a733e: 9807         	ldr	r0, [sp, #0x1c]
700a7340: 2800         	cmp	r0, #0x0
700a7342: bf18         	it	ne
700a7344: 2001         	movne	r0, #0x1
700a7346: f647 51b3    	movw	r1, #0x7db3
700a734a: f2c7 010b    	movt	r1, #0x700b
700a734e: 466a         	mov	r2, sp
700a7350: 6011         	str	r1, [r2]
700a7352: f647 610e    	movw	r1, #0x7e0e
700a7356: f2c7 010b    	movt	r1, #0x700b
700a735a: 9101         	str	r1, [sp, #0x4]
700a735c: f647 7216    	movw	r2, #0x7f16
700a7360: f2c7 020b    	movt	r2, #0x700b
700a7364: 9202         	str	r2, [sp, #0x8]
700a7366: f240 13c5    	movw	r3, #0x1c5
700a736a: f009 fe11    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x9c22
700a736e: 9901         	ldr	r1, [sp, #0x4]
700a7370: 9a02         	ldr	r2, [sp, #0x8]
700a7372: 9806         	ldr	r0, [sp, #0x18]
700a7374: 2800         	cmp	r0, #0x0
700a7376: bf18         	it	ne
700a7378: 2001         	movne	r0, #0x1
700a737a: f647 53fc    	movw	r3, #0x7dfc
700a737e: f2c7 030b    	movt	r3, #0x700b
700a7382: 46ec         	mov	r12, sp
700a7384: f8cc 3000    	str.w	r3, [r12]
700a7388: f44f 73e3    	mov.w	r3, #0x1c6
700a738c: f009 fe00    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x9c00
700a7390: 9901         	ldr	r1, [sp, #0x4]
700a7392: 9a02         	ldr	r2, [sp, #0x8]
700a7394: f248 43d8    	movw	r3, #0x84d8
700a7398: f2c7 030b    	movt	r3, #0x700b
700a739c: f853 0b04    	ldr	r0, [r3], #4
700a73a0: 9303         	str	r3, [sp, #0xc]
700a73a2: 2800         	cmp	r0, #0x0
700a73a4: bf18         	it	ne
700a73a6: 2001         	movne	r0, #0x1
700a73a8: f647 33b1    	movw	r3, #0x7bb1
700a73ac: f2c7 030b    	movt	r3, #0x700b
700a73b0: 46ec         	mov	r12, sp
700a73b2: f8cc 3000    	str.w	r3, [r12]
700a73b6: f44f 73e4    	mov.w	r3, #0x1c8
700a73ba: f009 fde9    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x9bd2
700a73be: 9803         	ldr	r0, [sp, #0xc]
700a73c0: f04f 31ff    	mov.w	r1, #0xffffffff
700a73c4: f00b fac4    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0xb588
700a73c8: 9809         	ldr	r0, [sp, #0x24]
700a73ca: f006 fd71    	bl	0x700adeb0 <UART_flushTxFifo> @ imm = #0x6ae2
700a73ce: 9806         	ldr	r0, [sp, #0x18]
700a73d0: 6800         	ldr	r0, [r0]
700a73d2: 2107         	movs	r1, #0x7
700a73d4: 9104         	str	r1, [sp, #0x10]
700a73d6: f005 fde3    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x5bc6
700a73da: 9806         	ldr	r0, [sp, #0x18]
700a73dc: 6800         	ldr	r0, [r0]
700a73de: 2102         	movs	r1, #0x2
700a73e0: f00d fba6    	bl	0x700b4b30 <UART_intr2Disable> @ imm = #0xd74c
700a73e4: 9904         	ldr	r1, [sp, #0x10]
700a73e6: 9806         	ldr	r0, [sp, #0x18]
700a73e8: 6800         	ldr	r0, [r0]
700a73ea: f00d fbe9    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0xd7d2
700a73ee: 9807         	ldr	r0, [sp, #0x1c]
700a73f0: 6b00         	ldr	r0, [r0, #0x30]
700a73f2: 2803         	cmp	r0, #0x3
700a73f4: d104         	bne	0x700a7400 <UART_close+0x110> @ imm = #0x8
700a73f6: e7ff         	b	0x700a73f8 <UART_close+0x108> @ imm = #-0x2
700a73f8: 9805         	ldr	r0, [sp, #0x14]
700a73fa: f00a fe11    	bl	0x700b2020 <UART_lld_deInitDma> @ imm = #0xac22
700a73fe: e003         	b	0x700a7408 <UART_close+0x118> @ imm = #0x6
700a7400: 9805         	ldr	r0, [sp, #0x14]
700a7402: f00b fad5    	bl	0x700b29b0 <UART_lld_deInit> @ imm = #0xb5aa
700a7406: e7ff         	b	0x700a7408 <UART_close+0x118> @ imm = #-0x2
700a7408: 9807         	ldr	r0, [sp, #0x1c]
700a740a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a740e: b148         	cbz	r0, 0x700a7424 <UART_close+0x134> @ imm = #0x12
700a7410: e7ff         	b	0x700a7412 <UART_close+0x122> @ imm = #-0x2
700a7412: 9807         	ldr	r0, [sp, #0x1c]
700a7414: 308c         	adds	r0, #0x8c
700a7416: f00d f853    	bl	0x700b44c0 <SemaphoreP_destruct> @ imm = #0xd0a6
700a741a: 9907         	ldr	r1, [sp, #0x1c]
700a741c: 2000         	movs	r0, #0x0
700a741e: f8c1 0088    	str.w	r0, [r1, #0x88]
700a7422: e7ff         	b	0x700a7424 <UART_close+0x134> @ imm = #-0x2
700a7424: 9807         	ldr	r0, [sp, #0x1c]
700a7426: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a742a: b160         	cbz	r0, 0x700a7446 <UART_close+0x156> @ imm = #0x18
700a742c: e7ff         	b	0x700a742e <UART_close+0x13e> @ imm = #-0x2
700a742e: 9807         	ldr	r0, [sp, #0x1c]
700a7430: f500 7094    	add.w	r0, r0, #0x128
700a7434: f00d f844    	bl	0x700b44c0 <SemaphoreP_destruct> @ imm = #0xd088
700a7438: 9907         	ldr	r1, [sp, #0x1c]
700a743a: 2000         	movs	r0, #0x0
700a743c: f8c1 0124    	str.w	r0, [r1, #0x124]
700a7440: 9905         	ldr	r1, [sp, #0x14]
700a7442: 6588         	str	r0, [r1, #0x58]
700a7444: e7ff         	b	0x700a7446 <UART_close+0x156> @ imm = #-0x2
700a7446: 9807         	ldr	r0, [sp, #0x1c]
700a7448: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a744c: b160         	cbz	r0, 0x700a7468 <UART_close+0x178> @ imm = #0x18
700a744e: e7ff         	b	0x700a7450 <UART_close+0x160> @ imm = #-0x2
700a7450: 9807         	ldr	r0, [sp, #0x1c]
700a7452: f500 70e2    	add.w	r0, r0, #0x1c4
700a7456: f00d f833    	bl	0x700b44c0 <SemaphoreP_destruct> @ imm = #0xd066
700a745a: 9907         	ldr	r1, [sp, #0x1c]
700a745c: 2000         	movs	r0, #0x0
700a745e: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a7462: 9905         	ldr	r1, [sp, #0x14]
700a7464: 65c8         	str	r0, [r1, #0x5c]
700a7466: e7ff         	b	0x700a7468 <UART_close+0x178> @ imm = #-0x2
700a7468: 9807         	ldr	r0, [sp, #0x1c]
700a746a: f8d0 025c    	ldr.w	r0, [r0, #0x25c]
700a746e: b150         	cbz	r0, 0x700a7486 <UART_close+0x196> @ imm = #0x14
700a7470: e7ff         	b	0x700a7472 <UART_close+0x182> @ imm = #-0x2
700a7472: 9807         	ldr	r0, [sp, #0x1c]
700a7474: f500 7018    	add.w	r0, r0, #0x260
700a7478: f00e fc82    	bl	0x700b5d80 <HwiP_destruct> @ imm = #0xe904
700a747c: 9907         	ldr	r1, [sp, #0x1c]
700a747e: 2000         	movs	r0, #0x0
700a7480: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a7484: e7ff         	b	0x700a7486 <UART_close+0x196> @ imm = #-0x2
700a7486: 9907         	ldr	r1, [sp, #0x1c]
700a7488: 2000         	movs	r0, #0x0
700a748a: f8c1 0084    	str.w	r0, [r1, #0x84]
700a748e: f248 40d8    	movw	r0, #0x84d8
700a7492: f2c7 000b    	movt	r0, #0x700b
700a7496: 3004         	adds	r0, #0x4
700a7498: f00c faea    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0xc5d4
700a749c: e7ff         	b	0x700a749e <UART_close+0x1ae> @ imm = #-0x2
700a749e: b00a         	add	sp, #0x28
700a74a0: bd80         	pop	{r7, pc}
		...
700a74ae: 0000         	movs	r0, r0

700a74b0 <UART_write>:
700a74b0: b580         	push	{r7, lr}
700a74b2: b08e         	sub	sp, #0x38
700a74b4: 900d         	str	r0, [sp, #0x34]
700a74b6: 910c         	str	r1, [sp, #0x30]
700a74b8: 2000         	movs	r0, #0x0
700a74ba: 900b         	str	r0, [sp, #0x2c]
700a74bc: 900a         	str	r0, [sp, #0x28]
700a74be: 980d         	ldr	r0, [sp, #0x34]
700a74c0: b118         	cbz	r0, 0x700a74ca <UART_write+0x1a> @ imm = #0x6
700a74c2: e7ff         	b	0x700a74c4 <UART_write+0x14> @ imm = #-0x2
700a74c4: 980c         	ldr	r0, [sp, #0x30]
700a74c6: b920         	cbnz	r0, 0x700a74d2 <UART_write+0x22> @ imm = #0x8
700a74c8: e7ff         	b	0x700a74ca <UART_write+0x1a> @ imm = #-0x2
700a74ca: f04f 30ff    	mov.w	r0, #0xffffffff
700a74ce: 900b         	str	r0, [sp, #0x2c]
700a74d0: e7ff         	b	0x700a74d2 <UART_write+0x22> @ imm = #-0x2
700a74d2: 980b         	ldr	r0, [sp, #0x2c]
700a74d4: 2800         	cmp	r0, #0x0
700a74d6: d141         	bne	0x700a755c <UART_write+0xac> @ imm = #0x82
700a74d8: e7ff         	b	0x700a74da <UART_write+0x2a> @ imm = #-0x2
700a74da: 980d         	ldr	r0, [sp, #0x34]
700a74dc: 9009         	str	r0, [sp, #0x24]
700a74de: 9809         	ldr	r0, [sp, #0x24]
700a74e0: 6840         	ldr	r0, [r0, #0x4]
700a74e2: 9008         	str	r0, [sp, #0x20]
700a74e4: 9809         	ldr	r0, [sp, #0x24]
700a74e6: 6800         	ldr	r0, [r0]
700a74e8: 9007         	str	r0, [sp, #0x1c]
700a74ea: 9809         	ldr	r0, [sp, #0x24]
700a74ec: 6840         	ldr	r0, [r0, #0x4]
700a74ee: 3004         	adds	r0, #0x4
700a74f0: 9006         	str	r0, [sp, #0x18]
700a74f2: 9808         	ldr	r0, [sp, #0x20]
700a74f4: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a74f8: 9004         	str	r0, [sp, #0x10]
700a74fa: 980c         	ldr	r0, [sp, #0x30]
700a74fc: 9908         	ldr	r1, [sp, #0x20]
700a74fe: f8c1 0080    	str.w	r0, [r1, #0x80]
700a7502: 9808         	ldr	r0, [sp, #0x20]
700a7504: 2800         	cmp	r0, #0x0
700a7506: bf18         	it	ne
700a7508: 2001         	movne	r0, #0x1
700a750a: f647 51b3    	movw	r1, #0x7db3
700a750e: f2c7 010b    	movt	r1, #0x700b
700a7512: 466a         	mov	r2, sp
700a7514: 6011         	str	r1, [r2]
700a7516: f647 610e    	movw	r1, #0x7e0e
700a751a: f2c7 010b    	movt	r1, #0x700b
700a751e: 9101         	str	r1, [sp, #0x4]
700a7520: f647 720b    	movw	r2, #0x7f0b
700a7524: f2c7 020b    	movt	r2, #0x700b
700a7528: 9202         	str	r2, [sp, #0x8]
700a752a: f44f 7305    	mov.w	r3, #0x214
700a752e: f009 fd2f    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x9a5e
700a7532: 9901         	ldr	r1, [sp, #0x4]
700a7534: 9a02         	ldr	r2, [sp, #0x8]
700a7536: 9807         	ldr	r0, [sp, #0x1c]
700a7538: 2800         	cmp	r0, #0x0
700a753a: bf18         	it	ne
700a753c: 2001         	movne	r0, #0x1
700a753e: f647 53fc    	movw	r3, #0x7dfc
700a7542: f2c7 030b    	movt	r3, #0x700b
700a7546: 46ec         	mov	r12, sp
700a7548: f8cc 3000    	str.w	r3, [r12]
700a754c: f240 2315    	movw	r3, #0x215
700a7550: f009 fd1e    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x9a3c
700a7554: 980c         	ldr	r0, [sp, #0x30]
700a7556: 6900         	ldr	r0, [r0, #0x10]
700a7558: 9003         	str	r0, [sp, #0xc]
700a755a: e7ff         	b	0x700a755c <UART_write+0xac> @ imm = #-0x2
700a755c: 980b         	ldr	r0, [sp, #0x2c]
700a755e: b950         	cbnz	r0, 0x700a7576 <UART_write+0xc6> @ imm = #0x14
700a7560: e7ff         	b	0x700a7562 <UART_write+0xb2> @ imm = #-0x2
700a7562: 9806         	ldr	r0, [sp, #0x18]
700a7564: 6b80         	ldr	r0, [r0, #0x38]
700a7566: 2801         	cmp	r0, #0x1
700a7568: d104         	bne	0x700a7574 <UART_write+0xc4> @ imm = #0x8
700a756a: e7ff         	b	0x700a756c <UART_write+0xbc> @ imm = #-0x2
700a756c: f04f 30ff    	mov.w	r0, #0xffffffff
700a7570: 900b         	str	r0, [sp, #0x2c]
700a7572: e7ff         	b	0x700a7574 <UART_write+0xc4> @ imm = #-0x2
700a7574: e7ff         	b	0x700a7576 <UART_write+0xc6> @ imm = #-0x2
700a7576: 980b         	ldr	r0, [sp, #0x2c]
700a7578: 2800         	cmp	r0, #0x0
700a757a: d16b         	bne	0x700a7654 <UART_write+0x1a4> @ imm = #0xd6
700a757c: e7ff         	b	0x700a757e <UART_write+0xce> @ imm = #-0x2
700a757e: f00e eefa    	blx	0x700b6374 <HwiP_disable> @ imm = #0xedf4
700a7582: 9005         	str	r0, [sp, #0x14]
700a7584: 9805         	ldr	r0, [sp, #0x14]
700a7586: f00e ef16    	blx	0x700b63b4 <HwiP_restore> @ imm = #0xee2c
700a758a: 9904         	ldr	r1, [sp, #0x10]
700a758c: 2001         	movs	r0, #0x1
700a758e: 6548         	str	r0, [r1, #0x54]
700a7590: 9806         	ldr	r0, [sp, #0x18]
700a7592: 6ac0         	ldr	r0, [r0, #0x2c]
700a7594: 2801         	cmp	r0, #0x1
700a7596: d005         	beq	0x700a75a4 <UART_write+0xf4> @ imm = #0xa
700a7598: e7ff         	b	0x700a759a <UART_write+0xea> @ imm = #-0x2
700a759a: 9806         	ldr	r0, [sp, #0x18]
700a759c: 6ac0         	ldr	r0, [r0, #0x2c]
700a759e: 2803         	cmp	r0, #0x3
700a75a0: d149         	bne	0x700a7636 <UART_write+0x186> @ imm = #0x92
700a75a2: e7ff         	b	0x700a75a4 <UART_write+0xf4> @ imm = #-0x2
700a75a4: 9806         	ldr	r0, [sp, #0x18]
700a75a6: 6ac0         	ldr	r0, [r0, #0x2c]
700a75a8: 2801         	cmp	r0, #0x1
700a75aa: d109         	bne	0x700a75c0 <UART_write+0x110> @ imm = #0x12
700a75ac: e7ff         	b	0x700a75ae <UART_write+0xfe> @ imm = #-0x2
700a75ae: 9804         	ldr	r0, [sp, #0x10]
700a75b0: 9a0c         	ldr	r2, [sp, #0x30]
700a75b2: 6811         	ldr	r1, [r2]
700a75b4: 6852         	ldr	r2, [r2, #0x4]
700a75b6: ab03         	add	r3, sp, #0xc
700a75b8: f006 fb42    	bl	0x700adc40 <UART_lld_writeIntr> @ imm = #0x6684
700a75bc: 900b         	str	r0, [sp, #0x2c]
700a75be: e008         	b	0x700a75d2 <UART_write+0x122> @ imm = #0x10
700a75c0: 9804         	ldr	r0, [sp, #0x10]
700a75c2: 9a0c         	ldr	r2, [sp, #0x30]
700a75c4: 6811         	ldr	r1, [r2]
700a75c6: 6852         	ldr	r2, [r2, #0x4]
700a75c8: ab03         	add	r3, sp, #0xc
700a75ca: f006 f999    	bl	0x700ad900 <UART_lld_writeDma> @ imm = #0x6332
700a75ce: 900b         	str	r0, [sp, #0x2c]
700a75d0: e7ff         	b	0x700a75d2 <UART_write+0x122> @ imm = #-0x2
700a75d2: 980b         	ldr	r0, [sp, #0x2c]
700a75d4: bb70         	cbnz	r0, 0x700a7634 <UART_write+0x184> @ imm = #0x5c
700a75d6: e7ff         	b	0x700a75d8 <UART_write+0x128> @ imm = #-0x2
700a75d8: 9808         	ldr	r0, [sp, #0x20]
700a75da: 69c0         	ldr	r0, [r0, #0x1c]
700a75dc: bb30         	cbnz	r0, 0x700a762c <UART_write+0x17c> @ imm = #0x4c
700a75de: e7ff         	b	0x700a75e0 <UART_write+0x130> @ imm = #-0x2
700a75e0: 9808         	ldr	r0, [sp, #0x20]
700a75e2: f500 70e2    	add.w	r0, r0, #0x1c4
700a75e6: 990c         	ldr	r1, [sp, #0x30]
700a75e8: 6889         	ldr	r1, [r1, #0x8]
700a75ea: f00b f9b1    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0xb362
700a75ee: 900a         	str	r0, [sp, #0x28]
700a75f0: 980a         	ldr	r0, [sp, #0x28]
700a75f2: b960         	cbnz	r0, 0x700a760e <UART_write+0x15e> @ imm = #0x18
700a75f4: e7ff         	b	0x700a75f6 <UART_write+0x146> @ imm = #-0x2
700a75f6: 980c         	ldr	r0, [sp, #0x30]
700a75f8: 68c0         	ldr	r0, [r0, #0xc]
700a75fa: b918         	cbnz	r0, 0x700a7604 <UART_write+0x154> @ imm = #0x6
700a75fc: e7ff         	b	0x700a75fe <UART_write+0x14e> @ imm = #-0x2
700a75fe: 2000         	movs	r0, #0x0
700a7600: 900b         	str	r0, [sp, #0x2c]
700a7602: e003         	b	0x700a760c <UART_write+0x15c> @ imm = #0x6
700a7604: f04f 30ff    	mov.w	r0, #0xffffffff
700a7608: 900b         	str	r0, [sp, #0x2c]
700a760a: e7ff         	b	0x700a760c <UART_write+0x15c> @ imm = #-0x2
700a760c: e00d         	b	0x700a762a <UART_write+0x17a> @ imm = #0x1a
700a760e: 990c         	ldr	r1, [sp, #0x30]
700a7610: f06f 0001    	mvn	r0, #0x1
700a7614: 60c8         	str	r0, [r1, #0xc]
700a7616: 9804         	ldr	r0, [sp, #0x10]
700a7618: f008 ff52    	bl	0x700b04c0 <UART_writeCancelNoCB> @ imm = #0x8ea4
700a761c: 9904         	ldr	r1, [sp, #0x10]
700a761e: 2000         	movs	r0, #0x0
700a7620: 63c8         	str	r0, [r1, #0x3c]
700a7622: f04f 30ff    	mov.w	r0, #0xffffffff
700a7626: 900b         	str	r0, [sp, #0x2c]
700a7628: e7ff         	b	0x700a762a <UART_write+0x17a> @ imm = #-0x2
700a762a: e002         	b	0x700a7632 <UART_write+0x182> @ imm = #0x4
700a762c: 2000         	movs	r0, #0x0
700a762e: 900b         	str	r0, [sp, #0x2c]
700a7630: e7ff         	b	0x700a7632 <UART_write+0x182> @ imm = #-0x2
700a7632: e7ff         	b	0x700a7634 <UART_write+0x184> @ imm = #-0x2
700a7634: e00d         	b	0x700a7652 <UART_write+0x1a2> @ imm = #0x1a
700a7636: 9804         	ldr	r0, [sp, #0x10]
700a7638: 9b0c         	ldr	r3, [sp, #0x30]
700a763a: 6819         	ldr	r1, [r3]
700a763c: 685a         	ldr	r2, [r3, #0x4]
700a763e: 689b         	ldr	r3, [r3, #0x8]
700a7640: 46ee         	mov	lr, sp
700a7642: f10d 0c0c    	add.w	r12, sp, #0xc
700a7646: f8ce c000    	str.w	r12, [lr]
700a764a: f005 fed9    	bl	0x700ad400 <UART_lld_write> @ imm = #0x5db2
700a764e: 900b         	str	r0, [sp, #0x2c]
700a7650: e7ff         	b	0x700a7652 <UART_write+0x1a2> @ imm = #-0x2
700a7652: e7ff         	b	0x700a7654 <UART_write+0x1a4> @ imm = #-0x2
700a7654: 980b         	ldr	r0, [sp, #0x2c]
700a7656: b00e         	add	sp, #0x38
700a7658: bd80         	pop	{r7, pc}
700a765a: 0000         	movs	r0, r0
700a765c: 0000         	movs	r0, r0
700a765e: 0000         	movs	r0, r0

700a7660 <Sciclient_rmClearInterruptRoute>:
700a7660: b580         	push	{r7, lr}
700a7662: b08e         	sub	sp, #0x38
700a7664: 900d         	str	r0, [sp, #0x34]
700a7666: 910c         	str	r1, [sp, #0x30]
700a7668: 920b         	str	r2, [sp, #0x2c]
700a766a: 2000         	movs	r0, #0x0
700a766c: 9001         	str	r0, [sp, #0x4]
700a766e: 900a         	str	r0, [sp, #0x28]
700a7670: f241 0101    	movw	r1, #0x1001
700a7674: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a7678: 9008         	str	r0, [sp, #0x20]
700a767a: 9007         	str	r0, [sp, #0x1c]
700a767c: 9006         	str	r0, [sp, #0x18]
700a767e: 9005         	str	r0, [sp, #0x14]
700a7680: 9004         	str	r0, [sp, #0x10]
700a7682: 9003         	str	r0, [sp, #0xc]
700a7684: 9002         	str	r0, [sp, #0x8]
700a7686: 980d         	ldr	r0, [sp, #0x34]
700a7688: b118         	cbz	r0, 0x700a7692 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #0x6
700a768a: e7ff         	b	0x700a768c <Sciclient_rmClearInterruptRoute+0x2c> @ imm = #-0x2
700a768c: 980c         	ldr	r0, [sp, #0x30]
700a768e: b920         	cbnz	r0, 0x700a769a <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #0x8
700a7690: e7ff         	b	0x700a7692 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #-0x2
700a7692: f06f 0001    	mvn	r0, #0x1
700a7696: 900a         	str	r0, [sp, #0x28]
700a7698: e7ff         	b	0x700a769a <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #-0x2
700a769a: 980a         	ldr	r0, [sp, #0x28]
700a769c: b968         	cbnz	r0, 0x700a76ba <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0x1a
700a769e: e7ff         	b	0x700a76a0 <Sciclient_rmClearInterruptRoute+0x40> @ imm = #-0x2
700a76a0: 980d         	ldr	r0, [sp, #0x34]
700a76a2: 6880         	ldr	r0, [r0, #0x8]
700a76a4: f04f 4100    	mov.w	r1, #0x80000000
700a76a8: f00d f9fa    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0xd3f4
700a76ac: b128         	cbz	r0, 0x700a76ba <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0xa
700a76ae: e7ff         	b	0x700a76b0 <Sciclient_rmClearInterruptRoute+0x50> @ imm = #-0x2
700a76b0: 980d         	ldr	r0, [sp, #0x34]
700a76b2: 7ec0         	ldrb	r0, [r0, #0x1b]
700a76b4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a76b8: e00f         	b	0x700a76da <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #0x1e
700a76ba: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a76be: f005 ff7f    	bl	0x700ad5c0 <Sciclient_getCurrentContext> @ imm = #0x5efe
700a76c2: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a76c6: f247 1040    	movw	r0, #0x7140
700a76ca: f2c7 000b    	movt	r0, #0x700b
700a76ce: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a76d2: 6840         	ldr	r0, [r0, #0x4]
700a76d4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a76d8: e7ff         	b	0x700a76da <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #-0x2
700a76da: 980a         	ldr	r0, [sp, #0x28]
700a76dc: b960         	cbnz	r0, 0x700a76f8 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0x18
700a76de: e7ff         	b	0x700a76e0 <Sciclient_rmClearInterruptRoute+0x80> @ imm = #-0x2
700a76e0: 980d         	ldr	r0, [sp, #0x34]
700a76e2: 6880         	ldr	r0, [r0, #0x8]
700a76e4: 2104         	movs	r1, #0x4
700a76e6: f00d f9db    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0xd3b6
700a76ea: b128         	cbz	r0, 0x700a76f8 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0xa
700a76ec: e7ff         	b	0x700a76ee <Sciclient_rmClearInterruptRoute+0x8e> @ imm = #-0x2
700a76ee: 980d         	ldr	r0, [sp, #0x34]
700a76f0: 8a80         	ldrh	r0, [r0, #0x14]
700a76f2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a76f6: e003         	b	0x700a7700 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #0x6
700a76f8: 20ff         	movs	r0, #0xff
700a76fa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a76fe: e7ff         	b	0x700a7700 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #-0x2
700a7700: 980a         	ldr	r0, [sp, #0x28]
700a7702: 2800         	cmp	r0, #0x0
700a7704: d175         	bne	0x700a77f2 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #0xea
700a7706: e7ff         	b	0x700a7708 <Sciclient_rmClearInterruptRoute+0xa8> @ imm = #-0x2
700a7708: 980d         	ldr	r0, [sp, #0x34]
700a770a: 6880         	ldr	r0, [r0, #0x8]
700a770c: 9002         	str	r0, [sp, #0x8]
700a770e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a7712: f88d 000c    	strb.w	r0, [sp, #0xc]
700a7716: 980d         	ldr	r0, [sp, #0x34]
700a7718: 8980         	ldrh	r0, [r0, #0xc]
700a771a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a771e: 980d         	ldr	r0, [sp, #0x34]
700a7720: 89c0         	ldrh	r0, [r0, #0xe]
700a7722: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a7726: 980d         	ldr	r0, [sp, #0x34]
700a7728: 8a00         	ldrh	r0, [r0, #0x10]
700a772a: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a772e: 980d         	ldr	r0, [sp, #0x34]
700a7730: 8a40         	ldrh	r0, [r0, #0x12]
700a7732: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7736: 980d         	ldr	r0, [sp, #0x34]
700a7738: 8b00         	ldrh	r0, [r0, #0x18]
700a773a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a773e: 980d         	ldr	r0, [sp, #0x34]
700a7740: 8ac0         	ldrh	r0, [r0, #0x16]
700a7742: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7746: 980d         	ldr	r0, [sp, #0x34]
700a7748: 7e80         	ldrb	r0, [r0, #0x1a]
700a774a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a774e: 9802         	ldr	r0, [sp, #0x8]
700a7750: f00a fa3e    	bl	0x700b1bd0 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa47c
700a7754: b310         	cbz	r0, 0x700a779c <Sciclient_rmClearInterruptRoute+0x13c> @ imm = #0x44
700a7756: e7ff         	b	0x700a7758 <Sciclient_rmClearInterruptRoute+0xf8> @ imm = #-0x2
700a7758: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a775c: f00d f880    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0xd100
700a7760: b168         	cbz	r0, 0x700a777e <Sciclient_rmClearInterruptRoute+0x11e> @ imm = #0x1a
700a7762: e7ff         	b	0x700a7764 <Sciclient_rmClearInterruptRoute+0x104> @ imm = #-0x2
700a7764: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a7768: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a776c: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a7770: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7774: a802         	add	r0, sp, #0x8
700a7776: f00b fa6b    	bl	0x700b2c50 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb4d6
700a777a: 900a         	str	r0, [sp, #0x28]
700a777c: e00d         	b	0x700a779a <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #0x1a
700a777e: a802         	add	r0, sp, #0x8
700a7780: f7fb fdde    	bl	0x700a3340 <Sciclient_rmIrqGetRoute> @ imm = #-0x4444
700a7784: 900a         	str	r0, [sp, #0x28]
700a7786: 980a         	ldr	r0, [sp, #0x28]
700a7788: b930         	cbnz	r0, 0x700a7798 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #0xc
700a778a: e7ff         	b	0x700a778c <Sciclient_rmClearInterruptRoute+0x12c> @ imm = #-0x2
700a778c: a802         	add	r0, sp, #0x8
700a778e: 2100         	movs	r1, #0x0
700a7790: f000 f906    	bl	0x700a79a0 <Sciclient_rmIrqDeleteRoute> @ imm = #0x20c
700a7794: 900a         	str	r0, [sp, #0x28]
700a7796: e7ff         	b	0x700a7798 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #-0x2
700a7798: e7ff         	b	0x700a779a <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #-0x2
700a779a: e029         	b	0x700a77f0 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #0x52
700a779c: 9802         	ldr	r0, [sp, #0x8]
700a779e: f00a f9df    	bl	0x700b1b60 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa3be
700a77a2: b928         	cbnz	r0, 0x700a77b0 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #0xa
700a77a4: e7ff         	b	0x700a77a6 <Sciclient_rmClearInterruptRoute+0x146> @ imm = #-0x2
700a77a6: 9802         	ldr	r0, [sp, #0x8]
700a77a8: f00a fa4a    	bl	0x700b1c40 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa494
700a77ac: b128         	cbz	r0, 0x700a77ba <Sciclient_rmClearInterruptRoute+0x15a> @ imm = #0xa
700a77ae: e7ff         	b	0x700a77b0 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #-0x2
700a77b0: a802         	add	r0, sp, #0x8
700a77b2: f002 fbcd    	bl	0x700a9f50 <Sciclient_rmIrqVintDelete> @ imm = #0x279a
700a77b6: 900a         	str	r0, [sp, #0x28]
700a77b8: e019         	b	0x700a77ee <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #0x32
700a77ba: 9802         	ldr	r0, [sp, #0x8]
700a77bc: f00a fab0    	bl	0x700b1d20 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa560
700a77c0: b128         	cbz	r0, 0x700a77ce <Sciclient_rmClearInterruptRoute+0x16e> @ imm = #0xa
700a77c2: e7ff         	b	0x700a77c4 <Sciclient_rmClearInterruptRoute+0x164> @ imm = #-0x2
700a77c4: a802         	add	r0, sp, #0x8
700a77c6: f00b fa43    	bl	0x700b2c50 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb486
700a77ca: 900a         	str	r0, [sp, #0x28]
700a77cc: e00e         	b	0x700a77ec <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #0x1c
700a77ce: 9802         	ldr	r0, [sp, #0x8]
700a77d0: f00a fa6e    	bl	0x700b1cb0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa4dc
700a77d4: b128         	cbz	r0, 0x700a77e2 <Sciclient_rmClearInterruptRoute+0x182> @ imm = #0xa
700a77d6: e7ff         	b	0x700a77d8 <Sciclient_rmClearInterruptRoute+0x178> @ imm = #-0x2
700a77d8: a802         	add	r0, sp, #0x8
700a77da: f00c fc91    	bl	0x700b4100 <Sciclient_rmIrqClearOesRegister> @ imm = #0xc922
700a77de: 900a         	str	r0, [sp, #0x28]
700a77e0: e003         	b	0x700a77ea <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #0x6
700a77e2: f06f 0001    	mvn	r0, #0x1
700a77e6: 900a         	str	r0, [sp, #0x28]
700a77e8: e7ff         	b	0x700a77ea <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #-0x2
700a77ea: e7ff         	b	0x700a77ec <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #-0x2
700a77ec: e7ff         	b	0x700a77ee <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #-0x2
700a77ee: e7ff         	b	0x700a77f0 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #-0x2
700a77f0: e7ff         	b	0x700a77f2 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #-0x2
700a77f2: 980a         	ldr	r0, [sp, #0x28]
700a77f4: b00e         	add	sp, #0x38
700a77f6: bd80         	pop	{r7, pc}
		...

700a7800 <Udma_chConfigTx>:
700a7800: b580         	push	{r7, lr}
700a7802: b090         	sub	sp, #0x40
700a7804: 900f         	str	r0, [sp, #0x3c]
700a7806: 910e         	str	r1, [sp, #0x38]
700a7808: 2000         	movs	r0, #0x0
700a780a: 900d         	str	r0, [sp, #0x34]
700a780c: 980f         	ldr	r0, [sp, #0x3c]
700a780e: 900b         	str	r0, [sp, #0x2c]
700a7810: 980b         	ldr	r0, [sp, #0x2c]
700a7812: b178         	cbz	r0, 0x700a7834 <Udma_chConfigTx+0x34> @ imm = #0x1e
700a7814: e7ff         	b	0x700a7816 <Udma_chConfigTx+0x16> @ imm = #-0x2
700a7816: 980b         	ldr	r0, [sp, #0x2c]
700a7818: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a781c: f64a 31cd    	movw	r1, #0xabcd
700a7820: f6ca 31dc    	movt	r1, #0xabdc
700a7824: 4288         	cmp	r0, r1
700a7826: d105         	bne	0x700a7834 <Udma_chConfigTx+0x34> @ imm = #0xa
700a7828: e7ff         	b	0x700a782a <Udma_chConfigTx+0x2a> @ imm = #-0x2
700a782a: 980b         	ldr	r0, [sp, #0x2c]
700a782c: 7800         	ldrb	r0, [r0]
700a782e: 07c0         	lsls	r0, r0, #0x1f
700a7830: b920         	cbnz	r0, 0x700a783c <Udma_chConfigTx+0x3c> @ imm = #0x8
700a7832: e7ff         	b	0x700a7834 <Udma_chConfigTx+0x34> @ imm = #-0x2
700a7834: f06f 0001    	mvn	r0, #0x1
700a7838: 900d         	str	r0, [sp, #0x34]
700a783a: e7ff         	b	0x700a783c <Udma_chConfigTx+0x3c> @ imm = #-0x2
700a783c: 980d         	ldr	r0, [sp, #0x34]
700a783e: b9a8         	cbnz	r0, 0x700a786c <Udma_chConfigTx+0x6c> @ imm = #0x2a
700a7840: e7ff         	b	0x700a7842 <Udma_chConfigTx+0x42> @ imm = #-0x2
700a7842: 980b         	ldr	r0, [sp, #0x2c]
700a7844: 6e80         	ldr	r0, [r0, #0x68]
700a7846: 900c         	str	r0, [sp, #0x30]
700a7848: 980c         	ldr	r0, [sp, #0x30]
700a784a: b150         	cbz	r0, 0x700a7862 <Udma_chConfigTx+0x62> @ imm = #0x14
700a784c: e7ff         	b	0x700a784e <Udma_chConfigTx+0x4e> @ imm = #-0x2
700a784e: 980c         	ldr	r0, [sp, #0x30]
700a7850: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a7854: f64a 31cd    	movw	r1, #0xabcd
700a7858: f6ca 31dc    	movt	r1, #0xabdc
700a785c: 4288         	cmp	r0, r1
700a785e: d004         	beq	0x700a786a <Udma_chConfigTx+0x6a> @ imm = #0x8
700a7860: e7ff         	b	0x700a7862 <Udma_chConfigTx+0x62> @ imm = #-0x2
700a7862: f04f 30ff    	mov.w	r0, #0xffffffff
700a7866: 900d         	str	r0, [sp, #0x34]
700a7868: e7ff         	b	0x700a786a <Udma_chConfigTx+0x6a> @ imm = #-0x2
700a786a: e7ff         	b	0x700a786c <Udma_chConfigTx+0x6c> @ imm = #-0x2
700a786c: 980d         	ldr	r0, [sp, #0x34]
700a786e: 2800         	cmp	r0, #0x0
700a7870: f040 808e    	bne.w	0x700a7990 <Udma_chConfigTx+0x190> @ imm = #0x11c
700a7874: e7ff         	b	0x700a7876 <Udma_chConfigTx+0x76> @ imm = #-0x2
700a7876: f647 70ff    	movw	r0, #0x7fff
700a787a: 9004         	str	r0, [sp, #0x10]
700a787c: 980c         	ldr	r0, [sp, #0x30]
700a787e: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a7882: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7886: 980b         	ldr	r0, [sp, #0x2c]
700a7888: 6ec0         	ldr	r0, [r0, #0x6c]
700a788a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a788e: 980e         	ldr	r0, [sp, #0x38]
700a7890: 7800         	ldrb	r0, [r0]
700a7892: f88d 0018    	strb.w	r0, [sp, #0x18]
700a7896: 980e         	ldr	r0, [sp, #0x38]
700a7898: 7840         	ldrb	r0, [r0, #0x1]
700a789a: f88d 0019    	strb.w	r0, [sp, #0x19]
700a789e: 980e         	ldr	r0, [sp, #0x38]
700a78a0: 7880         	ldrb	r0, [r0, #0x2]
700a78a2: f88d 001a    	strb.w	r0, [sp, #0x1a]
700a78a6: 980e         	ldr	r0, [sp, #0x38]
700a78a8: 78c0         	ldrb	r0, [r0, #0x3]
700a78aa: f88d 001b    	strb.w	r0, [sp, #0x1b]
700a78ae: 980e         	ldr	r0, [sp, #0x38]
700a78b0: 7900         	ldrb	r0, [r0, #0x4]
700a78b2: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a78b6: 980e         	ldr	r0, [sp, #0x38]
700a78b8: 88c0         	ldrh	r0, [r0, #0x6]
700a78ba: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a78be: 980e         	ldr	r0, [sp, #0x38]
700a78c0: 7a00         	ldrb	r0, [r0, #0x8]
700a78c2: f88d 0023    	strb.w	r0, [sp, #0x23]
700a78c6: 980e         	ldr	r0, [sp, #0x38]
700a78c8: 7a40         	ldrb	r0, [r0, #0x9]
700a78ca: f88d 0024    	strb.w	r0, [sp, #0x24]
700a78ce: 980e         	ldr	r0, [sp, #0x38]
700a78d0: 7a80         	ldrb	r0, [r0, #0xa]
700a78d2: f88d 0025    	strb.w	r0, [sp, #0x25]
700a78d6: 980e         	ldr	r0, [sp, #0x38]
700a78d8: 89c0         	ldrh	r0, [r0, #0xe]
700a78da: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a78de: 980e         	ldr	r0, [sp, #0x38]
700a78e0: 7c00         	ldrb	r0, [r0, #0x10]
700a78e2: f88d 0029    	strb.w	r0, [sp, #0x29]
700a78e6: 980e         	ldr	r0, [sp, #0x38]
700a78e8: 7ac0         	ldrb	r0, [r0, #0xb]
700a78ea: f88d 0028    	strb.w	r0, [sp, #0x28]
700a78ee: 980e         	ldr	r0, [sp, #0x38]
700a78f0: 7b00         	ldrb	r0, [r0, #0xc]
700a78f2: f88d 0020    	strb.w	r0, [sp, #0x20]
700a78f6: 980c         	ldr	r0, [sp, #0x30]
700a78f8: 6800         	ldr	r0, [r0]
700a78fa: 2801         	cmp	r0, #0x1
700a78fc: d11d         	bne	0x700a793a <Udma_chConfigTx+0x13a> @ imm = #0x3a
700a78fe: e7ff         	b	0x700a7900 <Udma_chConfigTx+0x100> @ imm = #-0x2
700a7900: 980b         	ldr	r0, [sp, #0x2c]
700a7902: 7800         	ldrb	r0, [r0]
700a7904: 0740         	lsls	r0, r0, #0x1d
700a7906: 2800         	cmp	r0, #0x0
700a7908: d508         	bpl	0x700a791c <Udma_chConfigTx+0x11c> @ imm = #0x10
700a790a: e7ff         	b	0x700a790c <Udma_chConfigTx+0x10c> @ imm = #-0x2
700a790c: 9804         	ldr	r0, [sp, #0x10]
700a790e: f440 3080    	orr	r0, r0, #0x10000
700a7912: 9004         	str	r0, [sp, #0x10]
700a7914: 2001         	movs	r0, #0x1
700a7916: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a791a: e00d         	b	0x700a7938 <Udma_chConfigTx+0x138> @ imm = #0x1a
700a791c: 980b         	ldr	r0, [sp, #0x2c]
700a791e: 7800         	ldrb	r0, [r0]
700a7920: 07c0         	lsls	r0, r0, #0x1f
700a7922: b140         	cbz	r0, 0x700a7936 <Udma_chConfigTx+0x136> @ imm = #0x10
700a7924: e7ff         	b	0x700a7926 <Udma_chConfigTx+0x126> @ imm = #-0x2
700a7926: 9804         	ldr	r0, [sp, #0x10]
700a7928: f440 3080    	orr	r0, r0, #0x10000
700a792c: 9004         	str	r0, [sp, #0x10]
700a792e: 2000         	movs	r0, #0x0
700a7930: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7934: e7ff         	b	0x700a7936 <Udma_chConfigTx+0x136> @ imm = #-0x2
700a7936: e7ff         	b	0x700a7938 <Udma_chConfigTx+0x138> @ imm = #-0x2
700a7938: e7ff         	b	0x700a793a <Udma_chConfigTx+0x13a> @ imm = #-0x2
700a793a: 980b         	ldr	r0, [sp, #0x2c]
700a793c: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a7940: b158         	cbz	r0, 0x700a795a <Udma_chConfigTx+0x15a> @ imm = #0x16
700a7942: e7ff         	b	0x700a7944 <Udma_chConfigTx+0x144> @ imm = #-0x2
700a7944: 980b         	ldr	r0, [sp, #0x2c]
700a7946: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a794a: 8880         	ldrh	r0, [r0, #0x4]
700a794c: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7950: 980e         	ldr	r0, [sp, #0x38]
700a7952: 7c40         	ldrb	r0, [r0, #0x11]
700a7954: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7958: e007         	b	0x700a796a <Udma_chConfigTx+0x16a> @ imm = #0xe
700a795a: f64f 70ff    	movw	r0, #0xffff
700a795e: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a7962: 2001         	movs	r0, #0x1
700a7964: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a7968: e7ff         	b	0x700a796a <Udma_chConfigTx+0x16a> @ imm = #-0x2
700a796a: a802         	add	r0, sp, #0x8
700a796c: 4669         	mov	r1, sp
700a796e: f04f 32ff    	mov.w	r2, #0xffffffff
700a7972: f00b fa5d    	bl	0x700b2e30 <Sciclient_rmUdmapTxChCfg> @ imm = #0xb4ba
700a7976: 900d         	str	r0, [sp, #0x34]
700a7978: 980d         	ldr	r0, [sp, #0x34]
700a797a: b108         	cbz	r0, 0x700a7980 <Udma_chConfigTx+0x180> @ imm = #0x2
700a797c: e7ff         	b	0x700a797e <Udma_chConfigTx+0x17e> @ imm = #-0x2
700a797e: e7ff         	b	0x700a7980 <Udma_chConfigTx+0x180> @ imm = #-0x2
700a7980: 980b         	ldr	r0, [sp, #0x2c]
700a7982: f500 70f2    	add.w	r0, r0, #0x1e4
700a7986: 990e         	ldr	r1, [sp, #0x38]
700a7988: 2212         	movs	r2, #0x12
700a798a: f7fa e8f8    	blx	0x700a1b7c <__aeabi_memcpy8> @ imm = #-0x5e10
700a798e: e7ff         	b	0x700a7990 <Udma_chConfigTx+0x190> @ imm = #-0x2
700a7990: 980d         	ldr	r0, [sp, #0x34]
700a7992: b010         	add	sp, #0x40
700a7994: bd80         	pop	{r7, pc}
		...
700a799e: 0000         	movs	r0, r0

700a79a0 <Sciclient_rmIrqDeleteRoute>:
700a79a0: b580         	push	{r7, lr}
700a79a2: b090         	sub	sp, #0x40
700a79a4: 900f         	str	r0, [sp, #0x3c]
700a79a6: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a79aa: 2000         	movs	r0, #0x0
700a79ac: 900d         	str	r0, [sp, #0x34]
700a79ae: 9002         	str	r0, [sp, #0x8]
700a79b0: 9001         	str	r0, [sp, #0x4]
700a79b2: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a79b6: e7ff         	b	0x700a79b8 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x2
700a79b8: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a79bc: 9000         	str	r0, [sp]
700a79be: f00d ff7f    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0xdefe
700a79c2: 4601         	mov	r1, r0
700a79c4: 9800         	ldr	r0, [sp]
700a79c6: 4288         	cmp	r0, r1
700a79c8: f280 80ac    	bge.w	0x700a7b24 <Sciclient_rmIrqDeleteRoute+0x184> @ imm = #0x158
700a79cc: e7ff         	b	0x700a79ce <Sciclient_rmIrqDeleteRoute+0x2e> @ imm = #-0x2
700a79ce: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a79d2: f00d fbcd    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0xd79a
700a79d6: 900b         	str	r0, [sp, #0x2c]
700a79d8: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a79dc: f00c fa10    	bl	0x700b3e00 <Sciclient_rmPsGetInp> @ imm = #0xc420
700a79e0: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a79e4: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a79e8: f00c fa2a    	bl	0x700b3e40 <Sciclient_rmPsGetOutp> @ imm = #0xc454
700a79ec: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a79f0: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a79f4: 2800         	cmp	r0, #0x0
700a79f6: d156         	bne	0x700a7aa6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0xac
700a79f8: e7ff         	b	0x700a79fa <Sciclient_rmIrqDeleteRoute+0x5a> @ imm = #-0x2
700a79fa: 980b         	ldr	r0, [sp, #0x2c]
700a79fc: 8800         	ldrh	r0, [r0]
700a79fe: f00c ff2f    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0xce5e
700a7a02: 2800         	cmp	r0, #0x0
700a7a04: d04f         	beq	0x700a7aa6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x9e
700a7a06: e7ff         	b	0x700a7a08 <Sciclient_rmIrqDeleteRoute+0x68> @ imm = #-0x2
700a7a08: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a7a0c: 07c0         	lsls	r0, r0, #0x1f
700a7a0e: 2800         	cmp	r0, #0x0
700a7a10: d049         	beq	0x700a7aa6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x92
700a7a12: e7ff         	b	0x700a7a14 <Sciclient_rmIrqDeleteRoute+0x74> @ imm = #-0x2
700a7a14: 203c         	movs	r0, #0x3c
700a7a16: f2c8 0000    	movt	r0, #0x8000
700a7a1a: 9005         	str	r0, [sp, #0x14]
700a7a1c: 980f         	ldr	r0, [sp, #0x3c]
700a7a1e: 7900         	ldrb	r0, [r0, #0x4]
700a7a20: f88d 0027    	strb.w	r0, [sp, #0x27]
700a7a24: 980f         	ldr	r0, [sp, #0x3c]
700a7a26: 88c0         	ldrh	r0, [r0, #0x6]
700a7a28: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7a2c: 980f         	ldr	r0, [sp, #0x3c]
700a7a2e: 8900         	ldrh	r0, [r0, #0x8]
700a7a30: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7a34: 980f         	ldr	r0, [sp, #0x3c]
700a7a36: 8a00         	ldrh	r0, [r0, #0x10]
700a7a38: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a7a3c: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7a40: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a7a44: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a7a48: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a7a4c: 980f         	ldr	r0, [sp, #0x3c]
700a7a4e: 7d00         	ldrb	r0, [r0, #0x14]
700a7a50: f88d 0026    	strb.w	r0, [sp, #0x26]
700a7a54: a803         	add	r0, sp, #0xc
700a7a56: f04f 31ff    	mov.w	r1, #0xffffffff
700a7a5a: f00b fa71    	bl	0x700b2f40 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb4e2
700a7a5e: 900d         	str	r0, [sp, #0x34]
700a7a60: 980d         	ldr	r0, [sp, #0x34]
700a7a62: b9f8         	cbnz	r0, 0x700a7aa4 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #0x3e
700a7a64: e7ff         	b	0x700a7a66 <Sciclient_rmIrqDeleteRoute+0xc6> @ imm = #-0x2
700a7a66: 980b         	ldr	r0, [sp, #0x2c]
700a7a68: 8800         	ldrh	r0, [r0]
700a7a6a: f00a ff11    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #0xae22
700a7a6e: 9002         	str	r0, [sp, #0x8]
700a7a70: 9802         	ldr	r0, [sp, #0x8]
700a7a72: b1b0         	cbz	r0, 0x700a7aa2 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #0x2c
700a7a74: e7ff         	b	0x700a7a76 <Sciclient_rmIrqDeleteRoute+0xd6> @ imm = #-0x2
700a7a76: 9802         	ldr	r0, [sp, #0x8]
700a7a78: 6901         	ldr	r1, [r0, #0x10]
700a7a7a: f8bd 2028    	ldrh.w	r2, [sp, #0x28]
700a7a7e: 5c88         	ldrb	r0, [r1, r2]
700a7a80: 3801         	subs	r0, #0x1
700a7a82: 5488         	strb	r0, [r1, r2]
700a7a84: 9a02         	ldr	r2, [sp, #0x8]
700a7a86: 8a90         	ldrh	r0, [r2, #0x14]
700a7a88: f8bd 102a    	ldrh.w	r1, [sp, #0x2a]
700a7a8c: 8912         	ldrh	r2, [r2, #0x8]
700a7a8e: 1a89         	subs	r1, r1, r2
700a7a90: 4288         	cmp	r0, r1
700a7a92: d105         	bne	0x700a7aa0 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #0xa
700a7a94: e7ff         	b	0x700a7a96 <Sciclient_rmIrqDeleteRoute+0xf6> @ imm = #-0x2
700a7a96: 9902         	ldr	r1, [sp, #0x8]
700a7a98: f64f 70ff    	movw	r0, #0xffff
700a7a9c: 8288         	strh	r0, [r1, #0x14]
700a7a9e: e7ff         	b	0x700a7aa0 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #-0x2
700a7aa0: e7ff         	b	0x700a7aa2 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #-0x2
700a7aa2: e7ff         	b	0x700a7aa4 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #-0x2
700a7aa4: e7ff         	b	0x700a7aa6 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #-0x2
700a7aa6: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7aaa: b3a0         	cbz	r0, 0x700a7b16 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #0x68
700a7aac: e7ff         	b	0x700a7aae <Sciclient_rmIrqDeleteRoute+0x10e> @ imm = #-0x2
700a7aae: 2003         	movs	r0, #0x3
700a7ab0: f2c8 0000    	movt	r0, #0x8000
700a7ab4: 9005         	str	r0, [sp, #0x14]
700a7ab6: 980f         	ldr	r0, [sp, #0x3c]
700a7ab8: 7900         	ldrb	r0, [r0, #0x4]
700a7aba: f88d 0027    	strb.w	r0, [sp, #0x27]
700a7abe: 980b         	ldr	r0, [sp, #0x2c]
700a7ac0: 8800         	ldrh	r0, [r0]
700a7ac2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7ac6: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a7aca: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7ace: 980b         	ldr	r0, [sp, #0x2c]
700a7ad0: 8800         	ldrh	r0, [r0]
700a7ad2: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7ad6: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7ada: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7ade: a803         	add	r0, sp, #0xc
700a7ae0: f04f 31ff    	mov.w	r1, #0xffffffff
700a7ae4: f00b fa2c    	bl	0x700b2f40 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb458
700a7ae8: 900d         	str	r0, [sp, #0x34]
700a7aea: 980d         	ldr	r0, [sp, #0x34]
700a7aec: b990         	cbnz	r0, 0x700a7b14 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x24
700a7aee: e7ff         	b	0x700a7af0 <Sciclient_rmIrqDeleteRoute+0x150> @ imm = #-0x2
700a7af0: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a7af4: b970         	cbnz	r0, 0x700a7b14 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x1c
700a7af6: e7ff         	b	0x700a7af8 <Sciclient_rmIrqDeleteRoute+0x158> @ imm = #-0x2
700a7af8: 980b         	ldr	r0, [sp, #0x2c]
700a7afa: 8800         	ldrh	r0, [r0]
700a7afc: f00a fa20    	bl	0x700b1f40 <Sciclient_rmIrGetInst> @ imm = #0xa440
700a7b00: 9001         	str	r0, [sp, #0x4]
700a7b02: 9801         	ldr	r0, [sp, #0x4]
700a7b04: b128         	cbz	r0, 0x700a7b12 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #0xa
700a7b06: e7ff         	b	0x700a7b08 <Sciclient_rmIrqDeleteRoute+0x168> @ imm = #-0x2
700a7b08: 9901         	ldr	r1, [sp, #0x4]
700a7b0a: f64f 70ff    	movw	r0, #0xffff
700a7b0e: 8188         	strh	r0, [r1, #0xc]
700a7b10: e7ff         	b	0x700a7b12 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #-0x2
700a7b12: e7ff         	b	0x700a7b14 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #-0x2
700a7b14: e7ff         	b	0x700a7b16 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #-0x2
700a7b16: e7ff         	b	0x700a7b18 <Sciclient_rmIrqDeleteRoute+0x178> @ imm = #-0x2
700a7b18: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a7b1c: 3001         	adds	r0, #0x1
700a7b1e: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a7b22: e749         	b	0x700a79b8 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x16e
700a7b24: 980d         	ldr	r0, [sp, #0x34]
700a7b26: b010         	add	sp, #0x40
700a7b28: bd80         	pop	{r7, pc}
700a7b2a: 0000         	movs	r0, r0
700a7b2c: 0000         	movs	r0, r0
700a7b2e: 0000         	movs	r0, r0

700a7b30 <Sciclient_rmProgramInterruptRoute>:
700a7b30: b580         	push	{r7, lr}
700a7b32: b08e         	sub	sp, #0x38
700a7b34: 900d         	str	r0, [sp, #0x34]
700a7b36: 910c         	str	r1, [sp, #0x30]
700a7b38: 920b         	str	r2, [sp, #0x2c]
700a7b3a: 2000         	movs	r0, #0x0
700a7b3c: 9001         	str	r0, [sp, #0x4]
700a7b3e: 900a         	str	r0, [sp, #0x28]
700a7b40: f44f 5180    	mov.w	r1, #0x1000
700a7b44: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a7b48: 9008         	str	r0, [sp, #0x20]
700a7b4a: 9007         	str	r0, [sp, #0x1c]
700a7b4c: 9006         	str	r0, [sp, #0x18]
700a7b4e: 9005         	str	r0, [sp, #0x14]
700a7b50: 9004         	str	r0, [sp, #0x10]
700a7b52: 9003         	str	r0, [sp, #0xc]
700a7b54: 9002         	str	r0, [sp, #0x8]
700a7b56: 980d         	ldr	r0, [sp, #0x34]
700a7b58: b118         	cbz	r0, 0x700a7b62 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #0x6
700a7b5a: e7ff         	b	0x700a7b5c <Sciclient_rmProgramInterruptRoute+0x2c> @ imm = #-0x2
700a7b5c: 980c         	ldr	r0, [sp, #0x30]
700a7b5e: b920         	cbnz	r0, 0x700a7b6a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #0x8
700a7b60: e7ff         	b	0x700a7b62 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #-0x2
700a7b62: f06f 0001    	mvn	r0, #0x1
700a7b66: 900a         	str	r0, [sp, #0x28]
700a7b68: e7ff         	b	0x700a7b6a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #-0x2
700a7b6a: 980a         	ldr	r0, [sp, #0x28]
700a7b6c: b968         	cbnz	r0, 0x700a7b8a <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0x1a
700a7b6e: e7ff         	b	0x700a7b70 <Sciclient_rmProgramInterruptRoute+0x40> @ imm = #-0x2
700a7b70: 980d         	ldr	r0, [sp, #0x34]
700a7b72: 6880         	ldr	r0, [r0, #0x8]
700a7b74: f04f 4100    	mov.w	r1, #0x80000000
700a7b78: f00c ff92    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0xcf24
700a7b7c: b128         	cbz	r0, 0x700a7b8a <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0xa
700a7b7e: e7ff         	b	0x700a7b80 <Sciclient_rmProgramInterruptRoute+0x50> @ imm = #-0x2
700a7b80: 980d         	ldr	r0, [sp, #0x34]
700a7b82: 7ec0         	ldrb	r0, [r0, #0x1b]
700a7b84: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7b88: e00f         	b	0x700a7baa <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #0x1e
700a7b8a: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a7b8e: f005 fd17    	bl	0x700ad5c0 <Sciclient_getCurrentContext> @ imm = #0x5a2e
700a7b92: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a7b96: f247 1040    	movw	r0, #0x7140
700a7b9a: f2c7 000b    	movt	r0, #0x700b
700a7b9e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7ba2: 6840         	ldr	r0, [r0, #0x4]
700a7ba4: f88d 0025    	strb.w	r0, [sp, #0x25]
700a7ba8: e7ff         	b	0x700a7baa <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #-0x2
700a7baa: 980a         	ldr	r0, [sp, #0x28]
700a7bac: b960         	cbnz	r0, 0x700a7bc8 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0x18
700a7bae: e7ff         	b	0x700a7bb0 <Sciclient_rmProgramInterruptRoute+0x80> @ imm = #-0x2
700a7bb0: 980d         	ldr	r0, [sp, #0x34]
700a7bb2: 6880         	ldr	r0, [r0, #0x8]
700a7bb4: 2104         	movs	r1, #0x4
700a7bb6: f00c ff73    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0xcee6
700a7bba: b128         	cbz	r0, 0x700a7bc8 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0xa
700a7bbc: e7ff         	b	0x700a7bbe <Sciclient_rmProgramInterruptRoute+0x8e> @ imm = #-0x2
700a7bbe: 980d         	ldr	r0, [sp, #0x34]
700a7bc0: 8a80         	ldrh	r0, [r0, #0x14]
700a7bc2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7bc6: e003         	b	0x700a7bd0 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #0x6
700a7bc8: 20ff         	movs	r0, #0xff
700a7bca: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a7bce: e7ff         	b	0x700a7bd0 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #-0x2
700a7bd0: 980a         	ldr	r0, [sp, #0x28]
700a7bd2: 2800         	cmp	r0, #0x0
700a7bd4: d16e         	bne	0x700a7cb4 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #0xdc
700a7bd6: e7ff         	b	0x700a7bd8 <Sciclient_rmProgramInterruptRoute+0xa8> @ imm = #-0x2
700a7bd8: 980d         	ldr	r0, [sp, #0x34]
700a7bda: 6880         	ldr	r0, [r0, #0x8]
700a7bdc: 9002         	str	r0, [sp, #0x8]
700a7bde: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a7be2: f88d 000c    	strb.w	r0, [sp, #0xc]
700a7be6: 980d         	ldr	r0, [sp, #0x34]
700a7be8: 8980         	ldrh	r0, [r0, #0xc]
700a7bea: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a7bee: 980d         	ldr	r0, [sp, #0x34]
700a7bf0: 89c0         	ldrh	r0, [r0, #0xe]
700a7bf2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a7bf6: 980d         	ldr	r0, [sp, #0x34]
700a7bf8: 8a00         	ldrh	r0, [r0, #0x10]
700a7bfa: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a7bfe: 980d         	ldr	r0, [sp, #0x34]
700a7c00: 8a40         	ldrh	r0, [r0, #0x12]
700a7c02: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a7c06: 980d         	ldr	r0, [sp, #0x34]
700a7c08: 8b00         	ldrh	r0, [r0, #0x18]
700a7c0a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a7c0e: 980d         	ldr	r0, [sp, #0x34]
700a7c10: 8ac0         	ldrh	r0, [r0, #0x16]
700a7c12: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7c16: 980d         	ldr	r0, [sp, #0x34]
700a7c18: 7e80         	ldrb	r0, [r0, #0x1a]
700a7c1a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a7c1e: 980c         	ldr	r0, [sp, #0x30]
700a7c20: 9008         	str	r0, [sp, #0x20]
700a7c22: 9802         	ldr	r0, [sp, #0x8]
700a7c24: f009 ffd4    	bl	0x700b1bd0 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0x9fa8
700a7c28: b1c8         	cbz	r0, 0x700a7c5e <Sciclient_rmProgramInterruptRoute+0x12e> @ imm = #0x32
700a7c2a: e7ff         	b	0x700a7c2c <Sciclient_rmProgramInterruptRoute+0xfc> @ imm = #-0x2
700a7c2c: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a7c30: f00c fe16    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0xcc2c
700a7c34: b128         	cbz	r0, 0x700a7c42 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #0xa
700a7c36: e7ff         	b	0x700a7c38 <Sciclient_rmProgramInterruptRoute+0x108> @ imm = #-0x2
700a7c38: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a7c3c: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a7c40: e7ff         	b	0x700a7c42 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #-0x2
700a7c42: a802         	add	r0, sp, #0x8
700a7c44: f7fd f8fc    	bl	0x700a4e40 <Sciclient_rmIrqFindRoute> @ imm = #-0x2e08
700a7c48: 900a         	str	r0, [sp, #0x28]
700a7c4a: 980a         	ldr	r0, [sp, #0x28]
700a7c4c: b930         	cbnz	r0, 0x700a7c5c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #0xc
700a7c4e: e7ff         	b	0x700a7c50 <Sciclient_rmProgramInterruptRoute+0x120> @ imm = #-0x2
700a7c50: a802         	add	r0, sp, #0x8
700a7c52: 2100         	movs	r1, #0x0
700a7c54: f000 f8fc    	bl	0x700a7e50 <Sciclient_rmIrqProgramRoute> @ imm = #0x1f8
700a7c58: 900a         	str	r0, [sp, #0x28]
700a7c5a: e7ff         	b	0x700a7c5c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #-0x2
700a7c5c: e029         	b	0x700a7cb2 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #0x52
700a7c5e: 9802         	ldr	r0, [sp, #0x8]
700a7c60: f009 ff7e    	bl	0x700b1b60 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0x9efc
700a7c64: b928         	cbnz	r0, 0x700a7c72 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #0xa
700a7c66: e7ff         	b	0x700a7c68 <Sciclient_rmProgramInterruptRoute+0x138> @ imm = #-0x2
700a7c68: 9802         	ldr	r0, [sp, #0x8]
700a7c6a: f009 ffe9    	bl	0x700b1c40 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x9fd2
700a7c6e: b128         	cbz	r0, 0x700a7c7c <Sciclient_rmProgramInterruptRoute+0x14c> @ imm = #0xa
700a7c70: e7ff         	b	0x700a7c72 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #-0x2
700a7c72: a802         	add	r0, sp, #0x8
700a7c74: f003 fb84    	bl	0x700ab380 <Sciclient_rmIrqVintAdd> @ imm = #0x3708
700a7c78: 900a         	str	r0, [sp, #0x28]
700a7c7a: e019         	b	0x700a7cb0 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #0x32
700a7c7c: 9802         	ldr	r0, [sp, #0x8]
700a7c7e: f00a f84f    	bl	0x700b1d20 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa09e
700a7c82: b128         	cbz	r0, 0x700a7c90 <Sciclient_rmProgramInterruptRoute+0x160> @ imm = #0xa
700a7c84: e7ff         	b	0x700a7c86 <Sciclient_rmProgramInterruptRoute+0x156> @ imm = #-0x2
700a7c86: a802         	add	r0, sp, #0x8
700a7c88: f00b fa7a    	bl	0x700b3180 <Sciclient_rmUnmappedVintRouteCreate> @ imm = #0xb4f4
700a7c8c: 900a         	str	r0, [sp, #0x28]
700a7c8e: e00e         	b	0x700a7cae <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #0x1c
700a7c90: 9802         	ldr	r0, [sp, #0x8]
700a7c92: f00a f80d    	bl	0x700b1cb0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa01a
700a7c96: b128         	cbz	r0, 0x700a7ca4 <Sciclient_rmProgramInterruptRoute+0x174> @ imm = #0xa
700a7c98: e7ff         	b	0x700a7c9a <Sciclient_rmProgramInterruptRoute+0x16a> @ imm = #-0x2
700a7c9a: a802         	add	r0, sp, #0x8
700a7c9c: f00c f870    	bl	0x700b3d80 <Sciclient_rmIrqProgramOesRegister> @ imm = #0xc0e0
700a7ca0: 900a         	str	r0, [sp, #0x28]
700a7ca2: e003         	b	0x700a7cac <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #0x6
700a7ca4: f06f 0001    	mvn	r0, #0x1
700a7ca8: 900a         	str	r0, [sp, #0x28]
700a7caa: e7ff         	b	0x700a7cac <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #-0x2
700a7cac: e7ff         	b	0x700a7cae <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #-0x2
700a7cae: e7ff         	b	0x700a7cb0 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #-0x2
700a7cb0: e7ff         	b	0x700a7cb2 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #-0x2
700a7cb2: e7ff         	b	0x700a7cb4 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #-0x2
700a7cb4: 980a         	ldr	r0, [sp, #0x28]
700a7cb6: b00e         	add	sp, #0x38
700a7cb8: bd80         	pop	{r7, pc}
700a7cba: 0000         	movs	r0, r0
700a7cbc: 0000         	movs	r0, r0
700a7cbe: 0000         	movs	r0, r0

700a7cc0 <PMU_init>:
700a7cc0: b580         	push	{r7, lr}
700a7cc2: b08a         	sub	sp, #0x28
700a7cc4: 9009         	str	r0, [sp, #0x24]
700a7cc6: f248 2000    	movw	r0, #0x8200
700a7cca: f2c7 0008    	movt	r0, #0x7008
700a7cce: 9003         	str	r0, [sp, #0xc]
700a7cd0: f640 510c    	movw	r1, #0xd0c
700a7cd4: f7f9 e90e    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x6de4
700a7cd8: 9a03         	ldr	r2, [sp, #0xc]
700a7cda: 2000         	movs	r0, #0x0
700a7cdc: 9004         	str	r0, [sp, #0x10]
700a7cde: 6010         	str	r0, [r2]
700a7ce0: 9909         	ldr	r1, [sp, #0x24]
700a7ce2: 6809         	ldr	r1, [r1]
700a7ce4: 6051         	str	r1, [r2, #0x4]
700a7ce6: 9909         	ldr	r1, [sp, #0x24]
700a7ce8: 6849         	ldr	r1, [r1, #0x4]
700a7cea: 2904         	cmp	r1, #0x4
700a7cec: bf38         	it	lo
700a7cee: 2001         	movlo	r0, #0x1
700a7cf0: f647 31eb    	movw	r1, #0x7beb
700a7cf4: f2c7 010b    	movt	r1, #0x700b
700a7cf8: 466a         	mov	r2, sp
700a7cfa: 6011         	str	r1, [r2]
700a7cfc: f647 7121    	movw	r1, #0x7f21
700a7d00: f2c7 010b    	movt	r1, #0x700b
700a7d04: f647 723f    	movw	r2, #0x7f3f
700a7d08: f2c7 020b    	movt	r2, #0x700b
700a7d0c: 236e         	movs	r3, #0x6e
700a7d0e: f009 f93f    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x927e
700a7d12: 9a03         	ldr	r2, [sp, #0xc]
700a7d14: 9804         	ldr	r0, [sp, #0x10]
700a7d16: 9909         	ldr	r1, [sp, #0x24]
700a7d18: 6849         	ldr	r1, [r1, #0x4]
700a7d1a: 6091         	str	r1, [r2, #0x8]
700a7d1c: 9008         	str	r0, [sp, #0x20]
700a7d1e: e7ff         	b	0x700a7d20 <PMU_init+0x60> @ imm = #-0x2
700a7d20: 9808         	ldr	r0, [sp, #0x20]
700a7d22: 283f         	cmp	r0, #0x3f
700a7d24: d833         	bhi	0x700a7d8e <PMU_init+0xce> @ imm = #0x66
700a7d26: e7ff         	b	0x700a7d28 <PMU_init+0x68> @ imm = #-0x2
700a7d28: 9808         	ldr	r0, [sp, #0x20]
700a7d2a: f248 2200    	movw	r2, #0x8200
700a7d2e: f2c7 0208    	movt	r2, #0x7008
700a7d32: 2134         	movs	r1, #0x34
700a7d34: fb00 2001    	mla	r0, r0, r1, r2
700a7d38: 300c         	adds	r0, #0xc
700a7d3a: 9006         	str	r0, [sp, #0x18]
700a7d3c: 2000         	movs	r0, #0x0
700a7d3e: 9007         	str	r0, [sp, #0x1c]
700a7d40: e7ff         	b	0x700a7d42 <PMU_init+0x82> @ imm = #-0x2
700a7d42: 9807         	ldr	r0, [sp, #0x1c]
700a7d44: 9909         	ldr	r1, [sp, #0x24]
700a7d46: 6849         	ldr	r1, [r1, #0x4]
700a7d48: 4288         	cmp	r0, r1
700a7d4a: d21b         	bhs	0x700a7d84 <PMU_init+0xc4> @ imm = #0x36
700a7d4c: e7ff         	b	0x700a7d4e <PMU_init+0x8e> @ imm = #-0x2
700a7d4e: 9809         	ldr	r0, [sp, #0x24]
700a7d50: 6880         	ldr	r0, [r0, #0x8]
700a7d52: 9a07         	ldr	r2, [sp, #0x1c]
700a7d54: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a7d58: 6840         	ldr	r0, [r0, #0x4]
700a7d5a: 9906         	ldr	r1, [sp, #0x18]
700a7d5c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7d60: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a7d64: 9809         	ldr	r0, [sp, #0x24]
700a7d66: 6880         	ldr	r0, [r0, #0x8]
700a7d68: 9a07         	ldr	r2, [sp, #0x1c]
700a7d6a: f850 0032    	ldr.w	r0, [r0, r2, lsl #3]
700a7d6e: 9906         	ldr	r1, [sp, #0x18]
700a7d70: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a7d74: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7d78: 6048         	str	r0, [r1, #0x4]
700a7d7a: e7ff         	b	0x700a7d7c <PMU_init+0xbc> @ imm = #-0x2
700a7d7c: 9807         	ldr	r0, [sp, #0x1c]
700a7d7e: 3001         	adds	r0, #0x1
700a7d80: 9007         	str	r0, [sp, #0x1c]
700a7d82: e7de         	b	0x700a7d42 <PMU_init+0x82> @ imm = #-0x44
700a7d84: e7ff         	b	0x700a7d86 <PMU_init+0xc6> @ imm = #-0x2
700a7d86: 9808         	ldr	r0, [sp, #0x20]
700a7d88: 3001         	adds	r0, #0x1
700a7d8a: 9008         	str	r0, [sp, #0x20]
700a7d8c: e7c8         	b	0x700a7d20 <PMU_init+0x60> @ imm = #-0x70
700a7d8e: f001 eaa6    	blx	0x700a92dc <CSL_armR5PmuGetNumCntrs> @ imm = #0x154c
700a7d92: 9005         	str	r0, [sp, #0x14]
700a7d94: 9805         	ldr	r0, [sp, #0x14]
700a7d96: 9909         	ldr	r1, [sp, #0x24]
700a7d98: 6849         	ldr	r1, [r1, #0x4]
700a7d9a: 1a40         	subs	r0, r0, r1
700a7d9c: fab0 f080    	clz	r0, r0
700a7da0: 0940         	lsrs	r0, r0, #0x5
700a7da2: f647 216b    	movw	r1, #0x7a6b
700a7da6: f2c7 010b    	movt	r1, #0x700b
700a7daa: 466a         	mov	r2, sp
700a7dac: 6011         	str	r1, [r2]
700a7dae: f647 7121    	movw	r1, #0x7f21
700a7db2: f2c7 010b    	movt	r1, #0x700b
700a7db6: f647 723f    	movw	r2, #0x7f3f
700a7dba: f2c7 020b    	movt	r2, #0x700b
700a7dbe: 237d         	movs	r3, #0x7d
700a7dc0: f009 f8e6    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x91cc
700a7dc4: 2100         	movs	r1, #0x0
700a7dc6: 9102         	str	r1, [sp, #0x8]
700a7dc8: 2201         	movs	r2, #0x1
700a7dca: 4608         	mov	r0, r1
700a7dcc: f001 ea58    	blx	0x700a9280 <CSL_armR5PmuCfg> @ imm = #0x14b0
700a7dd0: 9802         	ldr	r0, [sp, #0x8]
700a7dd2: 9008         	str	r0, [sp, #0x20]
700a7dd4: e7ff         	b	0x700a7dd6 <PMU_init+0x116> @ imm = #-0x2
700a7dd6: 9808         	ldr	r0, [sp, #0x20]
700a7dd8: 9909         	ldr	r1, [sp, #0x24]
700a7dda: 6849         	ldr	r1, [r1, #0x4]
700a7ddc: 4288         	cmp	r0, r1
700a7dde: d20c         	bhs	0x700a7dfa <PMU_init+0x13a> @ imm = #0x18
700a7de0: e7ff         	b	0x700a7de2 <PMU_init+0x122> @ imm = #-0x2
700a7de2: 9808         	ldr	r0, [sp, #0x20]
700a7de4: 9909         	ldr	r1, [sp, #0x24]
700a7de6: 6889         	ldr	r1, [r1, #0x8]
700a7de8: f811 1030    	ldrb.w	r1, [r1, r0, lsl #3]
700a7dec: f001 ea7e    	blx	0x700a92ec <CSL_armR5PmuCfgCntr> @ imm = #0x14fc
700a7df0: e7ff         	b	0x700a7df2 <PMU_init+0x132> @ imm = #-0x2
700a7df2: 9808         	ldr	r0, [sp, #0x20]
700a7df4: 3001         	adds	r0, #0x1
700a7df6: 9008         	str	r0, [sp, #0x20]
700a7df8: e7ed         	b	0x700a7dd6 <PMU_init+0x116> @ imm = #-0x26
700a7dfa: 2000         	movs	r0, #0x0
700a7dfc: 9008         	str	r0, [sp, #0x20]
700a7dfe: e7ff         	b	0x700a7e00 <PMU_init+0x140> @ imm = #-0x2
700a7e00: 9808         	ldr	r0, [sp, #0x20]
700a7e02: 9909         	ldr	r1, [sp, #0x24]
700a7e04: 6849         	ldr	r1, [r1, #0x4]
700a7e06: 4288         	cmp	r0, r1
700a7e08: d209         	bhs	0x700a7e1e <PMU_init+0x15e> @ imm = #0x12
700a7e0a: e7ff         	b	0x700a7e0c <PMU_init+0x14c> @ imm = #-0x2
700a7e0c: 9808         	ldr	r0, [sp, #0x20]
700a7e0e: 2100         	movs	r1, #0x0
700a7e10: f001 ea78    	blx	0x700a9304 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x14f0
700a7e14: e7ff         	b	0x700a7e16 <PMU_init+0x156> @ imm = #-0x2
700a7e16: 9808         	ldr	r0, [sp, #0x20]
700a7e18: 3001         	adds	r0, #0x1
700a7e1a: 9008         	str	r0, [sp, #0x20]
700a7e1c: e7f0         	b	0x700a7e00 <PMU_init+0x140> @ imm = #-0x20
700a7e1e: 9809         	ldr	r0, [sp, #0x24]
700a7e20: 6800         	ldr	r0, [r0]
700a7e22: 2801         	cmp	r0, #0x1
700a7e24: d105         	bne	0x700a7e32 <PMU_init+0x172> @ imm = #0xa
700a7e26: e7ff         	b	0x700a7e28 <PMU_init+0x168> @ imm = #-0x2
700a7e28: 201f         	movs	r0, #0x1f
700a7e2a: 2100         	movs	r1, #0x0
700a7e2c: f001 ea6a    	blx	0x700a9304 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x14d4
700a7e30: e7ff         	b	0x700a7e32 <PMU_init+0x172> @ imm = #-0x2
700a7e32: f001 eac0    	blx	0x700a93b4 <CSL_armR5PmuResetCntrs> @ imm = #0x1580
700a7e36: f001 eab6    	blx	0x700a93a4 <CSL_armR5PmuResetCycleCnt> @ imm = #0x156c
700a7e3a: 9809         	ldr	r0, [sp, #0x24]
700a7e3c: 6840         	ldr	r0, [r0, #0x4]
700a7e3e: f00c fa5f    	bl	0x700b4300 <PMU_enableAllCounters> @ imm = #0xc4be
700a7e42: 2000         	movs	r0, #0x0
700a7e44: b00a         	add	sp, #0x28
700a7e46: bd80         	pop	{r7, pc}
		...

700a7e50 <Sciclient_rmIrqProgramRoute>:
700a7e50: b580         	push	{r7, lr}
700a7e52: b092         	sub	sp, #0x48
700a7e54: 9011         	str	r0, [sp, #0x44]
700a7e56: f88d 1043    	strb.w	r1, [sp, #0x43]
700a7e5a: 2000         	movs	r0, #0x0
700a7e5c: 900f         	str	r0, [sp, #0x3c]
700a7e5e: 9003         	str	r0, [sp, #0xc]
700a7e60: 9002         	str	r0, [sp, #0x8]
700a7e62: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a7e66: e7ff         	b	0x700a7e68 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x2
700a7e68: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7e6c: 9001         	str	r0, [sp, #0x4]
700a7e6e: f00d fd27    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0xda4e
700a7e72: 4601         	mov	r1, r0
700a7e74: 9801         	ldr	r0, [sp, #0x4]
700a7e76: 4288         	cmp	r0, r1
700a7e78: f280 80aa    	bge.w	0x700a7fd0 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0x154
700a7e7c: e7ff         	b	0x700a7e7e <Sciclient_rmIrqProgramRoute+0x2e> @ imm = #-0x2
700a7e7e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7e82: f00d f975    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0xd2ea
700a7e86: 900d         	str	r0, [sp, #0x34]
700a7e88: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7e8c: f00b ffb8    	bl	0x700b3e00 <Sciclient_rmPsGetInp> @ imm = #0xbf70
700a7e90: 900c         	str	r0, [sp, #0x30]
700a7e92: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7e96: f00b ffd3    	bl	0x700b3e40 <Sciclient_rmPsGetOutp> @ imm = #0xbfa6
700a7e9a: 900b         	str	r0, [sp, #0x2c]
700a7e9c: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7ea0: 2800         	cmp	r0, #0x0
700a7ea2: d154         	bne	0x700a7f4e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0xa8
700a7ea4: e7ff         	b	0x700a7ea6 <Sciclient_rmIrqProgramRoute+0x56> @ imm = #-0x2
700a7ea6: 980d         	ldr	r0, [sp, #0x34]
700a7ea8: 8800         	ldrh	r0, [r0]
700a7eaa: f00c fcd9    	bl	0x700b4860 <Sciclient_rmIaIsIa> @ imm = #0xc9b2
700a7eae: 2800         	cmp	r0, #0x0
700a7eb0: d04d         	beq	0x700a7f4e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x9a
700a7eb2: e7ff         	b	0x700a7eb4 <Sciclient_rmIrqProgramRoute+0x64> @ imm = #-0x2
700a7eb4: f89d 0043    	ldrb.w	r0, [sp, #0x43]
700a7eb8: 07c0         	lsls	r0, r0, #0x1f
700a7eba: 2800         	cmp	r0, #0x0
700a7ebc: d047         	beq	0x700a7f4e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x8e
700a7ebe: e7ff         	b	0x700a7ec0 <Sciclient_rmIrqProgramRoute+0x70> @ imm = #-0x2
700a7ec0: 203c         	movs	r0, #0x3c
700a7ec2: f2c8 0000    	movt	r0, #0x8000
700a7ec6: 9006         	str	r0, [sp, #0x18]
700a7ec8: 9811         	ldr	r0, [sp, #0x44]
700a7eca: 7900         	ldrb	r0, [r0, #0x4]
700a7ecc: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7ed0: 9811         	ldr	r0, [sp, #0x44]
700a7ed2: 88c0         	ldrh	r0, [r0, #0x6]
700a7ed4: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7ed8: 9811         	ldr	r0, [sp, #0x44]
700a7eda: 8900         	ldrh	r0, [r0, #0x8]
700a7edc: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7ee0: 9811         	ldr	r0, [sp, #0x44]
700a7ee2: 8a00         	ldrh	r0, [r0, #0x10]
700a7ee4: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a7ee8: 980b         	ldr	r0, [sp, #0x2c]
700a7eea: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a7eee: 980c         	ldr	r0, [sp, #0x30]
700a7ef0: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a7ef4: 9811         	ldr	r0, [sp, #0x44]
700a7ef6: 7d00         	ldrb	r0, [r0, #0x14]
700a7ef8: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a7efc: 9811         	ldr	r0, [sp, #0x44]
700a7efe: 6981         	ldr	r1, [r0, #0x18]
700a7f00: a804         	add	r0, sp, #0x10
700a7f02: f04f 32ff    	mov.w	r2, #0xffffffff
700a7f06: f00a fe73    	bl	0x700b2bf0 <Sciclient_rmIrqSetRaw> @ imm = #0xace6
700a7f0a: 900f         	str	r0, [sp, #0x3c]
700a7f0c: 980f         	ldr	r0, [sp, #0x3c]
700a7f0e: b9e8         	cbnz	r0, 0x700a7f4c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #0x3a
700a7f10: e7ff         	b	0x700a7f12 <Sciclient_rmIrqProgramRoute+0xc2> @ imm = #-0x2
700a7f12: 980d         	ldr	r0, [sp, #0x34]
700a7f14: 8800         	ldrh	r0, [r0]
700a7f16: f00a fcbb    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #0xa976
700a7f1a: 9003         	str	r0, [sp, #0xc]
700a7f1c: 9803         	ldr	r0, [sp, #0xc]
700a7f1e: b1a0         	cbz	r0, 0x700a7f4a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #0x28
700a7f20: e7ff         	b	0x700a7f22 <Sciclient_rmIrqProgramRoute+0xd2> @ imm = #-0x2
700a7f22: 9803         	ldr	r0, [sp, #0xc]
700a7f24: 6901         	ldr	r1, [r0, #0x10]
700a7f26: 9a0b         	ldr	r2, [sp, #0x2c]
700a7f28: 5c88         	ldrb	r0, [r1, r2]
700a7f2a: 3001         	adds	r0, #0x1
700a7f2c: 5488         	strb	r0, [r1, r2]
700a7f2e: 980b         	ldr	r0, [sp, #0x2c]
700a7f30: b950         	cbnz	r0, 0x700a7f48 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0x14
700a7f32: e7ff         	b	0x700a7f34 <Sciclient_rmIrqProgramRoute+0xe4> @ imm = #-0x2
700a7f34: 9811         	ldr	r0, [sp, #0x44]
700a7f36: 7d00         	ldrb	r0, [r0, #0x14]
700a7f38: b930         	cbnz	r0, 0x700a7f48 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0xc
700a7f3a: e7ff         	b	0x700a7f3c <Sciclient_rmIrqProgramRoute+0xec> @ imm = #-0x2
700a7f3c: 980c         	ldr	r0, [sp, #0x30]
700a7f3e: 9903         	ldr	r1, [sp, #0xc]
700a7f40: 890a         	ldrh	r2, [r1, #0x8]
700a7f42: 1a80         	subs	r0, r0, r2
700a7f44: 8288         	strh	r0, [r1, #0x14]
700a7f46: e7ff         	b	0x700a7f48 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #-0x2
700a7f48: e7ff         	b	0x700a7f4a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #-0x2
700a7f4a: e7ff         	b	0x700a7f4c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #-0x2
700a7f4c: e7ff         	b	0x700a7f4e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #-0x2
700a7f4e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7f52: b390         	cbz	r0, 0x700a7fba <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #0x64
700a7f54: e7ff         	b	0x700a7f56 <Sciclient_rmIrqProgramRoute+0x106> @ imm = #-0x2
700a7f56: 2003         	movs	r0, #0x3
700a7f58: f2c8 0000    	movt	r0, #0x8000
700a7f5c: 9006         	str	r0, [sp, #0x18]
700a7f5e: 9811         	ldr	r0, [sp, #0x44]
700a7f60: 7900         	ldrb	r0, [r0, #0x4]
700a7f62: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a7f66: 980d         	ldr	r0, [sp, #0x34]
700a7f68: 8800         	ldrh	r0, [r0]
700a7f6a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a7f6e: 980c         	ldr	r0, [sp, #0x30]
700a7f70: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a7f74: 980d         	ldr	r0, [sp, #0x34]
700a7f76: 8800         	ldrh	r0, [r0]
700a7f78: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a7f7c: 980b         	ldr	r0, [sp, #0x2c]
700a7f7e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a7f82: 9811         	ldr	r0, [sp, #0x44]
700a7f84: 6981         	ldr	r1, [r0, #0x18]
700a7f86: a804         	add	r0, sp, #0x10
700a7f88: f04f 32ff    	mov.w	r2, #0xffffffff
700a7f8c: f00a fe30    	bl	0x700b2bf0 <Sciclient_rmIrqSetRaw> @ imm = #0xac60
700a7f90: 900f         	str	r0, [sp, #0x3c]
700a7f92: 980f         	ldr	r0, [sp, #0x3c]
700a7f94: b980         	cbnz	r0, 0x700a7fb8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x20
700a7f96: e7ff         	b	0x700a7f98 <Sciclient_rmIrqProgramRoute+0x148> @ imm = #-0x2
700a7f98: 980b         	ldr	r0, [sp, #0x2c]
700a7f9a: b968         	cbnz	r0, 0x700a7fb8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x1a
700a7f9c: e7ff         	b	0x700a7f9e <Sciclient_rmIrqProgramRoute+0x14e> @ imm = #-0x2
700a7f9e: 980d         	ldr	r0, [sp, #0x34]
700a7fa0: 8800         	ldrh	r0, [r0]
700a7fa2: f009 ffcd    	bl	0x700b1f40 <Sciclient_rmIrGetInst> @ imm = #0x9f9a
700a7fa6: 9002         	str	r0, [sp, #0x8]
700a7fa8: 9802         	ldr	r0, [sp, #0x8]
700a7faa: b120         	cbz	r0, 0x700a7fb6 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #0x8
700a7fac: e7ff         	b	0x700a7fae <Sciclient_rmIrqProgramRoute+0x15e> @ imm = #-0x2
700a7fae: 980b         	ldr	r0, [sp, #0x2c]
700a7fb0: 9902         	ldr	r1, [sp, #0x8]
700a7fb2: 8188         	strh	r0, [r1, #0xc]
700a7fb4: e7ff         	b	0x700a7fb6 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #-0x2
700a7fb6: e7ff         	b	0x700a7fb8 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #-0x2
700a7fb8: e7ff         	b	0x700a7fba <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #-0x2
700a7fba: 980f         	ldr	r0, [sp, #0x3c]
700a7fbc: b108         	cbz	r0, 0x700a7fc2 <Sciclient_rmIrqProgramRoute+0x172> @ imm = #0x2
700a7fbe: e7ff         	b	0x700a7fc0 <Sciclient_rmIrqProgramRoute+0x170> @ imm = #-0x2
700a7fc0: e006         	b	0x700a7fd0 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0xc
700a7fc2: e7ff         	b	0x700a7fc4 <Sciclient_rmIrqProgramRoute+0x174> @ imm = #-0x2
700a7fc4: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a7fc8: 3001         	adds	r0, #0x1
700a7fca: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a7fce: e74b         	b	0x700a7e68 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x16a
700a7fd0: 980f         	ldr	r0, [sp, #0x3c]
700a7fd2: b012         	add	sp, #0x48
700a7fd4: bd80         	pop	{r7, pc}
		...
700a7fde: 0000         	movs	r0, r0

700a7fe0 <_tx_thread_system_ni_resume>:
700a7fe0: b580         	push	{r7, lr}
700a7fe2: b088         	sub	sp, #0x20
700a7fe4: 9007         	str	r0, [sp, #0x1c]
700a7fe6: 9807         	ldr	r0, [sp, #0x1c]
700a7fe8: 6e80         	ldr	r0, [r0, #0x68]
700a7fea: b128         	cbz	r0, 0x700a7ff8 <_tx_thread_system_ni_resume+0x18> @ imm = #0xa
700a7fec: e7ff         	b	0x700a7fee <_tx_thread_system_ni_resume+0xe> @ imm = #-0x2
700a7fee: 9807         	ldr	r0, [sp, #0x1c]
700a7ff0: 3050         	adds	r0, #0x50
700a7ff2: f009 fc2d    	bl	0x700b1850 <_tx_timer_system_deactivate> @ imm = #0x985a
700a7ff6: e7ff         	b	0x700a7ff8 <_tx_thread_system_ni_resume+0x18> @ imm = #-0x2
700a7ff8: 9807         	ldr	r0, [sp, #0x1c]
700a7ffa: 6b40         	ldr	r0, [r0, #0x34]
700a7ffc: 2800         	cmp	r0, #0x0
700a7ffe: f000 808c    	beq.w	0x700a811a <_tx_thread_system_ni_resume+0x13a> @ imm = #0x118
700a8002: e7ff         	b	0x700a8004 <_tx_thread_system_ni_resume+0x24> @ imm = #-0x2
700a8004: 9807         	ldr	r0, [sp, #0x1c]
700a8006: 6b80         	ldr	r0, [r0, #0x38]
700a8008: 2800         	cmp	r0, #0x0
700a800a: d17e         	bne	0x700a810a <_tx_thread_system_ni_resume+0x12a> @ imm = #0xfc
700a800c: e7ff         	b	0x700a800e <_tx_thread_system_ni_resume+0x2e> @ imm = #-0x2
700a800e: 9907         	ldr	r1, [sp, #0x1c]
700a8010: 2000         	movs	r0, #0x0
700a8012: 6348         	str	r0, [r1, #0x34]
700a8014: 9807         	ldr	r0, [sp, #0x1c]
700a8016: 6b00         	ldr	r0, [r0, #0x30]
700a8018: 9006         	str	r0, [sp, #0x18]
700a801a: 9906         	ldr	r1, [sp, #0x18]
700a801c: f24a 70b4    	movw	r0, #0xa7b4
700a8020: f2c7 0008    	movt	r0, #0x7008
700a8024: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a8028: 9004         	str	r0, [sp, #0x10]
700a802a: 9804         	ldr	r0, [sp, #0x10]
700a802c: 2800         	cmp	r0, #0x0
700a802e: d15b         	bne	0x700a80e8 <_tx_thread_system_ni_resume+0x108> @ imm = #0xb6
700a8030: e7ff         	b	0x700a8032 <_tx_thread_system_ni_resume+0x52> @ imm = #-0x2
700a8032: 9807         	ldr	r0, [sp, #0x1c]
700a8034: 9a06         	ldr	r2, [sp, #0x18]
700a8036: f24a 71b4    	movw	r1, #0xa7b4
700a803a: f2c7 0108    	movt	r1, #0x7008
700a803e: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a8042: 9807         	ldr	r0, [sp, #0x1c]
700a8044: 6200         	str	r0, [r0, #0x20]
700a8046: 9807         	ldr	r0, [sp, #0x1c]
700a8048: 6240         	str	r0, [r0, #0x24]
700a804a: 9906         	ldr	r1, [sp, #0x18]
700a804c: 2001         	movs	r0, #0x1
700a804e: 4088         	lsls	r0, r1
700a8050: 9005         	str	r0, [sp, #0x14]
700a8052: f64a 2160    	movw	r1, #0xaa60
700a8056: f2c7 0108    	movt	r1, #0x7008
700a805a: 6808         	ldr	r0, [r1]
700a805c: 9a05         	ldr	r2, [sp, #0x14]
700a805e: 4310         	orrs	r0, r2
700a8060: 6008         	str	r0, [r1]
700a8062: 9806         	ldr	r0, [sp, #0x18]
700a8064: f64a 2154    	movw	r1, #0xaa54
700a8068: f2c7 0108    	movt	r1, #0x7008
700a806c: 6809         	ldr	r1, [r1]
700a806e: 4288         	cmp	r0, r1
700a8070: d239         	bhs	0x700a80e6 <_tx_thread_system_ni_resume+0x106> @ imm = #0x72
700a8072: e7ff         	b	0x700a8074 <_tx_thread_system_ni_resume+0x94> @ imm = #-0x2
700a8074: 9806         	ldr	r0, [sp, #0x18]
700a8076: f64a 2154    	movw	r1, #0xaa54
700a807a: f2c7 0108    	movt	r1, #0x7008
700a807e: 6008         	str	r0, [r1]
700a8080: f64a 2050    	movw	r0, #0xaa50
700a8084: f2c7 0008    	movt	r0, #0x7008
700a8088: 6800         	ldr	r0, [r0]
700a808a: 9002         	str	r0, [sp, #0x8]
700a808c: 9802         	ldr	r0, [sp, #0x8]
700a808e: b938         	cbnz	r0, 0x700a80a0 <_tx_thread_system_ni_resume+0xc0> @ imm = #0xe
700a8090: e7ff         	b	0x700a8092 <_tx_thread_system_ni_resume+0xb2> @ imm = #-0x2
700a8092: 9807         	ldr	r0, [sp, #0x1c]
700a8094: f64a 2150    	movw	r1, #0xaa50
700a8098: f2c7 0108    	movt	r1, #0x7008
700a809c: 6008         	str	r0, [r1]
700a809e: e021         	b	0x700a80e4 <_tx_thread_system_ni_resume+0x104> @ imm = #0x42
700a80a0: 9806         	ldr	r0, [sp, #0x18]
700a80a2: 9902         	ldr	r1, [sp, #0x8]
700a80a4: 6c09         	ldr	r1, [r1, #0x40]
700a80a6: 4288         	cmp	r0, r1
700a80a8: d21b         	bhs	0x700a80e2 <_tx_thread_system_ni_resume+0x102> @ imm = #0x36
700a80aa: e7ff         	b	0x700a80ac <_tx_thread_system_ni_resume+0xcc> @ imm = #-0x2
700a80ac: 9807         	ldr	r0, [sp, #0x1c]
700a80ae: f64a 2150    	movw	r1, #0xaa50
700a80b2: f2c7 0108    	movt	r1, #0x7008
700a80b6: 6008         	str	r0, [r1]
700a80b8: f64a 205c    	movw	r0, #0xaa5c
700a80bc: f2c7 0008    	movt	r0, #0x7008
700a80c0: 6800         	ldr	r0, [r0]
700a80c2: 9000         	str	r0, [sp]
700a80c4: 9800         	ldr	r0, [sp]
700a80c6: f248 7168    	movw	r1, #0x8768
700a80ca: f2c7 010b    	movt	r1, #0x700b
700a80ce: 6809         	ldr	r1, [r1]
700a80d0: 4308         	orrs	r0, r1
700a80d2: 9000         	str	r0, [sp]
700a80d4: 9800         	ldr	r0, [sp]
700a80d6: b918         	cbnz	r0, 0x700a80e0 <_tx_thread_system_ni_resume+0x100> @ imm = #0x6
700a80d8: e7ff         	b	0x700a80da <_tx_thread_system_ni_resume+0xfa> @ imm = #-0x2
700a80da: f00a ef02    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xae04
700a80de: e7ff         	b	0x700a80e0 <_tx_thread_system_ni_resume+0x100> @ imm = #-0x2
700a80e0: e03f         	b	0x700a8162 <_tx_thread_system_ni_resume+0x182> @ imm = #0x7e
700a80e2: e7ff         	b	0x700a80e4 <_tx_thread_system_ni_resume+0x104> @ imm = #-0x2
700a80e4: e7ff         	b	0x700a80e6 <_tx_thread_system_ni_resume+0x106> @ imm = #-0x2
700a80e6: e00f         	b	0x700a8108 <_tx_thread_system_ni_resume+0x128> @ imm = #0x1e
700a80e8: 9804         	ldr	r0, [sp, #0x10]
700a80ea: 6a40         	ldr	r0, [r0, #0x24]
700a80ec: 9003         	str	r0, [sp, #0xc]
700a80ee: 9807         	ldr	r0, [sp, #0x1c]
700a80f0: 9903         	ldr	r1, [sp, #0xc]
700a80f2: 6208         	str	r0, [r1, #0x20]
700a80f4: 9807         	ldr	r0, [sp, #0x1c]
700a80f6: 9904         	ldr	r1, [sp, #0x10]
700a80f8: 6248         	str	r0, [r1, #0x24]
700a80fa: 9803         	ldr	r0, [sp, #0xc]
700a80fc: 9907         	ldr	r1, [sp, #0x1c]
700a80fe: 6248         	str	r0, [r1, #0x24]
700a8100: 9804         	ldr	r0, [sp, #0x10]
700a8102: 9907         	ldr	r1, [sp, #0x1c]
700a8104: 6208         	str	r0, [r1, #0x20]
700a8106: e7ff         	b	0x700a8108 <_tx_thread_system_ni_resume+0x128> @ imm = #-0x2
700a8108: e006         	b	0x700a8118 <_tx_thread_system_ni_resume+0x138> @ imm = #0xc
700a810a: 9907         	ldr	r1, [sp, #0x1c]
700a810c: 2000         	movs	r0, #0x0
700a810e: 6388         	str	r0, [r1, #0x38]
700a8110: 9907         	ldr	r1, [sp, #0x1c]
700a8112: 2003         	movs	r0, #0x3
700a8114: 6348         	str	r0, [r1, #0x34]
700a8116: e7ff         	b	0x700a8118 <_tx_thread_system_ni_resume+0x138> @ imm = #-0x2
700a8118: e7ff         	b	0x700a811a <_tx_thread_system_ni_resume+0x13a> @ imm = #-0x2
700a811a: f64a 204c    	movw	r0, #0xaa4c
700a811e: f2c7 0008    	movt	r0, #0x7008
700a8122: 6800         	ldr	r0, [r0]
700a8124: 9001         	str	r0, [sp, #0x4]
700a8126: 9801         	ldr	r0, [sp, #0x4]
700a8128: f64a 2150    	movw	r1, #0xaa50
700a812c: f2c7 0108    	movt	r1, #0x7008
700a8130: 6809         	ldr	r1, [r1]
700a8132: 4288         	cmp	r0, r1
700a8134: d015         	beq	0x700a8162 <_tx_thread_system_ni_resume+0x182> @ imm = #0x2a
700a8136: e7ff         	b	0x700a8138 <_tx_thread_system_ni_resume+0x158> @ imm = #-0x2
700a8138: f64a 205c    	movw	r0, #0xaa5c
700a813c: f2c7 0008    	movt	r0, #0x7008
700a8140: 6800         	ldr	r0, [r0]
700a8142: 9000         	str	r0, [sp]
700a8144: 9800         	ldr	r0, [sp]
700a8146: f248 7168    	movw	r1, #0x8768
700a814a: f2c7 010b    	movt	r1, #0x700b
700a814e: 6809         	ldr	r1, [r1]
700a8150: 4308         	orrs	r0, r1
700a8152: 9000         	str	r0, [sp]
700a8154: 9800         	ldr	r0, [sp]
700a8156: b918         	cbnz	r0, 0x700a8160 <_tx_thread_system_ni_resume+0x180> @ imm = #0x6
700a8158: e7ff         	b	0x700a815a <_tx_thread_system_ni_resume+0x17a> @ imm = #-0x2
700a815a: f00a eec2    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0xad84
700a815e: e7ff         	b	0x700a8160 <_tx_thread_system_ni_resume+0x180> @ imm = #-0x2
700a8160: e7ff         	b	0x700a8162 <_tx_thread_system_ni_resume+0x182> @ imm = #-0x2
700a8162: b008         	add	sp, #0x20
700a8164: bd80         	pop	{r7, pc}
		...
700a816e: 0000         	movs	r0, r0

700a8170 <Udma_chEnableLocal>:
700a8170: b580         	push	{r7, lr}
700a8172: b08e         	sub	sp, #0x38
700a8174: 900d         	str	r0, [sp, #0x34]
700a8176: 980d         	ldr	r0, [sp, #0x34]
700a8178: 6e80         	ldr	r0, [r0, #0x68]
700a817a: 900b         	str	r0, [sp, #0x2c]
700a817c: 980b         	ldr	r0, [sp, #0x2c]
700a817e: 6800         	ldr	r0, [r0]
700a8180: 2801         	cmp	r0, #0x1
700a8182: d163         	bne	0x700a824c <Udma_chEnableLocal+0xdc> @ imm = #0xc6
700a8184: e7ff         	b	0x700a8186 <Udma_chEnableLocal+0x16> @ imm = #-0x2
700a8186: 2001         	movs	r0, #0x1
700a8188: 9005         	str	r0, [sp, #0x14]
700a818a: 2000         	movs	r0, #0x0
700a818c: 9006         	str	r0, [sp, #0x18]
700a818e: 9009         	str	r0, [sp, #0x24]
700a8190: 9007         	str	r0, [sp, #0x1c]
700a8192: 9008         	str	r0, [sp, #0x20]
700a8194: 980d         	ldr	r0, [sp, #0x34]
700a8196: 7800         	ldrb	r0, [r0]
700a8198: 0740         	lsls	r0, r0, #0x1d
700a819a: 2800         	cmp	r0, #0x0
700a819c: d508         	bpl	0x700a81b0 <Udma_chEnableLocal+0x40> @ imm = #0x10
700a819e: e7ff         	b	0x700a81a0 <Udma_chEnableLocal+0x30> @ imm = #-0x2
700a81a0: 980b         	ldr	r0, [sp, #0x2c]
700a81a2: 3008         	adds	r0, #0x8
700a81a4: 990d         	ldr	r1, [sp, #0x34]
700a81a6: 6ec9         	ldr	r1, [r1, #0x6c]
700a81a8: aa05         	add	r2, sp, #0x14
700a81aa: f00c fc19    	bl	0x700b49e0 <CSL_bcdmaSetTxRT> @ imm = #0xc832
700a81ae: e04c         	b	0x700a824a <Udma_chEnableLocal+0xda> @ imm = #0x98
700a81b0: 980d         	ldr	r0, [sp, #0x34]
700a81b2: 7800         	ldrb	r0, [r0]
700a81b4: 07c0         	lsls	r0, r0, #0x1f
700a81b6: b300         	cbz	r0, 0x700a81fa <Udma_chEnableLocal+0x8a> @ imm = #0x40
700a81b8: e7ff         	b	0x700a81ba <Udma_chEnableLocal+0x4a> @ imm = #-0x2
700a81ba: 980d         	ldr	r0, [sp, #0x34]
700a81bc: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a81c0: f500 7008    	add.w	r0, r0, #0x220
700a81c4: f00d fb64    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0xd6c8
700a81c8: 900c         	str	r0, [sp, #0x30]
700a81ca: 980c         	ldr	r0, [sp, #0x30]
700a81cc: f040 4000    	orr	r0, r0, #0x80000000
700a81d0: 900c         	str	r0, [sp, #0x30]
700a81d2: 980d         	ldr	r0, [sp, #0x34]
700a81d4: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a81d8: f500 7008    	add.w	r0, r0, #0x220
700a81dc: 990c         	ldr	r1, [sp, #0x30]
700a81de: f00d fad7    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0xd5ae
700a81e2: 9a0b         	ldr	r2, [sp, #0x2c]
700a81e4: f102 0008    	add.w	r0, r2, #0x8
700a81e8: 990d         	ldr	r1, [sp, #0x34]
700a81ea: 6ec9         	ldr	r1, [r1, #0x6c]
700a81ec: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a81f0: 4411         	add	r1, r2
700a81f2: aa05         	add	r2, sp, #0x14
700a81f4: f00c fbf4    	bl	0x700b49e0 <CSL_bcdmaSetTxRT> @ imm = #0xc7e8
700a81f8: e026         	b	0x700a8248 <Udma_chEnableLocal+0xd8> @ imm = #0x4c
700a81fa: 980d         	ldr	r0, [sp, #0x34]
700a81fc: 7800         	ldrb	r0, [r0]
700a81fe: 0780         	lsls	r0, r0, #0x1e
700a8200: 2800         	cmp	r0, #0x0
700a8202: d520         	bpl	0x700a8246 <Udma_chEnableLocal+0xd6> @ imm = #0x40
700a8204: e7ff         	b	0x700a8206 <Udma_chEnableLocal+0x96> @ imm = #-0x2
700a8206: 9a0b         	ldr	r2, [sp, #0x2c]
700a8208: f102 0008    	add.w	r0, r2, #0x8
700a820c: 990d         	ldr	r1, [sp, #0x34]
700a820e: 6f09         	ldr	r1, [r1, #0x70]
700a8210: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a8214: 4411         	add	r1, r2
700a8216: aa05         	add	r2, sp, #0x14
700a8218: f00c fbca    	bl	0x700b49b0 <CSL_bcdmaSetRxRT> @ imm = #0xc794
700a821c: 980d         	ldr	r0, [sp, #0x34]
700a821e: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a8222: f500 7008    	add.w	r0, r0, #0x220
700a8226: f00d fb33    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0xd666
700a822a: 900c         	str	r0, [sp, #0x30]
700a822c: 980c         	ldr	r0, [sp, #0x30]
700a822e: f040 4000    	orr	r0, r0, #0x80000000
700a8232: 900c         	str	r0, [sp, #0x30]
700a8234: 980d         	ldr	r0, [sp, #0x34]
700a8236: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a823a: f500 7008    	add.w	r0, r0, #0x220
700a823e: 990c         	ldr	r1, [sp, #0x30]
700a8240: f00d faa6    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0xd54c
700a8244: e7ff         	b	0x700a8246 <Udma_chEnableLocal+0xd6> @ imm = #-0x2
700a8246: e7ff         	b	0x700a8248 <Udma_chEnableLocal+0xd8> @ imm = #-0x2
700a8248: e7ff         	b	0x700a824a <Udma_chEnableLocal+0xda> @ imm = #-0x2
700a824a: e050         	b	0x700a82ee <Udma_chEnableLocal+0x17e> @ imm = #0xa0
700a824c: 980b         	ldr	r0, [sp, #0x2c]
700a824e: 6800         	ldr	r0, [r0]
700a8250: 2802         	cmp	r0, #0x2
700a8252: d14b         	bne	0x700a82ec <Udma_chEnableLocal+0x17c> @ imm = #0x96
700a8254: e7ff         	b	0x700a8256 <Udma_chEnableLocal+0xe6> @ imm = #-0x2
700a8256: 2001         	movs	r0, #0x1
700a8258: 9000         	str	r0, [sp]
700a825a: 2000         	movs	r0, #0x0
700a825c: 9001         	str	r0, [sp, #0x4]
700a825e: 9004         	str	r0, [sp, #0x10]
700a8260: 9002         	str	r0, [sp, #0x8]
700a8262: 9003         	str	r0, [sp, #0xc]
700a8264: 980d         	ldr	r0, [sp, #0x34]
700a8266: 7800         	ldrb	r0, [r0]
700a8268: 07c0         	lsls	r0, r0, #0x1f
700a826a: b1e0         	cbz	r0, 0x700a82a6 <Udma_chEnableLocal+0x136> @ imm = #0x38
700a826c: e7ff         	b	0x700a826e <Udma_chEnableLocal+0xfe> @ imm = #-0x2
700a826e: 980d         	ldr	r0, [sp, #0x34]
700a8270: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a8274: f500 7008    	add.w	r0, r0, #0x220
700a8278: f00d fb0a    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0xd614
700a827c: 900c         	str	r0, [sp, #0x30]
700a827e: 980c         	ldr	r0, [sp, #0x30]
700a8280: f040 4000    	orr	r0, r0, #0x80000000
700a8284: 900c         	str	r0, [sp, #0x30]
700a8286: 980d         	ldr	r0, [sp, #0x34]
700a8288: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a828c: f500 7008    	add.w	r0, r0, #0x220
700a8290: 990c         	ldr	r1, [sp, #0x30]
700a8292: f00d fa7d    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0xd4fa
700a8296: 980b         	ldr	r0, [sp, #0x2c]
700a8298: 3054         	adds	r0, #0x54
700a829a: 990d         	ldr	r1, [sp, #0x34]
700a829c: 6ec9         	ldr	r1, [r1, #0x6c]
700a829e: 466a         	mov	r2, sp
700a82a0: f00b ff0e    	bl	0x700b40c0 <CSL_pktdmaSetTxRT> @ imm = #0xbe1c
700a82a4: e7ff         	b	0x700a82a6 <Udma_chEnableLocal+0x136> @ imm = #-0x2
700a82a6: 980d         	ldr	r0, [sp, #0x34]
700a82a8: 7800         	ldrb	r0, [r0]
700a82aa: 0780         	lsls	r0, r0, #0x1e
700a82ac: 2800         	cmp	r0, #0x0
700a82ae: d51c         	bpl	0x700a82ea <Udma_chEnableLocal+0x17a> @ imm = #0x38
700a82b0: e7ff         	b	0x700a82b2 <Udma_chEnableLocal+0x142> @ imm = #-0x2
700a82b2: 980b         	ldr	r0, [sp, #0x2c]
700a82b4: 3054         	adds	r0, #0x54
700a82b6: 990d         	ldr	r1, [sp, #0x34]
700a82b8: 6f09         	ldr	r1, [r1, #0x70]
700a82ba: 466a         	mov	r2, sp
700a82bc: f00b fee0    	bl	0x700b4080 <CSL_pktdmaSetRxRT> @ imm = #0xbdc0
700a82c0: 980d         	ldr	r0, [sp, #0x34]
700a82c2: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a82c6: f500 7008    	add.w	r0, r0, #0x220
700a82ca: f00d fae1    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0xd5c2
700a82ce: 900c         	str	r0, [sp, #0x30]
700a82d0: 980c         	ldr	r0, [sp, #0x30]
700a82d2: f040 4000    	orr	r0, r0, #0x80000000
700a82d6: 900c         	str	r0, [sp, #0x30]
700a82d8: 980d         	ldr	r0, [sp, #0x34]
700a82da: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a82de: f500 7008    	add.w	r0, r0, #0x220
700a82e2: 990c         	ldr	r1, [sp, #0x30]
700a82e4: f00d fa54    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0xd4a8
700a82e8: e7ff         	b	0x700a82ea <Udma_chEnableLocal+0x17a> @ imm = #-0x2
700a82ea: e7ff         	b	0x700a82ec <Udma_chEnableLocal+0x17c> @ imm = #-0x2
700a82ec: e7ff         	b	0x700a82ee <Udma_chEnableLocal+0x17e> @ imm = #-0x2
700a82ee: b00e         	add	sp, #0x38
700a82f0: bd80         	pop	{r7, pc}
		...
700a82fe: 0000         	movs	r0, r0

700a8300 <Udma_chConfigPdma>:
700a8300: b580         	push	{r7, lr}
700a8302: b08a         	sub	sp, #0x28
700a8304: 9009         	str	r0, [sp, #0x24]
700a8306: 9108         	str	r1, [sp, #0x20]
700a8308: 2000         	movs	r0, #0x0
700a830a: 9007         	str	r0, [sp, #0x1c]
700a830c: 9006         	str	r0, [sp, #0x18]
700a830e: 9005         	str	r0, [sp, #0x14]
700a8310: 9004         	str	r0, [sp, #0x10]
700a8312: 9809         	ldr	r0, [sp, #0x24]
700a8314: 9002         	str	r0, [sp, #0x8]
700a8316: 9802         	ldr	r0, [sp, #0x8]
700a8318: b1a0         	cbz	r0, 0x700a8344 <Udma_chConfigPdma+0x44> @ imm = #0x28
700a831a: e7ff         	b	0x700a831c <Udma_chConfigPdma+0x1c> @ imm = #-0x2
700a831c: 9808         	ldr	r0, [sp, #0x20]
700a831e: b188         	cbz	r0, 0x700a8344 <Udma_chConfigPdma+0x44> @ imm = #0x22
700a8320: e7ff         	b	0x700a8322 <Udma_chConfigPdma+0x22> @ imm = #-0x2
700a8322: 9802         	ldr	r0, [sp, #0x8]
700a8324: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a8328: f64a 31cd    	movw	r1, #0xabcd
700a832c: f6ca 31dc    	movt	r1, #0xabdc
700a8330: 4288         	cmp	r0, r1
700a8332: d107         	bne	0x700a8344 <Udma_chConfigPdma+0x44> @ imm = #0xe
700a8334: e7ff         	b	0x700a8336 <Udma_chConfigPdma+0x36> @ imm = #-0x2
700a8336: 9802         	ldr	r0, [sp, #0x8]
700a8338: 6800         	ldr	r0, [r0]
700a833a: f000 0008    	and	r0, r0, #0x8
700a833e: 2808         	cmp	r0, #0x8
700a8340: d004         	beq	0x700a834c <Udma_chConfigPdma+0x4c> @ imm = #0x8
700a8342: e7ff         	b	0x700a8344 <Udma_chConfigPdma+0x44> @ imm = #-0x2
700a8344: f06f 0001    	mvn	r0, #0x1
700a8348: 9007         	str	r0, [sp, #0x1c]
700a834a: e7ff         	b	0x700a834c <Udma_chConfigPdma+0x4c> @ imm = #-0x2
700a834c: 9807         	ldr	r0, [sp, #0x1c]
700a834e: b9a8         	cbnz	r0, 0x700a837c <Udma_chConfigPdma+0x7c> @ imm = #0x2a
700a8350: e7ff         	b	0x700a8352 <Udma_chConfigPdma+0x52> @ imm = #-0x2
700a8352: 9802         	ldr	r0, [sp, #0x8]
700a8354: 6e80         	ldr	r0, [r0, #0x68]
700a8356: 9003         	str	r0, [sp, #0xc]
700a8358: 9803         	ldr	r0, [sp, #0xc]
700a835a: b150         	cbz	r0, 0x700a8372 <Udma_chConfigPdma+0x72> @ imm = #0x14
700a835c: e7ff         	b	0x700a835e <Udma_chConfigPdma+0x5e> @ imm = #-0x2
700a835e: 9803         	ldr	r0, [sp, #0xc]
700a8360: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a8364: f64a 31cd    	movw	r1, #0xabcd
700a8368: f6ca 31dc    	movt	r1, #0xabdc
700a836c: 4288         	cmp	r0, r1
700a836e: d004         	beq	0x700a837a <Udma_chConfigPdma+0x7a> @ imm = #0x8
700a8370: e7ff         	b	0x700a8372 <Udma_chConfigPdma+0x72> @ imm = #-0x2
700a8372: f04f 30ff    	mov.w	r0, #0xffffffff
700a8376: 9007         	str	r0, [sp, #0x1c]
700a8378: e7ff         	b	0x700a837a <Udma_chConfigPdma+0x7a> @ imm = #-0x2
700a837a: e7ff         	b	0x700a837c <Udma_chConfigPdma+0x7c> @ imm = #-0x2
700a837c: 9807         	ldr	r0, [sp, #0x1c]
700a837e: 2800         	cmp	r0, #0x0
700a8380: d17a         	bne	0x700a8478 <Udma_chConfigPdma+0x178> @ imm = #0xf4
700a8382: e7ff         	b	0x700a8384 <Udma_chConfigPdma+0x84> @ imm = #-0x2
700a8384: 9803         	ldr	r0, [sp, #0xc]
700a8386: 6800         	ldr	r0, [r0]
700a8388: 2801         	cmp	r0, #0x1
700a838a: d137         	bne	0x700a83fc <Udma_chConfigPdma+0xfc> @ imm = #0x6e
700a838c: e7ff         	b	0x700a838e <Udma_chConfigPdma+0x8e> @ imm = #-0x2
700a838e: 9802         	ldr	r0, [sp, #0x8]
700a8390: 7800         	ldrb	r0, [r0]
700a8392: 07c0         	lsls	r0, r0, #0x1f
700a8394: b198         	cbz	r0, 0x700a83be <Udma_chConfigPdma+0xbe> @ imm = #0x26
700a8396: e7ff         	b	0x700a8398 <Udma_chConfigPdma+0x98> @ imm = #-0x2
700a8398: 9802         	ldr	r0, [sp, #0x8]
700a839a: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a839e: f500 7008    	add.w	r0, r0, #0x220
700a83a2: 9006         	str	r0, [sp, #0x18]
700a83a4: 9802         	ldr	r0, [sp, #0x8]
700a83a6: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a83aa: f500 7001    	add.w	r0, r0, #0x204
700a83ae: 9004         	str	r0, [sp, #0x10]
700a83b0: 9802         	ldr	r0, [sp, #0x8]
700a83b2: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a83b6: f500 7000    	add.w	r0, r0, #0x200
700a83ba: 9005         	str	r0, [sp, #0x14]
700a83bc: e012         	b	0x700a83e4 <Udma_chConfigPdma+0xe4> @ imm = #0x24
700a83be: 9802         	ldr	r0, [sp, #0x8]
700a83c0: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a83c4: f500 7008    	add.w	r0, r0, #0x220
700a83c8: 9006         	str	r0, [sp, #0x18]
700a83ca: 9802         	ldr	r0, [sp, #0x8]
700a83cc: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a83d0: f500 7001    	add.w	r0, r0, #0x204
700a83d4: 9004         	str	r0, [sp, #0x10]
700a83d6: 9802         	ldr	r0, [sp, #0x8]
700a83d8: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a83dc: f500 7000    	add.w	r0, r0, #0x200
700a83e0: 9005         	str	r0, [sp, #0x14]
700a83e2: e7ff         	b	0x700a83e4 <Udma_chConfigPdma+0xe4> @ imm = #-0x2
700a83e4: 9803         	ldr	r0, [sp, #0xc]
700a83e6: 9908         	ldr	r1, [sp, #0x20]
700a83e8: 9a06         	ldr	r2, [sp, #0x18]
700a83ea: 9b04         	ldr	r3, [sp, #0x10]
700a83ec: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a83f0: 46ee         	mov	lr, sp
700a83f2: f8ce c000    	str.w	r12, [lr]
700a83f6: f00a fe33    	bl	0x700b3060 <Udma_chSetPeerReg> @ imm = #0xac66
700a83fa: e03c         	b	0x700a8476 <Udma_chConfigPdma+0x176> @ imm = #0x78
700a83fc: 9803         	ldr	r0, [sp, #0xc]
700a83fe: 6800         	ldr	r0, [r0]
700a8400: 2802         	cmp	r0, #0x2
700a8402: d137         	bne	0x700a8474 <Udma_chConfigPdma+0x174> @ imm = #0x6e
700a8404: e7ff         	b	0x700a8406 <Udma_chConfigPdma+0x106> @ imm = #-0x2
700a8406: 9802         	ldr	r0, [sp, #0x8]
700a8408: 7800         	ldrb	r0, [r0]
700a840a: 07c0         	lsls	r0, r0, #0x1f
700a840c: b198         	cbz	r0, 0x700a8436 <Udma_chConfigPdma+0x136> @ imm = #0x26
700a840e: e7ff         	b	0x700a8410 <Udma_chConfigPdma+0x110> @ imm = #-0x2
700a8410: 9802         	ldr	r0, [sp, #0x8]
700a8412: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a8416: f500 7008    	add.w	r0, r0, #0x220
700a841a: 9006         	str	r0, [sp, #0x18]
700a841c: 9802         	ldr	r0, [sp, #0x8]
700a841e: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a8422: f500 7001    	add.w	r0, r0, #0x204
700a8426: 9004         	str	r0, [sp, #0x10]
700a8428: 9802         	ldr	r0, [sp, #0x8]
700a842a: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a842e: f500 7000    	add.w	r0, r0, #0x200
700a8432: 9005         	str	r0, [sp, #0x14]
700a8434: e012         	b	0x700a845c <Udma_chConfigPdma+0x15c> @ imm = #0x24
700a8436: 9802         	ldr	r0, [sp, #0x8]
700a8438: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a843c: f500 7008    	add.w	r0, r0, #0x220
700a8440: 9006         	str	r0, [sp, #0x18]
700a8442: 9802         	ldr	r0, [sp, #0x8]
700a8444: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a8448: f500 7001    	add.w	r0, r0, #0x204
700a844c: 9004         	str	r0, [sp, #0x10]
700a844e: 9802         	ldr	r0, [sp, #0x8]
700a8450: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a8454: f500 7000    	add.w	r0, r0, #0x200
700a8458: 9005         	str	r0, [sp, #0x14]
700a845a: e7ff         	b	0x700a845c <Udma_chConfigPdma+0x15c> @ imm = #-0x2
700a845c: 9803         	ldr	r0, [sp, #0xc]
700a845e: 9908         	ldr	r1, [sp, #0x20]
700a8460: 9a06         	ldr	r2, [sp, #0x18]
700a8462: 9b04         	ldr	r3, [sp, #0x10]
700a8464: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a8468: 46ee         	mov	lr, sp
700a846a: f8ce c000    	str.w	r12, [lr]
700a846e: f00a fdf7    	bl	0x700b3060 <Udma_chSetPeerReg> @ imm = #0xabee
700a8472: e7ff         	b	0x700a8474 <Udma_chConfigPdma+0x174> @ imm = #-0x2
700a8474: e7ff         	b	0x700a8476 <Udma_chConfigPdma+0x176> @ imm = #-0x2
700a8476: e7ff         	b	0x700a8478 <Udma_chConfigPdma+0x178> @ imm = #-0x2
700a8478: 9807         	ldr	r0, [sp, #0x1c]
700a847a: b00a         	add	sp, #0x28
700a847c: bd80         	pop	{r7, pc}
700a847e: 0000         	movs	r0, r0

700a8480 <CSL_bcdmaChanOpTeardownChan>:
700a8480: b580         	push	{r7, lr}
700a8482: b08c         	sub	sp, #0x30
700a8484: 900b         	str	r0, [sp, #0x2c]
700a8486: 910a         	str	r1, [sp, #0x28]
700a8488: 9209         	str	r2, [sp, #0x24]
700a848a: 9308         	str	r3, [sp, #0x20]
700a848c: 2000         	movs	r0, #0x0
700a848e: 9007         	str	r0, [sp, #0x1c]
700a8490: 980b         	ldr	r0, [sp, #0x2c]
700a8492: 990a         	ldr	r1, [sp, #0x28]
700a8494: 9a09         	ldr	r2, [sp, #0x24]
700a8496: f008 fc3b    	bl	0x700b0d10 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8876
700a849a: b920         	cbnz	r0, 0x700a84a6 <CSL_bcdmaChanOpTeardownChan+0x26> @ imm = #0x8
700a849c: e7ff         	b	0x700a849e <CSL_bcdmaChanOpTeardownChan+0x1e> @ imm = #-0x2
700a849e: f04f 30ff    	mov.w	r0, #0xffffffff
700a84a2: 9007         	str	r0, [sp, #0x1c]
700a84a4: e09f         	b	0x700a85e6 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #0x13e
700a84a6: 2000         	movs	r0, #0x0
700a84a8: 9005         	str	r0, [sp, #0x14]
700a84aa: 9004         	str	r0, [sp, #0x10]
700a84ac: 9808         	ldr	r0, [sp, #0x20]
700a84ae: b148         	cbz	r0, 0x700a84c4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #0x12
700a84b0: e7ff         	b	0x700a84b2 <CSL_bcdmaChanOpTeardownChan+0x32> @ imm = #-0x2
700a84b2: 9808         	ldr	r0, [sp, #0x20]
700a84b4: 9003         	str	r0, [sp, #0xc]
700a84b6: 9803         	ldr	r0, [sp, #0xc]
700a84b8: 6800         	ldr	r0, [r0]
700a84ba: 9005         	str	r0, [sp, #0x14]
700a84bc: 9803         	ldr	r0, [sp, #0xc]
700a84be: 6840         	ldr	r0, [r0, #0x4]
700a84c0: 9004         	str	r0, [sp, #0x10]
700a84c2: e7ff         	b	0x700a84c4 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #-0x2
700a84c4: 980a         	ldr	r0, [sp, #0x28]
700a84c6: 9001         	str	r0, [sp, #0x4]
700a84c8: b148         	cbz	r0, 0x700a84de <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #0x12
700a84ca: e7ff         	b	0x700a84cc <CSL_bcdmaChanOpTeardownChan+0x4c> @ imm = #-0x2
700a84cc: 9801         	ldr	r0, [sp, #0x4]
700a84ce: 2801         	cmp	r0, #0x1
700a84d0: d024         	beq	0x700a851c <CSL_bcdmaChanOpTeardownChan+0x9c> @ imm = #0x48
700a84d2: e7ff         	b	0x700a84d4 <CSL_bcdmaChanOpTeardownChan+0x54> @ imm = #-0x2
700a84d4: 9801         	ldr	r0, [sp, #0x4]
700a84d6: 2802         	cmp	r0, #0x2
700a84d8: d03f         	beq	0x700a855a <CSL_bcdmaChanOpTeardownChan+0xda> @ imm = #0x7e
700a84da: e7ff         	b	0x700a84dc <CSL_bcdmaChanOpTeardownChan+0x5c> @ imm = #-0x2
700a84dc: e7ff         	b	0x700a84de <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #-0x2
700a84de: 980b         	ldr	r0, [sp, #0x2c]
700a84e0: 6880         	ldr	r0, [r0, #0x8]
700a84e2: 9909         	ldr	r1, [sp, #0x24]
700a84e4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a84e8: f00d f9aa    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xd354
700a84ec: 9006         	str	r0, [sp, #0x18]
700a84ee: 9806         	ldr	r0, [sp, #0x18]
700a84f0: f040 4080    	orr	r0, r0, #0x40000000
700a84f4: 9006         	str	r0, [sp, #0x18]
700a84f6: 9806         	ldr	r0, [sp, #0x18]
700a84f8: f020 5080    	bic	r0, r0, #0x10000000
700a84fc: 9905         	ldr	r1, [sp, #0x14]
700a84fe: 2900         	cmp	r1, #0x0
700a8500: bf18         	it	ne
700a8502: 2101         	movne	r1, #0x1
700a8504: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a8508: 9006         	str	r0, [sp, #0x18]
700a850a: 980b         	ldr	r0, [sp, #0x2c]
700a850c: 6880         	ldr	r0, [r0, #0x8]
700a850e: 9909         	ldr	r1, [sp, #0x24]
700a8510: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8514: 9906         	ldr	r1, [sp, #0x18]
700a8516: f00d f913    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0xd226
700a851a: e03d         	b	0x700a8598 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x7a
700a851c: 980b         	ldr	r0, [sp, #0x2c]
700a851e: 6900         	ldr	r0, [r0, #0x10]
700a8520: 9909         	ldr	r1, [sp, #0x24]
700a8522: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8526: f00d f98b    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xd316
700a852a: 9006         	str	r0, [sp, #0x18]
700a852c: 9806         	ldr	r0, [sp, #0x18]
700a852e: f040 4080    	orr	r0, r0, #0x40000000
700a8532: 9006         	str	r0, [sp, #0x18]
700a8534: 9806         	ldr	r0, [sp, #0x18]
700a8536: f020 5080    	bic	r0, r0, #0x10000000
700a853a: 9905         	ldr	r1, [sp, #0x14]
700a853c: 2900         	cmp	r1, #0x0
700a853e: bf18         	it	ne
700a8540: 2101         	movne	r1, #0x1
700a8542: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a8546: 9006         	str	r0, [sp, #0x18]
700a8548: 980b         	ldr	r0, [sp, #0x2c]
700a854a: 6900         	ldr	r0, [r0, #0x10]
700a854c: 9909         	ldr	r1, [sp, #0x24]
700a854e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8552: 9906         	ldr	r1, [sp, #0x18]
700a8554: f00d f8f4    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0xd1e8
700a8558: e01e         	b	0x700a8598 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x3c
700a855a: 980b         	ldr	r0, [sp, #0x2c]
700a855c: 6980         	ldr	r0, [r0, #0x18]
700a855e: 9909         	ldr	r1, [sp, #0x24]
700a8560: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8564: f00d f96c    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xd2d8
700a8568: 9006         	str	r0, [sp, #0x18]
700a856a: 9806         	ldr	r0, [sp, #0x18]
700a856c: f040 4080    	orr	r0, r0, #0x40000000
700a8570: 9006         	str	r0, [sp, #0x18]
700a8572: 9806         	ldr	r0, [sp, #0x18]
700a8574: f020 5080    	bic	r0, r0, #0x10000000
700a8578: 9905         	ldr	r1, [sp, #0x14]
700a857a: 2900         	cmp	r1, #0x0
700a857c: bf18         	it	ne
700a857e: 2101         	movne	r1, #0x1
700a8580: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a8584: 9006         	str	r0, [sp, #0x18]
700a8586: 980b         	ldr	r0, [sp, #0x2c]
700a8588: 6980         	ldr	r0, [r0, #0x18]
700a858a: 9909         	ldr	r1, [sp, #0x24]
700a858c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8590: 9906         	ldr	r1, [sp, #0x18]
700a8592: f00d f8d5    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0xd1aa
700a8596: e7ff         	b	0x700a8598 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #-0x2
700a8598: 9804         	ldr	r0, [sp, #0x10]
700a859a: b318         	cbz	r0, 0x700a85e4 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #0x46
700a859c: e7ff         	b	0x700a859e <CSL_bcdmaChanOpTeardownChan+0x11e> @ imm = #-0x2
700a859e: 2080         	movs	r0, #0x80
700a85a0: 9002         	str	r0, [sp, #0x8]
700a85a2: e7ff         	b	0x700a85a4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x2
700a85a4: 980b         	ldr	r0, [sp, #0x2c]
700a85a6: 990a         	ldr	r1, [sp, #0x28]
700a85a8: 9a09         	ldr	r2, [sp, #0x24]
700a85aa: f008 fbb1    	bl	0x700b0d10 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8762
700a85ae: 4601         	mov	r1, r0
700a85b0: 2000         	movs	r0, #0x0
700a85b2: 9000         	str	r0, [sp]
700a85b4: b131         	cbz	r1, 0x700a85c4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #0xc
700a85b6: e7ff         	b	0x700a85b8 <CSL_bcdmaChanOpTeardownChan+0x138> @ imm = #-0x2
700a85b8: 9802         	ldr	r0, [sp, #0x8]
700a85ba: 2800         	cmp	r0, #0x0
700a85bc: bf18         	it	ne
700a85be: 2001         	movne	r0, #0x1
700a85c0: 9000         	str	r0, [sp]
700a85c2: e7ff         	b	0x700a85c4 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #-0x2
700a85c4: 9800         	ldr	r0, [sp]
700a85c6: 07c0         	lsls	r0, r0, #0x1f
700a85c8: b120         	cbz	r0, 0x700a85d4 <CSL_bcdmaChanOpTeardownChan+0x154> @ imm = #0x8
700a85ca: e7ff         	b	0x700a85cc <CSL_bcdmaChanOpTeardownChan+0x14c> @ imm = #-0x2
700a85cc: 9802         	ldr	r0, [sp, #0x8]
700a85ce: 3801         	subs	r0, #0x1
700a85d0: 9002         	str	r0, [sp, #0x8]
700a85d2: e7e7         	b	0x700a85a4 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x32
700a85d4: 9802         	ldr	r0, [sp, #0x8]
700a85d6: b920         	cbnz	r0, 0x700a85e2 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #0x8
700a85d8: e7ff         	b	0x700a85da <CSL_bcdmaChanOpTeardownChan+0x15a> @ imm = #-0x2
700a85da: f04f 30ff    	mov.w	r0, #0xffffffff
700a85de: 9007         	str	r0, [sp, #0x1c]
700a85e0: e7ff         	b	0x700a85e2 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #-0x2
700a85e2: e7ff         	b	0x700a85e4 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #-0x2
700a85e4: e7ff         	b	0x700a85e6 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #-0x2
700a85e6: 9807         	ldr	r0, [sp, #0x1c]
700a85e8: b00c         	add	sp, #0x30
700a85ea: bd80         	pop	{r7, pc}
700a85ec: 0000         	movs	r0, r0
700a85ee: 0000         	movs	r0, r0

700a85f0 <CSL_bcdmaChanOp>:
700a85f0: b580         	push	{r7, lr}
700a85f2: b088         	sub	sp, #0x20
700a85f4: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a85f8: 9007         	str	r0, [sp, #0x1c]
700a85fa: 9106         	str	r1, [sp, #0x18]
700a85fc: 9205         	str	r2, [sp, #0x14]
700a85fe: 9304         	str	r3, [sp, #0x10]
700a8600: 2000         	movs	r0, #0x0
700a8602: 9003         	str	r0, [sp, #0xc]
700a8604: 9807         	ldr	r0, [sp, #0x1c]
700a8606: b158         	cbz	r0, 0x700a8620 <CSL_bcdmaChanOp+0x30> @ imm = #0x16
700a8608: e7ff         	b	0x700a860a <CSL_bcdmaChanOp+0x1a> @ imm = #-0x2
700a860a: 9805         	ldr	r0, [sp, #0x14]
700a860c: 2802         	cmp	r0, #0x2
700a860e: d807         	bhi	0x700a8620 <CSL_bcdmaChanOp+0x30> @ imm = #0xe
700a8610: e7ff         	b	0x700a8612 <CSL_bcdmaChanOp+0x22> @ imm = #-0x2
700a8612: 9807         	ldr	r0, [sp, #0x1c]
700a8614: 9905         	ldr	r1, [sp, #0x14]
700a8616: 9a04         	ldr	r2, [sp, #0x10]
700a8618: f008 fbba    	bl	0x700b0d90 <CSL_bcdmaChanOpIsValidChanIdx> @ imm = #0x8774
700a861c: b920         	cbnz	r0, 0x700a8628 <CSL_bcdmaChanOp+0x38> @ imm = #0x8
700a861e: e7ff         	b	0x700a8620 <CSL_bcdmaChanOp+0x30> @ imm = #-0x2
700a8620: f06f 0001    	mvn	r0, #0x1
700a8624: 9003         	str	r0, [sp, #0xc]
700a8626: e094         	b	0x700a8752 <CSL_bcdmaChanOp+0x162> @ imm = #0x128
700a8628: 9806         	ldr	r0, [sp, #0x18]
700a862a: 9002         	str	r0, [sp, #0x8]
700a862c: 280e         	cmp	r0, #0xe
700a862e: f200 808b    	bhi.w	0x700a8748 <CSL_bcdmaChanOp+0x158> @ imm = #0x116
700a8632: 9902         	ldr	r1, [sp, #0x8]
700a8634: e8df f001    	tbb	[pc, r1]
700a8638: 08 10 18 20  	.word	0x20181008
700a863c: 28 30 38 3f  	.word	0x3f383028
700a8640: 47 4f 57 5f  	.word	0x5f574f47
700a8644: 6c 79 81 00  	.word	0x0081796c
700a8648: 9807         	ldr	r0, [sp, #0x1c]
700a864a: 9905         	ldr	r1, [sp, #0x14]
700a864c: 9a04         	ldr	r2, [sp, #0x10]
700a864e: 9b0a         	ldr	r3, [sp, #0x28]
700a8650: f7fb fdc6    	bl	0x700a41e0 <CSL_bcdmaChanOpCfgChan> @ imm = #-0x4474
700a8654: 9003         	str	r0, [sp, #0xc]
700a8656: e07b         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0xf6
700a8658: 9807         	ldr	r0, [sp, #0x1c]
700a865a: 9905         	ldr	r1, [sp, #0x14]
700a865c: 9a04         	ldr	r2, [sp, #0x10]
700a865e: 2301         	movs	r3, #0x1
700a8660: f007 f96e    	bl	0x700af940 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x72dc
700a8664: 9003         	str	r0, [sp, #0xc]
700a8666: e073         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0xe6
700a8668: 9807         	ldr	r0, [sp, #0x1c]
700a866a: 9905         	ldr	r1, [sp, #0x14]
700a866c: 9a04         	ldr	r2, [sp, #0x10]
700a866e: 2300         	movs	r3, #0x0
700a8670: f007 f966    	bl	0x700af940 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x72cc
700a8674: 9003         	str	r0, [sp, #0xc]
700a8676: e06b         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0xd6
700a8678: 9807         	ldr	r0, [sp, #0x1c]
700a867a: 9905         	ldr	r1, [sp, #0x14]
700a867c: 9a04         	ldr	r2, [sp, #0x10]
700a867e: 2301         	movs	r3, #0x1
700a8680: f006 f9de    	bl	0x700aea40 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x63bc
700a8684: 9003         	str	r0, [sp, #0xc]
700a8686: e063         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0xc6
700a8688: 9807         	ldr	r0, [sp, #0x1c]
700a868a: 9905         	ldr	r1, [sp, #0x14]
700a868c: 9a04         	ldr	r2, [sp, #0x10]
700a868e: 2300         	movs	r3, #0x0
700a8690: f006 f9d6    	bl	0x700aea40 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x63ac
700a8694: 9003         	str	r0, [sp, #0xc]
700a8696: e05b         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0xb6
700a8698: 9807         	ldr	r0, [sp, #0x1c]
700a869a: 9905         	ldr	r1, [sp, #0x14]
700a869c: 9a04         	ldr	r2, [sp, #0x10]
700a869e: 9b0a         	ldr	r3, [sp, #0x28]
700a86a0: f7ff feee    	bl	0x700a8480 <CSL_bcdmaChanOpTeardownChan> @ imm = #-0x224
700a86a4: 9003         	str	r0, [sp, #0xc]
700a86a6: e053         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0xa6
700a86a8: 9807         	ldr	r0, [sp, #0x1c]
700a86aa: 9905         	ldr	r1, [sp, #0x14]
700a86ac: 9a04         	ldr	r2, [sp, #0x10]
700a86ae: f008 ff6f    	bl	0x700b1590 <CSL_bcdmaChanOpTriggerChan> @ imm = #0x8ede
700a86b2: 9003         	str	r0, [sp, #0xc]
700a86b4: e04c         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x98
700a86b6: 9807         	ldr	r0, [sp, #0x1c]
700a86b8: 9905         	ldr	r1, [sp, #0x14]
700a86ba: 9a04         	ldr	r2, [sp, #0x10]
700a86bc: 9b0a         	ldr	r3, [sp, #0x28]
700a86be: f004 fd4f    	bl	0x700ad160 <CSL_bcdmaChanOpGetChanRT> @ imm = #0x4a9e
700a86c2: 9003         	str	r0, [sp, #0xc]
700a86c4: e044         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x88
700a86c6: 9807         	ldr	r0, [sp, #0x1c]
700a86c8: 9905         	ldr	r1, [sp, #0x14]
700a86ca: 9a04         	ldr	r2, [sp, #0x10]
700a86cc: 9b0a         	ldr	r3, [sp, #0x28]
700a86ce: f006 fa0f    	bl	0x700aeaf0 <CSL_bcdmaChanOpSetChanRT> @ imm = #0x641e
700a86d2: 9003         	str	r0, [sp, #0xc]
700a86d4: e03c         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x78
700a86d6: 9807         	ldr	r0, [sp, #0x1c]
700a86d8: 9905         	ldr	r1, [sp, #0x14]
700a86da: 9a04         	ldr	r2, [sp, #0x10]
700a86dc: 9b0a         	ldr	r3, [sp, #0x28]
700a86de: f000 fbbf    	bl	0x700a8e60 <CSL_bcdmaChanOpGetChanStats> @ imm = #0x77e
700a86e2: 9003         	str	r0, [sp, #0xc]
700a86e4: e034         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x68
700a86e6: 9807         	ldr	r0, [sp, #0x1c]
700a86e8: 9905         	ldr	r1, [sp, #0x14]
700a86ea: 9a04         	ldr	r2, [sp, #0x10]
700a86ec: 9b0a         	ldr	r3, [sp, #0x28]
700a86ee: f003 f917    	bl	0x700ab920 <CSL_bcdmaChanOpDecChanStats> @ imm = #0x322e
700a86f2: 9003         	str	r0, [sp, #0xc]
700a86f4: e02c         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x58
700a86f6: 9807         	ldr	r0, [sp, #0x1c]
700a86f8: 9905         	ldr	r1, [sp, #0x14]
700a86fa: 9a04         	ldr	r2, [sp, #0x10]
700a86fc: 9b0a         	ldr	r3, [sp, #0x28]
700a86fe: 46ee         	mov	lr, sp
700a8700: f04f 0c01    	mov.w	r12, #0x1
700a8704: f8ce c000    	str.w	r12, [lr]
700a8708: f005 fca2    	bl	0x700ae050 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5944
700a870c: 9003         	str	r0, [sp, #0xc]
700a870e: e01f         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x3e
700a8710: 9807         	ldr	r0, [sp, #0x1c]
700a8712: 9905         	ldr	r1, [sp, #0x14]
700a8714: 9a04         	ldr	r2, [sp, #0x10]
700a8716: 9b0a         	ldr	r3, [sp, #0x28]
700a8718: 46ee         	mov	lr, sp
700a871a: f04f 0c00    	mov.w	r12, #0x0
700a871e: f8ce c000    	str.w	r12, [lr]
700a8722: f005 fc95    	bl	0x700ae050 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x592a
700a8726: 9003         	str	r0, [sp, #0xc]
700a8728: e012         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x24
700a872a: 9807         	ldr	r0, [sp, #0x1c]
700a872c: 9905         	ldr	r1, [sp, #0x14]
700a872e: 9a04         	ldr	r2, [sp, #0x10]
700a8730: 9b0a         	ldr	r3, [sp, #0x28]
700a8732: f005 f815    	bl	0x700ad760 <CSL_bcdmaChanOpSetBurstSize> @ imm = #0x502a
700a8736: 9003         	str	r0, [sp, #0xc]
700a8738: e00a         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x14
700a873a: 9807         	ldr	r0, [sp, #0x1c]
700a873c: 9905         	ldr	r1, [sp, #0x14]
700a873e: 9a04         	ldr	r2, [sp, #0x10]
700a8740: f008 fd66    	bl	0x700b1210 <CSL_bcdmaChanOpClearError> @ imm = #0x8acc
700a8744: 9003         	str	r0, [sp, #0xc]
700a8746: e003         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #0x6
700a8748: f06f 0001    	mvn	r0, #0x1
700a874c: 9003         	str	r0, [sp, #0xc]
700a874e: e7ff         	b	0x700a8750 <CSL_bcdmaChanOp+0x160> @ imm = #-0x2
700a8750: e7ff         	b	0x700a8752 <CSL_bcdmaChanOp+0x162> @ imm = #-0x2
700a8752: 9803         	ldr	r0, [sp, #0xc]
700a8754: b008         	add	sp, #0x20
700a8756: bd80         	pop	{r7, pc}
		...

700a8760 <Udma_chOpen>:
700a8760: b580         	push	{r7, lr}
700a8762: b08a         	sub	sp, #0x28
700a8764: 9009         	str	r0, [sp, #0x24]
700a8766: 9108         	str	r1, [sp, #0x20]
700a8768: 9207         	str	r2, [sp, #0x1c]
700a876a: 9306         	str	r3, [sp, #0x18]
700a876c: 2000         	movs	r0, #0x0
700a876e: 9005         	str	r0, [sp, #0x14]
700a8770: 9003         	str	r0, [sp, #0xc]
700a8772: 9809         	ldr	r0, [sp, #0x24]
700a8774: 9001         	str	r0, [sp, #0x4]
700a8776: 9801         	ldr	r0, [sp, #0x4]
700a8778: b130         	cbz	r0, 0x700a8788 <Udma_chOpen+0x28> @ imm = #0xc
700a877a: e7ff         	b	0x700a877c <Udma_chOpen+0x1c> @ imm = #-0x2
700a877c: 9808         	ldr	r0, [sp, #0x20]
700a877e: b118         	cbz	r0, 0x700a8788 <Udma_chOpen+0x28> @ imm = #0x6
700a8780: e7ff         	b	0x700a8782 <Udma_chOpen+0x22> @ imm = #-0x2
700a8782: 9806         	ldr	r0, [sp, #0x18]
700a8784: b920         	cbnz	r0, 0x700a8790 <Udma_chOpen+0x30> @ imm = #0x8
700a8786: e7ff         	b	0x700a8788 <Udma_chOpen+0x28> @ imm = #-0x2
700a8788: f06f 0001    	mvn	r0, #0x1
700a878c: 9005         	str	r0, [sp, #0x14]
700a878e: e7ff         	b	0x700a8790 <Udma_chOpen+0x30> @ imm = #-0x2
700a8790: 9805         	ldr	r0, [sp, #0x14]
700a8792: b978         	cbnz	r0, 0x700a87b4 <Udma_chOpen+0x54> @ imm = #0x1e
700a8794: e7ff         	b	0x700a8796 <Udma_chOpen+0x36> @ imm = #-0x2
700a8796: 9801         	ldr	r0, [sp, #0x4]
700a8798: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a879c: f64a 31cd    	movw	r1, #0xabcd
700a87a0: f6ca 31dc    	movt	r1, #0xabdc
700a87a4: 4288         	cmp	r0, r1
700a87a6: d004         	beq	0x700a87b2 <Udma_chOpen+0x52> @ imm = #0x8
700a87a8: e7ff         	b	0x700a87aa <Udma_chOpen+0x4a> @ imm = #-0x2
700a87aa: f04f 30ff    	mov.w	r0, #0xffffffff
700a87ae: 9005         	str	r0, [sp, #0x14]
700a87b0: e7ff         	b	0x700a87b2 <Udma_chOpen+0x52> @ imm = #-0x2
700a87b2: e7ff         	b	0x700a87b4 <Udma_chOpen+0x54> @ imm = #-0x2
700a87b4: 9805         	ldr	r0, [sp, #0x14]
700a87b6: b938         	cbnz	r0, 0x700a87c8 <Udma_chOpen+0x68> @ imm = #0xe
700a87b8: e7ff         	b	0x700a87ba <Udma_chOpen+0x5a> @ imm = #-0x2
700a87ba: 9801         	ldr	r0, [sp, #0x4]
700a87bc: 9907         	ldr	r1, [sp, #0x1c]
700a87be: 9a06         	ldr	r2, [sp, #0x18]
700a87c0: f005 fe7e    	bl	0x700ae4c0 <Udma_chCheckParams> @ imm = #0x5cfc
700a87c4: 9005         	str	r0, [sp, #0x14]
700a87c6: e7ff         	b	0x700a87c8 <Udma_chOpen+0x68> @ imm = #-0x2
700a87c8: 9805         	ldr	r0, [sp, #0x14]
700a87ca: 2800         	cmp	r0, #0x0
700a87cc: d145         	bne	0x700a885a <Udma_chOpen+0xfa> @ imm = #0x8a
700a87ce: e7ff         	b	0x700a87d0 <Udma_chOpen+0x70> @ imm = #-0x2
700a87d0: 9808         	ldr	r0, [sp, #0x20]
700a87d2: 9002         	str	r0, [sp, #0x8]
700a87d4: 9802         	ldr	r0, [sp, #0x8]
700a87d6: f44f 7116    	mov.w	r1, #0x258
700a87da: f7f8 eb8c    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x78e8
700a87de: 9802         	ldr	r0, [sp, #0x8]
700a87e0: 3004         	adds	r0, #0x4
700a87e2: 9906         	ldr	r1, [sp, #0x18]
700a87e4: 2264         	movs	r2, #0x64
700a87e6: f7f9 e9ca    	blx	0x700a1b7c <__aeabi_memcpy8> @ imm = #-0x6c6c
700a87ea: 9807         	ldr	r0, [sp, #0x1c]
700a87ec: 9902         	ldr	r1, [sp, #0x8]
700a87ee: 6008         	str	r0, [r1]
700a87f0: 9801         	ldr	r0, [sp, #0x4]
700a87f2: 9902         	ldr	r1, [sp, #0x8]
700a87f4: 6688         	str	r0, [r1, #0x68]
700a87f6: 9902         	ldr	r1, [sp, #0x8]
700a87f8: 2000         	movs	r0, #0x0
700a87fa: f6cf 70ff    	movt	r0, #0xffff
700a87fe: 66c8         	str	r0, [r1, #0x6c]
700a8800: 9902         	ldr	r1, [sp, #0x8]
700a8802: 6708         	str	r0, [r1, #0x70]
700a8804: 9902         	ldr	r1, [sp, #0x8]
700a8806: 6748         	str	r0, [r1, #0x74]
700a8808: 9902         	ldr	r1, [sp, #0x8]
700a880a: 6788         	str	r0, [r1, #0x78]
700a880c: 9902         	ldr	r1, [sp, #0x8]
700a880e: 2004         	movs	r0, #0x4
700a8810: f6cf 70ff    	movt	r0, #0xffff
700a8814: 67c8         	str	r0, [r1, #0x7c]
700a8816: 9902         	ldr	r1, [sp, #0x8]
700a8818: 2000         	movs	r0, #0x0
700a881a: 9000         	str	r0, [sp]
700a881c: f8c1 0080    	str.w	r0, [r1, #0x80]
700a8820: 9902         	ldr	r1, [sp, #0x8]
700a8822: f8c1 0084    	str.w	r0, [r1, #0x84]
700a8826: 9902         	ldr	r1, [sp, #0x8]
700a8828: f8c1 0088    	str.w	r0, [r1, #0x88]
700a882c: 9802         	ldr	r0, [sp, #0x8]
700a882e: f500 70f2    	add.w	r0, r0, #0x1e4
700a8832: 9907         	ldr	r1, [sp, #0x1c]
700a8834: f005 ff4c    	bl	0x700ae6d0 <UdmaChTxPrms_init> @ imm = #0x5e98
700a8838: 9802         	ldr	r0, [sp, #0x8]
700a883a: f500 70fc    	add.w	r0, r0, #0x1f8
700a883e: 9907         	ldr	r1, [sp, #0x1c]
700a8840: f005 feee    	bl	0x700ae620 <UdmaChRxPrms_init> @ imm = #0x5ddc
700a8844: 9802         	ldr	r0, [sp, #0x8]
700a8846: f00a fe13    	bl	0x700b3470 <Udma_chInitRegs> @ imm = #0xac26
700a884a: 9800         	ldr	r0, [sp]
700a884c: 9902         	ldr	r1, [sp, #0x8]
700a884e: f8c1 0248    	str.w	r0, [r1, #0x248]
700a8852: 9902         	ldr	r1, [sp, #0x8]
700a8854: f8c1 024c    	str.w	r0, [r1, #0x24c]
700a8858: e7ff         	b	0x700a885a <Udma_chOpen+0xfa> @ imm = #-0x2
700a885a: 9805         	ldr	r0, [sp, #0x14]
700a885c: b960         	cbnz	r0, 0x700a8878 <Udma_chOpen+0x118> @ imm = #0x18
700a885e: e7ff         	b	0x700a8860 <Udma_chOpen+0x100> @ imm = #-0x2
700a8860: 9802         	ldr	r0, [sp, #0x8]
700a8862: f7f8 ffbd    	bl	0x700a17e0 <Udma_chAllocResource> @ imm = #-0x7086
700a8866: 9005         	str	r0, [sp, #0x14]
700a8868: 9805         	ldr	r0, [sp, #0x14]
700a886a: b918         	cbnz	r0, 0x700a8874 <Udma_chOpen+0x114> @ imm = #0x6
700a886c: e7ff         	b	0x700a886e <Udma_chOpen+0x10e> @ imm = #-0x2
700a886e: 2001         	movs	r0, #0x1
700a8870: 9003         	str	r0, [sp, #0xc]
700a8872: e000         	b	0x700a8876 <Udma_chOpen+0x116> @ imm = #0x0
700a8874: e7ff         	b	0x700a8876 <Udma_chOpen+0x116> @ imm = #-0x2
700a8876: e7ff         	b	0x700a8878 <Udma_chOpen+0x118> @ imm = #-0x2
700a8878: 9805         	ldr	r0, [sp, #0x14]
700a887a: b948         	cbnz	r0, 0x700a8890 <Udma_chOpen+0x130> @ imm = #0x12
700a887c: e7ff         	b	0x700a887e <Udma_chOpen+0x11e> @ imm = #-0x2
700a887e: 9802         	ldr	r0, [sp, #0x8]
700a8880: f008 f976    	bl	0x700b0b70 <Udma_chPair> @ imm = #0x82ec
700a8884: 9005         	str	r0, [sp, #0x14]
700a8886: 9805         	ldr	r0, [sp, #0x14]
700a8888: b108         	cbz	r0, 0x700a888e <Udma_chOpen+0x12e> @ imm = #0x2
700a888a: e7ff         	b	0x700a888c <Udma_chOpen+0x12c> @ imm = #-0x2
700a888c: e7ff         	b	0x700a888e <Udma_chOpen+0x12e> @ imm = #-0x2
700a888e: e7ff         	b	0x700a8890 <Udma_chOpen+0x130> @ imm = #-0x2
700a8890: 9805         	ldr	r0, [sp, #0x14]
700a8892: b940         	cbnz	r0, 0x700a88a6 <Udma_chOpen+0x146> @ imm = #0x10
700a8894: e7ff         	b	0x700a8896 <Udma_chOpen+0x136> @ imm = #-0x2
700a8896: 9902         	ldr	r1, [sp, #0x8]
700a8898: f64a 30cd    	movw	r0, #0xabcd
700a889c: f6ca 30dc    	movt	r0, #0xabdc
700a88a0: f8c1 0244    	str.w	r0, [r1, #0x244]
700a88a4: e00d         	b	0x700a88c2 <Udma_chOpen+0x162> @ imm = #0x1a
700a88a6: 9803         	ldr	r0, [sp, #0xc]
700a88a8: 2801         	cmp	r0, #0x1
700a88aa: d109         	bne	0x700a88c0 <Udma_chOpen+0x160> @ imm = #0x12
700a88ac: e7ff         	b	0x700a88ae <Udma_chOpen+0x14e> @ imm = #-0x2
700a88ae: 9802         	ldr	r0, [sp, #0x8]
700a88b0: f7fd fcae    	bl	0x700a6210 <Udma_chFreeResource> @ imm = #-0x26a4
700a88b4: 9004         	str	r0, [sp, #0x10]
700a88b6: 9804         	ldr	r0, [sp, #0x10]
700a88b8: b108         	cbz	r0, 0x700a88be <Udma_chOpen+0x15e> @ imm = #0x2
700a88ba: e7ff         	b	0x700a88bc <Udma_chOpen+0x15c> @ imm = #-0x2
700a88bc: e7ff         	b	0x700a88be <Udma_chOpen+0x15e> @ imm = #-0x2
700a88be: e7ff         	b	0x700a88c0 <Udma_chOpen+0x160> @ imm = #-0x2
700a88c0: e7ff         	b	0x700a88c2 <Udma_chOpen+0x162> @ imm = #-0x2
700a88c2: 9805         	ldr	r0, [sp, #0x14]
700a88c4: b00a         	add	sp, #0x28
700a88c6: bd80         	pop	{r7, pc}
		...

700a88d0 <Sciclient_pmQueryModuleClkFreq>:
700a88d0: b580         	push	{r7, lr}
700a88d2: b09c         	sub	sp, #0x70
700a88d4: f8dd c07c    	ldr.w	r12, [sp, #0x7c]
700a88d8: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a88dc: 901b         	str	r0, [sp, #0x6c]
700a88de: 911a         	str	r1, [sp, #0x68]
700a88e0: 9319         	str	r3, [sp, #0x64]
700a88e2: 9218         	str	r2, [sp, #0x60]
700a88e4: 2000         	movs	r0, #0x0
700a88e6: 9017         	str	r0, [sp, #0x5c]
700a88e8: 981b         	ldr	r0, [sp, #0x6c]
700a88ea: f8cd 003b    	str.w	r0, [sp, #0x3b]
700a88ee: 9818         	ldr	r0, [sp, #0x60]
700a88f0: 9919         	ldr	r1, [sp, #0x64]
700a88f2: f8cd 1043    	str.w	r1, [sp, #0x43]
700a88f6: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a88fa: 9818         	ldr	r0, [sp, #0x60]
700a88fc: 9919         	ldr	r1, [sp, #0x64]
700a88fe: f8cd 104b    	str.w	r1, [sp, #0x4b]
700a8902: f8cd 0047    	str.w	r0, [sp, #0x47]
700a8906: 9818         	ldr	r0, [sp, #0x60]
700a8908: 9919         	ldr	r1, [sp, #0x64]
700a890a: f8cd 1053    	str.w	r1, [sp, #0x53]
700a890e: f8cd 004f    	str.w	r0, [sp, #0x4f]
700a8912: 9b18         	ldr	r3, [sp, #0x60]
700a8914: 9819         	ldr	r0, [sp, #0x64]
700a8916: f64c 41cd    	movw	r1, #0xcccd
700a891a: f6cc 41cc    	movt	r1, #0xcccc
700a891e: fba3 2e01    	umull	r2, lr, r3, r1
700a8922: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a8926: fb03 e30c    	mla	r3, r3, r12, lr
700a892a: fb00 3101    	mla	r1, r0, r1, r3
700a892e: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a8932: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a8936: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a893a: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a893e: f649 129a    	movw	r2, #0x999a
700a8942: f6c9 1299    	movt	r2, #0x9999
700a8946: 1a89         	subs	r1, r1, r2
700a8948: f649 1199    	movw	r1, #0x9999
700a894c: f6c1 1199    	movt	r1, #0x1999
700a8950: 4188         	sbcs	r0, r1
700a8952: d32b         	blo	0x700a89ac <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #0x56
700a8954: e7ff         	b	0x700a8956 <Sciclient_pmQueryModuleClkFreq+0x86> @ imm = #-0x2
700a8956: 9918         	ldr	r1, [sp, #0x60]
700a8958: 9819         	ldr	r0, [sp, #0x64]
700a895a: 084a         	lsrs	r2, r1, #0x1
700a895c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a8960: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a8964: f142 0200    	adc	r2, r2, #0x0
700a8968: f64c 43cd    	movw	r3, #0xcccd
700a896c: f6cc 43cc    	movt	r3, #0xcccc
700a8970: fba2 3c03    	umull	r3, r12, r2, r3
700a8974: f02c 0303    	bic	r3, r12, #0x3
700a8978: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a897c: 1ad3         	subs	r3, r2, r3
700a897e: f001 0201    	and	r2, r1, #0x1
700a8982: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a8986: 1a89         	subs	r1, r1, r2
700a8988: f160 0000    	sbc	r0, r0, #0x0
700a898c: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a8990: f8cd 0043    	str.w	r0, [sp, #0x43]
700a8994: f8dd 103f    	ldr.w	r1, [sp, #0x3f]
700a8998: f8dd 0043    	ldr.w	r0, [sp, #0x43]
700a899c: 310a         	adds	r1, #0xa
700a899e: f140 0000    	adc	r0, r0, #0x0
700a89a2: f8cd 104f    	str.w	r1, [sp, #0x4f]
700a89a6: f8cd 0053    	str.w	r0, [sp, #0x53]
700a89aa: e7ff         	b	0x700a89ac <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #-0x2
700a89ac: 981a         	ldr	r0, [sp, #0x68]
700a89ae: 28ff         	cmp	r0, #0xff
700a89b0: d306         	blo	0x700a89c0 <Sciclient_pmQueryModuleClkFreq+0xf0> @ imm = #0xc
700a89b2: e7ff         	b	0x700a89b4 <Sciclient_pmQueryModuleClkFreq+0xe4> @ imm = #-0x2
700a89b4: 981a         	ldr	r0, [sp, #0x68]
700a89b6: 9016         	str	r0, [sp, #0x58]
700a89b8: 20ff         	movs	r0, #0xff
700a89ba: f88d 0057    	strb.w	r0, [sp, #0x57]
700a89be: e003         	b	0x700a89c8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #0x6
700a89c0: 981a         	ldr	r0, [sp, #0x68]
700a89c2: f88d 0057    	strb.w	r0, [sp, #0x57]
700a89c6: e7ff         	b	0x700a89c8 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #-0x2
700a89c8: 2000         	movs	r0, #0x0
700a89ca: 900b         	str	r0, [sp, #0x2c]
700a89cc: 900a         	str	r0, [sp, #0x28]
700a89ce: 9009         	str	r0, [sp, #0x24]
700a89d0: 9008         	str	r0, [sp, #0x20]
700a89d2: f240 110d    	movw	r1, #0x10d
700a89d6: f8ad 100c    	strh.w	r1, [sp, #0xc]
700a89da: 2102         	movs	r1, #0x2
700a89dc: 9104         	str	r1, [sp, #0x10]
700a89de: f10d 0133    	add.w	r1, sp, #0x33
700a89e2: 9105         	str	r1, [sp, #0x14]
700a89e4: 2129         	movs	r1, #0x29
700a89e6: 9106         	str	r1, [sp, #0x18]
700a89e8: 991f         	ldr	r1, [sp, #0x7c]
700a89ea: 9107         	str	r1, [sp, #0x1c]
700a89ec: 9000         	str	r0, [sp]
700a89ee: a808         	add	r0, sp, #0x20
700a89f0: 9001         	str	r0, [sp, #0x4]
700a89f2: 2010         	movs	r0, #0x10
700a89f4: 9002         	str	r0, [sp, #0x8]
700a89f6: a803         	add	r0, sp, #0xc
700a89f8: 4669         	mov	r1, sp
700a89fa: f7fb f921    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0x4dbe
700a89fe: 9017         	str	r0, [sp, #0x5c]
700a8a00: 9817         	ldr	r0, [sp, #0x5c]
700a8a02: b930         	cbnz	r0, 0x700a8a12 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #0xc
700a8a04: e7ff         	b	0x700a8a06 <Sciclient_pmQueryModuleClkFreq+0x136> @ imm = #-0x2
700a8a06: 9800         	ldr	r0, [sp]
700a8a08: f000 0002    	and	r0, r0, #0x2
700a8a0c: 2802         	cmp	r0, #0x2
700a8a0e: d004         	beq	0x700a8a1a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #0x8
700a8a10: e7ff         	b	0x700a8a12 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #-0x2
700a8a12: f04f 30ff    	mov.w	r0, #0xffffffff
700a8a16: 9017         	str	r0, [sp, #0x5c]
700a8a18: e7ff         	b	0x700a8a1a <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #-0x2
700a8a1a: 9817         	ldr	r0, [sp, #0x5c]
700a8a1c: b930         	cbnz	r0, 0x700a8a2c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #0xc
700a8a1e: e7ff         	b	0x700a8a20 <Sciclient_pmQueryModuleClkFreq+0x150> @ imm = #-0x2
700a8a20: 980a         	ldr	r0, [sp, #0x28]
700a8a22: 9a0b         	ldr	r2, [sp, #0x2c]
700a8a24: 991e         	ldr	r1, [sp, #0x78]
700a8a26: 604a         	str	r2, [r1, #0x4]
700a8a28: 6008         	str	r0, [r1]
700a8a2a: e7ff         	b	0x700a8a2c <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #-0x2
700a8a2c: 9817         	ldr	r0, [sp, #0x5c]
700a8a2e: b01c         	add	sp, #0x70
700a8a30: bd80         	pop	{r7, pc}
		...
700a8a3e: 0000         	movs	r0, r0

700a8a40 <_tx_mutex_prioritize>:
700a8a40: b580         	push	{r7, lr}
700a8a42: b08a         	sub	sp, #0x28
700a8a44: 9009         	str	r0, [sp, #0x24]
700a8a46: f7fa edfe    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x5404
700a8a4a: 9008         	str	r0, [sp, #0x20]
700a8a4c: 9809         	ldr	r0, [sp, #0x24]
700a8a4e: 69c0         	ldr	r0, [r0, #0x1c]
700a8a50: 9004         	str	r0, [sp, #0x10]
700a8a52: 9804         	ldr	r0, [sp, #0x10]
700a8a54: 2801         	cmp	r0, #0x1
700a8a56: d804         	bhi	0x700a8a62 <_tx_mutex_prioritize+0x22> @ imm = #0x8
700a8a58: e7ff         	b	0x700a8a5a <_tx_mutex_prioritize+0x1a> @ imm = #-0x2
700a8a5a: 9808         	ldr	r0, [sp, #0x20]
700a8a5c: f7f9 edd4    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x6458
700a8a60: e09a         	b	0x700a8b98 <_tx_mutex_prioritize+0x158> @ imm = #0x134
700a8a62: 9804         	ldr	r0, [sp, #0x10]
700a8a64: 2802         	cmp	r0, #0x2
700a8a66: d115         	bne	0x700a8a94 <_tx_mutex_prioritize+0x54> @ imm = #0x2a
700a8a68: e7ff         	b	0x700a8a6a <_tx_mutex_prioritize+0x2a> @ imm = #-0x2
700a8a6a: 9809         	ldr	r0, [sp, #0x24]
700a8a6c: 6980         	ldr	r0, [r0, #0x18]
700a8a6e: 9005         	str	r0, [sp, #0x14]
700a8a70: 9805         	ldr	r0, [sp, #0x14]
700a8a72: 6f40         	ldr	r0, [r0, #0x74]
700a8a74: 9003         	str	r0, [sp, #0xc]
700a8a76: 9803         	ldr	r0, [sp, #0xc]
700a8a78: 6b00         	ldr	r0, [r0, #0x30]
700a8a7a: 9905         	ldr	r1, [sp, #0x14]
700a8a7c: 6b09         	ldr	r1, [r1, #0x30]
700a8a7e: 4288         	cmp	r0, r1
700a8a80: d204         	bhs	0x700a8a8c <_tx_mutex_prioritize+0x4c> @ imm = #0x8
700a8a82: e7ff         	b	0x700a8a84 <_tx_mutex_prioritize+0x44> @ imm = #-0x2
700a8a84: 9803         	ldr	r0, [sp, #0xc]
700a8a86: 9909         	ldr	r1, [sp, #0x24]
700a8a88: 6188         	str	r0, [r1, #0x18]
700a8a8a: e7ff         	b	0x700a8a8c <_tx_mutex_prioritize+0x4c> @ imm = #-0x2
700a8a8c: 9808         	ldr	r0, [sp, #0x20]
700a8a8e: f7f9 edbc    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x6488
700a8a92: e080         	b	0x700a8b96 <_tx_mutex_prioritize+0x156> @ imm = #0x100
700a8a94: 9809         	ldr	r0, [sp, #0x24]
700a8a96: 6980         	ldr	r0, [r0, #0x18]
700a8a98: 9005         	str	r0, [sp, #0x14]
700a8a9a: 9805         	ldr	r0, [sp, #0x14]
700a8a9c: 9006         	str	r0, [sp, #0x18]
700a8a9e: 9806         	ldr	r0, [sp, #0x18]
700a8aa0: 6f40         	ldr	r0, [r0, #0x74]
700a8aa2: 9007         	str	r0, [sp, #0x1c]
700a8aa4: f64a 215c    	movw	r1, #0xaa5c
700a8aa8: f2c7 0108    	movt	r1, #0x7008
700a8aac: 6808         	ldr	r0, [r1]
700a8aae: 3001         	adds	r0, #0x1
700a8ab0: 6008         	str	r0, [r1]
700a8ab2: 2000         	movs	r0, #0x0
700a8ab4: 9001         	str	r0, [sp, #0x4]
700a8ab6: e7ff         	b	0x700a8ab8 <_tx_mutex_prioritize+0x78> @ imm = #-0x2
700a8ab8: 9807         	ldr	r0, [sp, #0x1c]
700a8aba: 6b00         	ldr	r0, [r0, #0x30]
700a8abc: 9906         	ldr	r1, [sp, #0x18]
700a8abe: 6b09         	ldr	r1, [r1, #0x30]
700a8ac0: 4288         	cmp	r0, r1
700a8ac2: d203         	bhs	0x700a8acc <_tx_mutex_prioritize+0x8c> @ imm = #0x6
700a8ac4: e7ff         	b	0x700a8ac6 <_tx_mutex_prioritize+0x86> @ imm = #-0x2
700a8ac6: 9807         	ldr	r0, [sp, #0x1c]
700a8ac8: 9006         	str	r0, [sp, #0x18]
700a8aca: e7ff         	b	0x700a8acc <_tx_mutex_prioritize+0x8c> @ imm = #-0x2
700a8acc: 9808         	ldr	r0, [sp, #0x20]
700a8ace: f7f9 ed9c    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x64c8
700a8ad2: f7fa edb8    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x5490
700a8ad6: 9008         	str	r0, [sp, #0x20]
700a8ad8: 9805         	ldr	r0, [sp, #0x14]
700a8ada: 9909         	ldr	r1, [sp, #0x24]
700a8adc: 6989         	ldr	r1, [r1, #0x18]
700a8ade: 4288         	cmp	r0, r1
700a8ae0: d003         	beq	0x700a8aea <_tx_mutex_prioritize+0xaa> @ imm = #0x6
700a8ae2: e7ff         	b	0x700a8ae4 <_tx_mutex_prioritize+0xa4> @ imm = #-0x2
700a8ae4: 2001         	movs	r0, #0x1
700a8ae6: 9001         	str	r0, [sp, #0x4]
700a8ae8: e009         	b	0x700a8afe <_tx_mutex_prioritize+0xbe> @ imm = #0x12
700a8aea: 9804         	ldr	r0, [sp, #0x10]
700a8aec: 9909         	ldr	r1, [sp, #0x24]
700a8aee: 69c9         	ldr	r1, [r1, #0x1c]
700a8af0: 4288         	cmp	r0, r1
700a8af2: d003         	beq	0x700a8afc <_tx_mutex_prioritize+0xbc> @ imm = #0x6
700a8af4: e7ff         	b	0x700a8af6 <_tx_mutex_prioritize+0xb6> @ imm = #-0x2
700a8af6: 2001         	movs	r0, #0x1
700a8af8: 9001         	str	r0, [sp, #0x4]
700a8afa: e7ff         	b	0x700a8afc <_tx_mutex_prioritize+0xbc> @ imm = #-0x2
700a8afc: e7ff         	b	0x700a8afe <_tx_mutex_prioritize+0xbe> @ imm = #-0x2
700a8afe: 9801         	ldr	r0, [sp, #0x4]
700a8b00: b920         	cbnz	r0, 0x700a8b0c <_tx_mutex_prioritize+0xcc> @ imm = #0x8
700a8b02: e7ff         	b	0x700a8b04 <_tx_mutex_prioritize+0xc4> @ imm = #-0x2
700a8b04: 9807         	ldr	r0, [sp, #0x1c]
700a8b06: 6f40         	ldr	r0, [r0, #0x74]
700a8b08: 9007         	str	r0, [sp, #0x1c]
700a8b0a: e00d         	b	0x700a8b28 <_tx_mutex_prioritize+0xe8> @ imm = #0x1a
700a8b0c: 9809         	ldr	r0, [sp, #0x24]
700a8b0e: 6980         	ldr	r0, [r0, #0x18]
700a8b10: 9005         	str	r0, [sp, #0x14]
700a8b12: 9809         	ldr	r0, [sp, #0x24]
700a8b14: 69c0         	ldr	r0, [r0, #0x1c]
700a8b16: 9004         	str	r0, [sp, #0x10]
700a8b18: 9805         	ldr	r0, [sp, #0x14]
700a8b1a: 9006         	str	r0, [sp, #0x18]
700a8b1c: 9806         	ldr	r0, [sp, #0x18]
700a8b1e: 6f40         	ldr	r0, [r0, #0x74]
700a8b20: 9007         	str	r0, [sp, #0x1c]
700a8b22: 2000         	movs	r0, #0x0
700a8b24: 9001         	str	r0, [sp, #0x4]
700a8b26: e7ff         	b	0x700a8b28 <_tx_mutex_prioritize+0xe8> @ imm = #-0x2
700a8b28: e7ff         	b	0x700a8b2a <_tx_mutex_prioritize+0xea> @ imm = #-0x2
700a8b2a: 9807         	ldr	r0, [sp, #0x1c]
700a8b2c: 9905         	ldr	r1, [sp, #0x14]
700a8b2e: 4288         	cmp	r0, r1
700a8b30: d1c2         	bne	0x700a8ab8 <_tx_mutex_prioritize+0x78> @ imm = #-0x7c
700a8b32: e7ff         	b	0x700a8b34 <_tx_mutex_prioritize+0xf4> @ imm = #-0x2
700a8b34: f64a 215c    	movw	r1, #0xaa5c
700a8b38: f2c7 0108    	movt	r1, #0x7008
700a8b3c: 6808         	ldr	r0, [r1]
700a8b3e: 3801         	subs	r0, #0x1
700a8b40: 6008         	str	r0, [r1]
700a8b42: 9806         	ldr	r0, [sp, #0x18]
700a8b44: 9905         	ldr	r1, [sp, #0x14]
700a8b46: 4288         	cmp	r0, r1
700a8b48: d01f         	beq	0x700a8b8a <_tx_mutex_prioritize+0x14a> @ imm = #0x3e
700a8b4a: e7ff         	b	0x700a8b4c <_tx_mutex_prioritize+0x10c> @ imm = #-0x2
700a8b4c: 9806         	ldr	r0, [sp, #0x18]
700a8b4e: 6f40         	ldr	r0, [r0, #0x74]
700a8b50: 9003         	str	r0, [sp, #0xc]
700a8b52: 9806         	ldr	r0, [sp, #0x18]
700a8b54: 6f80         	ldr	r0, [r0, #0x78]
700a8b56: 9002         	str	r0, [sp, #0x8]
700a8b58: 9802         	ldr	r0, [sp, #0x8]
700a8b5a: 9903         	ldr	r1, [sp, #0xc]
700a8b5c: 6788         	str	r0, [r1, #0x78]
700a8b5e: 9803         	ldr	r0, [sp, #0xc]
700a8b60: 9902         	ldr	r1, [sp, #0x8]
700a8b62: 6748         	str	r0, [r1, #0x74]
700a8b64: 9805         	ldr	r0, [sp, #0x14]
700a8b66: 6f80         	ldr	r0, [r0, #0x78]
700a8b68: 9002         	str	r0, [sp, #0x8]
700a8b6a: 9805         	ldr	r0, [sp, #0x14]
700a8b6c: 9906         	ldr	r1, [sp, #0x18]
700a8b6e: 6748         	str	r0, [r1, #0x74]
700a8b70: 9802         	ldr	r0, [sp, #0x8]
700a8b72: 9906         	ldr	r1, [sp, #0x18]
700a8b74: 6788         	str	r0, [r1, #0x78]
700a8b76: 9806         	ldr	r0, [sp, #0x18]
700a8b78: 9902         	ldr	r1, [sp, #0x8]
700a8b7a: 6748         	str	r0, [r1, #0x74]
700a8b7c: 9806         	ldr	r0, [sp, #0x18]
700a8b7e: 9905         	ldr	r1, [sp, #0x14]
700a8b80: 6788         	str	r0, [r1, #0x78]
700a8b82: 9806         	ldr	r0, [sp, #0x18]
700a8b84: 9909         	ldr	r1, [sp, #0x24]
700a8b86: 6188         	str	r0, [r1, #0x18]
700a8b88: e7ff         	b	0x700a8b8a <_tx_mutex_prioritize+0x14a> @ imm = #-0x2
700a8b8a: 9808         	ldr	r0, [sp, #0x20]
700a8b8c: f7f9 ed3c    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x6588
700a8b90: f00a fbb6    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0xa76c
700a8b94: e7ff         	b	0x700a8b96 <_tx_mutex_prioritize+0x156> @ imm = #-0x2
700a8b96: e7ff         	b	0x700a8b98 <_tx_mutex_prioritize+0x158> @ imm = #-0x2
700a8b98: 2000         	movs	r0, #0x0
700a8b9a: b00a         	add	sp, #0x28
700a8b9c: bd80         	pop	{r7, pc}
700a8b9e: 0000         	movs	r0, r0

700a8ba0 <Udma_rmAllocMappedRxCh>:
700a8ba0: b580         	push	{r7, lr}
700a8ba2: b08a         	sub	sp, #0x28
700a8ba4: 9009         	str	r0, [sp, #0x24]
700a8ba6: 9108         	str	r1, [sp, #0x20]
700a8ba8: 9207         	str	r2, [sp, #0x1c]
700a8baa: 2000         	movs	r0, #0x0
700a8bac: f6cf 70ff    	movt	r0, #0xffff
700a8bb0: 9006         	str	r0, [sp, #0x18]
700a8bb2: 9808         	ldr	r0, [sp, #0x20]
700a8bb4: f500 70ea    	add.w	r0, r0, #0x1d4
700a8bb8: 9001         	str	r0, [sp, #0x4]
700a8bba: 9808         	ldr	r0, [sp, #0x20]
700a8bbc: f500 609f    	add.w	r0, r0, #0x4f8
700a8bc0: f04f 31ff    	mov.w	r1, #0xffffffff
700a8bc4: f009 fec4    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x9d88
700a8bc8: 9809         	ldr	r0, [sp, #0x24]
700a8bca: 2101         	movs	r1, #0x1
700a8bcc: f6cf 71ff    	movt	r1, #0xffff
700a8bd0: 4288         	cmp	r0, r1
700a8bd2: d142         	bne	0x700a8c5a <Udma_rmAllocMappedRxCh+0xba> @ imm = #0x84
700a8bd4: e7ff         	b	0x700a8bd6 <Udma_rmAllocMappedRxCh+0x36> @ imm = #-0x2
700a8bd6: 2000         	movs	r0, #0x0
700a8bd8: 9005         	str	r0, [sp, #0x14]
700a8bda: e7ff         	b	0x700a8bdc <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x2
700a8bdc: 9805         	ldr	r0, [sp, #0x14]
700a8bde: 9901         	ldr	r1, [sp, #0x4]
700a8be0: 9a07         	ldr	r2, [sp, #0x1c]
700a8be2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8be6: 6f89         	ldr	r1, [r1, #0x78]
700a8be8: 4288         	cmp	r0, r1
700a8bea: d235         	bhs	0x700a8c58 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x6a
700a8bec: e7ff         	b	0x700a8bee <Udma_rmAllocMappedRxCh+0x4e> @ imm = #-0x2
700a8bee: 9805         	ldr	r0, [sp, #0x14]
700a8bf0: 0940         	lsrs	r0, r0, #0x5
700a8bf2: 9004         	str	r0, [sp, #0x10]
700a8bf4: 9805         	ldr	r0, [sp, #0x14]
700a8bf6: 9904         	ldr	r1, [sp, #0x10]
700a8bf8: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8bfc: 9003         	str	r0, [sp, #0xc]
700a8bfe: 9903         	ldr	r1, [sp, #0xc]
700a8c00: 2001         	movs	r0, #0x1
700a8c02: 4088         	lsls	r0, r1
700a8c04: 9002         	str	r0, [sp, #0x8]
700a8c06: 9808         	ldr	r0, [sp, #0x20]
700a8c08: 9907         	ldr	r1, [sp, #0x1c]
700a8c0a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8c0e: 9904         	ldr	r1, [sp, #0x10]
700a8c10: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8c14: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a8c18: 9902         	ldr	r1, [sp, #0x8]
700a8c1a: 4008         	ands	r0, r1
700a8c1c: 4288         	cmp	r0, r1
700a8c1e: d116         	bne	0x700a8c4e <Udma_rmAllocMappedRxCh+0xae> @ imm = #0x2c
700a8c20: e7ff         	b	0x700a8c22 <Udma_rmAllocMappedRxCh+0x82> @ imm = #-0x2
700a8c22: 9a02         	ldr	r2, [sp, #0x8]
700a8c24: 9808         	ldr	r0, [sp, #0x20]
700a8c26: 9907         	ldr	r1, [sp, #0x1c]
700a8c28: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8c2c: 9904         	ldr	r1, [sp, #0x10]
700a8c2e: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8c32: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a8c36: 4390         	bics	r0, r2
700a8c38: f8c1 0334    	str.w	r0, [r1, #0x334]
700a8c3c: 9805         	ldr	r0, [sp, #0x14]
700a8c3e: 9901         	ldr	r1, [sp, #0x4]
700a8c40: 9a07         	ldr	r2, [sp, #0x1c]
700a8c42: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8c46: 6e89         	ldr	r1, [r1, #0x68]
700a8c48: 4408         	add	r0, r1
700a8c4a: 9006         	str	r0, [sp, #0x18]
700a8c4c: e004         	b	0x700a8c58 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x8
700a8c4e: e7ff         	b	0x700a8c50 <Udma_rmAllocMappedRxCh+0xb0> @ imm = #-0x2
700a8c50: 9805         	ldr	r0, [sp, #0x14]
700a8c52: 3001         	adds	r0, #0x1
700a8c54: 9005         	str	r0, [sp, #0x14]
700a8c56: e7c1         	b	0x700a8bdc <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x7e
700a8c58: e047         	b	0x700a8cea <Udma_rmAllocMappedRxCh+0x14a> @ imm = #0x8e
700a8c5a: 9809         	ldr	r0, [sp, #0x24]
700a8c5c: 9901         	ldr	r1, [sp, #0x4]
700a8c5e: 9a07         	ldr	r2, [sp, #0x1c]
700a8c60: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8c64: 6e89         	ldr	r1, [r1, #0x68]
700a8c66: 4288         	cmp	r0, r1
700a8c68: d33e         	blo	0x700a8ce8 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x7c
700a8c6a: e7ff         	b	0x700a8c6c <Udma_rmAllocMappedRxCh+0xcc> @ imm = #-0x2
700a8c6c: 9809         	ldr	r0, [sp, #0x24]
700a8c6e: 9901         	ldr	r1, [sp, #0x4]
700a8c70: 9a07         	ldr	r2, [sp, #0x1c]
700a8c72: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8c76: 6e91         	ldr	r1, [r2, #0x68]
700a8c78: 6f92         	ldr	r2, [r2, #0x78]
700a8c7a: 4411         	add	r1, r2
700a8c7c: 4288         	cmp	r0, r1
700a8c7e: d233         	bhs	0x700a8ce8 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x66
700a8c80: e7ff         	b	0x700a8c82 <Udma_rmAllocMappedRxCh+0xe2> @ imm = #-0x2
700a8c82: 9809         	ldr	r0, [sp, #0x24]
700a8c84: 9901         	ldr	r1, [sp, #0x4]
700a8c86: 9a07         	ldr	r2, [sp, #0x1c]
700a8c88: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8c8c: 6e89         	ldr	r1, [r1, #0x68]
700a8c8e: 1a40         	subs	r0, r0, r1
700a8c90: 9005         	str	r0, [sp, #0x14]
700a8c92: 9805         	ldr	r0, [sp, #0x14]
700a8c94: 0940         	lsrs	r0, r0, #0x5
700a8c96: 9004         	str	r0, [sp, #0x10]
700a8c98: 9805         	ldr	r0, [sp, #0x14]
700a8c9a: 9904         	ldr	r1, [sp, #0x10]
700a8c9c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8ca0: 9003         	str	r0, [sp, #0xc]
700a8ca2: 9903         	ldr	r1, [sp, #0xc]
700a8ca4: 2001         	movs	r0, #0x1
700a8ca6: 4088         	lsls	r0, r1
700a8ca8: 9002         	str	r0, [sp, #0x8]
700a8caa: 9808         	ldr	r0, [sp, #0x20]
700a8cac: 9907         	ldr	r1, [sp, #0x1c]
700a8cae: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8cb2: 9904         	ldr	r1, [sp, #0x10]
700a8cb4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8cb8: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a8cbc: 9902         	ldr	r1, [sp, #0x8]
700a8cbe: 4008         	ands	r0, r1
700a8cc0: 4288         	cmp	r0, r1
700a8cc2: d110         	bne	0x700a8ce6 <Udma_rmAllocMappedRxCh+0x146> @ imm = #0x20
700a8cc4: e7ff         	b	0x700a8cc6 <Udma_rmAllocMappedRxCh+0x126> @ imm = #-0x2
700a8cc6: 9a02         	ldr	r2, [sp, #0x8]
700a8cc8: 9808         	ldr	r0, [sp, #0x20]
700a8cca: 9907         	ldr	r1, [sp, #0x1c]
700a8ccc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8cd0: 9904         	ldr	r1, [sp, #0x10]
700a8cd2: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8cd6: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a8cda: 4390         	bics	r0, r2
700a8cdc: f8c1 0334    	str.w	r0, [r1, #0x334]
700a8ce0: 9809         	ldr	r0, [sp, #0x24]
700a8ce2: 9006         	str	r0, [sp, #0x18]
700a8ce4: e7ff         	b	0x700a8ce6 <Udma_rmAllocMappedRxCh+0x146> @ imm = #-0x2
700a8ce6: e7ff         	b	0x700a8ce8 <Udma_rmAllocMappedRxCh+0x148> @ imm = #-0x2
700a8ce8: e7ff         	b	0x700a8cea <Udma_rmAllocMappedRxCh+0x14a> @ imm = #-0x2
700a8cea: 9808         	ldr	r0, [sp, #0x20]
700a8cec: f500 609f    	add.w	r0, r0, #0x4f8
700a8cf0: f00a febe    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0xad7c
700a8cf4: 9806         	ldr	r0, [sp, #0x18]
700a8cf6: b00a         	add	sp, #0x28
700a8cf8: bd80         	pop	{r7, pc}
700a8cfa: 0000         	movs	r0, r0
700a8cfc: 0000         	movs	r0, r0
700a8cfe: 0000         	movs	r0, r0

700a8d00 <Udma_rmAllocMappedTxCh>:
700a8d00: b580         	push	{r7, lr}
700a8d02: b08a         	sub	sp, #0x28
700a8d04: 9009         	str	r0, [sp, #0x24]
700a8d06: 9108         	str	r1, [sp, #0x20]
700a8d08: 9207         	str	r2, [sp, #0x1c]
700a8d0a: 2000         	movs	r0, #0x0
700a8d0c: f6cf 70ff    	movt	r0, #0xffff
700a8d10: 9006         	str	r0, [sp, #0x18]
700a8d12: 9808         	ldr	r0, [sp, #0x20]
700a8d14: f500 70ea    	add.w	r0, r0, #0x1d4
700a8d18: 9001         	str	r0, [sp, #0x4]
700a8d1a: 9808         	ldr	r0, [sp, #0x20]
700a8d1c: f500 609f    	add.w	r0, r0, #0x4f8
700a8d20: f04f 31ff    	mov.w	r1, #0xffffffff
700a8d24: f009 fe14    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x9c28
700a8d28: 9809         	ldr	r0, [sp, #0x24]
700a8d2a: 2101         	movs	r1, #0x1
700a8d2c: f6cf 71ff    	movt	r1, #0xffff
700a8d30: 4288         	cmp	r0, r1
700a8d32: d142         	bne	0x700a8dba <Udma_rmAllocMappedTxCh+0xba> @ imm = #0x84
700a8d34: e7ff         	b	0x700a8d36 <Udma_rmAllocMappedTxCh+0x36> @ imm = #-0x2
700a8d36: 2000         	movs	r0, #0x0
700a8d38: 9005         	str	r0, [sp, #0x14]
700a8d3a: e7ff         	b	0x700a8d3c <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x2
700a8d3c: 9805         	ldr	r0, [sp, #0x14]
700a8d3e: 9901         	ldr	r1, [sp, #0x4]
700a8d40: 9a07         	ldr	r2, [sp, #0x1c]
700a8d42: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8d46: 6d89         	ldr	r1, [r1, #0x58]
700a8d48: 4288         	cmp	r0, r1
700a8d4a: d235         	bhs	0x700a8db8 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x6a
700a8d4c: e7ff         	b	0x700a8d4e <Udma_rmAllocMappedTxCh+0x4e> @ imm = #-0x2
700a8d4e: 9805         	ldr	r0, [sp, #0x14]
700a8d50: 0940         	lsrs	r0, r0, #0x5
700a8d52: 9004         	str	r0, [sp, #0x10]
700a8d54: 9805         	ldr	r0, [sp, #0x14]
700a8d56: 9904         	ldr	r1, [sp, #0x10]
700a8d58: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8d5c: 9003         	str	r0, [sp, #0xc]
700a8d5e: 9903         	ldr	r1, [sp, #0xc]
700a8d60: 2001         	movs	r0, #0x1
700a8d62: 4088         	lsls	r0, r1
700a8d64: 9002         	str	r0, [sp, #0x8]
700a8d66: 9808         	ldr	r0, [sp, #0x20]
700a8d68: 9907         	ldr	r1, [sp, #0x1c]
700a8d6a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8d6e: 9904         	ldr	r1, [sp, #0x10]
700a8d70: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8d74: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a8d78: 9902         	ldr	r1, [sp, #0x8]
700a8d7a: 4008         	ands	r0, r1
700a8d7c: 4288         	cmp	r0, r1
700a8d7e: d116         	bne	0x700a8dae <Udma_rmAllocMappedTxCh+0xae> @ imm = #0x2c
700a8d80: e7ff         	b	0x700a8d82 <Udma_rmAllocMappedTxCh+0x82> @ imm = #-0x2
700a8d82: 9a02         	ldr	r2, [sp, #0x8]
700a8d84: 9808         	ldr	r0, [sp, #0x20]
700a8d86: 9907         	ldr	r1, [sp, #0x1c]
700a8d88: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8d8c: 9904         	ldr	r1, [sp, #0x10]
700a8d8e: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8d92: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a8d96: 4390         	bics	r0, r2
700a8d98: f8c1 0324    	str.w	r0, [r1, #0x324]
700a8d9c: 9805         	ldr	r0, [sp, #0x14]
700a8d9e: 9901         	ldr	r1, [sp, #0x4]
700a8da0: 9a07         	ldr	r2, [sp, #0x1c]
700a8da2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8da6: 6c89         	ldr	r1, [r1, #0x48]
700a8da8: 4408         	add	r0, r1
700a8daa: 9006         	str	r0, [sp, #0x18]
700a8dac: e004         	b	0x700a8db8 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x8
700a8dae: e7ff         	b	0x700a8db0 <Udma_rmAllocMappedTxCh+0xb0> @ imm = #-0x2
700a8db0: 9805         	ldr	r0, [sp, #0x14]
700a8db2: 3001         	adds	r0, #0x1
700a8db4: 9005         	str	r0, [sp, #0x14]
700a8db6: e7c1         	b	0x700a8d3c <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x7e
700a8db8: e047         	b	0x700a8e4a <Udma_rmAllocMappedTxCh+0x14a> @ imm = #0x8e
700a8dba: 9809         	ldr	r0, [sp, #0x24]
700a8dbc: 9901         	ldr	r1, [sp, #0x4]
700a8dbe: 9a07         	ldr	r2, [sp, #0x1c]
700a8dc0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8dc4: 6c89         	ldr	r1, [r1, #0x48]
700a8dc6: 4288         	cmp	r0, r1
700a8dc8: d33e         	blo	0x700a8e48 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x7c
700a8dca: e7ff         	b	0x700a8dcc <Udma_rmAllocMappedTxCh+0xcc> @ imm = #-0x2
700a8dcc: 9809         	ldr	r0, [sp, #0x24]
700a8dce: 9901         	ldr	r1, [sp, #0x4]
700a8dd0: 9a07         	ldr	r2, [sp, #0x1c]
700a8dd2: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a8dd6: 6c91         	ldr	r1, [r2, #0x48]
700a8dd8: 6d92         	ldr	r2, [r2, #0x58]
700a8dda: 4411         	add	r1, r2
700a8ddc: 4288         	cmp	r0, r1
700a8dde: d233         	bhs	0x700a8e48 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x66
700a8de0: e7ff         	b	0x700a8de2 <Udma_rmAllocMappedTxCh+0xe2> @ imm = #-0x2
700a8de2: 9809         	ldr	r0, [sp, #0x24]
700a8de4: 9901         	ldr	r1, [sp, #0x4]
700a8de6: 9a07         	ldr	r2, [sp, #0x1c]
700a8de8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a8dec: 6c89         	ldr	r1, [r1, #0x48]
700a8dee: 1a40         	subs	r0, r0, r1
700a8df0: 9005         	str	r0, [sp, #0x14]
700a8df2: 9805         	ldr	r0, [sp, #0x14]
700a8df4: 0940         	lsrs	r0, r0, #0x5
700a8df6: 9004         	str	r0, [sp, #0x10]
700a8df8: 9805         	ldr	r0, [sp, #0x14]
700a8dfa: 9904         	ldr	r1, [sp, #0x10]
700a8dfc: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8e00: 9003         	str	r0, [sp, #0xc]
700a8e02: 9903         	ldr	r1, [sp, #0xc]
700a8e04: 2001         	movs	r0, #0x1
700a8e06: 4088         	lsls	r0, r1
700a8e08: 9002         	str	r0, [sp, #0x8]
700a8e0a: 9808         	ldr	r0, [sp, #0x20]
700a8e0c: 9907         	ldr	r1, [sp, #0x1c]
700a8e0e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e12: 9904         	ldr	r1, [sp, #0x10]
700a8e14: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e18: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a8e1c: 9902         	ldr	r1, [sp, #0x8]
700a8e1e: 4008         	ands	r0, r1
700a8e20: 4288         	cmp	r0, r1
700a8e22: d110         	bne	0x700a8e46 <Udma_rmAllocMappedTxCh+0x146> @ imm = #0x20
700a8e24: e7ff         	b	0x700a8e26 <Udma_rmAllocMappedTxCh+0x126> @ imm = #-0x2
700a8e26: 9a02         	ldr	r2, [sp, #0x8]
700a8e28: 9808         	ldr	r0, [sp, #0x20]
700a8e2a: 9907         	ldr	r1, [sp, #0x1c]
700a8e2c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e30: 9904         	ldr	r1, [sp, #0x10]
700a8e32: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8e36: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a8e3a: 4390         	bics	r0, r2
700a8e3c: f8c1 0324    	str.w	r0, [r1, #0x324]
700a8e40: 9809         	ldr	r0, [sp, #0x24]
700a8e42: 9006         	str	r0, [sp, #0x18]
700a8e44: e7ff         	b	0x700a8e46 <Udma_rmAllocMappedTxCh+0x146> @ imm = #-0x2
700a8e46: e7ff         	b	0x700a8e48 <Udma_rmAllocMappedTxCh+0x148> @ imm = #-0x2
700a8e48: e7ff         	b	0x700a8e4a <Udma_rmAllocMappedTxCh+0x14a> @ imm = #-0x2
700a8e4a: 9808         	ldr	r0, [sp, #0x20]
700a8e4c: f500 609f    	add.w	r0, r0, #0x4f8
700a8e50: f00a fe0e    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0xac1c
700a8e54: 9806         	ldr	r0, [sp, #0x18]
700a8e56: b00a         	add	sp, #0x28
700a8e58: bd80         	pop	{r7, pc}
700a8e5a: 0000         	movs	r0, r0
700a8e5c: 0000         	movs	r0, r0
700a8e5e: 0000         	movs	r0, r0

700a8e60 <CSL_bcdmaChanOpGetChanStats>:
700a8e60: b580         	push	{r7, lr}
700a8e62: b088         	sub	sp, #0x20
700a8e64: 9007         	str	r0, [sp, #0x1c]
700a8e66: 9106         	str	r1, [sp, #0x18]
700a8e68: 9205         	str	r2, [sp, #0x14]
700a8e6a: 9304         	str	r3, [sp, #0x10]
700a8e6c: 2000         	movs	r0, #0x0
700a8e6e: 9003         	str	r0, [sp, #0xc]
700a8e70: 9804         	ldr	r0, [sp, #0x10]
700a8e72: b920         	cbnz	r0, 0x700a8e7e <CSL_bcdmaChanOpGetChanStats+0x1e> @ imm = #0x8
700a8e74: e7ff         	b	0x700a8e76 <CSL_bcdmaChanOpGetChanStats+0x16> @ imm = #-0x2
700a8e76: f06f 0001    	mvn	r0, #0x1
700a8e7a: 9003         	str	r0, [sp, #0xc]
700a8e7c: e099         	b	0x700a8fb2 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #0x132
700a8e7e: 9804         	ldr	r0, [sp, #0x10]
700a8e80: 9002         	str	r0, [sp, #0x8]
700a8e82: 9806         	ldr	r0, [sp, #0x18]
700a8e84: 9001         	str	r0, [sp, #0x4]
700a8e86: b140         	cbz	r0, 0x700a8e9a <CSL_bcdmaChanOpGetChanStats+0x3a> @ imm = #0x10
700a8e88: e7ff         	b	0x700a8e8a <CSL_bcdmaChanOpGetChanStats+0x2a> @ imm = #-0x2
700a8e8a: 9801         	ldr	r0, [sp, #0x4]
700a8e8c: 2801         	cmp	r0, #0x1
700a8e8e: d031         	beq	0x700a8ef4 <CSL_bcdmaChanOpGetChanStats+0x94> @ imm = #0x62
700a8e90: e7ff         	b	0x700a8e92 <CSL_bcdmaChanOpGetChanStats+0x32> @ imm = #-0x2
700a8e92: 9801         	ldr	r0, [sp, #0x4]
700a8e94: 2802         	cmp	r0, #0x2
700a8e96: d05a         	beq	0x700a8f4e <CSL_bcdmaChanOpGetChanStats+0xee> @ imm = #0xb4
700a8e98: e086         	b	0x700a8fa8 <CSL_bcdmaChanOpGetChanStats+0x148> @ imm = #0x10c
700a8e9a: 9807         	ldr	r0, [sp, #0x1c]
700a8e9c: 6880         	ldr	r0, [r0, #0x8]
700a8e9e: 9905         	ldr	r1, [sp, #0x14]
700a8ea0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8ea4: f500 6080    	add.w	r0, r0, #0x400
700a8ea8: f00c fcca    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc994
700a8eac: 9902         	ldr	r1, [sp, #0x8]
700a8eae: 6008         	str	r0, [r1]
700a8eb0: 9807         	ldr	r0, [sp, #0x1c]
700a8eb2: 6880         	ldr	r0, [r0, #0x8]
700a8eb4: 9905         	ldr	r1, [sp, #0x14]
700a8eb6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8eba: f500 6081    	add.w	r0, r0, #0x408
700a8ebe: f00c fcbf    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc97e
700a8ec2: 9902         	ldr	r1, [sp, #0x8]
700a8ec4: 6048         	str	r0, [r1, #0x4]
700a8ec6: 9807         	ldr	r0, [sp, #0x1c]
700a8ec8: 6880         	ldr	r0, [r0, #0x8]
700a8eca: 9905         	ldr	r1, [sp, #0x14]
700a8ecc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8ed0: f500 6082    	add.w	r0, r0, #0x410
700a8ed4: f00c fcb4    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc968
700a8ed8: 9902         	ldr	r1, [sp, #0x8]
700a8eda: 6088         	str	r0, [r1, #0x8]
700a8edc: 9902         	ldr	r1, [sp, #0x8]
700a8ede: 2000         	movs	r0, #0x0
700a8ee0: 60c8         	str	r0, [r1, #0xc]
700a8ee2: 9902         	ldr	r1, [sp, #0x8]
700a8ee4: 6108         	str	r0, [r1, #0x10]
700a8ee6: 9902         	ldr	r1, [sp, #0x8]
700a8ee8: 6848         	ldr	r0, [r1, #0x4]
700a8eea: 6148         	str	r0, [r1, #0x14]
700a8eec: 9902         	ldr	r1, [sp, #0x8]
700a8eee: 6888         	ldr	r0, [r1, #0x8]
700a8ef0: 6188         	str	r0, [r1, #0x18]
700a8ef2: e05d         	b	0x700a8fb0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0xba
700a8ef4: 9807         	ldr	r0, [sp, #0x1c]
700a8ef6: 6900         	ldr	r0, [r0, #0x10]
700a8ef8: 9905         	ldr	r1, [sp, #0x14]
700a8efa: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8efe: f500 6080    	add.w	r0, r0, #0x400
700a8f02: f00c fc9d    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc93a
700a8f06: 9902         	ldr	r1, [sp, #0x8]
700a8f08: 6008         	str	r0, [r1]
700a8f0a: 9807         	ldr	r0, [sp, #0x1c]
700a8f0c: 6900         	ldr	r0, [r0, #0x10]
700a8f0e: 9905         	ldr	r1, [sp, #0x14]
700a8f10: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8f14: f500 6081    	add.w	r0, r0, #0x408
700a8f18: f00c fc92    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc924
700a8f1c: 9902         	ldr	r1, [sp, #0x8]
700a8f1e: 6048         	str	r0, [r1, #0x4]
700a8f20: 9807         	ldr	r0, [sp, #0x1c]
700a8f22: 6900         	ldr	r0, [r0, #0x10]
700a8f24: 9905         	ldr	r1, [sp, #0x14]
700a8f26: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8f2a: f500 6082    	add.w	r0, r0, #0x410
700a8f2e: f00c fc87    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc90e
700a8f32: 9902         	ldr	r1, [sp, #0x8]
700a8f34: 6088         	str	r0, [r1, #0x8]
700a8f36: 9902         	ldr	r1, [sp, #0x8]
700a8f38: 2000         	movs	r0, #0x0
700a8f3a: 60c8         	str	r0, [r1, #0xc]
700a8f3c: 9902         	ldr	r1, [sp, #0x8]
700a8f3e: 6108         	str	r0, [r1, #0x10]
700a8f40: 9902         	ldr	r1, [sp, #0x8]
700a8f42: 6848         	ldr	r0, [r1, #0x4]
700a8f44: 6148         	str	r0, [r1, #0x14]
700a8f46: 9902         	ldr	r1, [sp, #0x8]
700a8f48: 6888         	ldr	r0, [r1, #0x8]
700a8f4a: 6188         	str	r0, [r1, #0x18]
700a8f4c: e030         	b	0x700a8fb0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x60
700a8f4e: 9807         	ldr	r0, [sp, #0x1c]
700a8f50: 6980         	ldr	r0, [r0, #0x18]
700a8f52: 9905         	ldr	r1, [sp, #0x14]
700a8f54: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8f58: f500 6080    	add.w	r0, r0, #0x400
700a8f5c: f00c fc70    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc8e0
700a8f60: 9902         	ldr	r1, [sp, #0x8]
700a8f62: 6008         	str	r0, [r1]
700a8f64: 9902         	ldr	r1, [sp, #0x8]
700a8f66: 2000         	movs	r0, #0x0
700a8f68: 6048         	str	r0, [r1, #0x4]
700a8f6a: 9902         	ldr	r1, [sp, #0x8]
700a8f6c: 6088         	str	r0, [r1, #0x8]
700a8f6e: 9807         	ldr	r0, [sp, #0x1c]
700a8f70: 6980         	ldr	r0, [r0, #0x18]
700a8f72: 9905         	ldr	r1, [sp, #0x14]
700a8f74: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8f78: f500 6081    	add.w	r0, r0, #0x408
700a8f7c: f00c fc60    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc8c0
700a8f80: 9902         	ldr	r1, [sp, #0x8]
700a8f82: 60c8         	str	r0, [r1, #0xc]
700a8f84: 9807         	ldr	r0, [sp, #0x1c]
700a8f86: 6980         	ldr	r0, [r0, #0x18]
700a8f88: 9905         	ldr	r1, [sp, #0x14]
700a8f8a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a8f8e: f500 6082    	add.w	r0, r0, #0x410
700a8f92: f00c fc55    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xc8aa
700a8f96: 9902         	ldr	r1, [sp, #0x8]
700a8f98: 6108         	str	r0, [r1, #0x10]
700a8f9a: 9902         	ldr	r1, [sp, #0x8]
700a8f9c: 68c8         	ldr	r0, [r1, #0xc]
700a8f9e: 6148         	str	r0, [r1, #0x14]
700a8fa0: 9902         	ldr	r1, [sp, #0x8]
700a8fa2: 6908         	ldr	r0, [r1, #0x10]
700a8fa4: 6188         	str	r0, [r1, #0x18]
700a8fa6: e003         	b	0x700a8fb0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x6
700a8fa8: f06f 0001    	mvn	r0, #0x1
700a8fac: 9003         	str	r0, [sp, #0xc]
700a8fae: e7ff         	b	0x700a8fb0 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #-0x2
700a8fb0: e7ff         	b	0x700a8fb2 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #-0x2
700a8fb2: 9803         	ldr	r0, [sp, #0xc]
700a8fb4: b008         	add	sp, #0x20
700a8fb6: bd80         	pop	{r7, pc}
		...

700a8fc0 <_tx_mutex_priority_change>:
700a8fc0: b580         	push	{r7, lr}
700a8fc2: b086         	sub	sp, #0x18
700a8fc4: 9005         	str	r0, [sp, #0x14]
700a8fc6: 9104         	str	r1, [sp, #0x10]
700a8fc8: 9805         	ldr	r0, [sp, #0x14]
700a8fca: 6b40         	ldr	r0, [r0, #0x34]
700a8fcc: b1a0         	cbz	r0, 0x700a8ff8 <_tx_mutex_priority_change+0x38> @ imm = #0x28
700a8fce: e7ff         	b	0x700a8fd0 <_tx_mutex_priority_change+0x10> @ imm = #-0x2
700a8fd0: 9804         	ldr	r0, [sp, #0x10]
700a8fd2: 9905         	ldr	r1, [sp, #0x14]
700a8fd4: 6308         	str	r0, [r1, #0x30]
700a8fd6: 9805         	ldr	r0, [sp, #0x14]
700a8fd8: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a8fdc: 9904         	ldr	r1, [sp, #0x10]
700a8fde: 4288         	cmp	r0, r1
700a8fe0: d205         	bhs	0x700a8fee <_tx_mutex_priority_change+0x2e> @ imm = #0xa
700a8fe2: e7ff         	b	0x700a8fe4 <_tx_mutex_priority_change+0x24> @ imm = #-0x2
700a8fe4: 9905         	ldr	r1, [sp, #0x14]
700a8fe6: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a8fea: 6408         	str	r0, [r1, #0x40]
700a8fec: e003         	b	0x700a8ff6 <_tx_mutex_priority_change+0x36> @ imm = #0x6
700a8fee: 9804         	ldr	r0, [sp, #0x10]
700a8ff0: 9905         	ldr	r1, [sp, #0x14]
700a8ff2: 6408         	str	r0, [r1, #0x40]
700a8ff4: e7ff         	b	0x700a8ff6 <_tx_mutex_priority_change+0x36> @ imm = #-0x2
700a8ff6: e08c         	b	0x700a9112 <_tx_mutex_priority_change+0x152> @ imm = #0x118
700a8ff8: f64a 2050    	movw	r0, #0xaa50
700a8ffc: f2c7 0008    	movt	r0, #0x7008
700a9000: 6800         	ldr	r0, [r0]
700a9002: 9003         	str	r0, [sp, #0xc]
700a9004: 9805         	ldr	r0, [sp, #0x14]
700a9006: 6b00         	ldr	r0, [r0, #0x30]
700a9008: 9001         	str	r0, [sp, #0x4]
700a900a: f64a 215c    	movw	r1, #0xaa5c
700a900e: f2c7 0108    	movt	r1, #0x7008
700a9012: 6808         	ldr	r0, [r1]
700a9014: 3001         	adds	r0, #0x1
700a9016: 6008         	str	r0, [r1]
700a9018: 9905         	ldr	r1, [sp, #0x14]
700a901a: 200e         	movs	r0, #0xe
700a901c: 6348         	str	r0, [r1, #0x34]
700a901e: 9805         	ldr	r0, [sp, #0x14]
700a9020: 2100         	movs	r1, #0x0
700a9022: f7fa fc95    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #-0x56d6
700a9026: 9804         	ldr	r0, [sp, #0x10]
700a9028: 9905         	ldr	r1, [sp, #0x14]
700a902a: 6308         	str	r0, [r1, #0x30]
700a902c: 9805         	ldr	r0, [sp, #0x14]
700a902e: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a9032: 9904         	ldr	r1, [sp, #0x10]
700a9034: 4288         	cmp	r0, r1
700a9036: d205         	bhs	0x700a9044 <_tx_mutex_priority_change+0x84> @ imm = #0xa
700a9038: e7ff         	b	0x700a903a <_tx_mutex_priority_change+0x7a> @ imm = #-0x2
700a903a: 9905         	ldr	r1, [sp, #0x14]
700a903c: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a9040: 6408         	str	r0, [r1, #0x40]
700a9042: e003         	b	0x700a904c <_tx_mutex_priority_change+0x8c> @ imm = #0x6
700a9044: 9804         	ldr	r0, [sp, #0x10]
700a9046: 9905         	ldr	r1, [sp, #0x14]
700a9048: 6408         	str	r0, [r1, #0x40]
700a904a: e7ff         	b	0x700a904c <_tx_mutex_priority_change+0x8c> @ imm = #-0x2
700a904c: 9805         	ldr	r0, [sp, #0x14]
700a904e: f7fe ffc7    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x1072
700a9052: f64a 215c    	movw	r1, #0xaa5c
700a9056: f2c7 0108    	movt	r1, #0x7008
700a905a: 6808         	ldr	r0, [r1]
700a905c: 3801         	subs	r0, #0x1
700a905e: 6008         	str	r0, [r1]
700a9060: f64a 2050    	movw	r0, #0xaa50
700a9064: f2c7 0008    	movt	r0, #0x7008
700a9068: 6800         	ldr	r0, [r0]
700a906a: 9002         	str	r0, [sp, #0x8]
700a906c: 9805         	ldr	r0, [sp, #0x14]
700a906e: 9902         	ldr	r1, [sp, #0x8]
700a9070: 4288         	cmp	r0, r1
700a9072: d04d         	beq	0x700a9110 <_tx_mutex_priority_change+0x150> @ imm = #0x9a
700a9074: e7ff         	b	0x700a9076 <_tx_mutex_priority_change+0xb6> @ imm = #-0x2
700a9076: 9805         	ldr	r0, [sp, #0x14]
700a9078: 6b40         	ldr	r0, [r0, #0x34]
700a907a: 2800         	cmp	r0, #0x0
700a907c: d147         	bne	0x700a910e <_tx_mutex_priority_change+0x14e> @ imm = #0x8e
700a907e: e7ff         	b	0x700a9080 <_tx_mutex_priority_change+0xc0> @ imm = #-0x2
700a9080: 9805         	ldr	r0, [sp, #0x14]
700a9082: 6b00         	ldr	r0, [r0, #0x30]
700a9084: 9902         	ldr	r1, [sp, #0x8]
700a9086: 6b09         	ldr	r1, [r1, #0x30]
700a9088: 4288         	cmp	r0, r1
700a908a: d81b         	bhi	0x700a90c4 <_tx_mutex_priority_change+0x104> @ imm = #0x36
700a908c: e7ff         	b	0x700a908e <_tx_mutex_priority_change+0xce> @ imm = #-0x2
700a908e: 9805         	ldr	r0, [sp, #0x14]
700a9090: 9903         	ldr	r1, [sp, #0xc]
700a9092: 4288         	cmp	r0, r1
700a9094: d115         	bne	0x700a90c2 <_tx_mutex_priority_change+0x102> @ imm = #0x2a
700a9096: e7ff         	b	0x700a9098 <_tx_mutex_priority_change+0xd8> @ imm = #-0x2
700a9098: 9805         	ldr	r0, [sp, #0x14]
700a909a: f64a 2150    	movw	r1, #0xaa50
700a909e: f2c7 0108    	movt	r1, #0x7008
700a90a2: 6008         	str	r0, [r1]
700a90a4: 9801         	ldr	r0, [sp, #0x4]
700a90a6: 9904         	ldr	r1, [sp, #0x10]
700a90a8: 4288         	cmp	r0, r1
700a90aa: d209         	bhs	0x700a90c0 <_tx_mutex_priority_change+0x100> @ imm = #0x12
700a90ac: e7ff         	b	0x700a90ae <_tx_mutex_priority_change+0xee> @ imm = #-0x2
700a90ae: 9805         	ldr	r0, [sp, #0x14]
700a90b0: 6b02         	ldr	r2, [r0, #0x30]
700a90b2: f24a 71b4    	movw	r1, #0xa7b4
700a90b6: f2c7 0108    	movt	r1, #0x7008
700a90ba: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a90be: e7ff         	b	0x700a90c0 <_tx_mutex_priority_change+0x100> @ imm = #-0x2
700a90c0: e7ff         	b	0x700a90c2 <_tx_mutex_priority_change+0x102> @ imm = #-0x2
700a90c2: e023         	b	0x700a910c <_tx_mutex_priority_change+0x14c> @ imm = #0x46
700a90c4: 9805         	ldr	r0, [sp, #0x14]
700a90c6: 6b01         	ldr	r1, [r0, #0x30]
700a90c8: 6c00         	ldr	r0, [r0, #0x40]
700a90ca: 4288         	cmp	r0, r1
700a90cc: d21d         	bhs	0x700a910a <_tx_mutex_priority_change+0x14a> @ imm = #0x3a
700a90ce: e7ff         	b	0x700a90d0 <_tx_mutex_priority_change+0x110> @ imm = #-0x2
700a90d0: 9805         	ldr	r0, [sp, #0x14]
700a90d2: 6c00         	ldr	r0, [r0, #0x40]
700a90d4: 9902         	ldr	r1, [sp, #0x8]
700a90d6: 6b09         	ldr	r1, [r1, #0x30]
700a90d8: 4288         	cmp	r0, r1
700a90da: d815         	bhi	0x700a9108 <_tx_mutex_priority_change+0x148> @ imm = #0x2a
700a90dc: e7ff         	b	0x700a90de <_tx_mutex_priority_change+0x11e> @ imm = #-0x2
700a90de: 9805         	ldr	r0, [sp, #0x14]
700a90e0: f64a 2150    	movw	r1, #0xaa50
700a90e4: f2c7 0108    	movt	r1, #0x7008
700a90e8: 6008         	str	r0, [r1]
700a90ea: 9801         	ldr	r0, [sp, #0x4]
700a90ec: 9904         	ldr	r1, [sp, #0x10]
700a90ee: 4288         	cmp	r0, r1
700a90f0: d209         	bhs	0x700a9106 <_tx_mutex_priority_change+0x146> @ imm = #0x12
700a90f2: e7ff         	b	0x700a90f4 <_tx_mutex_priority_change+0x134> @ imm = #-0x2
700a90f4: 9805         	ldr	r0, [sp, #0x14]
700a90f6: 6b02         	ldr	r2, [r0, #0x30]
700a90f8: f24a 71b4    	movw	r1, #0xa7b4
700a90fc: f2c7 0108    	movt	r1, #0x7008
700a9100: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a9104: e7ff         	b	0x700a9106 <_tx_mutex_priority_change+0x146> @ imm = #-0x2
700a9106: e7ff         	b	0x700a9108 <_tx_mutex_priority_change+0x148> @ imm = #-0x2
700a9108: e7ff         	b	0x700a910a <_tx_mutex_priority_change+0x14a> @ imm = #-0x2
700a910a: e7ff         	b	0x700a910c <_tx_mutex_priority_change+0x14c> @ imm = #-0x2
700a910c: e7ff         	b	0x700a910e <_tx_mutex_priority_change+0x14e> @ imm = #-0x2
700a910e: e7ff         	b	0x700a9110 <_tx_mutex_priority_change+0x150> @ imm = #-0x2
700a9110: e7ff         	b	0x700a9112 <_tx_mutex_priority_change+0x152> @ imm = #-0x2
700a9112: b006         	add	sp, #0x18
700a9114: bd80         	pop	{r7, pc}
		...
700a911e: 0000         	movs	r0, r0

700a9120 <UART_lld_initDma>:
700a9120: b580         	push	{r7, lr}
700a9122: b084         	sub	sp, #0x10
700a9124: 9003         	str	r0, [sp, #0xc]
700a9126: 2000         	movs	r0, #0x0
700a9128: 9002         	str	r0, [sp, #0x8]
700a912a: 9803         	ldr	r0, [sp, #0xc]
700a912c: b168         	cbz	r0, 0x700a914a <UART_lld_initDma+0x2a> @ imm = #0x1a
700a912e: e7ff         	b	0x700a9130 <UART_lld_initDma+0x10> @ imm = #-0x2
700a9130: 9803         	ldr	r0, [sp, #0xc]
700a9132: 6840         	ldr	r0, [r0, #0x4]
700a9134: b148         	cbz	r0, 0x700a914a <UART_lld_initDma+0x2a> @ imm = #0x12
700a9136: e7ff         	b	0x700a9138 <UART_lld_initDma+0x18> @ imm = #-0x2
700a9138: 9803         	ldr	r0, [sp, #0xc]
700a913a: 6d40         	ldr	r0, [r0, #0x54]
700a913c: b120         	cbz	r0, 0x700a9148 <UART_lld_initDma+0x28> @ imm = #0x8
700a913e: e7ff         	b	0x700a9140 <UART_lld_initDma+0x20> @ imm = #-0x2
700a9140: f06f 0004    	mvn	r0, #0x4
700a9144: 9002         	str	r0, [sp, #0x8]
700a9146: e7ff         	b	0x700a9148 <UART_lld_initDma+0x28> @ imm = #-0x2
700a9148: e003         	b	0x700a9152 <UART_lld_initDma+0x32> @ imm = #0x6
700a914a: f06f 0002    	mvn	r0, #0x2
700a914e: 9002         	str	r0, [sp, #0x8]
700a9150: e7ff         	b	0x700a9152 <UART_lld_initDma+0x32> @ imm = #-0x2
700a9152: 9802         	ldr	r0, [sp, #0x8]
700a9154: 2800         	cmp	r0, #0x0
700a9156: d170         	bne	0x700a923a <UART_lld_initDma+0x11a> @ imm = #0xe0
700a9158: e7ff         	b	0x700a915a <UART_lld_initDma+0x3a> @ imm = #-0x2
700a915a: 9903         	ldr	r1, [sp, #0xc]
700a915c: 2002         	movs	r0, #0x2
700a915e: 6548         	str	r0, [r1, #0x54]
700a9160: 9803         	ldr	r0, [sp, #0xc]
700a9162: 6840         	ldr	r0, [r0, #0x4]
700a9164: 9001         	str	r0, [sp, #0x4]
700a9166: 9801         	ldr	r0, [sp, #0x4]
700a9168: 6d82         	ldr	r2, [r0, #0x58]
700a916a: f244 2040    	movw	r0, #0x4240
700a916e: f2c0 000f    	movt	r0, #0xf
700a9172: 2100         	movs	r1, #0x0
700a9174: 9100         	str	r1, [sp]
700a9176: 4790         	blx	r2
700a9178: 9a00         	ldr	r2, [sp]
700a917a: 9903         	ldr	r1, [sp, #0xc]
700a917c: 66ca         	str	r2, [r1, #0x6c]
700a917e: 6688         	str	r0, [r1, #0x68]
700a9180: 9803         	ldr	r0, [sp, #0xc]
700a9182: 6800         	ldr	r0, [r0]
700a9184: f005 ff1c    	bl	0x700aefc0 <UART_IsBaseAddrValid> @ imm = #0x5e38
700a9188: 4601         	mov	r1, r0
700a918a: 9802         	ldr	r0, [sp, #0x8]
700a918c: 4408         	add	r0, r1
700a918e: 9002         	str	r0, [sp, #0x8]
700a9190: 9801         	ldr	r0, [sp, #0x4]
700a9192: 6800         	ldr	r0, [r0]
700a9194: f00c f85c    	bl	0x700b5250 <UART_IsParameter> @ imm = #0xc0b8
700a9198: 4601         	mov	r1, r0
700a919a: 9802         	ldr	r0, [sp, #0x8]
700a919c: 4408         	add	r0, r1
700a919e: 9002         	str	r0, [sp, #0x8]
700a91a0: 9801         	ldr	r0, [sp, #0x4]
700a91a2: 6840         	ldr	r0, [r0, #0x4]
700a91a4: f00c f854    	bl	0x700b5250 <UART_IsParameter> @ imm = #0xc0a8
700a91a8: 4601         	mov	r1, r0
700a91aa: 9802         	ldr	r0, [sp, #0x8]
700a91ac: 4408         	add	r0, r1
700a91ae: 9002         	str	r0, [sp, #0x8]
700a91b0: 9801         	ldr	r0, [sp, #0x4]
700a91b2: 6880         	ldr	r0, [r0, #0x8]
700a91b4: f00b fa04    	bl	0x700b45c0 <UART_IsDataLengthValid> @ imm = #0xb408
700a91b8: 4601         	mov	r1, r0
700a91ba: 9802         	ldr	r0, [sp, #0x8]
700a91bc: 4408         	add	r0, r1
700a91be: 9002         	str	r0, [sp, #0x8]
700a91c0: 9801         	ldr	r0, [sp, #0x4]
700a91c2: 68c0         	ldr	r0, [r0, #0xc]
700a91c4: f00b fe64    	bl	0x700b4e90 <UART_IsStopBitsValid> @ imm = #0xbcc8
700a91c8: 4601         	mov	r1, r0
700a91ca: 9802         	ldr	r0, [sp, #0x8]
700a91cc: 4408         	add	r0, r1
700a91ce: 9002         	str	r0, [sp, #0x8]
700a91d0: 9801         	ldr	r0, [sp, #0x4]
700a91d2: 6900         	ldr	r0, [r0, #0x10]
700a91d4: f00a ffb4    	bl	0x700b4140 <UART_IsParityTypeValid> @ imm = #0xaf68
700a91d8: 4601         	mov	r1, r0
700a91da: 9802         	ldr	r0, [sp, #0x8]
700a91dc: 4408         	add	r0, r1
700a91de: 9002         	str	r0, [sp, #0x8]
700a91e0: 9801         	ldr	r0, [sp, #0x4]
700a91e2: 69c0         	ldr	r0, [r0, #0x1c]
700a91e4: f00a fe6c    	bl	0x700b3ec0 <UART_IsHWFlowCtrlValid> @ imm = #0xacd8
700a91e8: 4601         	mov	r1, r0
700a91ea: 9802         	ldr	r0, [sp, #0x8]
700a91ec: 4408         	add	r0, r1
700a91ee: 9002         	str	r0, [sp, #0x8]
700a91f0: 9801         	ldr	r0, [sp, #0x4]
700a91f2: 6ac0         	ldr	r0, [r0, #0x2c]
700a91f4: f009 fff4    	bl	0x700b31e0 <UART_OperModeValid> @ imm = #0x9fe8
700a91f8: 4601         	mov	r1, r0
700a91fa: 9802         	ldr	r0, [sp, #0x8]
700a91fc: 4408         	add	r0, r1
700a91fe: 9002         	str	r0, [sp, #0x8]
700a9200: 9801         	ldr	r0, [sp, #0x4]
700a9202: 6b80         	ldr	r0, [r0, #0x38]
700a9204: f00a fe7c    	bl	0x700b3f00 <UART_IsRxTrigLvlValid> @ imm = #0xacf8
700a9208: 4601         	mov	r1, r0
700a920a: 9802         	ldr	r0, [sp, #0x8]
700a920c: 4408         	add	r0, r1
700a920e: 9002         	str	r0, [sp, #0x8]
700a9210: 9801         	ldr	r0, [sp, #0x4]
700a9212: 6bc0         	ldr	r0, [r0, #0x3c]
700a9214: f00a fe94    	bl	0x700b3f40 <UART_IsTxTrigLvlValid> @ imm = #0xad28
700a9218: 4601         	mov	r1, r0
700a921a: 9802         	ldr	r0, [sp, #0x8]
700a921c: 4408         	add	r0, r1
700a921e: 9002         	str	r0, [sp, #0x8]
700a9220: 9801         	ldr	r0, [sp, #0x4]
700a9222: 6c80         	ldr	r0, [r0, #0x48]
700a9224: b120         	cbz	r0, 0x700a9230 <UART_lld_initDma+0x110> @ imm = #0x8
700a9226: e7ff         	b	0x700a9228 <UART_lld_initDma+0x108> @ imm = #-0x2
700a9228: 9801         	ldr	r0, [sp, #0x4]
700a922a: 6cc0         	ldr	r0, [r0, #0x4c]
700a922c: b920         	cbnz	r0, 0x700a9238 <UART_lld_initDma+0x118> @ imm = #0x8
700a922e: e7ff         	b	0x700a9230 <UART_lld_initDma+0x110> @ imm = #-0x2
700a9230: 9802         	ldr	r0, [sp, #0x8]
700a9232: 3803         	subs	r0, #0x3
700a9234: 9002         	str	r0, [sp, #0x8]
700a9236: e7ff         	b	0x700a9238 <UART_lld_initDma+0x118> @ imm = #-0x2
700a9238: e7ff         	b	0x700a923a <UART_lld_initDma+0x11a> @ imm = #-0x2
700a923a: 9802         	ldr	r0, [sp, #0x8]
700a923c: b950         	cbnz	r0, 0x700a9254 <UART_lld_initDma+0x134> @ imm = #0x14
700a923e: e7ff         	b	0x700a9240 <UART_lld_initDma+0x120> @ imm = #-0x2
700a9240: 9803         	ldr	r0, [sp, #0xc]
700a9242: f002 fead    	bl	0x700abfa0 <UART_configInstance> @ imm = #0x2d5a
700a9246: 9803         	ldr	r0, [sp, #0xc]
700a9248: 6841         	ldr	r1, [r0, #0x4]
700a924a: 6cc9         	ldr	r1, [r1, #0x4c]
700a924c: f00a fb48    	bl	0x700b38e0 <UART_lld_dmaInit> @ imm = #0xa690
700a9250: 9002         	str	r0, [sp, #0x8]
700a9252: e7ff         	b	0x700a9254 <UART_lld_initDma+0x134> @ imm = #-0x2
700a9254: 9802         	ldr	r0, [sp, #0x8]
700a9256: b920         	cbnz	r0, 0x700a9262 <UART_lld_initDma+0x142> @ imm = #0x8
700a9258: e7ff         	b	0x700a925a <UART_lld_initDma+0x13a> @ imm = #-0x2
700a925a: 9903         	ldr	r1, [sp, #0xc]
700a925c: 2001         	movs	r0, #0x1
700a925e: 6548         	str	r0, [r1, #0x54]
700a9260: e004         	b	0x700a926c <UART_lld_initDma+0x14c> @ imm = #0x8
700a9262: 9803         	ldr	r0, [sp, #0xc]
700a9264: f008 fedc    	bl	0x700b2020 <UART_lld_deInitDma> @ imm = #0x8db8
700a9268: 9002         	str	r0, [sp, #0x8]
700a926a: e7ff         	b	0x700a926c <UART_lld_initDma+0x14c> @ imm = #-0x2
700a926c: 9802         	ldr	r0, [sp, #0x8]
700a926e: b004         	add	sp, #0x10
700a9270: bd80         	pop	{r7, pc}
700a9272: 0000         	movs	r0, r0

700a9274 <CSL_armR5PmuSelectCntr>:
700a9274: e200001f     	and	r0, r0, #31
700a9278: ee090fbc     	mcr	p15, #0x0, r0, c9, c12, #0x5
700a927c: e12fff1e     	bx	lr

700a9280 <CSL_armR5PmuCfg>:
700a9280: ee193f1c     	mrc	p15, #0x0, r3, c9, c12, #0x0
700a9284: e3c33018     	bic	r3, r3, #24
700a9288: e3500000     	cmp	r0, #0
700a928c: 0a000000     	beq	0x700a9294 <armR5PmuCfg_00> @ imm = #0x0
700a9290: e3833008     	orr	r3, r3, #8

700a9294 <armR5PmuCfg_00>:
700a9294: e3510000     	cmp	r1, #0
700a9298: 0a000000     	beq	0x700a92a0 <armR5PmuCfg_01> @ imm = #0x0
700a929c: e3833010     	orr	r3, r3, #16

700a92a0 <armR5PmuCfg_01>:
700a92a0: ee093f1c     	mcr	p15, #0x0, r3, c9, c12, #0x0
700a92a4: e0233003     	eor	r3, r3, r3
700a92a8: e3520000     	cmp	r2, #0
700a92ac: 0a000000     	beq	0x700a92b4 <armR5PmuCfg_02> @ imm = #0x0
700a92b0: e3833001     	orr	r3, r3, #1

700a92b4 <armR5PmuCfg_02>:
700a92b4: ee093f1e     	mcr	p15, #0x0, r3, c9, c14, #0x0
700a92b8: e12fff1e     	bx	lr

700a92bc <CSL_armR5PmuEnableAllCntrs>:
700a92bc: ee191f1c     	mrc	p15, #0x0, r1, c9, c12, #0x0
700a92c0: e3500000     	cmp	r0, #0
700a92c4: 0a000001     	beq	0x700a92d0 <armR5PmuEnableAllCntrs_disable> @ imm = #0x4
700a92c8: e3811001     	orr	r1, r1, #1
700a92cc: ea000000     	b	0x700a92d4 <armR5PmuEnableAllCntrs_00> @ imm = #0x0

700a92d0 <armR5PmuEnableAllCntrs_disable>:
700a92d0: e3c11001     	bic	r1, r1, #1

700a92d4 <armR5PmuEnableAllCntrs_00>:
700a92d4: ee091f1c     	mcr	p15, #0x0, r1, c9, c12, #0x0
700a92d8: e12fff1e     	bx	lr

700a92dc <CSL_armR5PmuGetNumCntrs>:
700a92dc: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a92e0: e1a005a0     	lsr	r0, r0, #11
700a92e4: e200001f     	and	r0, r0, #31
700a92e8: e12fff1e     	bx	lr

700a92ec <CSL_armR5PmuCfgCntr>:
700a92ec: e52de004     	str	lr, [sp, #-0x4]!
700a92f0: ebffffdf     	bl	0x700a9274 <CSL_armR5PmuSelectCntr> @ imm = #-0x84
700a92f4: e20110ff     	and	r1, r1, #255
700a92f8: ee091f3d     	mcr	p15, #0x0, r1, c9, c13, #0x1
700a92fc: e49de004     	ldr	lr, [sp], #4
700a9300: e12fff1e     	bx	lr

700a9304 <CSL_armR5PmuEnableCntrOverflowIntr>:
700a9304: e200001f     	and	r0, r0, #31
700a9308: e3a02001     	mov	r2, #1
700a930c: e1a00012     	lsl	r0, r2, r0
700a9310: e3510000     	cmp	r1, #0
700a9314: 0a000001     	beq	0x700a9320 <armR5PmuEnableCntrOverflowIntr_clear> @ imm = #0x4
700a9318: ee090f3e     	mcr	p15, #0x0, r0, c9, c14, #0x1
700a931c: ea000000     	b	0x700a9324 <armR5PmuEnableCntrOverflowIntr_00> @ imm = #0x0

700a9320 <armR5PmuEnableCntrOverflowIntr_clear>:
700a9320: ee090f5e     	mcr	p15, #0x0, r0, c9, c14, #0x2

700a9324 <armR5PmuEnableCntrOverflowIntr_00>:
700a9324: e12fff1e     	bx	lr

700a9328 <CSL_armR5PmuEnableCntr>:
700a9328: e200001f     	and	r0, r0, #31
700a932c: e3a02001     	mov	r2, #1
700a9330: e1a00012     	lsl	r0, r2, r0
700a9334: e3510000     	cmp	r1, #0
700a9338: 0a000001     	beq	0x700a9344 <armR5PmuEnableCntrs_clear> @ imm = #0x4
700a933c: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700a9340: ea000000     	b	0x700a9348 <armR5PmuEnableCntrs_00> @ imm = #0x0

700a9344 <armR5PmuEnableCntrs_clear>:
700a9344: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2

700a9348 <armR5PmuEnableCntrs_00>:
700a9348: e12fff1e     	bx	lr

700a934c <CSL_armR5PmuReadCntr>:
700a934c: e52de004     	str	lr, [sp, #-0x4]!
700a9350: e350001f     	cmp	r0, #31
700a9354: 0a000002     	beq	0x700a9364 <armR5PmuReadCntr_cycles> @ imm = #0x8
700a9358: ebffffc5     	bl	0x700a9274 <CSL_armR5PmuSelectCntr> @ imm = #-0xec
700a935c: ee190f5d     	mrc	p15, #0x0, r0, c9, c13, #0x2
700a9360: ea000000     	b	0x700a9368 <armR5PmuReadCntr_00> @ imm = #0x0

700a9364 <armR5PmuReadCntr_cycles>:
700a9364: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0

700a9368 <armR5PmuReadCntr_00>:
700a9368: e49de004     	ldr	lr, [sp], #4
700a936c: e12fff1e     	bx	lr

700a9370 <CSL_armR5PmuSetCntr>:
700a9370: e52de004     	str	lr, [sp, #-0x4]!
700a9374: e350001f     	cmp	r0, #31
700a9378: 0a000002     	beq	0x700a9388 <armR5PmuSetCntr_cycles> @ imm = #0x8
700a937c: ebffffbc     	bl	0x700a9274 <CSL_armR5PmuSelectCntr> @ imm = #-0x110
700a9380: ee091f5d     	mcr	p15, #0x0, r1, c9, c13, #0x2
700a9384: ea000000     	b	0x700a938c <armR5PmuSetCntr_00> @ imm = #0x0

700a9388 <armR5PmuSetCntr_cycles>:
700a9388: ee091f1d     	mcr	p15, #0x0, r1, c9, c13, #0x0

700a938c <armR5PmuSetCntr_00>:
700a938c: e49de004     	ldr	lr, [sp], #4
700a9390: e12fff1e     	bx	lr

700a9394 <CSL_armR5PmuReadCntrOverflowStatus>:
700a9394: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700a9398: e12fff1e     	bx	lr

700a939c <CSL_armR5PmuClearCntrOverflowStatus>:
700a939c: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700a93a0: e12fff1e     	bx	lr

700a93a4 <CSL_armR5PmuResetCycleCnt>:
700a93a4: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a93a8: e3800004     	orr	r0, r0, #4
700a93ac: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a93b0: e12fff1e     	bx	lr

700a93b4 <CSL_armR5PmuResetCntrs>:
700a93b4: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a93b8: e3800002     	orr	r0, r0, #2
700a93bc: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a93c0: e12fff1e     	bx	lr
		...

700a93d0 <Sciclient_pmSetModuleClkFreq>:
700a93d0: b580         	push	{r7, lr}
700a93d2: b098         	sub	sp, #0x60
700a93d4: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a93d8: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a93dc: 9017         	str	r0, [sp, #0x5c]
700a93de: 9116         	str	r1, [sp, #0x58]
700a93e0: 9315         	str	r3, [sp, #0x54]
700a93e2: 9214         	str	r2, [sp, #0x50]
700a93e4: 2000         	movs	r0, #0x0
700a93e6: 9013         	str	r0, [sp, #0x4c]
700a93e8: 9817         	ldr	r0, [sp, #0x5c]
700a93ea: f8cd 002b    	str.w	r0, [sp, #0x2b]
700a93ee: 9814         	ldr	r0, [sp, #0x50]
700a93f0: 9915         	ldr	r1, [sp, #0x54]
700a93f2: f8cd 1033    	str.w	r1, [sp, #0x33]
700a93f6: f8cd 002f    	str.w	r0, [sp, #0x2f]
700a93fa: 9814         	ldr	r0, [sp, #0x50]
700a93fc: 9915         	ldr	r1, [sp, #0x54]
700a93fe: f8cd 103b    	str.w	r1, [sp, #0x3b]
700a9402: f8cd 0037    	str.w	r0, [sp, #0x37]
700a9406: 9814         	ldr	r0, [sp, #0x50]
700a9408: 9915         	ldr	r1, [sp, #0x54]
700a940a: f8cd 1043    	str.w	r1, [sp, #0x43]
700a940e: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a9412: 9b14         	ldr	r3, [sp, #0x50]
700a9414: 9815         	ldr	r0, [sp, #0x54]
700a9416: f64c 41cd    	movw	r1, #0xcccd
700a941a: f6cc 41cc    	movt	r1, #0xcccc
700a941e: fba3 2e01    	umull	r2, lr, r3, r1
700a9422: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a9426: fb03 e30c    	mla	r3, r3, r12, lr
700a942a: fb00 3101    	mla	r1, r0, r1, r3
700a942e: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a9432: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a9436: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a943a: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a943e: f649 129a    	movw	r2, #0x999a
700a9442: f6c9 1299    	movt	r2, #0x9999
700a9446: 1a89         	subs	r1, r1, r2
700a9448: f649 1199    	movw	r1, #0x9999
700a944c: f6c1 1199    	movt	r1, #0x1999
700a9450: 4188         	sbcs	r0, r1
700a9452: d32b         	blo	0x700a94ac <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #0x56
700a9454: e7ff         	b	0x700a9456 <Sciclient_pmSetModuleClkFreq+0x86> @ imm = #-0x2
700a9456: 9914         	ldr	r1, [sp, #0x50]
700a9458: 9815         	ldr	r0, [sp, #0x54]
700a945a: 084a         	lsrs	r2, r1, #0x1
700a945c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a9460: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a9464: f142 0200    	adc	r2, r2, #0x0
700a9468: f64c 43cd    	movw	r3, #0xcccd
700a946c: f6cc 43cc    	movt	r3, #0xcccc
700a9470: fba2 3c03    	umull	r3, r12, r2, r3
700a9474: f02c 0303    	bic	r3, r12, #0x3
700a9478: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a947c: 1ad3         	subs	r3, r2, r3
700a947e: f001 0201    	and	r2, r1, #0x1
700a9482: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a9486: 1a89         	subs	r1, r1, r2
700a9488: f160 0000    	sbc	r0, r0, #0x0
700a948c: f8cd 102f    	str.w	r1, [sp, #0x2f]
700a9490: f8cd 0033    	str.w	r0, [sp, #0x33]
700a9494: f8dd 102f    	ldr.w	r1, [sp, #0x2f]
700a9498: f8dd 0033    	ldr.w	r0, [sp, #0x33]
700a949c: 310a         	adds	r1, #0xa
700a949e: f140 0000    	adc	r0, r0, #0x0
700a94a2: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a94a6: f8cd 0043    	str.w	r0, [sp, #0x43]
700a94aa: e7ff         	b	0x700a94ac <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #-0x2
700a94ac: 9816         	ldr	r0, [sp, #0x58]
700a94ae: 28ff         	cmp	r0, #0xff
700a94b0: d306         	blo	0x700a94c0 <Sciclient_pmSetModuleClkFreq+0xf0> @ imm = #0xc
700a94b2: e7ff         	b	0x700a94b4 <Sciclient_pmSetModuleClkFreq+0xe4> @ imm = #-0x2
700a94b4: 9816         	ldr	r0, [sp, #0x58]
700a94b6: 9012         	str	r0, [sp, #0x48]
700a94b8: 20ff         	movs	r0, #0xff
700a94ba: f88d 0047    	strb.w	r0, [sp, #0x47]
700a94be: e003         	b	0x700a94c8 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #0x6
700a94c0: 9816         	ldr	r0, [sp, #0x58]
700a94c2: f88d 0047    	strb.w	r0, [sp, #0x47]
700a94c6: e7ff         	b	0x700a94c8 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #-0x2
700a94c8: f44f 7086    	mov.w	r0, #0x10c
700a94cc: f8ad 000c    	strh.w	r0, [sp, #0xc]
700a94d0: 981a         	ldr	r0, [sp, #0x68]
700a94d2: f040 0002    	orr	r0, r0, #0x2
700a94d6: 9004         	str	r0, [sp, #0x10]
700a94d8: f10d 0023    	add.w	r0, sp, #0x23
700a94dc: 9005         	str	r0, [sp, #0x14]
700a94de: 2029         	movs	r0, #0x29
700a94e0: 9006         	str	r0, [sp, #0x18]
700a94e2: 981b         	ldr	r0, [sp, #0x6c]
700a94e4: 9007         	str	r0, [sp, #0x1c]
700a94e6: 2000         	movs	r0, #0x0
700a94e8: 9000         	str	r0, [sp]
700a94ea: 9001         	str	r0, [sp, #0x4]
700a94ec: 9002         	str	r0, [sp, #0x8]
700a94ee: a803         	add	r0, sp, #0xc
700a94f0: 4669         	mov	r1, sp
700a94f2: f7fa fba5    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0x58b6
700a94f6: 9013         	str	r0, [sp, #0x4c]
700a94f8: 9813         	ldr	r0, [sp, #0x4c]
700a94fa: b930         	cbnz	r0, 0x700a950a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #0xc
700a94fc: e7ff         	b	0x700a94fe <Sciclient_pmSetModuleClkFreq+0x12e> @ imm = #-0x2
700a94fe: 9800         	ldr	r0, [sp]
700a9500: f000 0002    	and	r0, r0, #0x2
700a9504: 2802         	cmp	r0, #0x2
700a9506: d004         	beq	0x700a9512 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #0x8
700a9508: e7ff         	b	0x700a950a <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #-0x2
700a950a: f04f 30ff    	mov.w	r0, #0xffffffff
700a950e: 9013         	str	r0, [sp, #0x4c]
700a9510: e7ff         	b	0x700a9512 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #-0x2
700a9512: 9813         	ldr	r0, [sp, #0x4c]
700a9514: b018         	add	sp, #0x60
700a9516: bd80         	pop	{r7, pc}
		...

700a9520 <Udma_chAssignRegOverlay>:
700a9520: b082         	sub	sp, #0x8
700a9522: 9001         	str	r0, [sp, #0x4]
700a9524: 9100         	str	r1, [sp]
700a9526: 9801         	ldr	r0, [sp, #0x4]
700a9528: 6800         	ldr	r0, [r0]
700a952a: 2801         	cmp	r0, #0x1
700a952c: d147         	bne	0x700a95be <Udma_chAssignRegOverlay+0x9e> @ imm = #0x8e
700a952e: e7ff         	b	0x700a9530 <Udma_chAssignRegOverlay+0x10> @ imm = #-0x2
700a9530: 9800         	ldr	r0, [sp]
700a9532: 6ec0         	ldr	r0, [r0, #0x6c]
700a9534: f510 3f80    	cmn.w	r0, #0x10000
700a9538: d029         	beq	0x700a958e <Udma_chAssignRegOverlay+0x6e> @ imm = #0x52
700a953a: e7ff         	b	0x700a953c <Udma_chAssignRegOverlay+0x1c> @ imm = #-0x2
700a953c: 9800         	ldr	r0, [sp]
700a953e: 7800         	ldrb	r0, [r0]
700a9540: 0740         	lsls	r0, r0, #0x1d
700a9542: 2800         	cmp	r0, #0x0
700a9544: d511         	bpl	0x700a956a <Udma_chAssignRegOverlay+0x4a> @ imm = #0x22
700a9546: e7ff         	b	0x700a9548 <Udma_chAssignRegOverlay+0x28> @ imm = #-0x2
700a9548: 9801         	ldr	r0, [sp, #0x4]
700a954a: 68c0         	ldr	r0, [r0, #0xc]
700a954c: 9900         	ldr	r1, [sp]
700a954e: 6eca         	ldr	r2, [r1, #0x6c]
700a9550: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9554: f8c1 0214    	str.w	r0, [r1, #0x214]
700a9558: 9801         	ldr	r0, [sp, #0x4]
700a955a: 6900         	ldr	r0, [r0, #0x10]
700a955c: 9900         	ldr	r1, [sp]
700a955e: 6eca         	ldr	r2, [r1, #0x6c]
700a9560: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9564: f8c1 0218    	str.w	r0, [r1, #0x218]
700a9568: e010         	b	0x700a958c <Udma_chAssignRegOverlay+0x6c> @ imm = #0x20
700a956a: 9801         	ldr	r0, [sp, #0x4]
700a956c: 6940         	ldr	r0, [r0, #0x14]
700a956e: 9900         	ldr	r1, [sp]
700a9570: 6eca         	ldr	r2, [r1, #0x6c]
700a9572: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9576: f8c1 021c    	str.w	r0, [r1, #0x21c]
700a957a: 9801         	ldr	r0, [sp, #0x4]
700a957c: 6980         	ldr	r0, [r0, #0x18]
700a957e: 9900         	ldr	r1, [sp]
700a9580: 6eca         	ldr	r2, [r1, #0x6c]
700a9582: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9586: f8c1 0220    	str.w	r0, [r1, #0x220]
700a958a: e7ff         	b	0x700a958c <Udma_chAssignRegOverlay+0x6c> @ imm = #-0x2
700a958c: e7ff         	b	0x700a958e <Udma_chAssignRegOverlay+0x6e> @ imm = #-0x2
700a958e: 9800         	ldr	r0, [sp]
700a9590: 6f00         	ldr	r0, [r0, #0x70]
700a9592: f510 3f80    	cmn.w	r0, #0x10000
700a9596: d011         	beq	0x700a95bc <Udma_chAssignRegOverlay+0x9c> @ imm = #0x22
700a9598: e7ff         	b	0x700a959a <Udma_chAssignRegOverlay+0x7a> @ imm = #-0x2
700a959a: 9801         	ldr	r0, [sp, #0x4]
700a959c: 69c0         	ldr	r0, [r0, #0x1c]
700a959e: 9900         	ldr	r1, [sp]
700a95a0: 6f0a         	ldr	r2, [r1, #0x70]
700a95a2: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a95a6: f8c1 0224    	str.w	r0, [r1, #0x224]
700a95aa: 9801         	ldr	r0, [sp, #0x4]
700a95ac: 6a00         	ldr	r0, [r0, #0x20]
700a95ae: 9900         	ldr	r1, [sp]
700a95b0: 6f0a         	ldr	r2, [r1, #0x70]
700a95b2: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a95b6: f8c1 0228    	str.w	r0, [r1, #0x228]
700a95ba: e7ff         	b	0x700a95bc <Udma_chAssignRegOverlay+0x9c> @ imm = #-0x2
700a95bc: e051         	b	0x700a9662 <Udma_chAssignRegOverlay+0x142> @ imm = #0xa2
700a95be: 9801         	ldr	r0, [sp, #0x4]
700a95c0: 6800         	ldr	r0, [r0]
700a95c2: 2802         	cmp	r0, #0x2
700a95c4: d14c         	bne	0x700a9660 <Udma_chAssignRegOverlay+0x140> @ imm = #0x98
700a95c6: e7ff         	b	0x700a95c8 <Udma_chAssignRegOverlay+0xa8> @ imm = #-0x2
700a95c8: 9800         	ldr	r0, [sp]
700a95ca: 6ec0         	ldr	r0, [r0, #0x6c]
700a95cc: f510 3f80    	cmn.w	r0, #0x10000
700a95d0: d011         	beq	0x700a95f6 <Udma_chAssignRegOverlay+0xd6> @ imm = #0x22
700a95d2: e7ff         	b	0x700a95d4 <Udma_chAssignRegOverlay+0xb4> @ imm = #-0x2
700a95d4: 9801         	ldr	r0, [sp, #0x4]
700a95d6: 6dc0         	ldr	r0, [r0, #0x5c]
700a95d8: 9900         	ldr	r1, [sp]
700a95da: 6eca         	ldr	r2, [r1, #0x6c]
700a95dc: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a95e0: f8c1 022c    	str.w	r0, [r1, #0x22c]
700a95e4: 9801         	ldr	r0, [sp, #0x4]
700a95e6: 6e40         	ldr	r0, [r0, #0x64]
700a95e8: 9900         	ldr	r1, [sp]
700a95ea: 6eca         	ldr	r2, [r1, #0x6c]
700a95ec: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a95f0: f8c1 0230    	str.w	r0, [r1, #0x230]
700a95f4: e7ff         	b	0x700a95f6 <Udma_chAssignRegOverlay+0xd6> @ imm = #-0x2
700a95f6: 9800         	ldr	r0, [sp]
700a95f8: 6f00         	ldr	r0, [r0, #0x70]
700a95fa: f510 3f80    	cmn.w	r0, #0x10000
700a95fe: d011         	beq	0x700a9624 <Udma_chAssignRegOverlay+0x104> @ imm = #0x22
700a9600: e7ff         	b	0x700a9602 <Udma_chAssignRegOverlay+0xe2> @ imm = #-0x2
700a9602: 9801         	ldr	r0, [sp, #0x4]
700a9604: 6e00         	ldr	r0, [r0, #0x60]
700a9606: 9900         	ldr	r1, [sp]
700a9608: 6f0a         	ldr	r2, [r1, #0x70]
700a960a: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a960e: f8c1 0234    	str.w	r0, [r1, #0x234]
700a9612: 9801         	ldr	r0, [sp, #0x4]
700a9614: 6e80         	ldr	r0, [r0, #0x68]
700a9616: 9900         	ldr	r1, [sp]
700a9618: 6f0a         	ldr	r2, [r1, #0x70]
700a961a: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a961e: f8c1 0238    	str.w	r0, [r1, #0x238]
700a9622: e7ff         	b	0x700a9624 <Udma_chAssignRegOverlay+0x104> @ imm = #-0x2
700a9624: 9800         	ldr	r0, [sp]
700a9626: 6f40         	ldr	r0, [r0, #0x74]
700a9628: f510 3f80    	cmn.w	r0, #0x10000
700a962c: d017         	beq	0x700a965e <Udma_chAssignRegOverlay+0x13e> @ imm = #0x2e
700a962e: e7ff         	b	0x700a9630 <Udma_chAssignRegOverlay+0x110> @ imm = #-0x2
700a9630: 9b01         	ldr	r3, [sp, #0x4]
700a9632: 9900         	ldr	r1, [sp]
700a9634: 6f4a         	ldr	r2, [r1, #0x74]
700a9636: 6dd8         	ldr	r0, [r3, #0x5c]
700a9638: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a963c: 441a         	add	r2, r3
700a963e: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a9642: f8c1 023c    	str.w	r0, [r1, #0x23c]
700a9646: 9b01         	ldr	r3, [sp, #0x4]
700a9648: 9900         	ldr	r1, [sp]
700a964a: 6f4a         	ldr	r2, [r1, #0x74]
700a964c: 6e58         	ldr	r0, [r3, #0x64]
700a964e: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a9652: 441a         	add	r2, r3
700a9654: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a9658: f8c1 0240    	str.w	r0, [r1, #0x240]
700a965c: e7ff         	b	0x700a965e <Udma_chAssignRegOverlay+0x13e> @ imm = #-0x2
700a965e: e7ff         	b	0x700a9660 <Udma_chAssignRegOverlay+0x140> @ imm = #-0x2
700a9660: e7ff         	b	0x700a9662 <Udma_chAssignRegOverlay+0x142> @ imm = #-0x2
700a9662: b002         	add	sp, #0x8
700a9664: 4770         	bx	lr
		...
700a966e: 0000         	movs	r0, r0

700a9670 <DebugP_memLogWriterPutChar>:
700a9670: b580         	push	{r7, lr}
700a9672: b088         	sub	sp, #0x20
700a9674: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a9678: f248 606c    	movw	r0, #0x866c
700a967c: f2c7 000b    	movt	r0, #0x700b
700a9680: 6800         	ldr	r0, [r0]
700a9682: bb40         	cbnz	r0, 0x700a96d6 <DebugP_memLogWriterPutChar+0x66> @ imm = #0x50
700a9684: e7ff         	b	0x700a9686 <DebugP_memLogWriterPutChar+0x16> @ imm = #-0x2
700a9686: f007 fc03    	bl	0x700b0e90 <ClockP_getTimeUsec> @ imm = #0x7806
700a968a: 9105         	str	r1, [sp, #0x14]
700a968c: 9004         	str	r0, [sp, #0x10]
700a968e: f248 7080    	movw	r0, #0x8780
700a9692: f2c7 000b    	movt	r0, #0x700b
700a9696: 6800         	ldr	r0, [r0]
700a9698: 9003         	str	r0, [sp, #0xc]
700a969a: 9804         	ldr	r0, [sp, #0x10]
700a969c: 9905         	ldr	r1, [sp, #0x14]
700a969e: f244 2240    	movw	r2, #0x4240
700a96a2: f2c0 020f    	movt	r2, #0xf
700a96a6: 2300         	movs	r3, #0x0
700a96a8: f00b ec04    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0xb808
700a96ac: 9b03         	ldr	r3, [sp, #0xc]
700a96ae: 4669         	mov	r1, sp
700a96b0: 604a         	str	r2, [r1, #0x4]
700a96b2: 6008         	str	r0, [r1]
700a96b4: f64a 00b4    	movw	r0, #0xa8b4
700a96b8: f2c7 0008    	movt	r0, #0x7008
700a96bc: f647 5267    	movw	r2, #0x7d67
700a96c0: f2c7 020b    	movt	r2, #0x700b
700a96c4: 2178         	movs	r1, #0x78
700a96c6: f00a fe5b    	bl	0x700b4380 <snprintf_>  @ imm = #0xacb6
700a96ca: f248 616c    	movw	r1, #0x866c
700a96ce: f2c7 010b    	movt	r1, #0x700b
700a96d2: 6008         	str	r0, [r1]
700a96d4: e7ff         	b	0x700a96d6 <DebugP_memLogWriterPutChar+0x66> @ imm = #-0x2
700a96d6: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a96da: f248 616c    	movw	r1, #0x866c
700a96de: f2c7 010b    	movt	r1, #0x700b
700a96e2: 680b         	ldr	r3, [r1]
700a96e4: f64a 02b4    	movw	r2, #0xa8b4
700a96e8: f2c7 0208    	movt	r2, #0x7008
700a96ec: 54d0         	strb	r0, [r2, r3]
700a96ee: 6808         	ldr	r0, [r1]
700a96f0: 3001         	adds	r0, #0x1
700a96f2: 6008         	str	r0, [r1]
700a96f4: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a96f8: 280a         	cmp	r0, #0xa
700a96fa: d008         	beq	0x700a970e <DebugP_memLogWriterPutChar+0x9e> @ imm = #0x10
700a96fc: e7ff         	b	0x700a96fe <DebugP_memLogWriterPutChar+0x8e> @ imm = #-0x2
700a96fe: f248 606c    	movw	r0, #0x866c
700a9702: f2c7 000b    	movt	r0, #0x700b
700a9706: 6800         	ldr	r0, [r0]
700a9708: 2878         	cmp	r0, #0x78
700a970a: d350         	blo	0x700a97ae <DebugP_memLogWriterPutChar+0x13e> @ imm = #0xa0
700a970c: e7ff         	b	0x700a970e <DebugP_memLogWriterPutChar+0x9e> @ imm = #-0x2
700a970e: f248 606c    	movw	r0, #0x866c
700a9712: f2c7 000b    	movt	r0, #0x700b
700a9716: 6800         	ldr	r0, [r0]
700a9718: 2878         	cmp	r0, #0x78
700a971a: d315         	blo	0x700a9748 <DebugP_memLogWriterPutChar+0xd8> @ imm = #0x2a
700a971c: e7ff         	b	0x700a971e <DebugP_memLogWriterPutChar+0xae> @ imm = #-0x2
700a971e: f248 616c    	movw	r1, #0x866c
700a9722: f2c7 010b    	movt	r1, #0x700b
700a9726: 680b         	ldr	r3, [r1]
700a9728: f64a 02b4    	movw	r2, #0xa8b4
700a972c: f2c7 0208    	movt	r2, #0x7008
700a9730: 200d         	movs	r0, #0xd
700a9732: 54d0         	strb	r0, [r2, r3]
700a9734: 6808         	ldr	r0, [r1]
700a9736: 3001         	adds	r0, #0x1
700a9738: 6008         	str	r0, [r1]
700a973a: 680b         	ldr	r3, [r1]
700a973c: 200a         	movs	r0, #0xa
700a973e: 54d0         	strb	r0, [r2, r3]
700a9740: 6808         	ldr	r0, [r1]
700a9742: 3001         	adds	r0, #0x1
700a9744: 6008         	str	r0, [r1]
700a9746: e7ff         	b	0x700a9748 <DebugP_memLogWriterPutChar+0xd8> @ imm = #-0x2
700a9748: f248 606c    	movw	r0, #0x866c
700a974c: f2c7 000b    	movt	r0, #0x700b
700a9750: 6800         	ldr	r0, [r0]
700a9752: f64a 01b4    	movw	r1, #0xa8b4
700a9756: f2c7 0108    	movt	r1, #0x7008
700a975a: 4408         	add	r0, r1
700a975c: f810 0c02    	ldrb	r0, [r0, #-2]
700a9760: 280d         	cmp	r0, #0xd
700a9762: d014         	beq	0x700a978e <DebugP_memLogWriterPutChar+0x11e> @ imm = #0x28
700a9764: e7ff         	b	0x700a9766 <DebugP_memLogWriterPutChar+0xf6> @ imm = #-0x2
700a9766: f248 616c    	movw	r1, #0x866c
700a976a: f2c7 010b    	movt	r1, #0x700b
700a976e: 6808         	ldr	r0, [r1]
700a9770: f64a 02b4    	movw	r2, #0xa8b4
700a9774: f2c7 0208    	movt	r2, #0x7008
700a9778: 1883         	adds	r3, r0, r2
700a977a: 200d         	movs	r0, #0xd
700a977c: f803 0c01    	strb	r0, [r3, #-1]
700a9780: 680b         	ldr	r3, [r1]
700a9782: 200a         	movs	r0, #0xa
700a9784: 54d0         	strb	r0, [r2, r3]
700a9786: 6808         	ldr	r0, [r1]
700a9788: 3001         	adds	r0, #0x1
700a978a: 6008         	str	r0, [r1]
700a978c: e7ff         	b	0x700a978e <DebugP_memLogWriterPutChar+0x11e> @ imm = #-0x2
700a978e: f248 606c    	movw	r0, #0x866c
700a9792: f2c7 000b    	movt	r0, #0x700b
700a9796: 9002         	str	r0, [sp, #0x8]
700a9798: 8801         	ldrh	r1, [r0]
700a979a: f64a 00b4    	movw	r0, #0xa8b4
700a979e: f2c7 0008    	movt	r0, #0x7008
700a97a2: f003 f865    	bl	0x700ac870 <DebugP_memTraceLogWriterPutLine> @ imm = #0x30ca
700a97a6: 9902         	ldr	r1, [sp, #0x8]
700a97a8: 2000         	movs	r0, #0x0
700a97aa: 6008         	str	r0, [r1]
700a97ac: e7ff         	b	0x700a97ae <DebugP_memLogWriterPutChar+0x13e> @ imm = #-0x2
700a97ae: b008         	add	sp, #0x20
700a97b0: bd80         	pop	{r7, pc}
		...
700a97be: 0000         	movs	r0, r0

700a97c0 <Sciclient_sendMessage>:
700a97c0: b580         	push	{r7, lr}
700a97c2: b08a         	sub	sp, #0x28
700a97c4: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a97c8: 9009         	str	r0, [sp, #0x24]
700a97ca: 9108         	str	r1, [sp, #0x20]
700a97cc: 9207         	str	r2, [sp, #0x1c]
700a97ce: 9306         	str	r3, [sp, #0x18]
700a97d0: 2200         	movs	r2, #0x0
700a97d2: 9205         	str	r2, [sp, #0x14]
700a97d4: 9808         	ldr	r0, [sp, #0x20]
700a97d6: 9004         	str	r0, [sp, #0x10]
700a97d8: 9203         	str	r2, [sp, #0xc]
700a97da: 9202         	str	r2, [sp, #0x8]
700a97dc: 9909         	ldr	r1, [sp, #0x24]
700a97de: f248 6070    	movw	r0, #0x8670
700a97e2: f2c7 000b    	movt	r0, #0x700b
700a97e6: f00b fd23    	bl	0x700b5230 <CSL_secProxyGetDataAddr> @ imm = #0xba46
700a97ea: 9001         	str	r0, [sp, #0x4]
700a97ec: 9808         	ldr	r0, [sp, #0x20]
700a97ee: b1f8         	cbz	r0, 0x700a9830 <Sciclient_sendMessage+0x70> @ imm = #0x3e
700a97f0: e7ff         	b	0x700a97f2 <Sciclient_sendMessage+0x32> @ imm = #-0x2
700a97f2: 2000         	movs	r0, #0x0
700a97f4: 9005         	str	r0, [sp, #0x14]
700a97f6: e7ff         	b	0x700a97f8 <Sciclient_sendMessage+0x38> @ imm = #-0x2
700a97f8: 9805         	ldr	r0, [sp, #0x14]
700a97fa: f248 71a4    	movw	r1, #0x87a4
700a97fe: f2c7 010b    	movt	r1, #0x700b
700a9802: 7809         	ldrb	r1, [r1]
700a9804: 4288         	cmp	r0, r1
700a9806: d212         	bhs	0x700a982e <Sciclient_sendMessage+0x6e> @ imm = #0x24
700a9808: e7ff         	b	0x700a980a <Sciclient_sendMessage+0x4a> @ imm = #-0x2
700a980a: 9804         	ldr	r0, [sp, #0x10]
700a980c: 6800         	ldr	r0, [r0]
700a980e: 9002         	str	r0, [sp, #0x8]
700a9810: 9801         	ldr	r0, [sp, #0x4]
700a9812: 9902         	ldr	r1, [sp, #0x8]
700a9814: f00b ffac    	bl	0x700b5770 <CSL_REG32_WR_RAW> @ imm = #0xbf58
700a9818: 9804         	ldr	r0, [sp, #0x10]
700a981a: 3004         	adds	r0, #0x4
700a981c: 9004         	str	r0, [sp, #0x10]
700a981e: 9801         	ldr	r0, [sp, #0x4]
700a9820: 3004         	adds	r0, #0x4
700a9822: 9001         	str	r0, [sp, #0x4]
700a9824: e7ff         	b	0x700a9826 <Sciclient_sendMessage+0x66> @ imm = #-0x2
700a9826: 9805         	ldr	r0, [sp, #0x14]
700a9828: 3001         	adds	r0, #0x1
700a982a: 9005         	str	r0, [sp, #0x14]
700a982c: e7e4         	b	0x700a97f8 <Sciclient_sendMessage+0x38> @ imm = #-0x38
700a982e: e7ff         	b	0x700a9830 <Sciclient_sendMessage+0x70> @ imm = #-0x2
700a9830: 9807         	ldr	r0, [sp, #0x1c]
700a9832: 9004         	str	r0, [sp, #0x10]
700a9834: 2000         	movs	r0, #0x0
700a9836: 9005         	str	r0, [sp, #0x14]
700a9838: e7ff         	b	0x700a983a <Sciclient_sendMessage+0x7a> @ imm = #-0x2
700a983a: 9805         	ldr	r0, [sp, #0x14]
700a983c: 2801         	cmp	r0, #0x1
700a983e: d812         	bhi	0x700a9866 <Sciclient_sendMessage+0xa6> @ imm = #0x24
700a9840: e7ff         	b	0x700a9842 <Sciclient_sendMessage+0x82> @ imm = #-0x2
700a9842: 9804         	ldr	r0, [sp, #0x10]
700a9844: 6800         	ldr	r0, [r0]
700a9846: 9002         	str	r0, [sp, #0x8]
700a9848: 9801         	ldr	r0, [sp, #0x4]
700a984a: 9902         	ldr	r1, [sp, #0x8]
700a984c: f00b ff90    	bl	0x700b5770 <CSL_REG32_WR_RAW> @ imm = #0xbf20
700a9850: 9804         	ldr	r0, [sp, #0x10]
700a9852: 3004         	adds	r0, #0x4
700a9854: 9004         	str	r0, [sp, #0x10]
700a9856: 9801         	ldr	r0, [sp, #0x4]
700a9858: 3004         	adds	r0, #0x4
700a985a: 9001         	str	r0, [sp, #0x4]
700a985c: e7ff         	b	0x700a985e <Sciclient_sendMessage+0x9e> @ imm = #-0x2
700a985e: 9805         	ldr	r0, [sp, #0x14]
700a9860: 3001         	adds	r0, #0x1
700a9862: 9005         	str	r0, [sp, #0x14]
700a9864: e7e9         	b	0x700a983a <Sciclient_sendMessage+0x7a> @ imm = #-0x2e
700a9866: 980c         	ldr	r0, [sp, #0x30]
700a9868: b300         	cbz	r0, 0x700a98ac <Sciclient_sendMessage+0xec> @ imm = #0x40
700a986a: e7ff         	b	0x700a986c <Sciclient_sendMessage+0xac> @ imm = #-0x2
700a986c: 980c         	ldr	r0, [sp, #0x30]
700a986e: 3003         	adds	r0, #0x3
700a9870: 0880         	lsrs	r0, r0, #0x2
700a9872: 9003         	str	r0, [sp, #0xc]
700a9874: 9806         	ldr	r0, [sp, #0x18]
700a9876: 9004         	str	r0, [sp, #0x10]
700a9878: e7ff         	b	0x700a987a <Sciclient_sendMessage+0xba> @ imm = #-0x2
700a987a: 9805         	ldr	r0, [sp, #0x14]
700a987c: 9903         	ldr	r1, [sp, #0xc]
700a987e: 3102         	adds	r1, #0x2
700a9880: 4288         	cmp	r0, r1
700a9882: d212         	bhs	0x700a98aa <Sciclient_sendMessage+0xea> @ imm = #0x24
700a9884: e7ff         	b	0x700a9886 <Sciclient_sendMessage+0xc6> @ imm = #-0x2
700a9886: 9804         	ldr	r0, [sp, #0x10]
700a9888: 6800         	ldr	r0, [r0]
700a988a: 9002         	str	r0, [sp, #0x8]
700a988c: 9801         	ldr	r0, [sp, #0x4]
700a988e: 9902         	ldr	r1, [sp, #0x8]
700a9890: f00b ff6e    	bl	0x700b5770 <CSL_REG32_WR_RAW> @ imm = #0xbedc
700a9894: 9804         	ldr	r0, [sp, #0x10]
700a9896: 3004         	adds	r0, #0x4
700a9898: 9004         	str	r0, [sp, #0x10]
700a989a: 9801         	ldr	r0, [sp, #0x4]
700a989c: 3004         	adds	r0, #0x4
700a989e: 9001         	str	r0, [sp, #0x4]
700a98a0: e7ff         	b	0x700a98a2 <Sciclient_sendMessage+0xe2> @ imm = #-0x2
700a98a2: 9805         	ldr	r0, [sp, #0x14]
700a98a4: 3001         	adds	r0, #0x1
700a98a6: 9005         	str	r0, [sp, #0x14]
700a98a8: e7e7         	b	0x700a987a <Sciclient_sendMessage+0xba> @ imm = #-0x32
700a98aa: e7ff         	b	0x700a98ac <Sciclient_sendMessage+0xec> @ imm = #-0x2
700a98ac: f248 70a4    	movw	r0, #0x87a4
700a98b0: f2c7 000b    	movt	r0, #0x700b
700a98b4: 7801         	ldrb	r1, [r0]
700a98b6: 980c         	ldr	r0, [sp, #0x30]
700a98b8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a98bc: 3008         	adds	r0, #0x8
700a98be: f248 61f8    	movw	r1, #0x86f8
700a98c2: f2c7 010b    	movt	r1, #0x700b
700a98c6: 6949         	ldr	r1, [r1, #0x14]
700a98c8: 3904         	subs	r1, #0x4
700a98ca: 4288         	cmp	r0, r1
700a98cc: d817         	bhi	0x700a98fe <Sciclient_sendMessage+0x13e> @ imm = #0x2e
700a98ce: e7ff         	b	0x700a98d0 <Sciclient_sendMessage+0x110> @ imm = #-0x2
700a98d0: 9909         	ldr	r1, [sp, #0x24]
700a98d2: f248 6070    	movw	r0, #0x8670
700a98d6: f2c7 000b    	movt	r0, #0x700b
700a98da: 2200         	movs	r2, #0x0
700a98dc: 9200         	str	r2, [sp]
700a98de: f00b fca7    	bl	0x700b5230 <CSL_secProxyGetDataAddr> @ imm = #0xb94e
700a98e2: 9900         	ldr	r1, [sp]
700a98e4: 4602         	mov	r2, r0
700a98e6: f248 60f8    	movw	r0, #0x86f8
700a98ea: f2c7 000b    	movt	r0, #0x700b
700a98ee: 6940         	ldr	r0, [r0, #0x14]
700a98f0: 4410         	add	r0, r2
700a98f2: 3804         	subs	r0, #0x4
700a98f4: 9001         	str	r0, [sp, #0x4]
700a98f6: 9801         	ldr	r0, [sp, #0x4]
700a98f8: f00b ff3a    	bl	0x700b5770 <CSL_REG32_WR_RAW> @ imm = #0xbe74
700a98fc: e7ff         	b	0x700a98fe <Sciclient_sendMessage+0x13e> @ imm = #-0x2
700a98fe: b00a         	add	sp, #0x28
700a9900: bd80         	pop	{r7, pc}
		...
700a990e: 0000         	movs	r0, r0

700a9910 <Sciclient_rmIaValidateMapping>:
700a9910: b580         	push	{r7, lr}
700a9912: b088         	sub	sp, #0x20
700a9914: 4684         	mov	r12, r0
700a9916: 980a         	ldr	r0, [sp, #0x28]
700a9918: f88d c01f    	strb.w	r12, [sp, #0x1f]
700a991c: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700a9920: f8ad 201a    	strh.w	r2, [sp, #0x1a]
700a9924: f8ad 3018    	strh.w	r3, [sp, #0x18]
700a9928: f88d 0017    	strb.w	r0, [sp, #0x17]
700a992c: 2000         	movs	r0, #0x0
700a992e: 9004         	str	r0, [sp, #0x10]
700a9930: 9003         	str	r0, [sp, #0xc]
700a9932: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a9936: f008 ffab    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #0x8f56
700a993a: 9003         	str	r0, [sp, #0xc]
700a993c: 9803         	ldr	r0, [sp, #0xc]
700a993e: b920         	cbnz	r0, 0x700a994a <Sciclient_rmIaValidateMapping+0x3a> @ imm = #0x8
700a9940: e7ff         	b	0x700a9942 <Sciclient_rmIaValidateMapping+0x32> @ imm = #-0x2
700a9942: f06f 0001    	mvn	r0, #0x1
700a9946: 9004         	str	r0, [sp, #0x10]
700a9948: e00b         	b	0x700a9962 <Sciclient_rmIaValidateMapping+0x52> @ imm = #0x16
700a994a: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a994e: 9903         	ldr	r1, [sp, #0xc]
700a9950: 8989         	ldrh	r1, [r1, #0xc]
700a9952: 4288         	cmp	r0, r1
700a9954: db04         	blt	0x700a9960 <Sciclient_rmIaValidateMapping+0x50> @ imm = #0x8
700a9956: e7ff         	b	0x700a9958 <Sciclient_rmIaValidateMapping+0x48> @ imm = #-0x2
700a9958: f06f 0001    	mvn	r0, #0x1
700a995c: 9004         	str	r0, [sp, #0x10]
700a995e: e7ff         	b	0x700a9960 <Sciclient_rmIaValidateMapping+0x50> @ imm = #-0x2
700a9960: e7ff         	b	0x700a9962 <Sciclient_rmIaValidateMapping+0x52> @ imm = #-0x2
700a9962: 9804         	ldr	r0, [sp, #0x10]
700a9964: b948         	cbnz	r0, 0x700a997a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x12
700a9966: e7ff         	b	0x700a9968 <Sciclient_rmIaValidateMapping+0x58> @ imm = #-0x2
700a9968: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a996c: 2840         	cmp	r0, #0x40
700a996e: d304         	blo	0x700a997a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x8
700a9970: e7ff         	b	0x700a9972 <Sciclient_rmIaValidateMapping+0x62> @ imm = #-0x2
700a9972: f06f 0001    	mvn	r0, #0x1
700a9976: 9004         	str	r0, [sp, #0x10]
700a9978: e7ff         	b	0x700a997a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #-0x2
700a997a: 9804         	ldr	r0, [sp, #0x10]
700a997c: b998         	cbnz	r0, 0x700a99a6 <Sciclient_rmIaValidateMapping+0x96> @ imm = #0x26
700a997e: e7ff         	b	0x700a9980 <Sciclient_rmIaValidateMapping+0x70> @ imm = #-0x2
700a9980: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700a9984: 9903         	ldr	r1, [sp, #0xc]
700a9986: 8909         	ldrh	r1, [r1, #0x8]
700a9988: 1a40         	subs	r0, r0, r1
700a998a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700a998e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a9992: 9903         	ldr	r1, [sp, #0xc]
700a9994: 8949         	ldrh	r1, [r1, #0xa]
700a9996: 4288         	cmp	r0, r1
700a9998: db04         	blt	0x700a99a4 <Sciclient_rmIaValidateMapping+0x94> @ imm = #0x8
700a999a: e7ff         	b	0x700a999c <Sciclient_rmIaValidateMapping+0x8c> @ imm = #-0x2
700a999c: f06f 0001    	mvn	r0, #0x1
700a99a0: 9004         	str	r0, [sp, #0x10]
700a99a2: e7ff         	b	0x700a99a4 <Sciclient_rmIaValidateMapping+0x94> @ imm = #-0x2
700a99a4: e7ff         	b	0x700a99a6 <Sciclient_rmIaValidateMapping+0x96> @ imm = #-0x2
700a99a6: 9804         	ldr	r0, [sp, #0x10]
700a99a8: 2800         	cmp	r0, #0x0
700a99aa: d14e         	bne	0x700a9a4a <Sciclient_rmIaValidateMapping+0x13a> @ imm = #0x9c
700a99ac: e7ff         	b	0x700a99ae <Sciclient_rmIaValidateMapping+0x9e> @ imm = #-0x2
700a99ae: 9803         	ldr	r0, [sp, #0xc]
700a99b0: 6840         	ldr	r0, [r0, #0x4]
700a99b2: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700a99b6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a99ba: 9001         	str	r0, [sp, #0x4]
700a99bc: 9801         	ldr	r0, [sp, #0x4]
700a99be: f64f 7100    	movw	r1, #0xff00
700a99c2: f2c0 0101    	movt	r1, #0x1
700a99c6: 2208         	movs	r2, #0x8
700a99c8: f00b fa32    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0xb464
700a99cc: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a99d0: 9801         	ldr	r0, [sp, #0x4]
700a99d2: 213f         	movs	r1, #0x3f
700a99d4: 2200         	movs	r2, #0x0
700a99d6: f00b fa2b    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0xb456
700a99da: f8ad 0000    	strh.w	r0, [sp]
700a99de: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a99e2: b9f0         	cbnz	r0, 0x700a9a22 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x3c
700a99e4: e7ff         	b	0x700a99e6 <Sciclient_rmIaValidateMapping+0xd6> @ imm = #-0x2
700a99e6: f8bd 0000    	ldrh.w	r0, [sp]
700a99ea: b9d0         	cbnz	r0, 0x700a9a22 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x34
700a99ec: e7ff         	b	0x700a99ee <Sciclient_rmIaValidateMapping+0xde> @ imm = #-0x2
700a99ee: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a99f2: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a99f6: 4288         	cmp	r0, r1
700a99f8: d012         	beq	0x700a9a20 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x24
700a99fa: e7ff         	b	0x700a99fc <Sciclient_rmIaValidateMapping+0xec> @ imm = #-0x2
700a99fc: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9a00: f8bd 1000    	ldrh.w	r1, [sp]
700a9a04: 4288         	cmp	r0, r1
700a9a06: d00b         	beq	0x700a9a20 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x16
700a9a08: e7ff         	b	0x700a9a0a <Sciclient_rmIaValidateMapping+0xfa> @ imm = #-0x2
700a9a0a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a9a0e: 9903         	ldr	r1, [sp, #0xc]
700a9a10: 8a89         	ldrh	r1, [r1, #0x14]
700a9a12: 4288         	cmp	r0, r1
700a9a14: d004         	beq	0x700a9a20 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x8
700a9a16: e7ff         	b	0x700a9a18 <Sciclient_rmIaValidateMapping+0x108> @ imm = #-0x2
700a9a18: f06f 0001    	mvn	r0, #0x1
700a9a1c: 9004         	str	r0, [sp, #0x10]
700a9a1e: e7ff         	b	0x700a9a20 <Sciclient_rmIaValidateMapping+0x110> @ imm = #-0x2
700a9a20: e012         	b	0x700a9a48 <Sciclient_rmIaValidateMapping+0x138> @ imm = #0x24
700a9a22: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a9a26: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a9a2a: 4288         	cmp	r0, r1
700a9a2c: d00b         	beq	0x700a9a46 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x16
700a9a2e: e7ff         	b	0x700a9a30 <Sciclient_rmIaValidateMapping+0x120> @ imm = #-0x2
700a9a30: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a9a34: f8bd 1000    	ldrh.w	r1, [sp]
700a9a38: 4288         	cmp	r0, r1
700a9a3a: d004         	beq	0x700a9a46 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x8
700a9a3c: e7ff         	b	0x700a9a3e <Sciclient_rmIaValidateMapping+0x12e> @ imm = #-0x2
700a9a3e: f06f 0001    	mvn	r0, #0x1
700a9a42: 9004         	str	r0, [sp, #0x10]
700a9a44: e7ff         	b	0x700a9a46 <Sciclient_rmIaValidateMapping+0x136> @ imm = #-0x2
700a9a46: e7ff         	b	0x700a9a48 <Sciclient_rmIaValidateMapping+0x138> @ imm = #-0x2
700a9a48: e7ff         	b	0x700a9a4a <Sciclient_rmIaValidateMapping+0x13a> @ imm = #-0x2
700a9a4a: 9804         	ldr	r0, [sp, #0x10]
700a9a4c: b008         	add	sp, #0x20
700a9a4e: bd80         	pop	{r7, pc}

700a9a50 <Udma_rmAllocMappedRing>:
700a9a50: b580         	push	{r7, lr}
700a9a52: b090         	sub	sp, #0x40
700a9a54: 900f         	str	r0, [sp, #0x3c]
700a9a56: 910e         	str	r1, [sp, #0x38]
700a9a58: 920d         	str	r2, [sp, #0x34]
700a9a5a: f64f 70ff    	movw	r0, #0xffff
700a9a5e: 900c         	str	r0, [sp, #0x30]
700a9a60: 2000         	movs	r0, #0x0
700a9a62: 9005         	str	r0, [sp, #0x14]
700a9a64: 980f         	ldr	r0, [sp, #0x3c]
700a9a66: f500 70ea    	add.w	r0, r0, #0x1d4
700a9a6a: 9004         	str	r0, [sp, #0x10]
700a9a6c: 980f         	ldr	r0, [sp, #0x3c]
700a9a6e: 990e         	ldr	r1, [sp, #0x38]
700a9a70: 9a0d         	ldr	r2, [sp, #0x34]
700a9a72: ab01         	add	r3, sp, #0x4
700a9a74: f004 fd7c    	bl	0x700ae570 <Udma_getMappedChRingAttributes> @ imm = #0x4af8
700a9a78: 9005         	str	r0, [sp, #0x14]
700a9a7a: 9805         	ldr	r0, [sp, #0x14]
700a9a7c: 2800         	cmp	r0, #0x0
700a9a7e: f040 8084    	bne.w	0x700a9b8a <Udma_rmAllocMappedRing+0x13a> @ imm = #0x108
700a9a82: e7ff         	b	0x700a9a84 <Udma_rmAllocMappedRing+0x34> @ imm = #-0x2
700a9a84: 2000         	movs	r0, #0x0
700a9a86: 9007         	str	r0, [sp, #0x1c]
700a9a88: 9804         	ldr	r0, [sp, #0x10]
700a9a8a: 990e         	ldr	r1, [sp, #0x38]
700a9a8c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9a90: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a9a94: 9006         	str	r0, [sp, #0x18]
700a9a96: 9802         	ldr	r0, [sp, #0x8]
700a9a98: 9904         	ldr	r1, [sp, #0x10]
700a9a9a: 9a0e         	ldr	r2, [sp, #0x38]
700a9a9c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9aa0: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9aa4: 4288         	cmp	r0, r1
700a9aa6: d90a         	bls	0x700a9abe <Udma_rmAllocMappedRing+0x6e> @ imm = #0x14
700a9aa8: e7ff         	b	0x700a9aaa <Udma_rmAllocMappedRing+0x5a> @ imm = #-0x2
700a9aaa: 9802         	ldr	r0, [sp, #0x8]
700a9aac: 9904         	ldr	r1, [sp, #0x10]
700a9aae: 9a0e         	ldr	r2, [sp, #0x38]
700a9ab0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9ab4: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9ab8: 1a40         	subs	r0, r0, r1
700a9aba: 9007         	str	r0, [sp, #0x1c]
700a9abc: e7ff         	b	0x700a9abe <Udma_rmAllocMappedRing+0x6e> @ imm = #-0x2
700a9abe: 9802         	ldr	r0, [sp, #0x8]
700a9ac0: 9903         	ldr	r1, [sp, #0xc]
700a9ac2: 4408         	add	r0, r1
700a9ac4: 9904         	ldr	r1, [sp, #0x10]
700a9ac6: 9a0e         	ldr	r2, [sp, #0x38]
700a9ac8: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a9acc: f8d2 1088    	ldr.w	r1, [r2, #0x88]
700a9ad0: f8d2 20a8    	ldr.w	r2, [r2, #0xa8]
700a9ad4: 4411         	add	r1, r2
700a9ad6: 4288         	cmp	r0, r1
700a9ad8: d20c         	bhs	0x700a9af4 <Udma_rmAllocMappedRing+0xa4> @ imm = #0x18
700a9ada: e7ff         	b	0x700a9adc <Udma_rmAllocMappedRing+0x8c> @ imm = #-0x2
700a9adc: 9802         	ldr	r0, [sp, #0x8]
700a9ade: 9903         	ldr	r1, [sp, #0xc]
700a9ae0: 4408         	add	r0, r1
700a9ae2: 9904         	ldr	r1, [sp, #0x10]
700a9ae4: 9a0e         	ldr	r2, [sp, #0x38]
700a9ae6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9aea: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9aee: 1a40         	subs	r0, r0, r1
700a9af0: 9006         	str	r0, [sp, #0x18]
700a9af2: e7ff         	b	0x700a9af4 <Udma_rmAllocMappedRing+0xa4> @ imm = #-0x2
700a9af4: 980f         	ldr	r0, [sp, #0x3c]
700a9af6: f500 609f    	add.w	r0, r0, #0x4f8
700a9afa: f04f 31ff    	mov.w	r1, #0xffffffff
700a9afe: f008 ff27    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x8e4e
700a9b02: 9807         	ldr	r0, [sp, #0x1c]
700a9b04: 900b         	str	r0, [sp, #0x2c]
700a9b06: e7ff         	b	0x700a9b08 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x2
700a9b08: 980b         	ldr	r0, [sp, #0x2c]
700a9b0a: 9906         	ldr	r1, [sp, #0x18]
700a9b0c: 4288         	cmp	r0, r1
700a9b0e: d236         	bhs	0x700a9b7e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x6c
700a9b10: e7ff         	b	0x700a9b12 <Udma_rmAllocMappedRing+0xc2> @ imm = #-0x2
700a9b12: 980b         	ldr	r0, [sp, #0x2c]
700a9b14: 0940         	lsrs	r0, r0, #0x5
700a9b16: 900a         	str	r0, [sp, #0x28]
700a9b18: 980b         	ldr	r0, [sp, #0x2c]
700a9b1a: 990a         	ldr	r1, [sp, #0x28]
700a9b1c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9b20: 9009         	str	r0, [sp, #0x24]
700a9b22: 9909         	ldr	r1, [sp, #0x24]
700a9b24: 2001         	movs	r0, #0x1
700a9b26: 4088         	lsls	r0, r1
700a9b28: 9008         	str	r0, [sp, #0x20]
700a9b2a: 980f         	ldr	r0, [sp, #0x3c]
700a9b2c: 990e         	ldr	r1, [sp, #0x38]
700a9b2e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a9b32: 990a         	ldr	r1, [sp, #0x28]
700a9b34: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9b38: f8d0 0344    	ldr.w	r0, [r0, #0x344]
700a9b3c: 9908         	ldr	r1, [sp, #0x20]
700a9b3e: 4008         	ands	r0, r1
700a9b40: 4288         	cmp	r0, r1
700a9b42: d117         	bne	0x700a9b74 <Udma_rmAllocMappedRing+0x124> @ imm = #0x2e
700a9b44: e7ff         	b	0x700a9b46 <Udma_rmAllocMappedRing+0xf6> @ imm = #-0x2
700a9b46: 9a08         	ldr	r2, [sp, #0x20]
700a9b48: 980f         	ldr	r0, [sp, #0x3c]
700a9b4a: 990e         	ldr	r1, [sp, #0x38]
700a9b4c: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a9b50: 990a         	ldr	r1, [sp, #0x28]
700a9b52: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a9b56: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700a9b5a: 4390         	bics	r0, r2
700a9b5c: f8c1 0344    	str.w	r0, [r1, #0x344]
700a9b60: 980b         	ldr	r0, [sp, #0x2c]
700a9b62: 9904         	ldr	r1, [sp, #0x10]
700a9b64: 9a0e         	ldr	r2, [sp, #0x38]
700a9b66: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a9b6a: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a9b6e: 4408         	add	r0, r1
700a9b70: 900c         	str	r0, [sp, #0x30]
700a9b72: e004         	b	0x700a9b7e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x8
700a9b74: e7ff         	b	0x700a9b76 <Udma_rmAllocMappedRing+0x126> @ imm = #-0x2
700a9b76: 980b         	ldr	r0, [sp, #0x2c]
700a9b78: 3001         	adds	r0, #0x1
700a9b7a: 900b         	str	r0, [sp, #0x2c]
700a9b7c: e7c4         	b	0x700a9b08 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x78
700a9b7e: 980f         	ldr	r0, [sp, #0x3c]
700a9b80: f500 609f    	add.w	r0, r0, #0x4f8
700a9b84: f009 ff74    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x9ee8
700a9b88: e7ff         	b	0x700a9b8a <Udma_rmAllocMappedRing+0x13a> @ imm = #-0x2
700a9b8a: 980c         	ldr	r0, [sp, #0x30]
700a9b8c: b010         	add	sp, #0x40
700a9b8e: bd80         	pop	{r7, pc}

700a9b90 <UART_procLineStatusErr>:
700a9b90: b580         	push	{r7, lr}
700a9b92: b086         	sub	sp, #0x18
700a9b94: 9005         	str	r0, [sp, #0x14]
700a9b96: 2000         	movs	r0, #0x0
700a9b98: 9004         	str	r0, [sp, #0x10]
700a9b9a: 9002         	str	r0, [sp, #0x8]
700a9b9c: 9805         	ldr	r0, [sp, #0x14]
700a9b9e: b920         	cbnz	r0, 0x700a9baa <UART_procLineStatusErr+0x1a> @ imm = #0x8
700a9ba0: e7ff         	b	0x700a9ba2 <UART_procLineStatusErr+0x12> @ imm = #-0x2
700a9ba2: f06f 0002    	mvn	r0, #0x2
700a9ba6: 9004         	str	r0, [sp, #0x10]
700a9ba8: e7ff         	b	0x700a9baa <UART_procLineStatusErr+0x1a> @ imm = #-0x2
700a9baa: 9804         	ldr	r0, [sp, #0x10]
700a9bac: 2800         	cmp	r0, #0x0
700a9bae: f040 808b    	bne.w	0x700a9cc8 <UART_procLineStatusErr+0x138> @ imm = #0x116
700a9bb2: e7ff         	b	0x700a9bb4 <UART_procLineStatusErr+0x24> @ imm = #-0x2
700a9bb4: 9805         	ldr	r0, [sp, #0x14]
700a9bb6: 6800         	ldr	r0, [r0]
700a9bb8: f009 ff82    	bl	0x700b3ac0 <UART_readLineStatus> @ imm = #0x9f04
700a9bbc: 9003         	str	r0, [sp, #0xc]
700a9bbe: 9803         	ldr	r0, [sp, #0xc]
700a9bc0: f000 0080    	and	r0, r0, #0x80
700a9bc4: 2880         	cmp	r0, #0x80
700a9bc6: d006         	beq	0x700a9bd6 <UART_procLineStatusErr+0x46> @ imm = #0xc
700a9bc8: e7ff         	b	0x700a9bca <UART_procLineStatusErr+0x3a> @ imm = #-0x2
700a9bca: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9bce: 0780         	lsls	r0, r0, #0x1e
700a9bd0: 2800         	cmp	r0, #0x0
700a9bd2: d578         	bpl	0x700a9cc6 <UART_procLineStatusErr+0x136> @ imm = #0xf0
700a9bd4: e7ff         	b	0x700a9bd6 <UART_procLineStatusErr+0x46> @ imm = #-0x2
700a9bd6: 9805         	ldr	r0, [sp, #0x14]
700a9bd8: 6a80         	ldr	r0, [r0, #0x28]
700a9bda: b120         	cbz	r0, 0x700a9be6 <UART_procLineStatusErr+0x56> @ imm = #0x8
700a9bdc: e7ff         	b	0x700a9bde <UART_procLineStatusErr+0x4e> @ imm = #-0x2
700a9bde: 9905         	ldr	r1, [sp, #0x14]
700a9be0: 6988         	ldr	r0, [r1, #0x18]
700a9be2: 62c8         	str	r0, [r1, #0x2c]
700a9be4: e7ff         	b	0x700a9be6 <UART_procLineStatusErr+0x56> @ imm = #-0x2
700a9be6: 2040         	movs	r0, #0x40
700a9be8: 9002         	str	r0, [sp, #0x8]
700a9bea: e7ff         	b	0x700a9bec <UART_procLineStatusErr+0x5c> @ imm = #-0x2
700a9bec: 9805         	ldr	r0, [sp, #0x14]
700a9bee: 6800         	ldr	r0, [r0]
700a9bf0: f00b fb8e    	bl	0x700b5310 <UART_fifoCharGet> @ imm = #0xb71c
700a9bf4: 9802         	ldr	r0, [sp, #0x8]
700a9bf6: 3801         	subs	r0, #0x1
700a9bf8: 9002         	str	r0, [sp, #0x8]
700a9bfa: 9805         	ldr	r0, [sp, #0x14]
700a9bfc: 6800         	ldr	r0, [r0]
700a9bfe: f009 ff5f    	bl	0x700b3ac0 <UART_readLineStatus> @ imm = #0x9ebe
700a9c02: 9003         	str	r0, [sp, #0xc]
700a9c04: 9803         	ldr	r0, [sp, #0xc]
700a9c06: f000 009f    	and	r0, r0, #0x9f
700a9c0a: 9003         	str	r0, [sp, #0xc]
700a9c0c: e7ff         	b	0x700a9c0e <UART_procLineStatusErr+0x7e> @ imm = #-0x2
700a9c0e: 9903         	ldr	r1, [sp, #0xc]
700a9c10: 2000         	movs	r0, #0x0
700a9c12: 9001         	str	r0, [sp, #0x4]
700a9c14: b131         	cbz	r1, 0x700a9c24 <UART_procLineStatusErr+0x94> @ imm = #0xc
700a9c16: e7ff         	b	0x700a9c18 <UART_procLineStatusErr+0x88> @ imm = #-0x2
700a9c18: 9802         	ldr	r0, [sp, #0x8]
700a9c1a: 2800         	cmp	r0, #0x0
700a9c1c: bf18         	it	ne
700a9c1e: 2001         	movne	r0, #0x1
700a9c20: 9001         	str	r0, [sp, #0x4]
700a9c22: e7ff         	b	0x700a9c24 <UART_procLineStatusErr+0x94> @ imm = #-0x2
700a9c24: 9801         	ldr	r0, [sp, #0x4]
700a9c26: 07c0         	lsls	r0, r0, #0x1f
700a9c28: 2800         	cmp	r0, #0x0
700a9c2a: d1df         	bne	0x700a9bec <UART_procLineStatusErr+0x5c> @ imm = #-0x42
700a9c2c: e7ff         	b	0x700a9c2e <UART_procLineStatusErr+0x9e> @ imm = #-0x2
700a9c2e: 9805         	ldr	r0, [sp, #0x14]
700a9c30: 6800         	ldr	r0, [r0]
700a9c32: 2105         	movs	r1, #0x5
700a9c34: f003 f9b4    	bl	0x700acfa0 <UART_intrDisable> @ imm = #0x3368
700a9c38: 9905         	ldr	r1, [sp, #0x14]
700a9c3a: 6948         	ldr	r0, [r1, #0x14]
700a9c3c: 698a         	ldr	r2, [r1, #0x18]
700a9c3e: 1a80         	subs	r0, r0, r2
700a9c40: 6148         	str	r0, [r1, #0x14]
700a9c42: 9805         	ldr	r0, [sp, #0x14]
700a9c44: 6a80         	ldr	r0, [r0, #0x28]
700a9c46: b3a8         	cbz	r0, 0x700a9cb4 <UART_procLineStatusErr+0x124> @ imm = #0x6a
700a9c48: e7ff         	b	0x700a9c4a <UART_procLineStatusErr+0xba> @ imm = #-0x2
700a9c4a: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9c4e: 06c0         	lsls	r0, r0, #0x1b
700a9c50: 2800         	cmp	r0, #0x0
700a9c52: d508         	bpl	0x700a9c66 <UART_procLineStatusErr+0xd6> @ imm = #0x10
700a9c54: e7ff         	b	0x700a9c56 <UART_procLineStatusErr+0xc6> @ imm = #-0x2
700a9c56: 9905         	ldr	r1, [sp, #0x14]
700a9c58: 2002         	movs	r0, #0x2
700a9c5a: 6348         	str	r0, [r1, #0x34]
700a9c5c: 9905         	ldr	r1, [sp, #0x14]
700a9c5e: 6a48         	ldr	r0, [r1, #0x24]
700a9c60: 3001         	adds	r0, #0x1
700a9c62: 6248         	str	r0, [r1, #0x24]
700a9c64: e025         	b	0x700a9cb2 <UART_procLineStatusErr+0x122> @ imm = #0x4a
700a9c66: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9c6a: 0700         	lsls	r0, r0, #0x1c
700a9c6c: 2800         	cmp	r0, #0x0
700a9c6e: d508         	bpl	0x700a9c82 <UART_procLineStatusErr+0xf2> @ imm = #0x10
700a9c70: e7ff         	b	0x700a9c72 <UART_procLineStatusErr+0xe2> @ imm = #-0x2
700a9c72: 9905         	ldr	r1, [sp, #0x14]
700a9c74: 2003         	movs	r0, #0x3
700a9c76: 6348         	str	r0, [r1, #0x34]
700a9c78: 9905         	ldr	r1, [sp, #0x14]
700a9c7a: 6a48         	ldr	r0, [r1, #0x24]
700a9c7c: 3001         	adds	r0, #0x1
700a9c7e: 6248         	str	r0, [r1, #0x24]
700a9c80: e016         	b	0x700a9cb0 <UART_procLineStatusErr+0x120> @ imm = #0x2c
700a9c82: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a9c86: 0740         	lsls	r0, r0, #0x1d
700a9c88: 2800         	cmp	r0, #0x0
700a9c8a: d508         	bpl	0x700a9c9e <UART_procLineStatusErr+0x10e> @ imm = #0x10
700a9c8c: e7ff         	b	0x700a9c8e <UART_procLineStatusErr+0xfe> @ imm = #-0x2
700a9c8e: 9905         	ldr	r1, [sp, #0x14]
700a9c90: 2004         	movs	r0, #0x4
700a9c92: 6348         	str	r0, [r1, #0x34]
700a9c94: 9905         	ldr	r1, [sp, #0x14]
700a9c96: 6a48         	ldr	r0, [r1, #0x24]
700a9c98: 3001         	adds	r0, #0x1
700a9c9a: 6248         	str	r0, [r1, #0x24]
700a9c9c: e007         	b	0x700a9cae <UART_procLineStatusErr+0x11e> @ imm = #0xe
700a9c9e: 9905         	ldr	r1, [sp, #0x14]
700a9ca0: 2005         	movs	r0, #0x5
700a9ca2: 6348         	str	r0, [r1, #0x34]
700a9ca4: 9905         	ldr	r1, [sp, #0x14]
700a9ca6: 6a48         	ldr	r0, [r1, #0x24]
700a9ca8: 3001         	adds	r0, #0x1
700a9caa: 6248         	str	r0, [r1, #0x24]
700a9cac: e7ff         	b	0x700a9cae <UART_procLineStatusErr+0x11e> @ imm = #-0x2
700a9cae: e7ff         	b	0x700a9cb0 <UART_procLineStatusErr+0x120> @ imm = #-0x2
700a9cb0: e7ff         	b	0x700a9cb2 <UART_procLineStatusErr+0x122> @ imm = #-0x2
700a9cb2: e7ff         	b	0x700a9cb4 <UART_procLineStatusErr+0x124> @ imm = #-0x2
700a9cb4: 9805         	ldr	r0, [sp, #0x14]
700a9cb6: 6841         	ldr	r1, [r0, #0x4]
700a9cb8: 6e49         	ldr	r1, [r1, #0x64]
700a9cba: 4788         	blx	r1
700a9cbc: 9805         	ldr	r0, [sp, #0x14]
700a9cbe: 3028         	adds	r0, #0x28
700a9cc0: f00b fa86    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xb50c
700a9cc4: e7ff         	b	0x700a9cc6 <UART_procLineStatusErr+0x136> @ imm = #-0x2
700a9cc6: e7ff         	b	0x700a9cc8 <UART_procLineStatusErr+0x138> @ imm = #-0x2
700a9cc8: 9804         	ldr	r0, [sp, #0x10]
700a9cca: b006         	add	sp, #0x18
700a9ccc: bd80         	pop	{r7, pc}
700a9cce: 0000         	movs	r0, r0

700a9cd0 <ClockP_init>:
700a9cd0: b580         	push	{r7, lr}
700a9cd2: b094         	sub	sp, #0x50
700a9cd4: f248 60b0    	movw	r0, #0x86b0
700a9cd8: f2c7 000b    	movt	r0, #0x700b
700a9cdc: 9005         	str	r0, [sp, #0x14]
700a9cde: 68c0         	ldr	r0, [r0, #0xc]
700a9ce0: 2800         	cmp	r0, #0x0
700a9ce2: bf18         	it	ne
700a9ce4: 2001         	movne	r0, #0x1
700a9ce6: f647 11d5    	movw	r1, #0x79d5
700a9cea: f2c7 010b    	movt	r1, #0x700b
700a9cee: 466a         	mov	r2, sp
700a9cf0: 6011         	str	r1, [r2]
700a9cf2: f247 61aa    	movw	r1, #0x76aa
700a9cf6: f2c7 010b    	movt	r1, #0x700b
700a9cfa: 9101         	str	r1, [sp, #0x4]
700a9cfc: f647 62f3    	movw	r2, #0x7ef3
700a9d00: f2c7 020b    	movt	r2, #0x700b
700a9d04: 9202         	str	r2, [sp, #0x8]
700a9d06: 2334         	movs	r3, #0x34
700a9d08: f007 f942    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x7284
700a9d0c: 9901         	ldr	r1, [sp, #0x4]
700a9d0e: 9a02         	ldr	r2, [sp, #0x8]
700a9d10: 9805         	ldr	r0, [sp, #0x14]
700a9d12: 6880         	ldr	r0, [r0, #0x8]
700a9d14: 2800         	cmp	r0, #0x0
700a9d16: bf18         	it	ne
700a9d18: 2001         	movne	r0, #0x1
700a9d1a: f647 2348    	movw	r3, #0x7a48
700a9d1e: f2c7 030b    	movt	r3, #0x700b
700a9d22: 46ec         	mov	r12, sp
700a9d24: f8cc 3000    	str.w	r3, [r12]
700a9d28: 2335         	movs	r3, #0x35
700a9d2a: f007 f931    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x7262
700a9d2e: 9901         	ldr	r1, [sp, #0x4]
700a9d30: 9a02         	ldr	r2, [sp, #0x8]
700a9d32: 9805         	ldr	r0, [sp, #0x14]
700a9d34: 6900         	ldr	r0, [r0, #0x10]
700a9d36: 2800         	cmp	r0, #0x0
700a9d38: bf18         	it	ne
700a9d3a: 2001         	movne	r0, #0x1
700a9d3c: f647 3373    	movw	r3, #0x7b73
700a9d40: f2c7 030b    	movt	r3, #0x700b
700a9d44: 46ec         	mov	r12, sp
700a9d46: f8cc 3000    	str.w	r3, [r12]
700a9d4a: 2336         	movs	r3, #0x36
700a9d4c: f007 f920    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x7240
700a9d50: 9901         	ldr	r1, [sp, #0x4]
700a9d52: 9a02         	ldr	r2, [sp, #0x8]
700a9d54: 9805         	ldr	r0, [sp, #0x14]
700a9d56: 6800         	ldr	r0, [r0]
700a9d58: 2800         	cmp	r0, #0x0
700a9d5a: bf18         	it	ne
700a9d5c: 2001         	movne	r0, #0x1
700a9d5e: f647 23af    	movw	r3, #0x7aaf
700a9d62: f2c7 030b    	movt	r3, #0x700b
700a9d66: 46ec         	mov	r12, sp
700a9d68: f8cc 3000    	str.w	r3, [r12]
700a9d6c: 2337         	movs	r3, #0x37
700a9d6e: f007 f90f    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x721e
700a9d72: 9805         	ldr	r0, [sp, #0x14]
700a9d74: f64a 1170    	movw	r1, #0xa970
700a9d78: f2c7 0108    	movt	r1, #0x7008
700a9d7c: 9107         	str	r1, [sp, #0x1c]
700a9d7e: 2200         	movs	r2, #0x0
700a9d80: 9204         	str	r2, [sp, #0x10]
700a9d82: 604a         	str	r2, [r1, #0x4]
700a9d84: 600a         	str	r2, [r1]
700a9d86: 6902         	ldr	r2, [r0, #0x10]
700a9d88: 608a         	str	r2, [r1, #0x8]
700a9d8a: 6800         	ldr	r0, [r0]
700a9d8c: 62c8         	str	r0, [r1, #0x2c]
700a9d8e: a80d         	add	r0, sp, #0x34
700a9d90: 9003         	str	r0, [sp, #0xc]
700a9d92: f00a fbf5    	bl	0x700b4580 <TimerP_Params_init> @ imm = #0xa7ea
700a9d96: 9903         	ldr	r1, [sp, #0xc]
700a9d98: 9a04         	ldr	r2, [sp, #0x10]
700a9d9a: 9b05         	ldr	r3, [sp, #0x14]
700a9d9c: 9807         	ldr	r0, [sp, #0x1c]
700a9d9e: f8d3 c00c    	ldr.w	r12, [r3, #0xc]
700a9da2: f8cd c034    	str.w	r12, [sp, #0x34]
700a9da6: f8d3 c008    	ldr.w	r12, [r3, #0x8]
700a9daa: f8cd c038    	str.w	r12, [sp, #0x38]
700a9dae: 691b         	ldr	r3, [r3, #0x10]
700a9db0: 930f         	str	r3, [sp, #0x3c]
700a9db2: 9211         	str	r2, [sp, #0x44]
700a9db4: 2201         	movs	r2, #0x1
700a9db6: 9212         	str	r2, [sp, #0x48]
700a9db8: 6ac0         	ldr	r0, [r0, #0x2c]
700a9dba: f7fa fb61    	bl	0x700a4480 <TimerP_setup> @ imm = #-0x593e
700a9dbe: 9807         	ldr	r0, [sp, #0x1c]
700a9dc0: 6ac0         	ldr	r0, [r0, #0x2c]
700a9dc2: f00b fc6d    	bl	0x700b56a0 <TimerP_getReloadCount> @ imm = #0xb8da
700a9dc6: 9907         	ldr	r1, [sp, #0x1c]
700a9dc8: 6308         	str	r0, [r1, #0x30]
700a9dca: a808         	add	r0, sp, #0x20
700a9dcc: 9006         	str	r0, [sp, #0x18]
700a9dce: f00b febf    	bl	0x700b5b50 <HwiP_Params_init> @ imm = #0xbd7e
700a9dd2: 9b04         	ldr	r3, [sp, #0x10]
700a9dd4: 9a05         	ldr	r2, [sp, #0x14]
700a9dd6: 9906         	ldr	r1, [sp, #0x18]
700a9dd8: 9807         	ldr	r0, [sp, #0x1c]
700a9dda: f8d2 c004    	ldr.w	r12, [r2, #0x4]
700a9dde: f8cd c020    	str.w	r12, [sp, #0x20]
700a9de2: f244 6c41    	movw	r12, #0x4641
700a9de6: f2c7 0c0b    	movt	r12, #0x700b
700a9dea: f8cd c024    	str.w	r12, [sp, #0x24]
700a9dee: f88d 3030    	strb.w	r3, [sp, #0x30]
700a9df2: 7d12         	ldrb	r2, [r2, #0x14]
700a9df4: f88d 202e    	strb.w	r2, [sp, #0x2e]
700a9df8: 300c         	adds	r0, #0xc
700a9dfa: f00b fec1    	bl	0x700b5b80 <HwiP_construct> @ imm = #0xbd82
700a9dfe: 9807         	ldr	r0, [sp, #0x1c]
700a9e00: 6ac0         	ldr	r0, [r0, #0x2c]
700a9e02: f00b fae5    	bl	0x700b53d0 <TimerP_start> @ imm = #0xb5ca
700a9e06: b014         	add	sp, #0x50
700a9e08: bd80         	pop	{r7, pc}
700a9e0a: 0000         	movs	r0, r0
700a9e0c: 0000         	movs	r0, r0
700a9e0e: 0000         	movs	r0, r0

700a9e10 <_ntoa_long_long>:
700a9e10: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a9e14: b09e         	sub	sp, #0x78
700a9e16: 469e         	mov	lr, r3
700a9e18: 4614         	mov	r4, r2
700a9e1a: 460d         	mov	r5, r1
700a9e1c: 4606         	mov	r6, r0
700a9e1e: 9929         	ldr	r1, [sp, #0xa4]
700a9e20: 9828         	ldr	r0, [sp, #0xa0]
700a9e22: f8dd c094    	ldr.w	r12, [sp, #0x94]
700a9e26: 9b24         	ldr	r3, [sp, #0x90]
700a9e28: 9a2c         	ldr	r2, [sp, #0xb0]
700a9e2a: 9a2b         	ldr	r2, [sp, #0xac]
700a9e2c: 9a2a         	ldr	r2, [sp, #0xa8]
700a9e2e: 9a26         	ldr	r2, [sp, #0x98]
700a9e30: 961d         	str	r6, [sp, #0x74]
700a9e32: 951c         	str	r5, [sp, #0x70]
700a9e34: 941b         	str	r4, [sp, #0x6c]
700a9e36: f8cd e068    	str.w	lr, [sp, #0x68]
700a9e3a: f8cd c064    	str.w	r12, [sp, #0x64]
700a9e3e: 9318         	str	r3, [sp, #0x60]
700a9e40: f88d 205f    	strb.w	r2, [sp, #0x5f]
700a9e44: 9115         	str	r1, [sp, #0x54]
700a9e46: 9014         	str	r0, [sp, #0x50]
700a9e48: 2000         	movs	r0, #0x0
700a9e4a: 900b         	str	r0, [sp, #0x2c]
700a9e4c: 9818         	ldr	r0, [sp, #0x60]
700a9e4e: 9919         	ldr	r1, [sp, #0x64]
700a9e50: 4308         	orrs	r0, r1
700a9e52: b928         	cbnz	r0, 0x700a9e60 <_ntoa_long_long+0x50> @ imm = #0xa
700a9e54: e7ff         	b	0x700a9e56 <_ntoa_long_long+0x46> @ imm = #-0x2
700a9e56: 982c         	ldr	r0, [sp, #0xb0]
700a9e58: f020 0010    	bic	r0, r0, #0x10
700a9e5c: 902c         	str	r0, [sp, #0xb0]
700a9e5e: e7ff         	b	0x700a9e60 <_ntoa_long_long+0x50> @ imm = #-0x2
700a9e60: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a9e64: 0740         	lsls	r0, r0, #0x1d
700a9e66: 2800         	cmp	r0, #0x0
700a9e68: d506         	bpl	0x700a9e78 <_ntoa_long_long+0x68> @ imm = #0xc
700a9e6a: e7ff         	b	0x700a9e6c <_ntoa_long_long+0x5c> @ imm = #-0x2
700a9e6c: 9818         	ldr	r0, [sp, #0x60]
700a9e6e: 9919         	ldr	r1, [sp, #0x64]
700a9e70: 4308         	orrs	r0, r1
700a9e72: 2800         	cmp	r0, #0x0
700a9e74: d043         	beq	0x700a9efe <_ntoa_long_long+0xee> @ imm = #0x86
700a9e76: e7ff         	b	0x700a9e78 <_ntoa_long_long+0x68> @ imm = #-0x2
700a9e78: e7ff         	b	0x700a9e7a <_ntoa_long_long+0x6a> @ imm = #-0x2
700a9e7a: 9818         	ldr	r0, [sp, #0x60]
700a9e7c: 9919         	ldr	r1, [sp, #0x64]
700a9e7e: 9a14         	ldr	r2, [sp, #0x50]
700a9e80: 9b15         	ldr	r3, [sp, #0x54]
700a9e82: f00b e818    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0xb030
700a9e86: f88d 202b    	strb.w	r2, [sp, #0x2b]
700a9e8a: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a9e8e: 2809         	cmp	r0, #0x9
700a9e90: dc05         	bgt	0x700a9e9e <_ntoa_long_long+0x8e> @ imm = #0xa
700a9e92: e7ff         	b	0x700a9e94 <_ntoa_long_long+0x84> @ imm = #-0x2
700a9e94: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a9e98: 3030         	adds	r0, #0x30
700a9e9a: 9009         	str	r0, [sp, #0x24]
700a9e9c: e00c         	b	0x700a9eb8 <_ntoa_long_long+0xa8> @ imm = #0x18
700a9e9e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a9ea2: 0681         	lsls	r1, r0, #0x1a
700a9ea4: 2061         	movs	r0, #0x61
700a9ea6: 2900         	cmp	r1, #0x0
700a9ea8: bf48         	it	mi
700a9eaa: 2041         	movmi	r0, #0x41
700a9eac: f89d 102b    	ldrb.w	r1, [sp, #0x2b]
700a9eb0: 4408         	add	r0, r1
700a9eb2: 380a         	subs	r0, #0xa
700a9eb4: 9009         	str	r0, [sp, #0x24]
700a9eb6: e7ff         	b	0x700a9eb8 <_ntoa_long_long+0xa8> @ imm = #-0x2
700a9eb8: 9809         	ldr	r0, [sp, #0x24]
700a9eba: 9a0b         	ldr	r2, [sp, #0x2c]
700a9ebc: 1c51         	adds	r1, r2, #0x1
700a9ebe: 910b         	str	r1, [sp, #0x2c]
700a9ec0: a90c         	add	r1, sp, #0x30
700a9ec2: 5488         	strb	r0, [r1, r2]
700a9ec4: 9a14         	ldr	r2, [sp, #0x50]
700a9ec6: 9b15         	ldr	r3, [sp, #0x54]
700a9ec8: 9818         	ldr	r0, [sp, #0x60]
700a9eca: 9919         	ldr	r1, [sp, #0x64]
700a9ecc: f00a eff2    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0xafe4
700a9ed0: 9119         	str	r1, [sp, #0x64]
700a9ed2: 9018         	str	r0, [sp, #0x60]
700a9ed4: e7ff         	b	0x700a9ed6 <_ntoa_long_long+0xc6> @ imm = #-0x2
700a9ed6: 9818         	ldr	r0, [sp, #0x60]
700a9ed8: 9919         	ldr	r1, [sp, #0x64]
700a9eda: 4301         	orrs	r1, r0
700a9edc: 2000         	movs	r0, #0x0
700a9ede: 9008         	str	r0, [sp, #0x20]
700a9ee0: b139         	cbz	r1, 0x700a9ef2 <_ntoa_long_long+0xe2> @ imm = #0xe
700a9ee2: e7ff         	b	0x700a9ee4 <_ntoa_long_long+0xd4> @ imm = #-0x2
700a9ee4: 990b         	ldr	r1, [sp, #0x2c]
700a9ee6: 2000         	movs	r0, #0x0
700a9ee8: 2920         	cmp	r1, #0x20
700a9eea: bf38         	it	lo
700a9eec: 2001         	movlo	r0, #0x1
700a9eee: 9008         	str	r0, [sp, #0x20]
700a9ef0: e7ff         	b	0x700a9ef2 <_ntoa_long_long+0xe2> @ imm = #-0x2
700a9ef2: 9808         	ldr	r0, [sp, #0x20]
700a9ef4: 07c0         	lsls	r0, r0, #0x1f
700a9ef6: 2800         	cmp	r0, #0x0
700a9ef8: d1bf         	bne	0x700a9e7a <_ntoa_long_long+0x6a> @ imm = #-0x82
700a9efa: e7ff         	b	0x700a9efc <_ntoa_long_long+0xec> @ imm = #-0x2
700a9efc: e7ff         	b	0x700a9efe <_ntoa_long_long+0xee> @ imm = #-0x2
700a9efe: 981d         	ldr	r0, [sp, #0x74]
700a9f00: 991c         	ldr	r1, [sp, #0x70]
700a9f02: 9a1b         	ldr	r2, [sp, #0x6c]
700a9f04: 9b1a         	ldr	r3, [sp, #0x68]
700a9f06: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700a9f0a: 9d14         	ldr	r5, [sp, #0x50]
700a9f0c: 9e2a         	ldr	r6, [sp, #0xa8]
700a9f0e: 9f2b         	ldr	r7, [sp, #0xac]
700a9f10: f8dd 80b0    	ldr.w	r8, [sp, #0xb0]
700a9f14: f89d 405f    	ldrb.w	r4, [sp, #0x5f]
700a9f18: 46ee         	mov	lr, sp
700a9f1a: f8ce 8018    	str.w	r8, [lr, #0x18]
700a9f1e: f8ce 7014    	str.w	r7, [lr, #0x14]
700a9f22: f8ce 6010    	str.w	r6, [lr, #0x10]
700a9f26: f8ce 500c    	str.w	r5, [lr, #0xc]
700a9f2a: f004 0401    	and	r4, r4, #0x1
700a9f2e: f8ce 4008    	str.w	r4, [lr, #0x8]
700a9f32: f8ce c004    	str.w	r12, [lr, #0x4]
700a9f36: f10d 0c30    	add.w	r12, sp, #0x30
700a9f3a: f8ce c000    	str.w	r12, [lr]
700a9f3e: f7fb faef    	bl	0x700a5520 <_ntoa_format> @ imm = #-0x4a22
700a9f42: b01e         	add	sp, #0x78
700a9f44: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...

700a9f50 <Sciclient_rmIrqVintDelete>:
700a9f50: b580         	push	{r7, lr}
700a9f52: b08c         	sub	sp, #0x30
700a9f54: 900b         	str	r0, [sp, #0x2c]
700a9f56: 2000         	movs	r0, #0x0
700a9f58: 900a         	str	r0, [sp, #0x28]
700a9f5a: f88d 0026    	strb.w	r0, [sp, #0x26]
700a9f5e: f88d 0025    	strb.w	r0, [sp, #0x25]
700a9f62: 9008         	str	r0, [sp, #0x20]
700a9f64: 980a         	ldr	r0, [sp, #0x28]
700a9f66: b948         	cbnz	r0, 0x700a9f7c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #0x12
700a9f68: e7ff         	b	0x700a9f6a <Sciclient_rmIrqVintDelete+0x1a> @ imm = #-0x2
700a9f6a: 990b         	ldr	r1, [sp, #0x2c]
700a9f6c: 8a08         	ldrh	r0, [r1, #0x10]
700a9f6e: 8a49         	ldrh	r1, [r1, #0x12]
700a9f70: f10d 0227    	add.w	r2, sp, #0x27
700a9f74: f007 fcdc    	bl	0x700b1930 <Sciclient_rmIaVintGetInfo> @ imm = #0x79b8
700a9f78: 900a         	str	r0, [sp, #0x28]
700a9f7a: e7ff         	b	0x700a9f7c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #-0x2
700a9f7c: 980a         	ldr	r0, [sp, #0x28]
700a9f7e: b9e8         	cbnz	r0, 0x700a9fbc <Sciclient_rmIrqVintDelete+0x6c> @ imm = #0x3a
700a9f80: e7ff         	b	0x700a9f82 <Sciclient_rmIrqVintDelete+0x32> @ imm = #-0x2
700a9f82: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9f86: b920         	cbnz	r0, 0x700a9f92 <Sciclient_rmIrqVintDelete+0x42> @ imm = #0x8
700a9f88: e7ff         	b	0x700a9f8a <Sciclient_rmIrqVintDelete+0x3a> @ imm = #-0x2
700a9f8a: f06f 0001    	mvn	r0, #0x1
700a9f8e: 900a         	str	r0, [sp, #0x28]
700a9f90: e013         	b	0x700a9fba <Sciclient_rmIrqVintDelete+0x6a> @ imm = #0x26
700a9f92: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9f96: 2801         	cmp	r0, #0x1
700a9f98: d806         	bhi	0x700a9fa8 <Sciclient_rmIrqVintDelete+0x58> @ imm = #0xc
700a9f9a: e7ff         	b	0x700a9f9c <Sciclient_rmIrqVintDelete+0x4c> @ imm = #-0x2
700a9f9c: 980b         	ldr	r0, [sp, #0x2c]
700a9f9e: 6800         	ldr	r0, [r0]
700a9fa0: f007 fe4e    	bl	0x700b1c40 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x7c9c
700a9fa4: b120         	cbz	r0, 0x700a9fb0 <Sciclient_rmIrqVintDelete+0x60> @ imm = #0x8
700a9fa6: e7ff         	b	0x700a9fa8 <Sciclient_rmIrqVintDelete+0x58> @ imm = #-0x2
700a9fa8: 2001         	movs	r0, #0x1
700a9faa: f88d 0026    	strb.w	r0, [sp, #0x26]
700a9fae: e003         	b	0x700a9fb8 <Sciclient_rmIrqVintDelete+0x68> @ imm = #0x6
700a9fb0: 2001         	movs	r0, #0x1
700a9fb2: f88d 0025    	strb.w	r0, [sp, #0x25]
700a9fb6: e7ff         	b	0x700a9fb8 <Sciclient_rmIrqVintDelete+0x68> @ imm = #-0x2
700a9fb8: e7ff         	b	0x700a9fba <Sciclient_rmIrqVintDelete+0x6a> @ imm = #-0x2
700a9fba: e7ff         	b	0x700a9fbc <Sciclient_rmIrqVintDelete+0x6c> @ imm = #-0x2
700a9fbc: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700a9fc0: 07c0         	lsls	r0, r0, #0x1f
700a9fc2: 2800         	cmp	r0, #0x0
700a9fc4: d049         	beq	0x700aa05a <Sciclient_rmIrqVintDelete+0x10a> @ imm = #0x92
700a9fc6: e7ff         	b	0x700a9fc8 <Sciclient_rmIrqVintDelete+0x78> @ imm = #-0x2
700a9fc8: 203c         	movs	r0, #0x3c
700a9fca: f2c8 0000    	movt	r0, #0x8000
700a9fce: 9003         	str	r0, [sp, #0xc]
700a9fd0: 980b         	ldr	r0, [sp, #0x2c]
700a9fd2: 7900         	ldrb	r0, [r0, #0x4]
700a9fd4: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a9fd8: 980b         	ldr	r0, [sp, #0x2c]
700a9fda: 88c0         	ldrh	r0, [r0, #0x6]
700a9fdc: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a9fe0: 980b         	ldr	r0, [sp, #0x2c]
700a9fe2: 8900         	ldrh	r0, [r0, #0x8]
700a9fe4: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a9fe8: 980b         	ldr	r0, [sp, #0x2c]
700a9fea: 8a00         	ldrh	r0, [r0, #0x10]
700a9fec: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a9ff0: 980b         	ldr	r0, [sp, #0x2c]
700a9ff2: 8a40         	ldrh	r0, [r0, #0x12]
700a9ff4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a9ff8: 980b         	ldr	r0, [sp, #0x2c]
700a9ffa: 89c0         	ldrh	r0, [r0, #0xe]
700a9ffc: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700aa000: 980b         	ldr	r0, [sp, #0x2c]
700aa002: 7d00         	ldrb	r0, [r0, #0x14]
700aa004: f88d 001e    	strb.w	r0, [sp, #0x1e]
700aa008: a801         	add	r0, sp, #0x4
700aa00a: f04f 31ff    	mov.w	r1, #0xffffffff
700aa00e: f008 ff97    	bl	0x700b2f40 <Sciclient_rmIrqReleaseRaw> @ imm = #0x8f2e
700aa012: 900a         	str	r0, [sp, #0x28]
700aa014: 980a         	ldr	r0, [sp, #0x28]
700aa016: b9f8         	cbnz	r0, 0x700aa058 <Sciclient_rmIrqVintDelete+0x108> @ imm = #0x3e
700aa018: e7ff         	b	0x700aa01a <Sciclient_rmIrqVintDelete+0xca> @ imm = #-0x2
700aa01a: 980b         	ldr	r0, [sp, #0x2c]
700aa01c: 8a00         	ldrh	r0, [r0, #0x10]
700aa01e: f008 fc37    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #0x886e
700aa022: 9008         	str	r0, [sp, #0x20]
700aa024: 9808         	ldr	r0, [sp, #0x20]
700aa026: b1b0         	cbz	r0, 0x700aa056 <Sciclient_rmIrqVintDelete+0x106> @ imm = #0x2c
700aa028: e7ff         	b	0x700aa02a <Sciclient_rmIrqVintDelete+0xda> @ imm = #-0x2
700aa02a: 9808         	ldr	r0, [sp, #0x20]
700aa02c: 6901         	ldr	r1, [r0, #0x10]
700aa02e: 980b         	ldr	r0, [sp, #0x2c]
700aa030: 8a42         	ldrh	r2, [r0, #0x12]
700aa032: 5c88         	ldrb	r0, [r1, r2]
700aa034: 3801         	subs	r0, #0x1
700aa036: 5488         	strb	r0, [r1, r2]
700aa038: 9a08         	ldr	r2, [sp, #0x20]
700aa03a: 8a90         	ldrh	r0, [r2, #0x14]
700aa03c: 990b         	ldr	r1, [sp, #0x2c]
700aa03e: 89c9         	ldrh	r1, [r1, #0xe]
700aa040: 8912         	ldrh	r2, [r2, #0x8]
700aa042: 1a89         	subs	r1, r1, r2
700aa044: 4288         	cmp	r0, r1
700aa046: d105         	bne	0x700aa054 <Sciclient_rmIrqVintDelete+0x104> @ imm = #0xa
700aa048: e7ff         	b	0x700aa04a <Sciclient_rmIrqVintDelete+0xfa> @ imm = #-0x2
700aa04a: 9908         	ldr	r1, [sp, #0x20]
700aa04c: f64f 70ff    	movw	r0, #0xffff
700aa050: 8288         	strh	r0, [r1, #0x14]
700aa052: e7ff         	b	0x700aa054 <Sciclient_rmIrqVintDelete+0x104> @ imm = #-0x2
700aa054: e7ff         	b	0x700aa056 <Sciclient_rmIrqVintDelete+0x106> @ imm = #-0x2
700aa056: e7ff         	b	0x700aa058 <Sciclient_rmIrqVintDelete+0x108> @ imm = #-0x2
700aa058: e7ff         	b	0x700aa05a <Sciclient_rmIrqVintDelete+0x10a> @ imm = #-0x2
700aa05a: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700aa05e: 07c0         	lsls	r0, r0, #0x1f
700aa060: b170         	cbz	r0, 0x700aa080 <Sciclient_rmIrqVintDelete+0x130> @ imm = #0x1c
700aa062: e7ff         	b	0x700aa064 <Sciclient_rmIrqVintDelete+0x114> @ imm = #-0x2
700aa064: 980b         	ldr	r0, [sp, #0x2c]
700aa066: f7f9 f96b    	bl	0x700a3340 <Sciclient_rmIrqGetRoute> @ imm = #-0x6d2a
700aa06a: 900a         	str	r0, [sp, #0x28]
700aa06c: 980a         	ldr	r0, [sp, #0x28]
700aa06e: b930         	cbnz	r0, 0x700aa07e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #0xc
700aa070: e7ff         	b	0x700aa072 <Sciclient_rmIrqVintDelete+0x122> @ imm = #-0x2
700aa072: 980b         	ldr	r0, [sp, #0x2c]
700aa074: 2101         	movs	r1, #0x1
700aa076: f7fd fc93    	bl	0x700a79a0 <Sciclient_rmIrqDeleteRoute> @ imm = #-0x26da
700aa07a: 900a         	str	r0, [sp, #0x28]
700aa07c: e7ff         	b	0x700aa07e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #-0x2
700aa07e: e7ff         	b	0x700aa080 <Sciclient_rmIrqVintDelete+0x130> @ imm = #-0x2
700aa080: 980a         	ldr	r0, [sp, #0x28]
700aa082: b00c         	add	sp, #0x30
700aa084: bd80         	pop	{r7, pc}
		...
700aa08e: 0000         	movs	r0, r0

700aa090 <UART_writePolling>:
700aa090: b580         	push	{r7, lr}
700aa092: b08c         	sub	sp, #0x30
700aa094: 900b         	str	r0, [sp, #0x2c]
700aa096: 910a         	str	r1, [sp, #0x28]
700aa098: 2000         	movs	r0, #0x0
700aa09a: 9007         	str	r0, [sp, #0x1c]
700aa09c: 9006         	str	r0, [sp, #0x18]
700aa09e: 990b         	ldr	r1, [sp, #0x2c]
700aa0a0: 6809         	ldr	r1, [r1]
700aa0a2: 9105         	str	r1, [sp, #0x14]
700aa0a4: 9004         	str	r0, [sp, #0x10]
700aa0a6: 980b         	ldr	r0, [sp, #0x2c]
700aa0a8: 6840         	ldr	r0, [r0, #0x4]
700aa0aa: 9003         	str	r0, [sp, #0xc]
700aa0ac: 980a         	ldr	r0, [sp, #0x28]
700aa0ae: 6840         	ldr	r0, [r0, #0x4]
700aa0b0: 990b         	ldr	r1, [sp, #0x2c]
700aa0b2: 6108         	str	r0, [r1, #0x10]
700aa0b4: 9803         	ldr	r0, [sp, #0xc]
700aa0b6: 6d40         	ldr	r0, [r0, #0x54]
700aa0b8: 4780         	blx	r0
700aa0ba: 9009         	str	r0, [sp, #0x24]
700aa0bc: e7ff         	b	0x700aa0be <UART_writePolling+0x2e> @ imm = #-0x2
700aa0be: 9906         	ldr	r1, [sp, #0x18]
700aa0c0: 2000         	movs	r0, #0x0
700aa0c2: 9002         	str	r0, [sp, #0x8]
700aa0c4: b939         	cbnz	r1, 0x700aa0d6 <UART_writePolling+0x46> @ imm = #0xe
700aa0c6: e7ff         	b	0x700aa0c8 <UART_writePolling+0x38> @ imm = #-0x2
700aa0c8: 980b         	ldr	r0, [sp, #0x2c]
700aa0ca: 6900         	ldr	r0, [r0, #0x10]
700aa0cc: 2800         	cmp	r0, #0x0
700aa0ce: bf18         	it	ne
700aa0d0: 2001         	movne	r0, #0x1
700aa0d2: 9002         	str	r0, [sp, #0x8]
700aa0d4: e7ff         	b	0x700aa0d6 <UART_writePolling+0x46> @ imm = #-0x2
700aa0d6: 9802         	ldr	r0, [sp, #0x8]
700aa0d8: 07c0         	lsls	r0, r0, #0x1f
700aa0da: b198         	cbz	r0, 0x700aa104 <UART_writePolling+0x74> @ imm = #0x26
700aa0dc: e7ff         	b	0x700aa0de <UART_writePolling+0x4e> @ imm = #-0x2
700aa0de: 980b         	ldr	r0, [sp, #0x2c]
700aa0e0: f00a f9ce    	bl	0x700b4480 <UART_writeDataPolling> @ imm = #0xa39c
700aa0e4: 9803         	ldr	r0, [sp, #0xc]
700aa0e6: 6d40         	ldr	r0, [r0, #0x54]
700aa0e8: 4780         	blx	r0
700aa0ea: 9909         	ldr	r1, [sp, #0x24]
700aa0ec: 1a40         	subs	r0, r0, r1
700aa0ee: 9008         	str	r0, [sp, #0x20]
700aa0f0: 9808         	ldr	r0, [sp, #0x20]
700aa0f2: 990a         	ldr	r1, [sp, #0x28]
700aa0f4: 6889         	ldr	r1, [r1, #0x8]
700aa0f6: 4288         	cmp	r0, r1
700aa0f8: d303         	blo	0x700aa102 <UART_writePolling+0x72> @ imm = #0x6
700aa0fa: e7ff         	b	0x700aa0fc <UART_writePolling+0x6c> @ imm = #-0x2
700aa0fc: 2001         	movs	r0, #0x1
700aa0fe: 9006         	str	r0, [sp, #0x18]
700aa100: e7ff         	b	0x700aa102 <UART_writePolling+0x72> @ imm = #-0x2
700aa102: e7dc         	b	0x700aa0be <UART_writePolling+0x2e> @ imm = #-0x48
700aa104: 980b         	ldr	r0, [sp, #0x2c]
700aa106: 6900         	ldr	r0, [r0, #0x10]
700aa108: 2800         	cmp	r0, #0x0
700aa10a: d149         	bne	0x700aa1a0 <UART_writePolling+0x110> @ imm = #0x92
700aa10c: e7ff         	b	0x700aa10e <UART_writePolling+0x7e> @ imm = #-0x2
700aa10e: e7ff         	b	0x700aa110 <UART_writePolling+0x80> @ imm = #-0x2
700aa110: 9805         	ldr	r0, [sp, #0x14]
700aa112: f009 fcd5    	bl	0x700b3ac0 <UART_readLineStatus> @ imm = #0x99aa
700aa116: 9004         	str	r0, [sp, #0x10]
700aa118: 9803         	ldr	r0, [sp, #0xc]
700aa11a: 6d40         	ldr	r0, [r0, #0x54]
700aa11c: 4780         	blx	r0
700aa11e: 9909         	ldr	r1, [sp, #0x24]
700aa120: 1a40         	subs	r0, r0, r1
700aa122: 9008         	str	r0, [sp, #0x20]
700aa124: e7ff         	b	0x700aa126 <UART_writePolling+0x96> @ imm = #-0x2
700aa126: 9804         	ldr	r0, [sp, #0x10]
700aa128: f000 0160    	and	r1, r0, #0x60
700aa12c: 2000         	movs	r0, #0x0
700aa12e: 2960         	cmp	r1, #0x60
700aa130: 9001         	str	r0, [sp, #0x4]
700aa132: d00d         	beq	0x700aa150 <UART_writePolling+0xc0> @ imm = #0x1a
700aa134: e7ff         	b	0x700aa136 <UART_writePolling+0xa6> @ imm = #-0x2
700aa136: 9808         	ldr	r0, [sp, #0x20]
700aa138: 990b         	ldr	r1, [sp, #0x2c]
700aa13a: 6e8a         	ldr	r2, [r1, #0x68]
700aa13c: 6ec9         	ldr	r1, [r1, #0x6c]
700aa13e: 1a80         	subs	r0, r0, r2
700aa140: f04f 0000    	mov.w	r0, #0x0
700aa144: eb70 0101    	sbcs.w	r1, r0, r1
700aa148: bf38         	it	lo
700aa14a: 2001         	movlo	r0, #0x1
700aa14c: 9001         	str	r0, [sp, #0x4]
700aa14e: e7ff         	b	0x700aa150 <UART_writePolling+0xc0> @ imm = #-0x2
700aa150: 9801         	ldr	r0, [sp, #0x4]
700aa152: 07c0         	lsls	r0, r0, #0x1f
700aa154: 2800         	cmp	r0, #0x0
700aa156: d1db         	bne	0x700aa110 <UART_writePolling+0x80> @ imm = #-0x4a
700aa158: e7ff         	b	0x700aa15a <UART_writePolling+0xca> @ imm = #-0x2
700aa15a: 9808         	ldr	r0, [sp, #0x20]
700aa15c: 990b         	ldr	r1, [sp, #0x2c]
700aa15e: 6e8a         	ldr	r2, [r1, #0x68]
700aa160: 6ec9         	ldr	r1, [r1, #0x6c]
700aa162: 1a80         	subs	r0, r0, r2
700aa164: f04f 0000    	mov.w	r0, #0x0
700aa168: 4188         	sbcs	r0, r1
700aa16a: d30f         	blo	0x700aa18c <UART_writePolling+0xfc> @ imm = #0x1e
700aa16c: e7ff         	b	0x700aa16e <UART_writePolling+0xde> @ imm = #-0x2
700aa16e: f06f 0001    	mvn	r0, #0x1
700aa172: 9007         	str	r0, [sp, #0x1c]
700aa174: 990a         	ldr	r1, [sp, #0x28]
700aa176: 2001         	movs	r0, #0x1
700aa178: 60c8         	str	r0, [r1, #0xc]
700aa17a: 980b         	ldr	r0, [sp, #0x2c]
700aa17c: 68c0         	ldr	r0, [r0, #0xc]
700aa17e: 990a         	ldr	r1, [sp, #0x28]
700aa180: 6048         	str	r0, [r1, #0x4]
700aa182: 980b         	ldr	r0, [sp, #0x2c]
700aa184: 303c         	adds	r0, #0x3c
700aa186: f00b f823    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xb046
700aa18a: e008         	b	0x700aa19e <UART_writePolling+0x10e> @ imm = #0x10
700aa18c: 2000         	movs	r0, #0x0
700aa18e: 9007         	str	r0, [sp, #0x1c]
700aa190: 990a         	ldr	r1, [sp, #0x28]
700aa192: 60c8         	str	r0, [r1, #0xc]
700aa194: 980b         	ldr	r0, [sp, #0x2c]
700aa196: 303c         	adds	r0, #0x3c
700aa198: f00b f81a    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xb034
700aa19c: e7ff         	b	0x700aa19e <UART_writePolling+0x10e> @ imm = #-0x2
700aa19e: e00e         	b	0x700aa1be <UART_writePolling+0x12e> @ imm = #0x1c
700aa1a0: f06f 0001    	mvn	r0, #0x1
700aa1a4: 9007         	str	r0, [sp, #0x1c]
700aa1a6: 990a         	ldr	r1, [sp, #0x28]
700aa1a8: 2001         	movs	r0, #0x1
700aa1aa: 60c8         	str	r0, [r1, #0xc]
700aa1ac: 980b         	ldr	r0, [sp, #0x2c]
700aa1ae: 68c0         	ldr	r0, [r0, #0xc]
700aa1b0: 990a         	ldr	r1, [sp, #0x28]
700aa1b2: 6048         	str	r0, [r1, #0x4]
700aa1b4: 980b         	ldr	r0, [sp, #0x2c]
700aa1b6: 303c         	adds	r0, #0x3c
700aa1b8: f00b f80a    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0xb014
700aa1bc: e7ff         	b	0x700aa1be <UART_writePolling+0x12e> @ imm = #-0x2
700aa1be: 9807         	ldr	r0, [sp, #0x1c]
700aa1c0: b00c         	add	sp, #0x30
700aa1c2: bd80         	pop	{r7, pc}
		...

700aa1d0 <Sciclient_recvMessage>:
700aa1d0: b580         	push	{r7, lr}
700aa1d2: b08e         	sub	sp, #0x38
700aa1d4: 900d         	str	r0, [sp, #0x34]
700aa1d6: 910c         	str	r1, [sp, #0x30]
700aa1d8: 920b         	str	r2, [sp, #0x2c]
700aa1da: 2000         	movs	r0, #0x0
700aa1dc: f88d 0023    	strb.w	r0, [sp, #0x23]
700aa1e0: 990b         	ldr	r1, [sp, #0x2c]
700aa1e2: ea4f 0191    	lsr.w	r1, r1, #0x2
700aa1e6: 910a         	str	r1, [sp, #0x28]
700aa1e8: 990b         	ldr	r1, [sp, #0x2c]
700aa1ea: 9a0a         	ldr	r2, [sp, #0x28]
700aa1ec: eba1 0182    	sub.w	r1, r1, r2, lsl #2
700aa1f0: f88d 1023    	strb.w	r1, [sp, #0x23]
700aa1f4: 9009         	str	r0, [sp, #0x24]
700aa1f6: e7ff         	b	0x700aa1f8 <Sciclient_recvMessage+0x28> @ imm = #-0x2
700aa1f8: 9809         	ldr	r0, [sp, #0x24]
700aa1fa: 990a         	ldr	r1, [sp, #0x28]
700aa1fc: 4288         	cmp	r0, r1
700aa1fe: d22c         	bhs	0x700aa25a <Sciclient_recvMessage+0x8a> @ imm = #0x58
700aa200: e7ff         	b	0x700aa202 <Sciclient_recvMessage+0x32> @ imm = #-0x2
700aa202: 980d         	ldr	r0, [sp, #0x34]
700aa204: 9909         	ldr	r1, [sp, #0x24]
700aa206: f248 72a4    	movw	r2, #0x87a4
700aa20a: f2c7 020b    	movt	r2, #0x700b
700aa20e: 7812         	ldrb	r2, [r2]
700aa210: 4411         	add	r1, r2
700aa212: 3102         	adds	r1, #0x2
700aa214: b2c9         	uxtb	r1, r1
700aa216: f00a fb53    	bl	0x700b48c0 <Sciclient_secProxyReadThread32> @ imm = #0xa6a6
700aa21a: 9007         	str	r0, [sp, #0x1c]
700aa21c: a807         	add	r0, sp, #0x1c
700aa21e: 9006         	str	r0, [sp, #0x18]
700aa220: 2000         	movs	r0, #0x0
700aa222: 9005         	str	r0, [sp, #0x14]
700aa224: 9005         	str	r0, [sp, #0x14]
700aa226: e7ff         	b	0x700aa228 <Sciclient_recvMessage+0x58> @ imm = #-0x2
700aa228: 9805         	ldr	r0, [sp, #0x14]
700aa22a: 2803         	cmp	r0, #0x3
700aa22c: d810         	bhi	0x700aa250 <Sciclient_recvMessage+0x80> @ imm = #0x20
700aa22e: e7ff         	b	0x700aa230 <Sciclient_recvMessage+0x60> @ imm = #-0x2
700aa230: 9806         	ldr	r0, [sp, #0x18]
700aa232: 7800         	ldrb	r0, [r0]
700aa234: 990c         	ldr	r1, [sp, #0x30]
700aa236: 9a09         	ldr	r2, [sp, #0x24]
700aa238: eb01 0182    	add.w	r1, r1, r2, lsl #2
700aa23c: 9a05         	ldr	r2, [sp, #0x14]
700aa23e: 5488         	strb	r0, [r1, r2]
700aa240: 9806         	ldr	r0, [sp, #0x18]
700aa242: 3001         	adds	r0, #0x1
700aa244: 9006         	str	r0, [sp, #0x18]
700aa246: e7ff         	b	0x700aa248 <Sciclient_recvMessage+0x78> @ imm = #-0x2
700aa248: 9805         	ldr	r0, [sp, #0x14]
700aa24a: 3001         	adds	r0, #0x1
700aa24c: 9005         	str	r0, [sp, #0x14]
700aa24e: e7eb         	b	0x700aa228 <Sciclient_recvMessage+0x58> @ imm = #-0x2a
700aa250: e7ff         	b	0x700aa252 <Sciclient_recvMessage+0x82> @ imm = #-0x2
700aa252: 9809         	ldr	r0, [sp, #0x24]
700aa254: 3001         	adds	r0, #0x1
700aa256: 9009         	str	r0, [sp, #0x24]
700aa258: e7ce         	b	0x700aa1f8 <Sciclient_recvMessage+0x28> @ imm = #-0x64
700aa25a: f89d 0023    	ldrb.w	r0, [sp, #0x23]
700aa25e: b368         	cbz	r0, 0x700aa2bc <Sciclient_recvMessage+0xec> @ imm = #0x5a
700aa260: e7ff         	b	0x700aa262 <Sciclient_recvMessage+0x92> @ imm = #-0x2
700aa262: 980d         	ldr	r0, [sp, #0x34]
700aa264: 9909         	ldr	r1, [sp, #0x24]
700aa266: f248 72a4    	movw	r2, #0x87a4
700aa26a: f2c7 020b    	movt	r2, #0x700b
700aa26e: 7812         	ldrb	r2, [r2]
700aa270: 4411         	add	r1, r2
700aa272: 3102         	adds	r1, #0x2
700aa274: b2c9         	uxtb	r1, r1
700aa276: f00a fb23    	bl	0x700b48c0 <Sciclient_secProxyReadThread32> @ imm = #0xa646
700aa27a: 9004         	str	r0, [sp, #0x10]
700aa27c: a804         	add	r0, sp, #0x10
700aa27e: 9003         	str	r0, [sp, #0xc]
700aa280: 2000         	movs	r0, #0x0
700aa282: 9002         	str	r0, [sp, #0x8]
700aa284: e7ff         	b	0x700aa286 <Sciclient_recvMessage+0xb6> @ imm = #-0x2
700aa286: 9802         	ldr	r0, [sp, #0x8]
700aa288: f89d 1023    	ldrb.w	r1, [sp, #0x23]
700aa28c: 4288         	cmp	r0, r1
700aa28e: d214         	bhs	0x700aa2ba <Sciclient_recvMessage+0xea> @ imm = #0x28
700aa290: e7ff         	b	0x700aa292 <Sciclient_recvMessage+0xc2> @ imm = #-0x2
700aa292: 980c         	ldr	r0, [sp, #0x30]
700aa294: 9001         	str	r0, [sp, #0x4]
700aa296: 9803         	ldr	r0, [sp, #0xc]
700aa298: 9902         	ldr	r1, [sp, #0x8]
700aa29a: 5c40         	ldrb	r0, [r0, r1]
700aa29c: f88d 0003    	strb.w	r0, [sp, #0x3]
700aa2a0: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700aa2a4: 9901         	ldr	r1, [sp, #0x4]
700aa2a6: 9a09         	ldr	r2, [sp, #0x24]
700aa2a8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700aa2ac: 9a02         	ldr	r2, [sp, #0x8]
700aa2ae: 5488         	strb	r0, [r1, r2]
700aa2b0: e7ff         	b	0x700aa2b2 <Sciclient_recvMessage+0xe2> @ imm = #-0x2
700aa2b2: 9802         	ldr	r0, [sp, #0x8]
700aa2b4: 3001         	adds	r0, #0x1
700aa2b6: 9002         	str	r0, [sp, #0x8]
700aa2b8: e7e5         	b	0x700aa286 <Sciclient_recvMessage+0xb6> @ imm = #-0x36
700aa2ba: e7ff         	b	0x700aa2bc <Sciclient_recvMessage+0xec> @ imm = #-0x2
700aa2bc: f248 70a4    	movw	r0, #0x87a4
700aa2c0: f2c7 000b    	movt	r0, #0x700b
700aa2c4: 7801         	ldrb	r1, [r0]
700aa2c6: 980b         	ldr	r0, [sp, #0x2c]
700aa2c8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa2cc: 3008         	adds	r0, #0x8
700aa2ce: f248 61f8    	movw	r1, #0x86f8
700aa2d2: f2c7 010b    	movt	r1, #0x700b
700aa2d6: 6949         	ldr	r1, [r1, #0x14]
700aa2d8: 3904         	subs	r1, #0x4
700aa2da: 4288         	cmp	r0, r1
700aa2dc: d80e         	bhi	0x700aa2fc <Sciclient_recvMessage+0x12c> @ imm = #0x1c
700aa2de: e7ff         	b	0x700aa2e0 <Sciclient_recvMessage+0x110> @ imm = #-0x2
700aa2e0: 980d         	ldr	r0, [sp, #0x34]
700aa2e2: f248 61f8    	movw	r1, #0x86f8
700aa2e6: f2c7 010b    	movt	r1, #0x700b
700aa2ea: 694a         	ldr	r2, [r1, #0x14]
700aa2ec: f04f 31ff    	mov.w	r1, #0xffffffff
700aa2f0: eb01 0192    	add.w	r1, r1, r2, lsr #2
700aa2f4: b2c9         	uxtb	r1, r1
700aa2f6: f00a fae3    	bl	0x700b48c0 <Sciclient_secProxyReadThread32> @ imm = #0xa5c6
700aa2fa: e7ff         	b	0x700aa2fc <Sciclient_recvMessage+0x12c> @ imm = #-0x2
700aa2fc: b00e         	add	sp, #0x38
700aa2fe: bd80         	pop	{r7, pc}

700aa300 <Udma_rmAllocIrIntr>:
700aa300: b580         	push	{r7, lr}
700aa302: b088         	sub	sp, #0x20
700aa304: 9007         	str	r0, [sp, #0x1c]
700aa306: 9106         	str	r1, [sp, #0x18]
700aa308: 2000         	movs	r0, #0x0
700aa30a: f6cf 70ff    	movt	r0, #0xffff
700aa30e: 9001         	str	r0, [sp, #0x4]
700aa310: 9806         	ldr	r0, [sp, #0x18]
700aa312: f500 70ea    	add.w	r0, r0, #0x1d4
700aa316: 9000         	str	r0, [sp]
700aa318: 9806         	ldr	r0, [sp, #0x18]
700aa31a: f500 609f    	add.w	r0, r0, #0x4f8
700aa31e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa322: f008 fb15    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x862a
700aa326: 9807         	ldr	r0, [sp, #0x1c]
700aa328: 2101         	movs	r1, #0x1
700aa32a: f6cf 71ff    	movt	r1, #0xffff
700aa32e: 4288         	cmp	r0, r1
700aa330: d138         	bne	0x700aa3a4 <Udma_rmAllocIrIntr+0xa4> @ imm = #0x70
700aa332: e7ff         	b	0x700aa334 <Udma_rmAllocIrIntr+0x34> @ imm = #-0x2
700aa334: 2000         	movs	r0, #0x0
700aa336: 9005         	str	r0, [sp, #0x14]
700aa338: e7ff         	b	0x700aa33a <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x2
700aa33a: 9805         	ldr	r0, [sp, #0x14]
700aa33c: 9900         	ldr	r1, [sp]
700aa33e: f8d1 10ec    	ldr.w	r1, [r1, #0xec]
700aa342: 4288         	cmp	r0, r1
700aa344: d22d         	bhs	0x700aa3a2 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x5a
700aa346: e7ff         	b	0x700aa348 <Udma_rmAllocIrIntr+0x48> @ imm = #-0x2
700aa348: 9805         	ldr	r0, [sp, #0x14]
700aa34a: 0940         	lsrs	r0, r0, #0x5
700aa34c: 9004         	str	r0, [sp, #0x10]
700aa34e: 9805         	ldr	r0, [sp, #0x14]
700aa350: 9904         	ldr	r1, [sp, #0x10]
700aa352: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa356: 9003         	str	r0, [sp, #0xc]
700aa358: 9903         	ldr	r1, [sp, #0xc]
700aa35a: 2001         	movs	r0, #0x1
700aa35c: 4088         	lsls	r0, r1
700aa35e: 9002         	str	r0, [sp, #0x8]
700aa360: 9806         	ldr	r0, [sp, #0x18]
700aa362: 9904         	ldr	r1, [sp, #0x10]
700aa364: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa368: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700aa36c: 9902         	ldr	r1, [sp, #0x8]
700aa36e: 4008         	ands	r0, r1
700aa370: 4288         	cmp	r0, r1
700aa372: d111         	bne	0x700aa398 <Udma_rmAllocIrIntr+0x98> @ imm = #0x22
700aa374: e7ff         	b	0x700aa376 <Udma_rmAllocIrIntr+0x76> @ imm = #-0x2
700aa376: 9a02         	ldr	r2, [sp, #0x8]
700aa378: 9806         	ldr	r0, [sp, #0x18]
700aa37a: 9904         	ldr	r1, [sp, #0x10]
700aa37c: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa380: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700aa384: 4390         	bics	r0, r2
700aa386: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700aa38a: 9805         	ldr	r0, [sp, #0x14]
700aa38c: 9900         	ldr	r1, [sp]
700aa38e: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700aa392: 4408         	add	r0, r1
700aa394: 9001         	str	r0, [sp, #0x4]
700aa396: e004         	b	0x700aa3a2 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x8
700aa398: e7ff         	b	0x700aa39a <Udma_rmAllocIrIntr+0x9a> @ imm = #-0x2
700aa39a: 9805         	ldr	r0, [sp, #0x14]
700aa39c: 3001         	adds	r0, #0x1
700aa39e: 9005         	str	r0, [sp, #0x14]
700aa3a0: e7cb         	b	0x700aa33a <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x6a
700aa3a2: e03c         	b	0x700aa41e <Udma_rmAllocIrIntr+0x11e> @ imm = #0x78
700aa3a4: 9807         	ldr	r0, [sp, #0x1c]
700aa3a6: 9900         	ldr	r1, [sp]
700aa3a8: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700aa3ac: 4288         	cmp	r0, r1
700aa3ae: d335         	blo	0x700aa41c <Udma_rmAllocIrIntr+0x11c> @ imm = #0x6a
700aa3b0: e7ff         	b	0x700aa3b2 <Udma_rmAllocIrIntr+0xb2> @ imm = #-0x2
700aa3b2: 9807         	ldr	r0, [sp, #0x1c]
700aa3b4: 9a00         	ldr	r2, [sp]
700aa3b6: f8d2 10e8    	ldr.w	r1, [r2, #0xe8]
700aa3ba: f8d2 20ec    	ldr.w	r2, [r2, #0xec]
700aa3be: 4411         	add	r1, r2
700aa3c0: 4288         	cmp	r0, r1
700aa3c2: d22b         	bhs	0x700aa41c <Udma_rmAllocIrIntr+0x11c> @ imm = #0x56
700aa3c4: e7ff         	b	0x700aa3c6 <Udma_rmAllocIrIntr+0xc6> @ imm = #-0x2
700aa3c6: 9807         	ldr	r0, [sp, #0x1c]
700aa3c8: 9900         	ldr	r1, [sp]
700aa3ca: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700aa3ce: 1a40         	subs	r0, r0, r1
700aa3d0: 9005         	str	r0, [sp, #0x14]
700aa3d2: 9805         	ldr	r0, [sp, #0x14]
700aa3d4: 0940         	lsrs	r0, r0, #0x5
700aa3d6: 9004         	str	r0, [sp, #0x10]
700aa3d8: 9805         	ldr	r0, [sp, #0x14]
700aa3da: 9904         	ldr	r1, [sp, #0x10]
700aa3dc: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa3e0: 9003         	str	r0, [sp, #0xc]
700aa3e2: 9903         	ldr	r1, [sp, #0xc]
700aa3e4: 2001         	movs	r0, #0x1
700aa3e6: 4088         	lsls	r0, r1
700aa3e8: 9002         	str	r0, [sp, #0x8]
700aa3ea: 9806         	ldr	r0, [sp, #0x18]
700aa3ec: 9904         	ldr	r1, [sp, #0x10]
700aa3ee: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa3f2: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700aa3f6: 9902         	ldr	r1, [sp, #0x8]
700aa3f8: 4008         	ands	r0, r1
700aa3fa: 4288         	cmp	r0, r1
700aa3fc: d10d         	bne	0x700aa41a <Udma_rmAllocIrIntr+0x11a> @ imm = #0x1a
700aa3fe: e7ff         	b	0x700aa400 <Udma_rmAllocIrIntr+0x100> @ imm = #-0x2
700aa400: 9a02         	ldr	r2, [sp, #0x8]
700aa402: 9806         	ldr	r0, [sp, #0x18]
700aa404: 9904         	ldr	r1, [sp, #0x10]
700aa406: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa40a: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700aa40e: 4390         	bics	r0, r2
700aa410: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700aa414: 9807         	ldr	r0, [sp, #0x1c]
700aa416: 9001         	str	r0, [sp, #0x4]
700aa418: e7ff         	b	0x700aa41a <Udma_rmAllocIrIntr+0x11a> @ imm = #-0x2
700aa41a: e7ff         	b	0x700aa41c <Udma_rmAllocIrIntr+0x11c> @ imm = #-0x2
700aa41c: e7ff         	b	0x700aa41e <Udma_rmAllocIrIntr+0x11e> @ imm = #-0x2
700aa41e: 9806         	ldr	r0, [sp, #0x18]
700aa420: f500 609f    	add.w	r0, r0, #0x4f8
700aa424: f009 fb24    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x9648
700aa428: 9801         	ldr	r0, [sp, #0x4]
700aa42a: b008         	add	sp, #0x20
700aa42c: bd80         	pop	{r7, pc}
700aa42e: 0000         	movs	r0, r0

700aa430 <UART_lld_init>:
700aa430: b580         	push	{r7, lr}
700aa432: b084         	sub	sp, #0x10
700aa434: 9003         	str	r0, [sp, #0xc]
700aa436: 2000         	movs	r0, #0x0
700aa438: 9002         	str	r0, [sp, #0x8]
700aa43a: 9803         	ldr	r0, [sp, #0xc]
700aa43c: b168         	cbz	r0, 0x700aa45a <UART_lld_init+0x2a> @ imm = #0x1a
700aa43e: e7ff         	b	0x700aa440 <UART_lld_init+0x10> @ imm = #-0x2
700aa440: 9803         	ldr	r0, [sp, #0xc]
700aa442: 6840         	ldr	r0, [r0, #0x4]
700aa444: b148         	cbz	r0, 0x700aa45a <UART_lld_init+0x2a> @ imm = #0x12
700aa446: e7ff         	b	0x700aa448 <UART_lld_init+0x18> @ imm = #-0x2
700aa448: 9803         	ldr	r0, [sp, #0xc]
700aa44a: 6d40         	ldr	r0, [r0, #0x54]
700aa44c: b120         	cbz	r0, 0x700aa458 <UART_lld_init+0x28> @ imm = #0x8
700aa44e: e7ff         	b	0x700aa450 <UART_lld_init+0x20> @ imm = #-0x2
700aa450: f06f 0004    	mvn	r0, #0x4
700aa454: 9002         	str	r0, [sp, #0x8]
700aa456: e7ff         	b	0x700aa458 <UART_lld_init+0x28> @ imm = #-0x2
700aa458: e003         	b	0x700aa462 <UART_lld_init+0x32> @ imm = #0x6
700aa45a: f06f 0002    	mvn	r0, #0x2
700aa45e: 9002         	str	r0, [sp, #0x8]
700aa460: e7ff         	b	0x700aa462 <UART_lld_init+0x32> @ imm = #-0x2
700aa462: 9802         	ldr	r0, [sp, #0x8]
700aa464: 2800         	cmp	r0, #0x0
700aa466: d176         	bne	0x700aa556 <UART_lld_init+0x126> @ imm = #0xec
700aa468: e7ff         	b	0x700aa46a <UART_lld_init+0x3a> @ imm = #-0x2
700aa46a: 9903         	ldr	r1, [sp, #0xc]
700aa46c: 2002         	movs	r0, #0x2
700aa46e: 6548         	str	r0, [r1, #0x54]
700aa470: 9803         	ldr	r0, [sp, #0xc]
700aa472: 6840         	ldr	r0, [r0, #0x4]
700aa474: 9001         	str	r0, [sp, #0x4]
700aa476: 9801         	ldr	r0, [sp, #0x4]
700aa478: 6d82         	ldr	r2, [r0, #0x58]
700aa47a: f244 2040    	movw	r0, #0x4240
700aa47e: f2c0 000f    	movt	r0, #0xf
700aa482: 2100         	movs	r1, #0x0
700aa484: 9100         	str	r1, [sp]
700aa486: 4790         	blx	r2
700aa488: 9a00         	ldr	r2, [sp]
700aa48a: 9903         	ldr	r1, [sp, #0xc]
700aa48c: 66ca         	str	r2, [r1, #0x6c]
700aa48e: 6688         	str	r0, [r1, #0x68]
700aa490: 9803         	ldr	r0, [sp, #0xc]
700aa492: 6800         	ldr	r0, [r0]
700aa494: f004 fd94    	bl	0x700aefc0 <UART_IsBaseAddrValid> @ imm = #0x4b28
700aa498: 4601         	mov	r1, r0
700aa49a: 9802         	ldr	r0, [sp, #0x8]
700aa49c: 4408         	add	r0, r1
700aa49e: 9002         	str	r0, [sp, #0x8]
700aa4a0: 9801         	ldr	r0, [sp, #0x4]
700aa4a2: 6800         	ldr	r0, [r0]
700aa4a4: f00a fed4    	bl	0x700b5250 <UART_IsParameter> @ imm = #0xada8
700aa4a8: 4601         	mov	r1, r0
700aa4aa: 9802         	ldr	r0, [sp, #0x8]
700aa4ac: 4408         	add	r0, r1
700aa4ae: 9002         	str	r0, [sp, #0x8]
700aa4b0: 9801         	ldr	r0, [sp, #0x4]
700aa4b2: 6840         	ldr	r0, [r0, #0x4]
700aa4b4: f00a fecc    	bl	0x700b5250 <UART_IsParameter> @ imm = #0xad98
700aa4b8: 4601         	mov	r1, r0
700aa4ba: 9802         	ldr	r0, [sp, #0x8]
700aa4bc: 4408         	add	r0, r1
700aa4be: 9002         	str	r0, [sp, #0x8]
700aa4c0: 9801         	ldr	r0, [sp, #0x4]
700aa4c2: 6880         	ldr	r0, [r0, #0x8]
700aa4c4: f00a f87c    	bl	0x700b45c0 <UART_IsDataLengthValid> @ imm = #0xa0f8
700aa4c8: 4601         	mov	r1, r0
700aa4ca: 9802         	ldr	r0, [sp, #0x8]
700aa4cc: 4408         	add	r0, r1
700aa4ce: 9002         	str	r0, [sp, #0x8]
700aa4d0: 9801         	ldr	r0, [sp, #0x4]
700aa4d2: 68c0         	ldr	r0, [r0, #0xc]
700aa4d4: f00a fcdc    	bl	0x700b4e90 <UART_IsStopBitsValid> @ imm = #0xa9b8
700aa4d8: 4601         	mov	r1, r0
700aa4da: 9802         	ldr	r0, [sp, #0x8]
700aa4dc: 4408         	add	r0, r1
700aa4de: 9002         	str	r0, [sp, #0x8]
700aa4e0: 9801         	ldr	r0, [sp, #0x4]
700aa4e2: 6900         	ldr	r0, [r0, #0x10]
700aa4e4: f009 fe2c    	bl	0x700b4140 <UART_IsParityTypeValid> @ imm = #0x9c58
700aa4e8: 4601         	mov	r1, r0
700aa4ea: 9802         	ldr	r0, [sp, #0x8]
700aa4ec: 4408         	add	r0, r1
700aa4ee: 9002         	str	r0, [sp, #0x8]
700aa4f0: 9801         	ldr	r0, [sp, #0x4]
700aa4f2: 69c0         	ldr	r0, [r0, #0x1c]
700aa4f4: f009 fce4    	bl	0x700b3ec0 <UART_IsHWFlowCtrlValid> @ imm = #0x99c8
700aa4f8: 4601         	mov	r1, r0
700aa4fa: 9802         	ldr	r0, [sp, #0x8]
700aa4fc: 4408         	add	r0, r1
700aa4fe: 9002         	str	r0, [sp, #0x8]
700aa500: 9801         	ldr	r0, [sp, #0x4]
700aa502: 6ac0         	ldr	r0, [r0, #0x2c]
700aa504: f008 fe6c    	bl	0x700b31e0 <UART_OperModeValid> @ imm = #0x8cd8
700aa508: 4601         	mov	r1, r0
700aa50a: 9802         	ldr	r0, [sp, #0x8]
700aa50c: 4408         	add	r0, r1
700aa50e: 9002         	str	r0, [sp, #0x8]
700aa510: 9801         	ldr	r0, [sp, #0x4]
700aa512: 6b80         	ldr	r0, [r0, #0x38]
700aa514: f009 fcf4    	bl	0x700b3f00 <UART_IsRxTrigLvlValid> @ imm = #0x99e8
700aa518: 4601         	mov	r1, r0
700aa51a: 9802         	ldr	r0, [sp, #0x8]
700aa51c: 4408         	add	r0, r1
700aa51e: 9002         	str	r0, [sp, #0x8]
700aa520: 9801         	ldr	r0, [sp, #0x4]
700aa522: 6bc0         	ldr	r0, [r0, #0x3c]
700aa524: f009 fd0c    	bl	0x700b3f40 <UART_IsTxTrigLvlValid> @ imm = #0x9a18
700aa528: 4601         	mov	r1, r0
700aa52a: 9802         	ldr	r0, [sp, #0x8]
700aa52c: 4408         	add	r0, r1
700aa52e: 9002         	str	r0, [sp, #0x8]
700aa530: 9802         	ldr	r0, [sp, #0x8]
700aa532: b938         	cbnz	r0, 0x700aa544 <UART_lld_init+0x114> @ imm = #0xe
700aa534: e7ff         	b	0x700aa536 <UART_lld_init+0x106> @ imm = #-0x2
700aa536: 9803         	ldr	r0, [sp, #0xc]
700aa538: f001 fd32    	bl	0x700abfa0 <UART_configInstance> @ imm = #0x1a64
700aa53c: 9903         	ldr	r1, [sp, #0xc]
700aa53e: 2001         	movs	r0, #0x1
700aa540: 6548         	str	r0, [r1, #0x54]
700aa542: e007         	b	0x700aa554 <UART_lld_init+0x124> @ imm = #0xe
700aa544: 9803         	ldr	r0, [sp, #0xc]
700aa546: f008 fa33    	bl	0x700b29b0 <UART_lld_deInit> @ imm = #0x8466
700aa54a: 4601         	mov	r1, r0
700aa54c: 9802         	ldr	r0, [sp, #0x8]
700aa54e: 4408         	add	r0, r1
700aa550: 9002         	str	r0, [sp, #0x8]
700aa552: e7ff         	b	0x700aa554 <UART_lld_init+0x124> @ imm = #-0x2
700aa554: e7ff         	b	0x700aa556 <UART_lld_init+0x126> @ imm = #-0x2
700aa556: 9802         	ldr	r0, [sp, #0x8]
700aa558: b004         	add	sp, #0x10
700aa55a: bd80         	pop	{r7, pc}
700aa55c: 0000         	movs	r0, r0
700aa55e: 0000         	movs	r0, r0

700aa560 <UART_udmaInitTxCh>:
700aa560: b580         	push	{r7, lr}
700aa562: b0bc         	sub	sp, #0xf0
700aa564: 903b         	str	r0, [sp, #0xec]
700aa566: 913a         	str	r1, [sp, #0xe8]
700aa568: 2009         	movs	r0, #0x9
700aa56a: 9038         	str	r0, [sp, #0xe0]
700aa56c: 9938         	ldr	r1, [sp, #0xe0]
700aa56e: a81f         	add	r0, sp, #0x7c
700aa570: f007 fa86    	bl	0x700b1a80 <UdmaChPrms_init> @ imm = #0x750c
700aa574: 983b         	ldr	r0, [sp, #0xec]
700aa576: 6840         	ldr	r0, [r0, #0x4]
700aa578: 6c40         	ldr	r0, [r0, #0x44]
700aa57a: 9020         	str	r0, [sp, #0x80]
700aa57c: 983a         	ldr	r0, [sp, #0xe8]
700aa57e: 6a00         	ldr	r0, [r0, #0x20]
700aa580: 9023         	str	r0, [sp, #0x8c]
700aa582: 983a         	ldr	r0, [sp, #0xe8]
700aa584: 6b00         	ldr	r0, [r0, #0x30]
700aa586: 9024         	str	r0, [sp, #0x90]
700aa588: 983a         	ldr	r0, [sp, #0xe8]
700aa58a: 6b40         	ldr	r0, [r0, #0x34]
700aa58c: 9026         	str	r0, [sp, #0x98]
700aa58e: 983a         	ldr	r0, [sp, #0xe8]
700aa590: 6bc0         	ldr	r0, [r0, #0x3c]
700aa592: 2801         	cmp	r0, #0x1
700aa594: d10a         	bne	0x700aa5ac <UART_udmaInitTxCh+0x4c> @ imm = #0x14
700aa596: e7ff         	b	0x700aa598 <UART_udmaInitTxCh+0x38> @ imm = #-0x2
700aa598: 983a         	ldr	r0, [sp, #0xe8]
700aa59a: 6a40         	ldr	r0, [r0, #0x24]
700aa59c: 902a         	str	r0, [sp, #0xa8]
700aa59e: 983a         	ldr	r0, [sp, #0xe8]
700aa5a0: 6b00         	ldr	r0, [r0, #0x30]
700aa5a2: 902b         	str	r0, [sp, #0xac]
700aa5a4: 983a         	ldr	r0, [sp, #0xe8]
700aa5a6: 6b40         	ldr	r0, [r0, #0x34]
700aa5a8: 902d         	str	r0, [sp, #0xb4]
700aa5aa: e7ff         	b	0x700aa5ac <UART_udmaInitTxCh+0x4c> @ imm = #-0x2
700aa5ac: 983a         	ldr	r0, [sp, #0xe8]
700aa5ae: 6840         	ldr	r0, [r0, #0x4]
700aa5b0: 9006         	str	r0, [sp, #0x18]
700aa5b2: 983a         	ldr	r0, [sp, #0xe8]
700aa5b4: 6800         	ldr	r0, [r0]
700aa5b6: 9007         	str	r0, [sp, #0x1c]
700aa5b8: 9807         	ldr	r0, [sp, #0x1c]
700aa5ba: 9906         	ldr	r1, [sp, #0x18]
700aa5bc: 9a38         	ldr	r2, [sp, #0xe0]
700aa5be: ab1f         	add	r3, sp, #0x7c
700aa5c0: f7fe f8ce    	bl	0x700a8760 <Udma_chOpen> @ imm = #-0x1e64
700aa5c4: 9039         	str	r0, [sp, #0xe4]
700aa5c6: 9839         	ldr	r0, [sp, #0xe4]
700aa5c8: fab0 f080    	clz	r0, r0
700aa5cc: 0940         	lsrs	r0, r0, #0x5
700aa5ce: f647 51a0    	movw	r1, #0x7da0
700aa5d2: f2c7 010b    	movt	r1, #0x700b
700aa5d6: 9103         	str	r1, [sp, #0xc]
700aa5d8: 466a         	mov	r2, sp
700aa5da: 6011         	str	r1, [r2]
700aa5dc: f647 11fc    	movw	r1, #0x79fc
700aa5e0: f2c7 010b    	movt	r1, #0x700b
700aa5e4: 9104         	str	r1, [sp, #0x10]
700aa5e6: f647 52d8    	movw	r2, #0x7dd8
700aa5ea: f2c7 020b    	movt	r2, #0x700b
700aa5ee: 9205         	str	r2, [sp, #0x14]
700aa5f0: 2398         	movs	r3, #0x98
700aa5f2: f006 fccd    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x699a
700aa5f6: 9938         	ldr	r1, [sp, #0xe0]
700aa5f8: f10d 006a    	add.w	r0, sp, #0x6a
700aa5fc: 9001         	str	r0, [sp, #0x4]
700aa5fe: f004 f867    	bl	0x700ae6d0 <UdmaChTxPrms_init> @ imm = #0x40ce
700aa602: 9901         	ldr	r1, [sp, #0x4]
700aa604: 9806         	ldr	r0, [sp, #0x18]
700aa606: f7fd f8fb    	bl	0x700a7800 <Udma_chConfigTx> @ imm = #-0x2e0a
700aa60a: 9b03         	ldr	r3, [sp, #0xc]
700aa60c: 9904         	ldr	r1, [sp, #0x10]
700aa60e: 9a05         	ldr	r2, [sp, #0x14]
700aa610: 9039         	str	r0, [sp, #0xe4]
700aa612: 9839         	ldr	r0, [sp, #0xe4]
700aa614: fab0 f080    	clz	r0, r0
700aa618: 0940         	lsrs	r0, r0, #0x5
700aa61a: 46ec         	mov	r12, sp
700aa61c: f8cc 3000    	str.w	r3, [r12]
700aa620: 239d         	movs	r3, #0x9d
700aa622: f006 fcb5    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x696a
700aa626: 983a         	ldr	r0, [sp, #0xe8]
700aa628: 68c0         	ldr	r0, [r0, #0xc]
700aa62a: 9019         	str	r0, [sp, #0x64]
700aa62c: a808         	add	r0, sp, #0x20
700aa62e: 9002         	str	r0, [sp, #0x8]
700aa630: f007 fdd6    	bl	0x700b21e0 <UdmaEventPrms_init> @ imm = #0x7bac
700aa634: 2001         	movs	r0, #0x1
700aa636: 9008         	str	r0, [sp, #0x20]
700aa638: 2002         	movs	r0, #0x2
700aa63a: 9009         	str	r0, [sp, #0x24]
700aa63c: 9806         	ldr	r0, [sp, #0x18]
700aa63e: 900a         	str	r0, [sp, #0x28]
700aa640: 9807         	ldr	r0, [sp, #0x1c]
700aa642: f008 fd3d    	bl	0x700b30c0 <Udma_eventGetGlobalHandle> @ imm = #0x8a7a
700aa646: 9a02         	ldr	r2, [sp, #0x8]
700aa648: 900c         	str	r0, [sp, #0x30]
700aa64a: f24b 40a1    	movw	r0, #0xb4a1
700aa64e: f2c7 000a    	movt	r0, #0x700a
700aa652: 900d         	str	r0, [sp, #0x34]
700aa654: 983b         	ldr	r0, [sp, #0xec]
700aa656: 900f         	str	r0, [sp, #0x3c]
700aa658: 9807         	ldr	r0, [sp, #0x1c]
700aa65a: 9919         	ldr	r1, [sp, #0x64]
700aa65c: f7fb f880    	bl	0x700a5760 <Udma_eventRegister> @ imm = #-0x4f00
700aa660: 9b03         	ldr	r3, [sp, #0xc]
700aa662: 9904         	ldr	r1, [sp, #0x10]
700aa664: 9a05         	ldr	r2, [sp, #0x14]
700aa666: 9039         	str	r0, [sp, #0xe4]
700aa668: 9839         	ldr	r0, [sp, #0xe4]
700aa66a: fab0 f080    	clz	r0, r0
700aa66e: 0940         	lsrs	r0, r0, #0x5
700aa670: 46ec         	mov	r12, sp
700aa672: f8cc 3000    	str.w	r3, [r12]
700aa676: 23a9         	movs	r3, #0xa9
700aa678: f006 fc8a    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x6914
700aa67c: 9839         	ldr	r0, [sp, #0xe4]
700aa67e: b03c         	add	sp, #0xf0
700aa680: bd80         	pop	{r7, pc}
		...
700aa68e: 0000         	movs	r0, r0

700aa690 <Udma_rmAllocBlkCopyCh>:
700aa690: b580         	push	{r7, lr}
700aa692: b088         	sub	sp, #0x20
700aa694: 9007         	str	r0, [sp, #0x1c]
700aa696: 9106         	str	r1, [sp, #0x18]
700aa698: 2000         	movs	r0, #0x0
700aa69a: f6cf 70ff    	movt	r0, #0xffff
700aa69e: 9001         	str	r0, [sp, #0x4]
700aa6a0: 9806         	ldr	r0, [sp, #0x18]
700aa6a2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa6a6: 9000         	str	r0, [sp]
700aa6a8: 9806         	ldr	r0, [sp, #0x18]
700aa6aa: f500 609f    	add.w	r0, r0, #0x4f8
700aa6ae: f04f 31ff    	mov.w	r1, #0xffffffff
700aa6b2: f008 f94d    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x829a
700aa6b6: 9807         	ldr	r0, [sp, #0x1c]
700aa6b8: 2101         	movs	r1, #0x1
700aa6ba: f6cf 71ff    	movt	r1, #0xffff
700aa6be: 4288         	cmp	r0, r1
700aa6c0: d136         	bne	0x700aa730 <Udma_rmAllocBlkCopyCh+0xa0> @ imm = #0x6c
700aa6c2: e7ff         	b	0x700aa6c4 <Udma_rmAllocBlkCopyCh+0x34> @ imm = #-0x2
700aa6c4: 2000         	movs	r0, #0x0
700aa6c6: 9005         	str	r0, [sp, #0x14]
700aa6c8: e7ff         	b	0x700aa6ca <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x2
700aa6ca: 9805         	ldr	r0, [sp, #0x14]
700aa6cc: 9900         	ldr	r1, [sp]
700aa6ce: 6949         	ldr	r1, [r1, #0x14]
700aa6d0: 4288         	cmp	r0, r1
700aa6d2: d22c         	bhs	0x700aa72e <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x58
700aa6d4: e7ff         	b	0x700aa6d6 <Udma_rmAllocBlkCopyCh+0x46> @ imm = #-0x2
700aa6d6: 9805         	ldr	r0, [sp, #0x14]
700aa6d8: 0940         	lsrs	r0, r0, #0x5
700aa6da: 9004         	str	r0, [sp, #0x10]
700aa6dc: 9805         	ldr	r0, [sp, #0x14]
700aa6de: 9904         	ldr	r1, [sp, #0x10]
700aa6e0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa6e4: 9003         	str	r0, [sp, #0xc]
700aa6e6: 9903         	ldr	r1, [sp, #0xc]
700aa6e8: 2001         	movs	r0, #0x1
700aa6ea: 4088         	lsls	r0, r1
700aa6ec: 9002         	str	r0, [sp, #0x8]
700aa6ee: 9806         	ldr	r0, [sp, #0x18]
700aa6f0: 9904         	ldr	r1, [sp, #0x10]
700aa6f2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa6f6: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa6fa: 9902         	ldr	r1, [sp, #0x8]
700aa6fc: 4008         	ands	r0, r1
700aa6fe: 4288         	cmp	r0, r1
700aa700: d110         	bne	0x700aa724 <Udma_rmAllocBlkCopyCh+0x94> @ imm = #0x20
700aa702: e7ff         	b	0x700aa704 <Udma_rmAllocBlkCopyCh+0x74> @ imm = #-0x2
700aa704: 9a02         	ldr	r2, [sp, #0x8]
700aa706: 9806         	ldr	r0, [sp, #0x18]
700aa708: 9904         	ldr	r1, [sp, #0x10]
700aa70a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa70e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa712: 4390         	bics	r0, r2
700aa714: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa718: 9805         	ldr	r0, [sp, #0x14]
700aa71a: 9900         	ldr	r1, [sp]
700aa71c: 6909         	ldr	r1, [r1, #0x10]
700aa71e: 4408         	add	r0, r1
700aa720: 9001         	str	r0, [sp, #0x4]
700aa722: e004         	b	0x700aa72e <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x8
700aa724: e7ff         	b	0x700aa726 <Udma_rmAllocBlkCopyCh+0x96> @ imm = #-0x2
700aa726: 9805         	ldr	r0, [sp, #0x14]
700aa728: 3001         	adds	r0, #0x1
700aa72a: 9005         	str	r0, [sp, #0x14]
700aa72c: e7cd         	b	0x700aa6ca <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x66
700aa72e: e038         	b	0x700aa7a2 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #0x70
700aa730: 9807         	ldr	r0, [sp, #0x1c]
700aa732: 9900         	ldr	r1, [sp]
700aa734: 6909         	ldr	r1, [r1, #0x10]
700aa736: 4288         	cmp	r0, r1
700aa738: d332         	blo	0x700aa7a0 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x64
700aa73a: e7ff         	b	0x700aa73c <Udma_rmAllocBlkCopyCh+0xac> @ imm = #-0x2
700aa73c: 9807         	ldr	r0, [sp, #0x1c]
700aa73e: 9a00         	ldr	r2, [sp]
700aa740: 6911         	ldr	r1, [r2, #0x10]
700aa742: 6952         	ldr	r2, [r2, #0x14]
700aa744: 4411         	add	r1, r2
700aa746: 4288         	cmp	r0, r1
700aa748: d22a         	bhs	0x700aa7a0 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x54
700aa74a: e7ff         	b	0x700aa74c <Udma_rmAllocBlkCopyCh+0xbc> @ imm = #-0x2
700aa74c: 9807         	ldr	r0, [sp, #0x1c]
700aa74e: 9900         	ldr	r1, [sp]
700aa750: 6909         	ldr	r1, [r1, #0x10]
700aa752: 1a40         	subs	r0, r0, r1
700aa754: 9005         	str	r0, [sp, #0x14]
700aa756: 9805         	ldr	r0, [sp, #0x14]
700aa758: 0940         	lsrs	r0, r0, #0x5
700aa75a: 9004         	str	r0, [sp, #0x10]
700aa75c: 9805         	ldr	r0, [sp, #0x14]
700aa75e: 9904         	ldr	r1, [sp, #0x10]
700aa760: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa764: 9003         	str	r0, [sp, #0xc]
700aa766: 9903         	ldr	r1, [sp, #0xc]
700aa768: 2001         	movs	r0, #0x1
700aa76a: 4088         	lsls	r0, r1
700aa76c: 9002         	str	r0, [sp, #0x8]
700aa76e: 9806         	ldr	r0, [sp, #0x18]
700aa770: 9904         	ldr	r1, [sp, #0x10]
700aa772: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa776: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700aa77a: 9902         	ldr	r1, [sp, #0x8]
700aa77c: 4008         	ands	r0, r1
700aa77e: 4288         	cmp	r0, r1
700aa780: d10d         	bne	0x700aa79e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #0x1a
700aa782: e7ff         	b	0x700aa784 <Udma_rmAllocBlkCopyCh+0xf4> @ imm = #-0x2
700aa784: 9a02         	ldr	r2, [sp, #0x8]
700aa786: 9806         	ldr	r0, [sp, #0x18]
700aa788: 9904         	ldr	r1, [sp, #0x10]
700aa78a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa78e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700aa792: 4390         	bics	r0, r2
700aa794: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700aa798: 9807         	ldr	r0, [sp, #0x1c]
700aa79a: 9001         	str	r0, [sp, #0x4]
700aa79c: e7ff         	b	0x700aa79e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #-0x2
700aa79e: e7ff         	b	0x700aa7a0 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #-0x2
700aa7a0: e7ff         	b	0x700aa7a2 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #-0x2
700aa7a2: 9806         	ldr	r0, [sp, #0x18]
700aa7a4: f500 609f    	add.w	r0, r0, #0x4f8
700aa7a8: f009 f962    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x92c4
700aa7ac: 9801         	ldr	r0, [sp, #0x4]
700aa7ae: b008         	add	sp, #0x20
700aa7b0: bd80         	pop	{r7, pc}
		...
700aa7be: 0000         	movs	r0, r0

700aa7c0 <Udma_rmAllocBlkCopyHcCh>:
700aa7c0: b580         	push	{r7, lr}
700aa7c2: b088         	sub	sp, #0x20
700aa7c4: 9007         	str	r0, [sp, #0x1c]
700aa7c6: 9106         	str	r1, [sp, #0x18]
700aa7c8: 2000         	movs	r0, #0x0
700aa7ca: f6cf 70ff    	movt	r0, #0xffff
700aa7ce: 9001         	str	r0, [sp, #0x4]
700aa7d0: 9806         	ldr	r0, [sp, #0x18]
700aa7d2: f500 70ea    	add.w	r0, r0, #0x1d4
700aa7d6: 9000         	str	r0, [sp]
700aa7d8: 9806         	ldr	r0, [sp, #0x18]
700aa7da: f500 609f    	add.w	r0, r0, #0x4f8
700aa7de: f04f 31ff    	mov.w	r1, #0xffffffff
700aa7e2: f008 f8b5    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x816a
700aa7e6: 9807         	ldr	r0, [sp, #0x1c]
700aa7e8: 2101         	movs	r1, #0x1
700aa7ea: f6cf 71ff    	movt	r1, #0xffff
700aa7ee: 4288         	cmp	r0, r1
700aa7f0: d136         	bne	0x700aa860 <Udma_rmAllocBlkCopyHcCh+0xa0> @ imm = #0x6c
700aa7f2: e7ff         	b	0x700aa7f4 <Udma_rmAllocBlkCopyHcCh+0x34> @ imm = #-0x2
700aa7f4: 2000         	movs	r0, #0x0
700aa7f6: 9005         	str	r0, [sp, #0x14]
700aa7f8: e7ff         	b	0x700aa7fa <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x2
700aa7fa: 9805         	ldr	r0, [sp, #0x14]
700aa7fc: 9900         	ldr	r1, [sp]
700aa7fe: 68c9         	ldr	r1, [r1, #0xc]
700aa800: 4288         	cmp	r0, r1
700aa802: d22c         	bhs	0x700aa85e <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x58
700aa804: e7ff         	b	0x700aa806 <Udma_rmAllocBlkCopyHcCh+0x46> @ imm = #-0x2
700aa806: 9805         	ldr	r0, [sp, #0x14]
700aa808: 0940         	lsrs	r0, r0, #0x5
700aa80a: 9004         	str	r0, [sp, #0x10]
700aa80c: 9805         	ldr	r0, [sp, #0x14]
700aa80e: 9904         	ldr	r1, [sp, #0x10]
700aa810: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa814: 9003         	str	r0, [sp, #0xc]
700aa816: 9903         	ldr	r1, [sp, #0xc]
700aa818: 2001         	movs	r0, #0x1
700aa81a: 4088         	lsls	r0, r1
700aa81c: 9002         	str	r0, [sp, #0x8]
700aa81e: 9806         	ldr	r0, [sp, #0x18]
700aa820: 9904         	ldr	r1, [sp, #0x10]
700aa822: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa826: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aa82a: 9902         	ldr	r1, [sp, #0x8]
700aa82c: 4008         	ands	r0, r1
700aa82e: 4288         	cmp	r0, r1
700aa830: d110         	bne	0x700aa854 <Udma_rmAllocBlkCopyHcCh+0x94> @ imm = #0x20
700aa832: e7ff         	b	0x700aa834 <Udma_rmAllocBlkCopyHcCh+0x74> @ imm = #-0x2
700aa834: 9a02         	ldr	r2, [sp, #0x8]
700aa836: 9806         	ldr	r0, [sp, #0x18]
700aa838: 9904         	ldr	r1, [sp, #0x10]
700aa83a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa83e: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aa842: 4390         	bics	r0, r2
700aa844: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aa848: 9805         	ldr	r0, [sp, #0x14]
700aa84a: 9900         	ldr	r1, [sp]
700aa84c: 6889         	ldr	r1, [r1, #0x8]
700aa84e: 4408         	add	r0, r1
700aa850: 9001         	str	r0, [sp, #0x4]
700aa852: e004         	b	0x700aa85e <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x8
700aa854: e7ff         	b	0x700aa856 <Udma_rmAllocBlkCopyHcCh+0x96> @ imm = #-0x2
700aa856: 9805         	ldr	r0, [sp, #0x14]
700aa858: 3001         	adds	r0, #0x1
700aa85a: 9005         	str	r0, [sp, #0x14]
700aa85c: e7cd         	b	0x700aa7fa <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x66
700aa85e: e038         	b	0x700aa8d2 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #0x70
700aa860: 9807         	ldr	r0, [sp, #0x1c]
700aa862: 9900         	ldr	r1, [sp]
700aa864: 6889         	ldr	r1, [r1, #0x8]
700aa866: 4288         	cmp	r0, r1
700aa868: d332         	blo	0x700aa8d0 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x64
700aa86a: e7ff         	b	0x700aa86c <Udma_rmAllocBlkCopyHcCh+0xac> @ imm = #-0x2
700aa86c: 9807         	ldr	r0, [sp, #0x1c]
700aa86e: 9a00         	ldr	r2, [sp]
700aa870: 6891         	ldr	r1, [r2, #0x8]
700aa872: 68d2         	ldr	r2, [r2, #0xc]
700aa874: 4411         	add	r1, r2
700aa876: 4288         	cmp	r0, r1
700aa878: d22a         	bhs	0x700aa8d0 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x54
700aa87a: e7ff         	b	0x700aa87c <Udma_rmAllocBlkCopyHcCh+0xbc> @ imm = #-0x2
700aa87c: 9807         	ldr	r0, [sp, #0x1c]
700aa87e: 9900         	ldr	r1, [sp]
700aa880: 6889         	ldr	r1, [r1, #0x8]
700aa882: 1a40         	subs	r0, r0, r1
700aa884: 9005         	str	r0, [sp, #0x14]
700aa886: 9805         	ldr	r0, [sp, #0x14]
700aa888: 0940         	lsrs	r0, r0, #0x5
700aa88a: 9004         	str	r0, [sp, #0x10]
700aa88c: 9805         	ldr	r0, [sp, #0x14]
700aa88e: 9904         	ldr	r1, [sp, #0x10]
700aa890: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa894: 9003         	str	r0, [sp, #0xc]
700aa896: 9903         	ldr	r1, [sp, #0xc]
700aa898: 2001         	movs	r0, #0x1
700aa89a: 4088         	lsls	r0, r1
700aa89c: 9002         	str	r0, [sp, #0x8]
700aa89e: 9806         	ldr	r0, [sp, #0x18]
700aa8a0: 9904         	ldr	r1, [sp, #0x10]
700aa8a2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa8a6: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700aa8aa: 9902         	ldr	r1, [sp, #0x8]
700aa8ac: 4008         	ands	r0, r1
700aa8ae: 4288         	cmp	r0, r1
700aa8b0: d10d         	bne	0x700aa8ce <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #0x1a
700aa8b2: e7ff         	b	0x700aa8b4 <Udma_rmAllocBlkCopyHcCh+0xf4> @ imm = #-0x2
700aa8b4: 9a02         	ldr	r2, [sp, #0x8]
700aa8b6: 9806         	ldr	r0, [sp, #0x18]
700aa8b8: 9904         	ldr	r1, [sp, #0x10]
700aa8ba: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa8be: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700aa8c2: 4390         	bics	r0, r2
700aa8c4: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700aa8c8: 9807         	ldr	r0, [sp, #0x1c]
700aa8ca: 9001         	str	r0, [sp, #0x4]
700aa8cc: e7ff         	b	0x700aa8ce <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #-0x2
700aa8ce: e7ff         	b	0x700aa8d0 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #-0x2
700aa8d0: e7ff         	b	0x700aa8d2 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #-0x2
700aa8d2: 9806         	ldr	r0, [sp, #0x18]
700aa8d4: f500 609f    	add.w	r0, r0, #0x4f8
700aa8d8: f009 f8ca    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x9194
700aa8dc: 9801         	ldr	r0, [sp, #0x4]
700aa8de: b008         	add	sp, #0x20
700aa8e0: bd80         	pop	{r7, pc}
		...
700aa8ee: 0000         	movs	r0, r0

700aa8f0 <Udma_rmAllocBlkCopyUhcCh>:
700aa8f0: b580         	push	{r7, lr}
700aa8f2: b088         	sub	sp, #0x20
700aa8f4: 9007         	str	r0, [sp, #0x1c]
700aa8f6: 9106         	str	r1, [sp, #0x18]
700aa8f8: 2000         	movs	r0, #0x0
700aa8fa: f6cf 70ff    	movt	r0, #0xffff
700aa8fe: 9001         	str	r0, [sp, #0x4]
700aa900: 9806         	ldr	r0, [sp, #0x18]
700aa902: f500 70ea    	add.w	r0, r0, #0x1d4
700aa906: 9000         	str	r0, [sp]
700aa908: 9806         	ldr	r0, [sp, #0x18]
700aa90a: f500 609f    	add.w	r0, r0, #0x4f8
700aa90e: f04f 31ff    	mov.w	r1, #0xffffffff
700aa912: f008 f81d    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x803a
700aa916: 9807         	ldr	r0, [sp, #0x1c]
700aa918: 2101         	movs	r1, #0x1
700aa91a: f6cf 71ff    	movt	r1, #0xffff
700aa91e: 4288         	cmp	r0, r1
700aa920: d136         	bne	0x700aa990 <Udma_rmAllocBlkCopyUhcCh+0xa0> @ imm = #0x6c
700aa922: e7ff         	b	0x700aa924 <Udma_rmAllocBlkCopyUhcCh+0x34> @ imm = #-0x2
700aa924: 2000         	movs	r0, #0x0
700aa926: 9005         	str	r0, [sp, #0x14]
700aa928: e7ff         	b	0x700aa92a <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x2
700aa92a: 9805         	ldr	r0, [sp, #0x14]
700aa92c: 9900         	ldr	r1, [sp]
700aa92e: 6849         	ldr	r1, [r1, #0x4]
700aa930: 4288         	cmp	r0, r1
700aa932: d22c         	bhs	0x700aa98e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x58
700aa934: e7ff         	b	0x700aa936 <Udma_rmAllocBlkCopyUhcCh+0x46> @ imm = #-0x2
700aa936: 9805         	ldr	r0, [sp, #0x14]
700aa938: 0940         	lsrs	r0, r0, #0x5
700aa93a: 9004         	str	r0, [sp, #0x10]
700aa93c: 9805         	ldr	r0, [sp, #0x14]
700aa93e: 9904         	ldr	r1, [sp, #0x10]
700aa940: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa944: 9003         	str	r0, [sp, #0xc]
700aa946: 9903         	ldr	r1, [sp, #0xc]
700aa948: 2001         	movs	r0, #0x1
700aa94a: 4088         	lsls	r0, r1
700aa94c: 9002         	str	r0, [sp, #0x8]
700aa94e: 9806         	ldr	r0, [sp, #0x18]
700aa950: 9904         	ldr	r1, [sp, #0x10]
700aa952: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa956: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aa95a: 9902         	ldr	r1, [sp, #0x8]
700aa95c: 4008         	ands	r0, r1
700aa95e: 4288         	cmp	r0, r1
700aa960: d110         	bne	0x700aa984 <Udma_rmAllocBlkCopyUhcCh+0x94> @ imm = #0x20
700aa962: e7ff         	b	0x700aa964 <Udma_rmAllocBlkCopyUhcCh+0x74> @ imm = #-0x2
700aa964: 9a02         	ldr	r2, [sp, #0x8]
700aa966: 9806         	ldr	r0, [sp, #0x18]
700aa968: 9904         	ldr	r1, [sp, #0x10]
700aa96a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa96e: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aa972: 4390         	bics	r0, r2
700aa974: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aa978: 9805         	ldr	r0, [sp, #0x14]
700aa97a: 9900         	ldr	r1, [sp]
700aa97c: 6809         	ldr	r1, [r1]
700aa97e: 4408         	add	r0, r1
700aa980: 9001         	str	r0, [sp, #0x4]
700aa982: e004         	b	0x700aa98e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x8
700aa984: e7ff         	b	0x700aa986 <Udma_rmAllocBlkCopyUhcCh+0x96> @ imm = #-0x2
700aa986: 9805         	ldr	r0, [sp, #0x14]
700aa988: 3001         	adds	r0, #0x1
700aa98a: 9005         	str	r0, [sp, #0x14]
700aa98c: e7cd         	b	0x700aa92a <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x66
700aa98e: e038         	b	0x700aaa02 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #0x70
700aa990: 9807         	ldr	r0, [sp, #0x1c]
700aa992: 9900         	ldr	r1, [sp]
700aa994: 6809         	ldr	r1, [r1]
700aa996: 4288         	cmp	r0, r1
700aa998: d332         	blo	0x700aaa00 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x64
700aa99a: e7ff         	b	0x700aa99c <Udma_rmAllocBlkCopyUhcCh+0xac> @ imm = #-0x2
700aa99c: 9807         	ldr	r0, [sp, #0x1c]
700aa99e: 9a00         	ldr	r2, [sp]
700aa9a0: 6811         	ldr	r1, [r2]
700aa9a2: 6852         	ldr	r2, [r2, #0x4]
700aa9a4: 4411         	add	r1, r2
700aa9a6: 4288         	cmp	r0, r1
700aa9a8: d22a         	bhs	0x700aaa00 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x54
700aa9aa: e7ff         	b	0x700aa9ac <Udma_rmAllocBlkCopyUhcCh+0xbc> @ imm = #-0x2
700aa9ac: 9807         	ldr	r0, [sp, #0x1c]
700aa9ae: 9900         	ldr	r1, [sp]
700aa9b0: 6809         	ldr	r1, [r1]
700aa9b2: 1a40         	subs	r0, r0, r1
700aa9b4: 9005         	str	r0, [sp, #0x14]
700aa9b6: 9805         	ldr	r0, [sp, #0x14]
700aa9b8: 0940         	lsrs	r0, r0, #0x5
700aa9ba: 9004         	str	r0, [sp, #0x10]
700aa9bc: 9805         	ldr	r0, [sp, #0x14]
700aa9be: 9904         	ldr	r1, [sp, #0x10]
700aa9c0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aa9c4: 9003         	str	r0, [sp, #0xc]
700aa9c6: 9903         	ldr	r1, [sp, #0xc]
700aa9c8: 2001         	movs	r0, #0x1
700aa9ca: 4088         	lsls	r0, r1
700aa9cc: 9002         	str	r0, [sp, #0x8]
700aa9ce: 9806         	ldr	r0, [sp, #0x18]
700aa9d0: 9904         	ldr	r1, [sp, #0x10]
700aa9d2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aa9d6: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700aa9da: 9902         	ldr	r1, [sp, #0x8]
700aa9dc: 4008         	ands	r0, r1
700aa9de: 4288         	cmp	r0, r1
700aa9e0: d10d         	bne	0x700aa9fe <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #0x1a
700aa9e2: e7ff         	b	0x700aa9e4 <Udma_rmAllocBlkCopyUhcCh+0xf4> @ imm = #-0x2
700aa9e4: 9a02         	ldr	r2, [sp, #0x8]
700aa9e6: 9806         	ldr	r0, [sp, #0x18]
700aa9e8: 9904         	ldr	r1, [sp, #0x10]
700aa9ea: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aa9ee: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700aa9f2: 4390         	bics	r0, r2
700aa9f4: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700aa9f8: 9807         	ldr	r0, [sp, #0x1c]
700aa9fa: 9001         	str	r0, [sp, #0x4]
700aa9fc: e7ff         	b	0x700aa9fe <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #-0x2
700aa9fe: e7ff         	b	0x700aaa00 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #-0x2
700aaa00: e7ff         	b	0x700aaa02 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #-0x2
700aaa02: 9806         	ldr	r0, [sp, #0x18]
700aaa04: f500 609f    	add.w	r0, r0, #0x4f8
700aaa08: f009 f832    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x9064
700aaa0c: 9801         	ldr	r0, [sp, #0x4]
700aaa0e: b008         	add	sp, #0x20
700aaa10: bd80         	pop	{r7, pc}
		...
700aaa1e: 0000         	movs	r0, r0

700aaa20 <Udma_rmAllocRxCh>:
700aaa20: b580         	push	{r7, lr}
700aaa22: b088         	sub	sp, #0x20
700aaa24: 9007         	str	r0, [sp, #0x1c]
700aaa26: 9106         	str	r1, [sp, #0x18]
700aaa28: 2000         	movs	r0, #0x0
700aaa2a: f6cf 70ff    	movt	r0, #0xffff
700aaa2e: 9001         	str	r0, [sp, #0x4]
700aaa30: 9806         	ldr	r0, [sp, #0x18]
700aaa32: f500 70ea    	add.w	r0, r0, #0x1d4
700aaa36: 9000         	str	r0, [sp]
700aaa38: 9806         	ldr	r0, [sp, #0x18]
700aaa3a: f500 609f    	add.w	r0, r0, #0x4f8
700aaa3e: f04f 31ff    	mov.w	r1, #0xffffffff
700aaa42: f007 ff85    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x7f0a
700aaa46: 9807         	ldr	r0, [sp, #0x1c]
700aaa48: 2101         	movs	r1, #0x1
700aaa4a: f6cf 71ff    	movt	r1, #0xffff
700aaa4e: 4288         	cmp	r0, r1
700aaa50: d136         	bne	0x700aaac0 <Udma_rmAllocRxCh+0xa0> @ imm = #0x6c
700aaa52: e7ff         	b	0x700aaa54 <Udma_rmAllocRxCh+0x34> @ imm = #-0x2
700aaa54: 2000         	movs	r0, #0x0
700aaa56: 9005         	str	r0, [sp, #0x14]
700aaa58: e7ff         	b	0x700aaa5a <Udma_rmAllocRxCh+0x3a> @ imm = #-0x2
700aaa5a: 9805         	ldr	r0, [sp, #0x14]
700aaa5c: 9900         	ldr	r1, [sp]
700aaa5e: 6c49         	ldr	r1, [r1, #0x44]
700aaa60: 4288         	cmp	r0, r1
700aaa62: d22c         	bhs	0x700aaabe <Udma_rmAllocRxCh+0x9e> @ imm = #0x58
700aaa64: e7ff         	b	0x700aaa66 <Udma_rmAllocRxCh+0x46> @ imm = #-0x2
700aaa66: 9805         	ldr	r0, [sp, #0x14]
700aaa68: 0940         	lsrs	r0, r0, #0x5
700aaa6a: 9004         	str	r0, [sp, #0x10]
700aaa6c: 9805         	ldr	r0, [sp, #0x14]
700aaa6e: 9904         	ldr	r1, [sp, #0x10]
700aaa70: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaa74: 9003         	str	r0, [sp, #0xc]
700aaa76: 9903         	ldr	r1, [sp, #0xc]
700aaa78: 2001         	movs	r0, #0x1
700aaa7a: 4088         	lsls	r0, r1
700aaa7c: 9002         	str	r0, [sp, #0x8]
700aaa7e: 9806         	ldr	r0, [sp, #0x18]
700aaa80: 9904         	ldr	r1, [sp, #0x10]
700aaa82: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaa86: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aaa8a: 9902         	ldr	r1, [sp, #0x8]
700aaa8c: 4008         	ands	r0, r1
700aaa8e: 4288         	cmp	r0, r1
700aaa90: d110         	bne	0x700aaab4 <Udma_rmAllocRxCh+0x94> @ imm = #0x20
700aaa92: e7ff         	b	0x700aaa94 <Udma_rmAllocRxCh+0x74> @ imm = #-0x2
700aaa94: 9a02         	ldr	r2, [sp, #0x8]
700aaa96: 9806         	ldr	r0, [sp, #0x18]
700aaa98: 9904         	ldr	r1, [sp, #0x10]
700aaa9a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaa9e: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aaaa2: 4390         	bics	r0, r2
700aaaa4: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aaaa8: 9805         	ldr	r0, [sp, #0x14]
700aaaaa: 9900         	ldr	r1, [sp]
700aaaac: 6c09         	ldr	r1, [r1, #0x40]
700aaaae: 4408         	add	r0, r1
700aaab0: 9001         	str	r0, [sp, #0x4]
700aaab2: e004         	b	0x700aaabe <Udma_rmAllocRxCh+0x9e> @ imm = #0x8
700aaab4: e7ff         	b	0x700aaab6 <Udma_rmAllocRxCh+0x96> @ imm = #-0x2
700aaab6: 9805         	ldr	r0, [sp, #0x14]
700aaab8: 3001         	adds	r0, #0x1
700aaaba: 9005         	str	r0, [sp, #0x14]
700aaabc: e7cd         	b	0x700aaa5a <Udma_rmAllocRxCh+0x3a> @ imm = #-0x66
700aaabe: e038         	b	0x700aab32 <Udma_rmAllocRxCh+0x112> @ imm = #0x70
700aaac0: 9807         	ldr	r0, [sp, #0x1c]
700aaac2: 9900         	ldr	r1, [sp]
700aaac4: 6c09         	ldr	r1, [r1, #0x40]
700aaac6: 4288         	cmp	r0, r1
700aaac8: d332         	blo	0x700aab30 <Udma_rmAllocRxCh+0x110> @ imm = #0x64
700aaaca: e7ff         	b	0x700aaacc <Udma_rmAllocRxCh+0xac> @ imm = #-0x2
700aaacc: 9807         	ldr	r0, [sp, #0x1c]
700aaace: 9a00         	ldr	r2, [sp]
700aaad0: 6c11         	ldr	r1, [r2, #0x40]
700aaad2: 6c52         	ldr	r2, [r2, #0x44]
700aaad4: 4411         	add	r1, r2
700aaad6: 4288         	cmp	r0, r1
700aaad8: d22a         	bhs	0x700aab30 <Udma_rmAllocRxCh+0x110> @ imm = #0x54
700aaada: e7ff         	b	0x700aaadc <Udma_rmAllocRxCh+0xbc> @ imm = #-0x2
700aaadc: 9807         	ldr	r0, [sp, #0x1c]
700aaade: 9900         	ldr	r1, [sp]
700aaae0: 6c09         	ldr	r1, [r1, #0x40]
700aaae2: 1a40         	subs	r0, r0, r1
700aaae4: 9005         	str	r0, [sp, #0x14]
700aaae6: 9805         	ldr	r0, [sp, #0x14]
700aaae8: 0940         	lsrs	r0, r0, #0x5
700aaaea: 9004         	str	r0, [sp, #0x10]
700aaaec: 9805         	ldr	r0, [sp, #0x14]
700aaaee: 9904         	ldr	r1, [sp, #0x10]
700aaaf0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaaf4: 9003         	str	r0, [sp, #0xc]
700aaaf6: 9903         	ldr	r1, [sp, #0xc]
700aaaf8: 2001         	movs	r0, #0x1
700aaafa: 4088         	lsls	r0, r1
700aaafc: 9002         	str	r0, [sp, #0x8]
700aaafe: 9806         	ldr	r0, [sp, #0x18]
700aab00: 9904         	ldr	r1, [sp, #0x10]
700aab02: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aab06: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700aab0a: 9902         	ldr	r1, [sp, #0x8]
700aab0c: 4008         	ands	r0, r1
700aab0e: 4288         	cmp	r0, r1
700aab10: d10d         	bne	0x700aab2e <Udma_rmAllocRxCh+0x10e> @ imm = #0x1a
700aab12: e7ff         	b	0x700aab14 <Udma_rmAllocRxCh+0xf4> @ imm = #-0x2
700aab14: 9a02         	ldr	r2, [sp, #0x8]
700aab16: 9806         	ldr	r0, [sp, #0x18]
700aab18: 9904         	ldr	r1, [sp, #0x10]
700aab1a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aab1e: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700aab22: 4390         	bics	r0, r2
700aab24: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700aab28: 9807         	ldr	r0, [sp, #0x1c]
700aab2a: 9001         	str	r0, [sp, #0x4]
700aab2c: e7ff         	b	0x700aab2e <Udma_rmAllocRxCh+0x10e> @ imm = #-0x2
700aab2e: e7ff         	b	0x700aab30 <Udma_rmAllocRxCh+0x110> @ imm = #-0x2
700aab30: e7ff         	b	0x700aab32 <Udma_rmAllocRxCh+0x112> @ imm = #-0x2
700aab32: 9806         	ldr	r0, [sp, #0x18]
700aab34: f500 609f    	add.w	r0, r0, #0x4f8
700aab38: f008 ff9a    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x8f34
700aab3c: 9801         	ldr	r0, [sp, #0x4]
700aab3e: b008         	add	sp, #0x20
700aab40: bd80         	pop	{r7, pc}
		...
700aab4e: 0000         	movs	r0, r0

700aab50 <Udma_rmAllocRxHcCh>:
700aab50: b580         	push	{r7, lr}
700aab52: b088         	sub	sp, #0x20
700aab54: 9007         	str	r0, [sp, #0x1c]
700aab56: 9106         	str	r1, [sp, #0x18]
700aab58: 2000         	movs	r0, #0x0
700aab5a: f6cf 70ff    	movt	r0, #0xffff
700aab5e: 9001         	str	r0, [sp, #0x4]
700aab60: 9806         	ldr	r0, [sp, #0x18]
700aab62: f500 70ea    	add.w	r0, r0, #0x1d4
700aab66: 9000         	str	r0, [sp]
700aab68: 9806         	ldr	r0, [sp, #0x18]
700aab6a: f500 609f    	add.w	r0, r0, #0x4f8
700aab6e: f04f 31ff    	mov.w	r1, #0xffffffff
700aab72: f007 feed    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x7dda
700aab76: 9807         	ldr	r0, [sp, #0x1c]
700aab78: 2101         	movs	r1, #0x1
700aab7a: f6cf 71ff    	movt	r1, #0xffff
700aab7e: 4288         	cmp	r0, r1
700aab80: d136         	bne	0x700aabf0 <Udma_rmAllocRxHcCh+0xa0> @ imm = #0x6c
700aab82: e7ff         	b	0x700aab84 <Udma_rmAllocRxHcCh+0x34> @ imm = #-0x2
700aab84: 2000         	movs	r0, #0x0
700aab86: 9005         	str	r0, [sp, #0x14]
700aab88: e7ff         	b	0x700aab8a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x2
700aab8a: 9805         	ldr	r0, [sp, #0x14]
700aab8c: 9900         	ldr	r1, [sp]
700aab8e: 6bc9         	ldr	r1, [r1, #0x3c]
700aab90: 4288         	cmp	r0, r1
700aab92: d22c         	bhs	0x700aabee <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x58
700aab94: e7ff         	b	0x700aab96 <Udma_rmAllocRxHcCh+0x46> @ imm = #-0x2
700aab96: 9805         	ldr	r0, [sp, #0x14]
700aab98: 0940         	lsrs	r0, r0, #0x5
700aab9a: 9004         	str	r0, [sp, #0x10]
700aab9c: 9805         	ldr	r0, [sp, #0x14]
700aab9e: 9904         	ldr	r1, [sp, #0x10]
700aaba0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaba4: 9003         	str	r0, [sp, #0xc]
700aaba6: 9903         	ldr	r1, [sp, #0xc]
700aaba8: 2001         	movs	r0, #0x1
700aabaa: 4088         	lsls	r0, r1
700aabac: 9002         	str	r0, [sp, #0x8]
700aabae: 9806         	ldr	r0, [sp, #0x18]
700aabb0: 9904         	ldr	r1, [sp, #0x10]
700aabb2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aabb6: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aabba: 9902         	ldr	r1, [sp, #0x8]
700aabbc: 4008         	ands	r0, r1
700aabbe: 4288         	cmp	r0, r1
700aabc0: d110         	bne	0x700aabe4 <Udma_rmAllocRxHcCh+0x94> @ imm = #0x20
700aabc2: e7ff         	b	0x700aabc4 <Udma_rmAllocRxHcCh+0x74> @ imm = #-0x2
700aabc4: 9a02         	ldr	r2, [sp, #0x8]
700aabc6: 9806         	ldr	r0, [sp, #0x18]
700aabc8: 9904         	ldr	r1, [sp, #0x10]
700aabca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aabce: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aabd2: 4390         	bics	r0, r2
700aabd4: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aabd8: 9805         	ldr	r0, [sp, #0x14]
700aabda: 9900         	ldr	r1, [sp]
700aabdc: 6b89         	ldr	r1, [r1, #0x38]
700aabde: 4408         	add	r0, r1
700aabe0: 9001         	str	r0, [sp, #0x4]
700aabe2: e004         	b	0x700aabee <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x8
700aabe4: e7ff         	b	0x700aabe6 <Udma_rmAllocRxHcCh+0x96> @ imm = #-0x2
700aabe6: 9805         	ldr	r0, [sp, #0x14]
700aabe8: 3001         	adds	r0, #0x1
700aabea: 9005         	str	r0, [sp, #0x14]
700aabec: e7cd         	b	0x700aab8a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x66
700aabee: e038         	b	0x700aac62 <Udma_rmAllocRxHcCh+0x112> @ imm = #0x70
700aabf0: 9807         	ldr	r0, [sp, #0x1c]
700aabf2: 9900         	ldr	r1, [sp]
700aabf4: 6b89         	ldr	r1, [r1, #0x38]
700aabf6: 4288         	cmp	r0, r1
700aabf8: d332         	blo	0x700aac60 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x64
700aabfa: e7ff         	b	0x700aabfc <Udma_rmAllocRxHcCh+0xac> @ imm = #-0x2
700aabfc: 9807         	ldr	r0, [sp, #0x1c]
700aabfe: 9a00         	ldr	r2, [sp]
700aac00: 6b91         	ldr	r1, [r2, #0x38]
700aac02: 6bd2         	ldr	r2, [r2, #0x3c]
700aac04: 4411         	add	r1, r2
700aac06: 4288         	cmp	r0, r1
700aac08: d22a         	bhs	0x700aac60 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x54
700aac0a: e7ff         	b	0x700aac0c <Udma_rmAllocRxHcCh+0xbc> @ imm = #-0x2
700aac0c: 9807         	ldr	r0, [sp, #0x1c]
700aac0e: 9900         	ldr	r1, [sp]
700aac10: 6b89         	ldr	r1, [r1, #0x38]
700aac12: 1a40         	subs	r0, r0, r1
700aac14: 9005         	str	r0, [sp, #0x14]
700aac16: 9805         	ldr	r0, [sp, #0x14]
700aac18: 0940         	lsrs	r0, r0, #0x5
700aac1a: 9004         	str	r0, [sp, #0x10]
700aac1c: 9805         	ldr	r0, [sp, #0x14]
700aac1e: 9904         	ldr	r1, [sp, #0x10]
700aac20: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aac24: 9003         	str	r0, [sp, #0xc]
700aac26: 9903         	ldr	r1, [sp, #0xc]
700aac28: 2001         	movs	r0, #0x1
700aac2a: 4088         	lsls	r0, r1
700aac2c: 9002         	str	r0, [sp, #0x8]
700aac2e: 9806         	ldr	r0, [sp, #0x18]
700aac30: 9904         	ldr	r1, [sp, #0x10]
700aac32: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aac36: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700aac3a: 9902         	ldr	r1, [sp, #0x8]
700aac3c: 4008         	ands	r0, r1
700aac3e: 4288         	cmp	r0, r1
700aac40: d10d         	bne	0x700aac5e <Udma_rmAllocRxHcCh+0x10e> @ imm = #0x1a
700aac42: e7ff         	b	0x700aac44 <Udma_rmAllocRxHcCh+0xf4> @ imm = #-0x2
700aac44: 9a02         	ldr	r2, [sp, #0x8]
700aac46: 9806         	ldr	r0, [sp, #0x18]
700aac48: 9904         	ldr	r1, [sp, #0x10]
700aac4a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aac4e: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700aac52: 4390         	bics	r0, r2
700aac54: f8c1 031c    	str.w	r0, [r1, #0x31c]
700aac58: 9807         	ldr	r0, [sp, #0x1c]
700aac5a: 9001         	str	r0, [sp, #0x4]
700aac5c: e7ff         	b	0x700aac5e <Udma_rmAllocRxHcCh+0x10e> @ imm = #-0x2
700aac5e: e7ff         	b	0x700aac60 <Udma_rmAllocRxHcCh+0x110> @ imm = #-0x2
700aac60: e7ff         	b	0x700aac62 <Udma_rmAllocRxHcCh+0x112> @ imm = #-0x2
700aac62: 9806         	ldr	r0, [sp, #0x18]
700aac64: f500 609f    	add.w	r0, r0, #0x4f8
700aac68: f008 ff02    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x8e04
700aac6c: 9801         	ldr	r0, [sp, #0x4]
700aac6e: b008         	add	sp, #0x20
700aac70: bd80         	pop	{r7, pc}
		...
700aac7e: 0000         	movs	r0, r0

700aac80 <Udma_rmAllocRxUhcCh>:
700aac80: b580         	push	{r7, lr}
700aac82: b088         	sub	sp, #0x20
700aac84: 9007         	str	r0, [sp, #0x1c]
700aac86: 9106         	str	r1, [sp, #0x18]
700aac88: 2000         	movs	r0, #0x0
700aac8a: f6cf 70ff    	movt	r0, #0xffff
700aac8e: 9001         	str	r0, [sp, #0x4]
700aac90: 9806         	ldr	r0, [sp, #0x18]
700aac92: f500 70ea    	add.w	r0, r0, #0x1d4
700aac96: 9000         	str	r0, [sp]
700aac98: 9806         	ldr	r0, [sp, #0x18]
700aac9a: f500 609f    	add.w	r0, r0, #0x4f8
700aac9e: f04f 31ff    	mov.w	r1, #0xffffffff
700aaca2: f007 fe55    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x7caa
700aaca6: 9807         	ldr	r0, [sp, #0x1c]
700aaca8: 2101         	movs	r1, #0x1
700aacaa: f6cf 71ff    	movt	r1, #0xffff
700aacae: 4288         	cmp	r0, r1
700aacb0: d136         	bne	0x700aad20 <Udma_rmAllocRxUhcCh+0xa0> @ imm = #0x6c
700aacb2: e7ff         	b	0x700aacb4 <Udma_rmAllocRxUhcCh+0x34> @ imm = #-0x2
700aacb4: 2000         	movs	r0, #0x0
700aacb6: 9005         	str	r0, [sp, #0x14]
700aacb8: e7ff         	b	0x700aacba <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x2
700aacba: 9805         	ldr	r0, [sp, #0x14]
700aacbc: 9900         	ldr	r1, [sp]
700aacbe: 6b49         	ldr	r1, [r1, #0x34]
700aacc0: 4288         	cmp	r0, r1
700aacc2: d22c         	bhs	0x700aad1e <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x58
700aacc4: e7ff         	b	0x700aacc6 <Udma_rmAllocRxUhcCh+0x46> @ imm = #-0x2
700aacc6: 9805         	ldr	r0, [sp, #0x14]
700aacc8: 0940         	lsrs	r0, r0, #0x5
700aacca: 9004         	str	r0, [sp, #0x10]
700aaccc: 9805         	ldr	r0, [sp, #0x14]
700aacce: 9904         	ldr	r1, [sp, #0x10]
700aacd0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aacd4: 9003         	str	r0, [sp, #0xc]
700aacd6: 9903         	ldr	r1, [sp, #0xc]
700aacd8: 2001         	movs	r0, #0x1
700aacda: 4088         	lsls	r0, r1
700aacdc: 9002         	str	r0, [sp, #0x8]
700aacde: 9806         	ldr	r0, [sp, #0x18]
700aace0: 9904         	ldr	r1, [sp, #0x10]
700aace2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aace6: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aacea: 9902         	ldr	r1, [sp, #0x8]
700aacec: 4008         	ands	r0, r1
700aacee: 4288         	cmp	r0, r1
700aacf0: d110         	bne	0x700aad14 <Udma_rmAllocRxUhcCh+0x94> @ imm = #0x20
700aacf2: e7ff         	b	0x700aacf4 <Udma_rmAllocRxUhcCh+0x74> @ imm = #-0x2
700aacf4: 9a02         	ldr	r2, [sp, #0x8]
700aacf6: 9806         	ldr	r0, [sp, #0x18]
700aacf8: 9904         	ldr	r1, [sp, #0x10]
700aacfa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aacfe: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aad02: 4390         	bics	r0, r2
700aad04: f8c1 0320    	str.w	r0, [r1, #0x320]
700aad08: 9805         	ldr	r0, [sp, #0x14]
700aad0a: 9900         	ldr	r1, [sp]
700aad0c: 6b09         	ldr	r1, [r1, #0x30]
700aad0e: 4408         	add	r0, r1
700aad10: 9001         	str	r0, [sp, #0x4]
700aad12: e004         	b	0x700aad1e <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x8
700aad14: e7ff         	b	0x700aad16 <Udma_rmAllocRxUhcCh+0x96> @ imm = #-0x2
700aad16: 9805         	ldr	r0, [sp, #0x14]
700aad18: 3001         	adds	r0, #0x1
700aad1a: 9005         	str	r0, [sp, #0x14]
700aad1c: e7cd         	b	0x700aacba <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x66
700aad1e: e038         	b	0x700aad92 <Udma_rmAllocRxUhcCh+0x112> @ imm = #0x70
700aad20: 9807         	ldr	r0, [sp, #0x1c]
700aad22: 9900         	ldr	r1, [sp]
700aad24: 6b09         	ldr	r1, [r1, #0x30]
700aad26: 4288         	cmp	r0, r1
700aad28: d332         	blo	0x700aad90 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x64
700aad2a: e7ff         	b	0x700aad2c <Udma_rmAllocRxUhcCh+0xac> @ imm = #-0x2
700aad2c: 9807         	ldr	r0, [sp, #0x1c]
700aad2e: 9a00         	ldr	r2, [sp]
700aad30: 6b11         	ldr	r1, [r2, #0x30]
700aad32: 6b52         	ldr	r2, [r2, #0x34]
700aad34: 4411         	add	r1, r2
700aad36: 4288         	cmp	r0, r1
700aad38: d22a         	bhs	0x700aad90 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x54
700aad3a: e7ff         	b	0x700aad3c <Udma_rmAllocRxUhcCh+0xbc> @ imm = #-0x2
700aad3c: 9807         	ldr	r0, [sp, #0x1c]
700aad3e: 9900         	ldr	r1, [sp]
700aad40: 6b09         	ldr	r1, [r1, #0x30]
700aad42: 1a40         	subs	r0, r0, r1
700aad44: 9005         	str	r0, [sp, #0x14]
700aad46: 9805         	ldr	r0, [sp, #0x14]
700aad48: 0940         	lsrs	r0, r0, #0x5
700aad4a: 9004         	str	r0, [sp, #0x10]
700aad4c: 9805         	ldr	r0, [sp, #0x14]
700aad4e: 9904         	ldr	r1, [sp, #0x10]
700aad50: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aad54: 9003         	str	r0, [sp, #0xc]
700aad56: 9903         	ldr	r1, [sp, #0xc]
700aad58: 2001         	movs	r0, #0x1
700aad5a: 4088         	lsls	r0, r1
700aad5c: 9002         	str	r0, [sp, #0x8]
700aad5e: 9806         	ldr	r0, [sp, #0x18]
700aad60: 9904         	ldr	r1, [sp, #0x10]
700aad62: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aad66: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700aad6a: 9902         	ldr	r1, [sp, #0x8]
700aad6c: 4008         	ands	r0, r1
700aad6e: 4288         	cmp	r0, r1
700aad70: d10d         	bne	0x700aad8e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #0x1a
700aad72: e7ff         	b	0x700aad74 <Udma_rmAllocRxUhcCh+0xf4> @ imm = #-0x2
700aad74: 9a02         	ldr	r2, [sp, #0x8]
700aad76: 9806         	ldr	r0, [sp, #0x18]
700aad78: 9904         	ldr	r1, [sp, #0x10]
700aad7a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aad7e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700aad82: 4390         	bics	r0, r2
700aad84: f8c1 0320    	str.w	r0, [r1, #0x320]
700aad88: 9807         	ldr	r0, [sp, #0x1c]
700aad8a: 9001         	str	r0, [sp, #0x4]
700aad8c: e7ff         	b	0x700aad8e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #-0x2
700aad8e: e7ff         	b	0x700aad90 <Udma_rmAllocRxUhcCh+0x110> @ imm = #-0x2
700aad90: e7ff         	b	0x700aad92 <Udma_rmAllocRxUhcCh+0x112> @ imm = #-0x2
700aad92: 9806         	ldr	r0, [sp, #0x18]
700aad94: f500 609f    	add.w	r0, r0, #0x4f8
700aad98: f008 fe6a    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x8cd4
700aad9c: 9801         	ldr	r0, [sp, #0x4]
700aad9e: b008         	add	sp, #0x20
700aada0: bd80         	pop	{r7, pc}
		...
700aadae: 0000         	movs	r0, r0

700aadb0 <Udma_rmAllocTxCh>:
700aadb0: b580         	push	{r7, lr}
700aadb2: b088         	sub	sp, #0x20
700aadb4: 9007         	str	r0, [sp, #0x1c]
700aadb6: 9106         	str	r1, [sp, #0x18]
700aadb8: 2000         	movs	r0, #0x0
700aadba: f6cf 70ff    	movt	r0, #0xffff
700aadbe: 9001         	str	r0, [sp, #0x4]
700aadc0: 9806         	ldr	r0, [sp, #0x18]
700aadc2: f500 70ea    	add.w	r0, r0, #0x1d4
700aadc6: 9000         	str	r0, [sp]
700aadc8: 9806         	ldr	r0, [sp, #0x18]
700aadca: f500 609f    	add.w	r0, r0, #0x4f8
700aadce: f04f 31ff    	mov.w	r1, #0xffffffff
700aadd2: f007 fdbd    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x7b7a
700aadd6: 9807         	ldr	r0, [sp, #0x1c]
700aadd8: 2101         	movs	r1, #0x1
700aadda: f6cf 71ff    	movt	r1, #0xffff
700aadde: 4288         	cmp	r0, r1
700aade0: d136         	bne	0x700aae50 <Udma_rmAllocTxCh+0xa0> @ imm = #0x6c
700aade2: e7ff         	b	0x700aade4 <Udma_rmAllocTxCh+0x34> @ imm = #-0x2
700aade4: 2000         	movs	r0, #0x0
700aade6: 9005         	str	r0, [sp, #0x14]
700aade8: e7ff         	b	0x700aadea <Udma_rmAllocTxCh+0x3a> @ imm = #-0x2
700aadea: 9805         	ldr	r0, [sp, #0x14]
700aadec: 9900         	ldr	r1, [sp]
700aadee: 6ac9         	ldr	r1, [r1, #0x2c]
700aadf0: 4288         	cmp	r0, r1
700aadf2: d22c         	bhs	0x700aae4e <Udma_rmAllocTxCh+0x9e> @ imm = #0x58
700aadf4: e7ff         	b	0x700aadf6 <Udma_rmAllocTxCh+0x46> @ imm = #-0x2
700aadf6: 9805         	ldr	r0, [sp, #0x14]
700aadf8: 0940         	lsrs	r0, r0, #0x5
700aadfa: 9004         	str	r0, [sp, #0x10]
700aadfc: 9805         	ldr	r0, [sp, #0x14]
700aadfe: 9904         	ldr	r1, [sp, #0x10]
700aae00: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aae04: 9003         	str	r0, [sp, #0xc]
700aae06: 9903         	ldr	r1, [sp, #0xc]
700aae08: 2001         	movs	r0, #0x1
700aae0a: 4088         	lsls	r0, r1
700aae0c: 9002         	str	r0, [sp, #0x8]
700aae0e: 9806         	ldr	r0, [sp, #0x18]
700aae10: 9904         	ldr	r1, [sp, #0x10]
700aae12: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aae16: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700aae1a: 9902         	ldr	r1, [sp, #0x8]
700aae1c: 4008         	ands	r0, r1
700aae1e: 4288         	cmp	r0, r1
700aae20: d110         	bne	0x700aae44 <Udma_rmAllocTxCh+0x94> @ imm = #0x20
700aae22: e7ff         	b	0x700aae24 <Udma_rmAllocTxCh+0x74> @ imm = #-0x2
700aae24: 9a02         	ldr	r2, [sp, #0x8]
700aae26: 9806         	ldr	r0, [sp, #0x18]
700aae28: 9904         	ldr	r1, [sp, #0x10]
700aae2a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aae2e: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700aae32: 4390         	bics	r0, r2
700aae34: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700aae38: 9805         	ldr	r0, [sp, #0x14]
700aae3a: 9900         	ldr	r1, [sp]
700aae3c: 6a89         	ldr	r1, [r1, #0x28]
700aae3e: 4408         	add	r0, r1
700aae40: 9001         	str	r0, [sp, #0x4]
700aae42: e004         	b	0x700aae4e <Udma_rmAllocTxCh+0x9e> @ imm = #0x8
700aae44: e7ff         	b	0x700aae46 <Udma_rmAllocTxCh+0x96> @ imm = #-0x2
700aae46: 9805         	ldr	r0, [sp, #0x14]
700aae48: 3001         	adds	r0, #0x1
700aae4a: 9005         	str	r0, [sp, #0x14]
700aae4c: e7cd         	b	0x700aadea <Udma_rmAllocTxCh+0x3a> @ imm = #-0x66
700aae4e: e038         	b	0x700aaec2 <Udma_rmAllocTxCh+0x112> @ imm = #0x70
700aae50: 9807         	ldr	r0, [sp, #0x1c]
700aae52: 9900         	ldr	r1, [sp]
700aae54: 6a89         	ldr	r1, [r1, #0x28]
700aae56: 4288         	cmp	r0, r1
700aae58: d332         	blo	0x700aaec0 <Udma_rmAllocTxCh+0x110> @ imm = #0x64
700aae5a: e7ff         	b	0x700aae5c <Udma_rmAllocTxCh+0xac> @ imm = #-0x2
700aae5c: 9807         	ldr	r0, [sp, #0x1c]
700aae5e: 9a00         	ldr	r2, [sp]
700aae60: 6a91         	ldr	r1, [r2, #0x28]
700aae62: 6ad2         	ldr	r2, [r2, #0x2c]
700aae64: 4411         	add	r1, r2
700aae66: 4288         	cmp	r0, r1
700aae68: d22a         	bhs	0x700aaec0 <Udma_rmAllocTxCh+0x110> @ imm = #0x54
700aae6a: e7ff         	b	0x700aae6c <Udma_rmAllocTxCh+0xbc> @ imm = #-0x2
700aae6c: 9807         	ldr	r0, [sp, #0x1c]
700aae6e: 9900         	ldr	r1, [sp]
700aae70: 6a89         	ldr	r1, [r1, #0x28]
700aae72: 1a40         	subs	r0, r0, r1
700aae74: 9005         	str	r0, [sp, #0x14]
700aae76: 9805         	ldr	r0, [sp, #0x14]
700aae78: 0940         	lsrs	r0, r0, #0x5
700aae7a: 9004         	str	r0, [sp, #0x10]
700aae7c: 9805         	ldr	r0, [sp, #0x14]
700aae7e: 9904         	ldr	r1, [sp, #0x10]
700aae80: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aae84: 9003         	str	r0, [sp, #0xc]
700aae86: 9903         	ldr	r1, [sp, #0xc]
700aae88: 2001         	movs	r0, #0x1
700aae8a: 4088         	lsls	r0, r1
700aae8c: 9002         	str	r0, [sp, #0x8]
700aae8e: 9806         	ldr	r0, [sp, #0x18]
700aae90: 9904         	ldr	r1, [sp, #0x10]
700aae92: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aae96: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700aae9a: 9902         	ldr	r1, [sp, #0x8]
700aae9c: 4008         	ands	r0, r1
700aae9e: 4288         	cmp	r0, r1
700aaea0: d10d         	bne	0x700aaebe <Udma_rmAllocTxCh+0x10e> @ imm = #0x1a
700aaea2: e7ff         	b	0x700aaea4 <Udma_rmAllocTxCh+0xf4> @ imm = #-0x2
700aaea4: 9a02         	ldr	r2, [sp, #0x8]
700aaea6: 9806         	ldr	r0, [sp, #0x18]
700aaea8: 9904         	ldr	r1, [sp, #0x10]
700aaeaa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaeae: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700aaeb2: 4390         	bics	r0, r2
700aaeb4: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700aaeb8: 9807         	ldr	r0, [sp, #0x1c]
700aaeba: 9001         	str	r0, [sp, #0x4]
700aaebc: e7ff         	b	0x700aaebe <Udma_rmAllocTxCh+0x10e> @ imm = #-0x2
700aaebe: e7ff         	b	0x700aaec0 <Udma_rmAllocTxCh+0x110> @ imm = #-0x2
700aaec0: e7ff         	b	0x700aaec2 <Udma_rmAllocTxCh+0x112> @ imm = #-0x2
700aaec2: 9806         	ldr	r0, [sp, #0x18]
700aaec4: f500 609f    	add.w	r0, r0, #0x4f8
700aaec8: f008 fdd2    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x8ba4
700aaecc: 9801         	ldr	r0, [sp, #0x4]
700aaece: b008         	add	sp, #0x20
700aaed0: bd80         	pop	{r7, pc}
		...
700aaede: 0000         	movs	r0, r0

700aaee0 <Udma_rmAllocTxHcCh>:
700aaee0: b580         	push	{r7, lr}
700aaee2: b088         	sub	sp, #0x20
700aaee4: 9007         	str	r0, [sp, #0x1c]
700aaee6: 9106         	str	r1, [sp, #0x18]
700aaee8: 2000         	movs	r0, #0x0
700aaeea: f6cf 70ff    	movt	r0, #0xffff
700aaeee: 9001         	str	r0, [sp, #0x4]
700aaef0: 9806         	ldr	r0, [sp, #0x18]
700aaef2: f500 70ea    	add.w	r0, r0, #0x1d4
700aaef6: 9000         	str	r0, [sp]
700aaef8: 9806         	ldr	r0, [sp, #0x18]
700aaefa: f500 609f    	add.w	r0, r0, #0x4f8
700aaefe: f04f 31ff    	mov.w	r1, #0xffffffff
700aaf02: f007 fd25    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x7a4a
700aaf06: 9807         	ldr	r0, [sp, #0x1c]
700aaf08: 2101         	movs	r1, #0x1
700aaf0a: f6cf 71ff    	movt	r1, #0xffff
700aaf0e: 4288         	cmp	r0, r1
700aaf10: d136         	bne	0x700aaf80 <Udma_rmAllocTxHcCh+0xa0> @ imm = #0x6c
700aaf12: e7ff         	b	0x700aaf14 <Udma_rmAllocTxHcCh+0x34> @ imm = #-0x2
700aaf14: 2000         	movs	r0, #0x0
700aaf16: 9005         	str	r0, [sp, #0x14]
700aaf18: e7ff         	b	0x700aaf1a <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x2
700aaf1a: 9805         	ldr	r0, [sp, #0x14]
700aaf1c: 9900         	ldr	r1, [sp]
700aaf1e: 6a49         	ldr	r1, [r1, #0x24]
700aaf20: 4288         	cmp	r0, r1
700aaf22: d22c         	bhs	0x700aaf7e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x58
700aaf24: e7ff         	b	0x700aaf26 <Udma_rmAllocTxHcCh+0x46> @ imm = #-0x2
700aaf26: 9805         	ldr	r0, [sp, #0x14]
700aaf28: 0940         	lsrs	r0, r0, #0x5
700aaf2a: 9004         	str	r0, [sp, #0x10]
700aaf2c: 9805         	ldr	r0, [sp, #0x14]
700aaf2e: 9904         	ldr	r1, [sp, #0x10]
700aaf30: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aaf34: 9003         	str	r0, [sp, #0xc]
700aaf36: 9903         	ldr	r1, [sp, #0xc]
700aaf38: 2001         	movs	r0, #0x1
700aaf3a: 4088         	lsls	r0, r1
700aaf3c: 9002         	str	r0, [sp, #0x8]
700aaf3e: 9806         	ldr	r0, [sp, #0x18]
700aaf40: 9904         	ldr	r1, [sp, #0x10]
700aaf42: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaf46: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700aaf4a: 9902         	ldr	r1, [sp, #0x8]
700aaf4c: 4008         	ands	r0, r1
700aaf4e: 4288         	cmp	r0, r1
700aaf50: d110         	bne	0x700aaf74 <Udma_rmAllocTxHcCh+0x94> @ imm = #0x20
700aaf52: e7ff         	b	0x700aaf54 <Udma_rmAllocTxHcCh+0x74> @ imm = #-0x2
700aaf54: 9a02         	ldr	r2, [sp, #0x8]
700aaf56: 9806         	ldr	r0, [sp, #0x18]
700aaf58: 9904         	ldr	r1, [sp, #0x10]
700aaf5a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aaf5e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700aaf62: 4390         	bics	r0, r2
700aaf64: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700aaf68: 9805         	ldr	r0, [sp, #0x14]
700aaf6a: 9900         	ldr	r1, [sp]
700aaf6c: 6a09         	ldr	r1, [r1, #0x20]
700aaf6e: 4408         	add	r0, r1
700aaf70: 9001         	str	r0, [sp, #0x4]
700aaf72: e004         	b	0x700aaf7e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x8
700aaf74: e7ff         	b	0x700aaf76 <Udma_rmAllocTxHcCh+0x96> @ imm = #-0x2
700aaf76: 9805         	ldr	r0, [sp, #0x14]
700aaf78: 3001         	adds	r0, #0x1
700aaf7a: 9005         	str	r0, [sp, #0x14]
700aaf7c: e7cd         	b	0x700aaf1a <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x66
700aaf7e: e038         	b	0x700aaff2 <Udma_rmAllocTxHcCh+0x112> @ imm = #0x70
700aaf80: 9807         	ldr	r0, [sp, #0x1c]
700aaf82: 9900         	ldr	r1, [sp]
700aaf84: 6a09         	ldr	r1, [r1, #0x20]
700aaf86: 4288         	cmp	r0, r1
700aaf88: d332         	blo	0x700aaff0 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x64
700aaf8a: e7ff         	b	0x700aaf8c <Udma_rmAllocTxHcCh+0xac> @ imm = #-0x2
700aaf8c: 9807         	ldr	r0, [sp, #0x1c]
700aaf8e: 9a00         	ldr	r2, [sp]
700aaf90: 6a11         	ldr	r1, [r2, #0x20]
700aaf92: 6a52         	ldr	r2, [r2, #0x24]
700aaf94: 4411         	add	r1, r2
700aaf96: 4288         	cmp	r0, r1
700aaf98: d22a         	bhs	0x700aaff0 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x54
700aaf9a: e7ff         	b	0x700aaf9c <Udma_rmAllocTxHcCh+0xbc> @ imm = #-0x2
700aaf9c: 9807         	ldr	r0, [sp, #0x1c]
700aaf9e: 9900         	ldr	r1, [sp]
700aafa0: 6a09         	ldr	r1, [r1, #0x20]
700aafa2: 1a40         	subs	r0, r0, r1
700aafa4: 9005         	str	r0, [sp, #0x14]
700aafa6: 9805         	ldr	r0, [sp, #0x14]
700aafa8: 0940         	lsrs	r0, r0, #0x5
700aafaa: 9004         	str	r0, [sp, #0x10]
700aafac: 9805         	ldr	r0, [sp, #0x14]
700aafae: 9904         	ldr	r1, [sp, #0x10]
700aafb0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700aafb4: 9003         	str	r0, [sp, #0xc]
700aafb6: 9903         	ldr	r1, [sp, #0xc]
700aafb8: 2001         	movs	r0, #0x1
700aafba: 4088         	lsls	r0, r1
700aafbc: 9002         	str	r0, [sp, #0x8]
700aafbe: 9806         	ldr	r0, [sp, #0x18]
700aafc0: 9904         	ldr	r1, [sp, #0x10]
700aafc2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aafc6: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700aafca: 9902         	ldr	r1, [sp, #0x8]
700aafcc: 4008         	ands	r0, r1
700aafce: 4288         	cmp	r0, r1
700aafd0: d10d         	bne	0x700aafee <Udma_rmAllocTxHcCh+0x10e> @ imm = #0x1a
700aafd2: e7ff         	b	0x700aafd4 <Udma_rmAllocTxHcCh+0xf4> @ imm = #-0x2
700aafd4: 9a02         	ldr	r2, [sp, #0x8]
700aafd6: 9806         	ldr	r0, [sp, #0x18]
700aafd8: 9904         	ldr	r1, [sp, #0x10]
700aafda: eb00 0181    	add.w	r1, r0, r1, lsl #2
700aafde: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700aafe2: 4390         	bics	r0, r2
700aafe4: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700aafe8: 9807         	ldr	r0, [sp, #0x1c]
700aafea: 9001         	str	r0, [sp, #0x4]
700aafec: e7ff         	b	0x700aafee <Udma_rmAllocTxHcCh+0x10e> @ imm = #-0x2
700aafee: e7ff         	b	0x700aaff0 <Udma_rmAllocTxHcCh+0x110> @ imm = #-0x2
700aaff0: e7ff         	b	0x700aaff2 <Udma_rmAllocTxHcCh+0x112> @ imm = #-0x2
700aaff2: 9806         	ldr	r0, [sp, #0x18]
700aaff4: f500 609f    	add.w	r0, r0, #0x4f8
700aaff8: f008 fd3a    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x8a74
700aaffc: 9801         	ldr	r0, [sp, #0x4]
700aaffe: b008         	add	sp, #0x20
700ab000: bd80         	pop	{r7, pc}
		...
700ab00e: 0000         	movs	r0, r0

700ab010 <Udma_rmAllocTxUhcCh>:
700ab010: b580         	push	{r7, lr}
700ab012: b088         	sub	sp, #0x20
700ab014: 9007         	str	r0, [sp, #0x1c]
700ab016: 9106         	str	r1, [sp, #0x18]
700ab018: 2000         	movs	r0, #0x0
700ab01a: f6cf 70ff    	movt	r0, #0xffff
700ab01e: 9001         	str	r0, [sp, #0x4]
700ab020: 9806         	ldr	r0, [sp, #0x18]
700ab022: f500 70ea    	add.w	r0, r0, #0x1d4
700ab026: 9000         	str	r0, [sp]
700ab028: 9806         	ldr	r0, [sp, #0x18]
700ab02a: f500 609f    	add.w	r0, r0, #0x4f8
700ab02e: f04f 31ff    	mov.w	r1, #0xffffffff
700ab032: f007 fc8d    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x791a
700ab036: 9807         	ldr	r0, [sp, #0x1c]
700ab038: 2101         	movs	r1, #0x1
700ab03a: f6cf 71ff    	movt	r1, #0xffff
700ab03e: 4288         	cmp	r0, r1
700ab040: d136         	bne	0x700ab0b0 <Udma_rmAllocTxUhcCh+0xa0> @ imm = #0x6c
700ab042: e7ff         	b	0x700ab044 <Udma_rmAllocTxUhcCh+0x34> @ imm = #-0x2
700ab044: 2000         	movs	r0, #0x0
700ab046: 9005         	str	r0, [sp, #0x14]
700ab048: e7ff         	b	0x700ab04a <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x2
700ab04a: 9805         	ldr	r0, [sp, #0x14]
700ab04c: 9900         	ldr	r1, [sp]
700ab04e: 69c9         	ldr	r1, [r1, #0x1c]
700ab050: 4288         	cmp	r0, r1
700ab052: d22c         	bhs	0x700ab0ae <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x58
700ab054: e7ff         	b	0x700ab056 <Udma_rmAllocTxUhcCh+0x46> @ imm = #-0x2
700ab056: 9805         	ldr	r0, [sp, #0x14]
700ab058: 0940         	lsrs	r0, r0, #0x5
700ab05a: 9004         	str	r0, [sp, #0x10]
700ab05c: 9805         	ldr	r0, [sp, #0x14]
700ab05e: 9904         	ldr	r1, [sp, #0x10]
700ab060: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab064: 9003         	str	r0, [sp, #0xc]
700ab066: 9903         	ldr	r1, [sp, #0xc]
700ab068: 2001         	movs	r0, #0x1
700ab06a: 4088         	lsls	r0, r1
700ab06c: 9002         	str	r0, [sp, #0x8]
700ab06e: 9806         	ldr	r0, [sp, #0x18]
700ab070: 9904         	ldr	r1, [sp, #0x10]
700ab072: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab076: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700ab07a: 9902         	ldr	r1, [sp, #0x8]
700ab07c: 4008         	ands	r0, r1
700ab07e: 4288         	cmp	r0, r1
700ab080: d110         	bne	0x700ab0a4 <Udma_rmAllocTxUhcCh+0x94> @ imm = #0x20
700ab082: e7ff         	b	0x700ab084 <Udma_rmAllocTxUhcCh+0x74> @ imm = #-0x2
700ab084: 9a02         	ldr	r2, [sp, #0x8]
700ab086: 9806         	ldr	r0, [sp, #0x18]
700ab088: 9904         	ldr	r1, [sp, #0x10]
700ab08a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab08e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700ab092: 4390         	bics	r0, r2
700ab094: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700ab098: 9805         	ldr	r0, [sp, #0x14]
700ab09a: 9900         	ldr	r1, [sp]
700ab09c: 6989         	ldr	r1, [r1, #0x18]
700ab09e: 4408         	add	r0, r1
700ab0a0: 9001         	str	r0, [sp, #0x4]
700ab0a2: e004         	b	0x700ab0ae <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x8
700ab0a4: e7ff         	b	0x700ab0a6 <Udma_rmAllocTxUhcCh+0x96> @ imm = #-0x2
700ab0a6: 9805         	ldr	r0, [sp, #0x14]
700ab0a8: 3001         	adds	r0, #0x1
700ab0aa: 9005         	str	r0, [sp, #0x14]
700ab0ac: e7cd         	b	0x700ab04a <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x66
700ab0ae: e038         	b	0x700ab122 <Udma_rmAllocTxUhcCh+0x112> @ imm = #0x70
700ab0b0: 9807         	ldr	r0, [sp, #0x1c]
700ab0b2: 9900         	ldr	r1, [sp]
700ab0b4: 6989         	ldr	r1, [r1, #0x18]
700ab0b6: 4288         	cmp	r0, r1
700ab0b8: d332         	blo	0x700ab120 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x64
700ab0ba: e7ff         	b	0x700ab0bc <Udma_rmAllocTxUhcCh+0xac> @ imm = #-0x2
700ab0bc: 9807         	ldr	r0, [sp, #0x1c]
700ab0be: 9a00         	ldr	r2, [sp]
700ab0c0: 6991         	ldr	r1, [r2, #0x18]
700ab0c2: 69d2         	ldr	r2, [r2, #0x1c]
700ab0c4: 4411         	add	r1, r2
700ab0c6: 4288         	cmp	r0, r1
700ab0c8: d22a         	bhs	0x700ab120 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x54
700ab0ca: e7ff         	b	0x700ab0cc <Udma_rmAllocTxUhcCh+0xbc> @ imm = #-0x2
700ab0cc: 9807         	ldr	r0, [sp, #0x1c]
700ab0ce: 9900         	ldr	r1, [sp]
700ab0d0: 6989         	ldr	r1, [r1, #0x18]
700ab0d2: 1a40         	subs	r0, r0, r1
700ab0d4: 9005         	str	r0, [sp, #0x14]
700ab0d6: 9805         	ldr	r0, [sp, #0x14]
700ab0d8: 0940         	lsrs	r0, r0, #0x5
700ab0da: 9004         	str	r0, [sp, #0x10]
700ab0dc: 9805         	ldr	r0, [sp, #0x14]
700ab0de: 9904         	ldr	r1, [sp, #0x10]
700ab0e0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ab0e4: 9003         	str	r0, [sp, #0xc]
700ab0e6: 9903         	ldr	r1, [sp, #0xc]
700ab0e8: 2001         	movs	r0, #0x1
700ab0ea: 4088         	lsls	r0, r1
700ab0ec: 9002         	str	r0, [sp, #0x8]
700ab0ee: 9806         	ldr	r0, [sp, #0x18]
700ab0f0: 9904         	ldr	r1, [sp, #0x10]
700ab0f2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab0f6: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700ab0fa: 9902         	ldr	r1, [sp, #0x8]
700ab0fc: 4008         	ands	r0, r1
700ab0fe: 4288         	cmp	r0, r1
700ab100: d10d         	bne	0x700ab11e <Udma_rmAllocTxUhcCh+0x10e> @ imm = #0x1a
700ab102: e7ff         	b	0x700ab104 <Udma_rmAllocTxUhcCh+0xf4> @ imm = #-0x2
700ab104: 9a02         	ldr	r2, [sp, #0x8]
700ab106: 9806         	ldr	r0, [sp, #0x18]
700ab108: 9904         	ldr	r1, [sp, #0x10]
700ab10a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ab10e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700ab112: 4390         	bics	r0, r2
700ab114: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700ab118: 9807         	ldr	r0, [sp, #0x1c]
700ab11a: 9001         	str	r0, [sp, #0x4]
700ab11c: e7ff         	b	0x700ab11e <Udma_rmAllocTxUhcCh+0x10e> @ imm = #-0x2
700ab11e: e7ff         	b	0x700ab120 <Udma_rmAllocTxUhcCh+0x110> @ imm = #-0x2
700ab120: e7ff         	b	0x700ab122 <Udma_rmAllocTxUhcCh+0x112> @ imm = #-0x2
700ab122: 9806         	ldr	r0, [sp, #0x18]
700ab124: f500 609f    	add.w	r0, r0, #0x4f8
700ab128: f008 fca2    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x8944
700ab12c: 9801         	ldr	r0, [sp, #0x4]
700ab12e: b008         	add	sp, #0x20
700ab130: bd80         	pop	{r7, pc}
		...
700ab13e: 0000         	movs	r0, r0

700ab140 <UART_udmaInitRxCh>:
700ab140: b580         	push	{r7, lr}
700ab142: b0be         	sub	sp, #0xf8
700ab144: 903d         	str	r0, [sp, #0xf4]
700ab146: 913c         	str	r1, [sp, #0xf0]
700ab148: 200a         	movs	r0, #0xa
700ab14a: 903a         	str	r0, [sp, #0xe8]
700ab14c: 993a         	ldr	r1, [sp, #0xe8]
700ab14e: a821         	add	r0, sp, #0x84
700ab150: f006 fc96    	bl	0x700b1a80 <UdmaChPrms_init> @ imm = #0x692c
700ab154: 983d         	ldr	r0, [sp, #0xf4]
700ab156: 6840         	ldr	r0, [r0, #0x4]
700ab158: 6c00         	ldr	r0, [r0, #0x40]
700ab15a: 9022         	str	r0, [sp, #0x88]
700ab15c: 983c         	ldr	r0, [sp, #0xf0]
700ab15e: 6a80         	ldr	r0, [r0, #0x28]
700ab160: 9025         	str	r0, [sp, #0x94]
700ab162: 983c         	ldr	r0, [sp, #0xf0]
700ab164: 6b00         	ldr	r0, [r0, #0x30]
700ab166: 9026         	str	r0, [sp, #0x98]
700ab168: 983c         	ldr	r0, [sp, #0xf0]
700ab16a: 6b40         	ldr	r0, [r0, #0x34]
700ab16c: 9028         	str	r0, [sp, #0xa0]
700ab16e: 983c         	ldr	r0, [sp, #0xf0]
700ab170: 6bc0         	ldr	r0, [r0, #0x3c]
700ab172: 2801         	cmp	r0, #0x1
700ab174: d10a         	bne	0x700ab18c <UART_udmaInitRxCh+0x4c> @ imm = #0x14
700ab176: e7ff         	b	0x700ab178 <UART_udmaInitRxCh+0x38> @ imm = #-0x2
700ab178: 983c         	ldr	r0, [sp, #0xf0]
700ab17a: 6ac0         	ldr	r0, [r0, #0x2c]
700ab17c: 902c         	str	r0, [sp, #0xb0]
700ab17e: 983c         	ldr	r0, [sp, #0xf0]
700ab180: 6b00         	ldr	r0, [r0, #0x30]
700ab182: 902d         	str	r0, [sp, #0xb4]
700ab184: 983c         	ldr	r0, [sp, #0xf0]
700ab186: 6b40         	ldr	r0, [r0, #0x34]
700ab188: 902f         	str	r0, [sp, #0xbc]
700ab18a: e7ff         	b	0x700ab18c <UART_udmaInitRxCh+0x4c> @ imm = #-0x2
700ab18c: 983c         	ldr	r0, [sp, #0xf0]
700ab18e: 6880         	ldr	r0, [r0, #0x8]
700ab190: 9006         	str	r0, [sp, #0x18]
700ab192: 983c         	ldr	r0, [sp, #0xf0]
700ab194: 6800         	ldr	r0, [r0]
700ab196: 9007         	str	r0, [sp, #0x1c]
700ab198: 9807         	ldr	r0, [sp, #0x1c]
700ab19a: 9906         	ldr	r1, [sp, #0x18]
700ab19c: 9a3a         	ldr	r2, [sp, #0xe8]
700ab19e: ab21         	add	r3, sp, #0x84
700ab1a0: f7fd fade    	bl	0x700a8760 <Udma_chOpen> @ imm = #-0x2a44
700ab1a4: 903b         	str	r0, [sp, #0xec]
700ab1a6: 983b         	ldr	r0, [sp, #0xec]
700ab1a8: fab0 f080    	clz	r0, r0
700ab1ac: 0940         	lsrs	r0, r0, #0x5
700ab1ae: f647 51a0    	movw	r1, #0x7da0
700ab1b2: f2c7 010b    	movt	r1, #0x700b
700ab1b6: 9103         	str	r1, [sp, #0xc]
700ab1b8: 466a         	mov	r2, sp
700ab1ba: 6011         	str	r1, [r2]
700ab1bc: f647 11fc    	movw	r1, #0x79fc
700ab1c0: f2c7 010b    	movt	r1, #0x700b
700ab1c4: 9104         	str	r1, [sp, #0x10]
700ab1c6: f647 52ea    	movw	r2, #0x7dea
700ab1ca: f2c7 020b    	movt	r2, #0x700b
700ab1ce: 9205         	str	r2, [sp, #0x14]
700ab1d0: 2366         	movs	r3, #0x66
700ab1d2: f005 fedd    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x5dba
700ab1d6: 993a         	ldr	r1, [sp, #0xe8]
700ab1d8: a81a         	add	r0, sp, #0x68
700ab1da: 9001         	str	r0, [sp, #0x4]
700ab1dc: f003 fa20    	bl	0x700ae620 <UdmaChRxPrms_init> @ imm = #0x3440
700ab1e0: 9901         	ldr	r1, [sp, #0x4]
700ab1e2: 9806         	ldr	r0, [sp, #0x18]
700ab1e4: f7f9 fbc4    	bl	0x700a4970 <Udma_chConfigRx> @ imm = #-0x6878
700ab1e8: 9b03         	ldr	r3, [sp, #0xc]
700ab1ea: 9904         	ldr	r1, [sp, #0x10]
700ab1ec: 9a05         	ldr	r2, [sp, #0x14]
700ab1ee: 903b         	str	r0, [sp, #0xec]
700ab1f0: 983b         	ldr	r0, [sp, #0xec]
700ab1f2: fab0 f080    	clz	r0, r0
700ab1f6: 0940         	lsrs	r0, r0, #0x5
700ab1f8: 46ec         	mov	r12, sp
700ab1fa: f8cc 3000    	str.w	r3, [r12]
700ab1fe: 236b         	movs	r3, #0x6b
700ab200: f005 fec6    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x5d8c
700ab204: 983c         	ldr	r0, [sp, #0xf0]
700ab206: 6900         	ldr	r0, [r0, #0x10]
700ab208: 9019         	str	r0, [sp, #0x64]
700ab20a: a808         	add	r0, sp, #0x20
700ab20c: 9002         	str	r0, [sp, #0x8]
700ab20e: f006 ffe7    	bl	0x700b21e0 <UdmaEventPrms_init> @ imm = #0x6fce
700ab212: 2001         	movs	r0, #0x1
700ab214: 9008         	str	r0, [sp, #0x20]
700ab216: 2002         	movs	r0, #0x2
700ab218: 9009         	str	r0, [sp, #0x24]
700ab21a: 9806         	ldr	r0, [sp, #0x18]
700ab21c: 900a         	str	r0, [sp, #0x28]
700ab21e: 9807         	ldr	r0, [sp, #0x1c]
700ab220: f007 ff4e    	bl	0x700b30c0 <Udma_eventGetGlobalHandle> @ imm = #0x7e9c
700ab224: 9a02         	ldr	r2, [sp, #0x8]
700ab226: 900c         	str	r0, [sp, #0x30]
700ab228: f64f 30c1    	movw	r0, #0xfbc1
700ab22c: f2c7 000a    	movt	r0, #0x700a
700ab230: 900d         	str	r0, [sp, #0x34]
700ab232: 983d         	ldr	r0, [sp, #0xf4]
700ab234: 900f         	str	r0, [sp, #0x3c]
700ab236: 9807         	ldr	r0, [sp, #0x1c]
700ab238: 9919         	ldr	r1, [sp, #0x64]
700ab23a: f7fa fa91    	bl	0x700a5760 <Udma_eventRegister> @ imm = #-0x5ade
700ab23e: 9b03         	ldr	r3, [sp, #0xc]
700ab240: 9904         	ldr	r1, [sp, #0x10]
700ab242: 9a05         	ldr	r2, [sp, #0x14]
700ab244: 903b         	str	r0, [sp, #0xec]
700ab246: 983b         	ldr	r0, [sp, #0xec]
700ab248: fab0 f080    	clz	r0, r0
700ab24c: 0940         	lsrs	r0, r0, #0x5
700ab24e: 46ec         	mov	r12, sp
700ab250: f8cc 3000    	str.w	r3, [r12]
700ab254: 2377         	movs	r3, #0x77
700ab256: f005 fe9b    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x5d36
700ab25a: 983b         	ldr	r0, [sp, #0xec]
700ab25c: b03e         	add	sp, #0xf8
700ab25e: bd80         	pop	{r7, pc}

700ab260 <Sciclient_rmIaValidateEvt>:
700ab260: b580         	push	{r7, lr}
700ab262: b086         	sub	sp, #0x18
700ab264: 4684         	mov	r12, r0
700ab266: 9808         	ldr	r0, [sp, #0x20]
700ab268: f8cd c014    	str.w	r12, [sp, #0x14]
700ab26c: f8ad 1012    	strh.w	r1, [sp, #0x12]
700ab270: f8ad 2010    	strh.w	r2, [sp, #0x10]
700ab274: f88d 300f    	strb.w	r3, [sp, #0xf]
700ab278: f88d 000e    	strb.w	r0, [sp, #0xe]
700ab27c: 2000         	movs	r0, #0x0
700ab27e: 9002         	str	r0, [sp, #0x8]
700ab280: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ab284: 9905         	ldr	r1, [sp, #0x14]
700ab286: 8949         	ldrh	r1, [r1, #0xa]
700ab288: 4288         	cmp	r0, r1
700ab28a: db04         	blt	0x700ab296 <Sciclient_rmIaValidateEvt+0x36> @ imm = #0x8
700ab28c: e7ff         	b	0x700ab28e <Sciclient_rmIaValidateEvt+0x2e> @ imm = #-0x2
700ab28e: f06f 0001    	mvn	r0, #0x1
700ab292: 9002         	str	r0, [sp, #0x8]
700ab294: e7ff         	b	0x700ab296 <Sciclient_rmIaValidateEvt+0x36> @ imm = #-0x2
700ab296: 9802         	ldr	r0, [sp, #0x8]
700ab298: 2800         	cmp	r0, #0x0
700ab29a: d16d         	bne	0x700ab378 <Sciclient_rmIaValidateEvt+0x118> @ imm = #0xda
700ab29c: e7ff         	b	0x700ab29e <Sciclient_rmIaValidateEvt+0x3e> @ imm = #-0x2
700ab29e: 9805         	ldr	r0, [sp, #0x14]
700ab2a0: 6840         	ldr	r0, [r0, #0x4]
700ab2a2: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ab2a6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ab2aa: 9001         	str	r0, [sp, #0x4]
700ab2ac: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700ab2b0: 07c0         	lsls	r0, r0, #0x1f
700ab2b2: 2800         	cmp	r0, #0x0
700ab2b4: d047         	beq	0x700ab346 <Sciclient_rmIaValidateEvt+0xe6> @ imm = #0x8e
700ab2b6: e7ff         	b	0x700ab2b8 <Sciclient_rmIaValidateEvt+0x58> @ imm = #-0x2
700ab2b8: 9801         	ldr	r0, [sp, #0x4]
700ab2ba: f64f 7100    	movw	r1, #0xff00
700ab2be: f2c0 0101    	movt	r1, #0x1
700ab2c2: 2208         	movs	r2, #0x8
700ab2c4: f009 fdb4    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0x9b68
700ab2c8: f8ad 0002    	strh.w	r0, [sp, #0x2]
700ab2cc: 9801         	ldr	r0, [sp, #0x4]
700ab2ce: 213f         	movs	r1, #0x3f
700ab2d0: 2200         	movs	r2, #0x0
700ab2d2: f009 fdad    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0x9b5a
700ab2d6: f8ad 0000    	strh.w	r0, [sp]
700ab2da: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ab2de: b9f0         	cbnz	r0, 0x700ab31e <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x3c
700ab2e0: e7ff         	b	0x700ab2e2 <Sciclient_rmIaValidateEvt+0x82> @ imm = #-0x2
700ab2e2: f8bd 0000    	ldrh.w	r0, [sp]
700ab2e6: b9d0         	cbnz	r0, 0x700ab31e <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x34
700ab2e8: e7ff         	b	0x700ab2ea <Sciclient_rmIaValidateEvt+0x8a> @ imm = #-0x2
700ab2ea: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700ab2ee: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700ab2f2: 4288         	cmp	r0, r1
700ab2f4: d012         	beq	0x700ab31c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x24
700ab2f6: e7ff         	b	0x700ab2f8 <Sciclient_rmIaValidateEvt+0x98> @ imm = #-0x2
700ab2f8: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ab2fc: f8bd 1000    	ldrh.w	r1, [sp]
700ab300: 4288         	cmp	r0, r1
700ab302: d00b         	beq	0x700ab31c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x16
700ab304: e7ff         	b	0x700ab306 <Sciclient_rmIaValidateEvt+0xa6> @ imm = #-0x2
700ab306: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ab30a: 9905         	ldr	r1, [sp, #0x14]
700ab30c: 8a89         	ldrh	r1, [r1, #0x14]
700ab30e: 4288         	cmp	r0, r1
700ab310: d004         	beq	0x700ab31c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x8
700ab312: e7ff         	b	0x700ab314 <Sciclient_rmIaValidateEvt+0xb4> @ imm = #-0x2
700ab314: f06f 0001    	mvn	r0, #0x1
700ab318: 9002         	str	r0, [sp, #0x8]
700ab31a: e7ff         	b	0x700ab31c <Sciclient_rmIaValidateEvt+0xbc> @ imm = #-0x2
700ab31c: e012         	b	0x700ab344 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #0x24
700ab31e: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700ab322: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700ab326: 4288         	cmp	r0, r1
700ab328: d00b         	beq	0x700ab342 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x16
700ab32a: e7ff         	b	0x700ab32c <Sciclient_rmIaValidateEvt+0xcc> @ imm = #-0x2
700ab32c: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ab330: f8bd 1000    	ldrh.w	r1, [sp]
700ab334: 4288         	cmp	r0, r1
700ab336: d004         	beq	0x700ab342 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x8
700ab338: e7ff         	b	0x700ab33a <Sciclient_rmIaValidateEvt+0xda> @ imm = #-0x2
700ab33a: f06f 0001    	mvn	r0, #0x1
700ab33e: 9002         	str	r0, [sp, #0x8]
700ab340: e7ff         	b	0x700ab342 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #-0x2
700ab342: e7ff         	b	0x700ab344 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #-0x2
700ab344: e017         	b	0x700ab376 <Sciclient_rmIaValidateEvt+0x116> @ imm = #0x2e
700ab346: 9801         	ldr	r0, [sp, #0x4]
700ab348: f00a fa9a    	bl	0x700b5880 <CSL_REG32_RD_RAW> @ imm = #0xa534
700ab34c: b138         	cbz	r0, 0x700ab35e <Sciclient_rmIaValidateEvt+0xfe> @ imm = #0xe
700ab34e: e7ff         	b	0x700ab350 <Sciclient_rmIaValidateEvt+0xf0> @ imm = #-0x2
700ab350: 9805         	ldr	r0, [sp, #0x14]
700ab352: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ab356: f005 f823    	bl	0x700b03a0 <Sciclient_rmIaEvtRomMapped> @ imm = #0x5046
700ab35a: b138         	cbz	r0, 0x700ab36c <Sciclient_rmIaValidateEvt+0x10c> @ imm = #0xe
700ab35c: e7ff         	b	0x700ab35e <Sciclient_rmIaValidateEvt+0xfe> @ imm = #-0x2
700ab35e: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ab362: 9905         	ldr	r1, [sp, #0x14]
700ab364: 8a89         	ldrh	r1, [r1, #0x14]
700ab366: 4288         	cmp	r0, r1
700ab368: d104         	bne	0x700ab374 <Sciclient_rmIaValidateEvt+0x114> @ imm = #0x8
700ab36a: e7ff         	b	0x700ab36c <Sciclient_rmIaValidateEvt+0x10c> @ imm = #-0x2
700ab36c: f06f 0001    	mvn	r0, #0x1
700ab370: 9002         	str	r0, [sp, #0x8]
700ab372: e7ff         	b	0x700ab374 <Sciclient_rmIaValidateEvt+0x114> @ imm = #-0x2
700ab374: e7ff         	b	0x700ab376 <Sciclient_rmIaValidateEvt+0x116> @ imm = #-0x2
700ab376: e7ff         	b	0x700ab378 <Sciclient_rmIaValidateEvt+0x118> @ imm = #-0x2
700ab378: 9802         	ldr	r0, [sp, #0x8]
700ab37a: b006         	add	sp, #0x18
700ab37c: bd80         	pop	{r7, pc}
700ab37e: 0000         	movs	r0, r0

700ab380 <Sciclient_rmIrqVintAdd>:
700ab380: b580         	push	{r7, lr}
700ab382: b08c         	sub	sp, #0x30
700ab384: 900b         	str	r0, [sp, #0x2c]
700ab386: 2000         	movs	r0, #0x0
700ab388: 900a         	str	r0, [sp, #0x28]
700ab38a: f88d 0026    	strb.w	r0, [sp, #0x26]
700ab38e: f88d 0025    	strb.w	r0, [sp, #0x25]
700ab392: 9008         	str	r0, [sp, #0x20]
700ab394: 980b         	ldr	r0, [sp, #0x2c]
700ab396: f10d 0127    	add.w	r1, sp, #0x27
700ab39a: f002 fd21    	bl	0x700adde0 <Sciclient_rmIrqIsVintRouteSet> @ imm = #0x2a42
700ab39e: 900a         	str	r0, [sp, #0x28]
700ab3a0: 980a         	ldr	r0, [sp, #0x28]
700ab3a2: b9a0         	cbnz	r0, 0x700ab3ce <Sciclient_rmIrqVintAdd+0x4e> @ imm = #0x28
700ab3a4: e7ff         	b	0x700ab3a6 <Sciclient_rmIrqVintAdd+0x26> @ imm = #-0x2
700ab3a6: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700ab3aa: 07c0         	lsls	r0, r0, #0x1f
700ab3ac: b930         	cbnz	r0, 0x700ab3bc <Sciclient_rmIrqVintAdd+0x3c> @ imm = #0xc
700ab3ae: e7ff         	b	0x700ab3b0 <Sciclient_rmIrqVintAdd+0x30> @ imm = #-0x2
700ab3b0: 980b         	ldr	r0, [sp, #0x2c]
700ab3b2: 6800         	ldr	r0, [r0]
700ab3b4: f006 fc44    	bl	0x700b1c40 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x6888
700ab3b8: b120         	cbz	r0, 0x700ab3c4 <Sciclient_rmIrqVintAdd+0x44> @ imm = #0x8
700ab3ba: e7ff         	b	0x700ab3bc <Sciclient_rmIrqVintAdd+0x3c> @ imm = #-0x2
700ab3bc: 2001         	movs	r0, #0x1
700ab3be: f88d 0026    	strb.w	r0, [sp, #0x26]
700ab3c2: e003         	b	0x700ab3cc <Sciclient_rmIrqVintAdd+0x4c> @ imm = #0x6
700ab3c4: 2001         	movs	r0, #0x1
700ab3c6: f88d 0025    	strb.w	r0, [sp, #0x25]
700ab3ca: e7ff         	b	0x700ab3cc <Sciclient_rmIrqVintAdd+0x4c> @ imm = #-0x2
700ab3cc: e7ff         	b	0x700ab3ce <Sciclient_rmIrqVintAdd+0x4e> @ imm = #-0x2
700ab3ce: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700ab3d2: 07c0         	lsls	r0, r0, #0x1f
700ab3d4: 2800         	cmp	r0, #0x0
700ab3d6: d04c         	beq	0x700ab472 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #0x98
700ab3d8: e7ff         	b	0x700ab3da <Sciclient_rmIrqVintAdd+0x5a> @ imm = #-0x2
700ab3da: 203c         	movs	r0, #0x3c
700ab3dc: f2c8 0000    	movt	r0, #0x8000
700ab3e0: 9003         	str	r0, [sp, #0xc]
700ab3e2: 980b         	ldr	r0, [sp, #0x2c]
700ab3e4: 7900         	ldrb	r0, [r0, #0x4]
700ab3e6: f88d 001f    	strb.w	r0, [sp, #0x1f]
700ab3ea: 980b         	ldr	r0, [sp, #0x2c]
700ab3ec: 88c0         	ldrh	r0, [r0, #0x6]
700ab3ee: f8ad 0010    	strh.w	r0, [sp, #0x10]
700ab3f2: 980b         	ldr	r0, [sp, #0x2c]
700ab3f4: 8900         	ldrh	r0, [r0, #0x8]
700ab3f6: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ab3fa: 980b         	ldr	r0, [sp, #0x2c]
700ab3fc: 8a00         	ldrh	r0, [r0, #0x10]
700ab3fe: f8ad 0018    	strh.w	r0, [sp, #0x18]
700ab402: 980b         	ldr	r0, [sp, #0x2c]
700ab404: 8a40         	ldrh	r0, [r0, #0x12]
700ab406: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700ab40a: 980b         	ldr	r0, [sp, #0x2c]
700ab40c: 89c0         	ldrh	r0, [r0, #0xe]
700ab40e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700ab412: 980b         	ldr	r0, [sp, #0x2c]
700ab414: 7d00         	ldrb	r0, [r0, #0x14]
700ab416: f88d 001e    	strb.w	r0, [sp, #0x1e]
700ab41a: 980b         	ldr	r0, [sp, #0x2c]
700ab41c: 6981         	ldr	r1, [r0, #0x18]
700ab41e: a801         	add	r0, sp, #0x4
700ab420: f04f 32ff    	mov.w	r2, #0xffffffff
700ab424: f007 fbe4    	bl	0x700b2bf0 <Sciclient_rmIrqSetRaw> @ imm = #0x77c8
700ab428: 900a         	str	r0, [sp, #0x28]
700ab42a: 980a         	ldr	r0, [sp, #0x28]
700ab42c: bb00         	cbnz	r0, 0x700ab470 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #0x40
700ab42e: e7ff         	b	0x700ab430 <Sciclient_rmIrqVintAdd+0xb0> @ imm = #-0x2
700ab430: 980b         	ldr	r0, [sp, #0x2c]
700ab432: 8a00         	ldrh	r0, [r0, #0x10]
700ab434: f007 fa2c    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #0x7458
700ab438: 9008         	str	r0, [sp, #0x20]
700ab43a: 9808         	ldr	r0, [sp, #0x20]
700ab43c: b1b8         	cbz	r0, 0x700ab46e <Sciclient_rmIrqVintAdd+0xee> @ imm = #0x2e
700ab43e: e7ff         	b	0x700ab440 <Sciclient_rmIrqVintAdd+0xc0> @ imm = #-0x2
700ab440: 9808         	ldr	r0, [sp, #0x20]
700ab442: 6901         	ldr	r1, [r0, #0x10]
700ab444: 980b         	ldr	r0, [sp, #0x2c]
700ab446: 8a42         	ldrh	r2, [r0, #0x12]
700ab448: 5c88         	ldrb	r0, [r1, r2]
700ab44a: 3001         	adds	r0, #0x1
700ab44c: 5488         	strb	r0, [r1, r2]
700ab44e: 980b         	ldr	r0, [sp, #0x2c]
700ab450: 8a40         	ldrh	r0, [r0, #0x12]
700ab452: b958         	cbnz	r0, 0x700ab46c <Sciclient_rmIrqVintAdd+0xec> @ imm = #0x16
700ab454: e7ff         	b	0x700ab456 <Sciclient_rmIrqVintAdd+0xd6> @ imm = #-0x2
700ab456: 980b         	ldr	r0, [sp, #0x2c]
700ab458: 7d00         	ldrb	r0, [r0, #0x14]
700ab45a: b938         	cbnz	r0, 0x700ab46c <Sciclient_rmIrqVintAdd+0xec> @ imm = #0xe
700ab45c: e7ff         	b	0x700ab45e <Sciclient_rmIrqVintAdd+0xde> @ imm = #-0x2
700ab45e: 980b         	ldr	r0, [sp, #0x2c]
700ab460: 89c0         	ldrh	r0, [r0, #0xe]
700ab462: 9908         	ldr	r1, [sp, #0x20]
700ab464: 890a         	ldrh	r2, [r1, #0x8]
700ab466: 1a80         	subs	r0, r0, r2
700ab468: 8288         	strh	r0, [r1, #0x14]
700ab46a: e7ff         	b	0x700ab46c <Sciclient_rmIrqVintAdd+0xec> @ imm = #-0x2
700ab46c: e7ff         	b	0x700ab46e <Sciclient_rmIrqVintAdd+0xee> @ imm = #-0x2
700ab46e: e7ff         	b	0x700ab470 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #-0x2
700ab470: e7ff         	b	0x700ab472 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #-0x2
700ab472: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700ab476: 07c0         	lsls	r0, r0, #0x1f
700ab478: b170         	cbz	r0, 0x700ab498 <Sciclient_rmIrqVintAdd+0x118> @ imm = #0x1c
700ab47a: e7ff         	b	0x700ab47c <Sciclient_rmIrqVintAdd+0xfc> @ imm = #-0x2
700ab47c: 980b         	ldr	r0, [sp, #0x2c]
700ab47e: f7f9 fcdf    	bl	0x700a4e40 <Sciclient_rmIrqFindRoute> @ imm = #-0x6642
700ab482: 900a         	str	r0, [sp, #0x28]
700ab484: 980a         	ldr	r0, [sp, #0x28]
700ab486: b930         	cbnz	r0, 0x700ab496 <Sciclient_rmIrqVintAdd+0x116> @ imm = #0xc
700ab488: e7ff         	b	0x700ab48a <Sciclient_rmIrqVintAdd+0x10a> @ imm = #-0x2
700ab48a: 980b         	ldr	r0, [sp, #0x2c]
700ab48c: 2101         	movs	r1, #0x1
700ab48e: f7fc fcdf    	bl	0x700a7e50 <Sciclient_rmIrqProgramRoute> @ imm = #-0x3642
700ab492: 900a         	str	r0, [sp, #0x28]
700ab494: e7ff         	b	0x700ab496 <Sciclient_rmIrqVintAdd+0x116> @ imm = #-0x2
700ab496: e7ff         	b	0x700ab498 <Sciclient_rmIrqVintAdd+0x118> @ imm = #-0x2
700ab498: 980a         	ldr	r0, [sp, #0x28]
700ab49a: b00c         	add	sp, #0x30
700ab49c: bd80         	pop	{r7, pc}
700ab49e: 0000         	movs	r0, r0

700ab4a0 <UART_udmaIsrTx>:
700ab4a0: b580         	push	{r7, lr}
700ab4a2: b090         	sub	sp, #0x40
700ab4a4: 900f         	str	r0, [sp, #0x3c]
700ab4a6: 910e         	str	r1, [sp, #0x38]
700ab4a8: 920d         	str	r2, [sp, #0x34]
700ab4aa: 2000         	movs	r0, #0x0
700ab4ac: 9004         	str	r0, [sp, #0x10]
700ab4ae: 980d         	ldr	r0, [sp, #0x34]
700ab4b0: 2800         	cmp	r0, #0x0
700ab4b2: f000 8081    	beq.w	0x700ab5b8 <UART_udmaIsrTx+0x118> @ imm = #0x102
700ab4b6: e7ff         	b	0x700ab4b8 <UART_udmaIsrTx+0x18> @ imm = #-0x2
700ab4b8: 980d         	ldr	r0, [sp, #0x34]
700ab4ba: 9006         	str	r0, [sp, #0x18]
700ab4bc: 9806         	ldr	r0, [sp, #0x18]
700ab4be: 6840         	ldr	r0, [r0, #0x4]
700ab4c0: 9005         	str	r0, [sp, #0x14]
700ab4c2: 9806         	ldr	r0, [sp, #0x18]
700ab4c4: 6840         	ldr	r0, [r0, #0x4]
700ab4c6: 6cc0         	ldr	r0, [r0, #0x4c]
700ab4c8: 9007         	str	r0, [sp, #0x1c]
700ab4ca: 9807         	ldr	r0, [sp, #0x1c]
700ab4cc: 6840         	ldr	r0, [r0, #0x4]
700ab4ce: 9008         	str	r0, [sp, #0x20]
700ab4d0: 980e         	ldr	r0, [sp, #0x38]
700ab4d2: 2801         	cmp	r0, #0x1
700ab4d4: d16b         	bne	0x700ab5ae <UART_udmaIsrTx+0x10e> @ imm = #0xd6
700ab4d6: e7ff         	b	0x700ab4d8 <UART_udmaIsrTx+0x38> @ imm = #-0x2
700ab4d8: 9907         	ldr	r1, [sp, #0x1c]
700ab4da: 6948         	ldr	r0, [r1, #0x14]
700ab4dc: 69c9         	ldr	r1, [r1, #0x1c]
700ab4de: 220a         	movs	r2, #0xa
700ab4e0: f00b fbbe    	bl	0x700b6c60 <CacheP_inv> @ imm = #0xb77c
700ab4e4: 9808         	ldr	r0, [sp, #0x20]
700ab4e6: f005 ff13    	bl	0x700b1310 <Udma_chGetCqRingHandle> @ imm = #0x5e26
700ab4ea: a90a         	add	r1, sp, #0x28
700ab4ec: f004 fc08    	bl	0x700afd00 <Udma_ringDequeueRaw> @ imm = #0x4810
700ab4f0: 900c         	str	r0, [sp, #0x30]
700ab4f2: 980c         	ldr	r0, [sp, #0x30]
700ab4f4: b988         	cbnz	r0, 0x700ab51a <UART_udmaIsrTx+0x7a> @ imm = #0x22
700ab4f6: e7ff         	b	0x700ab4f8 <UART_udmaIsrTx+0x58> @ imm = #-0x2
700ab4f8: 980a         	ldr	r0, [sp, #0x28]
700ab4fa: 990b         	ldr	r1, [sp, #0x2c]
700ab4fc: 4308         	orrs	r0, r1
700ab4fe: b160         	cbz	r0, 0x700ab51a <UART_udmaIsrTx+0x7a> @ imm = #0x18
700ab500: e7ff         	b	0x700ab502 <UART_udmaIsrTx+0x62> @ imm = #-0x2
700ab502: 980a         	ldr	r0, [sp, #0x28]
700ab504: 9009         	str	r0, [sp, #0x24]
700ab506: 9906         	ldr	r1, [sp, #0x18]
700ab508: 2000         	movs	r0, #0x0
700ab50a: 6488         	str	r0, [r1, #0x48]
700ab50c: 9809         	ldr	r0, [sp, #0x24]
700ab50e: 6800         	ldr	r0, [r0]
700ab510: f36f 509f    	bfc	r0, #22, #10
700ab514: 9906         	ldr	r1, [sp, #0x18]
700ab516: 6408         	str	r0, [r1, #0x40]
700ab518: e003         	b	0x700ab522 <UART_udmaIsrTx+0x82> @ imm = #0x6
700ab51a: 9906         	ldr	r1, [sp, #0x18]
700ab51c: 200a         	movs	r0, #0xa
700ab51e: 6488         	str	r0, [r1, #0x48]
700ab520: e7ff         	b	0x700ab522 <UART_udmaIsrTx+0x82> @ imm = #-0x2
700ab522: 9805         	ldr	r0, [sp, #0x14]
700ab524: 6d40         	ldr	r0, [r0, #0x54]
700ab526: 4780         	blx	r0
700ab528: 9003         	str	r0, [sp, #0xc]
700ab52a: e7ff         	b	0x700ab52c <UART_udmaIsrTx+0x8c> @ imm = #-0x2
700ab52c: 9806         	ldr	r0, [sp, #0x18]
700ab52e: 6800         	ldr	r0, [r0]
700ab530: f008 fac6    	bl	0x700b3ac0 <UART_readLineStatus> @ imm = #0x858c
700ab534: 9004         	str	r0, [sp, #0x10]
700ab536: 9805         	ldr	r0, [sp, #0x14]
700ab538: 6d40         	ldr	r0, [r0, #0x54]
700ab53a: 4780         	blx	r0
700ab53c: 9903         	ldr	r1, [sp, #0xc]
700ab53e: 1a40         	subs	r0, r0, r1
700ab540: 9002         	str	r0, [sp, #0x8]
700ab542: e7ff         	b	0x700ab544 <UART_udmaIsrTx+0xa4> @ imm = #-0x2
700ab544: 9804         	ldr	r0, [sp, #0x10]
700ab546: f000 0160    	and	r1, r0, #0x60
700ab54a: 2000         	movs	r0, #0x0
700ab54c: 2960         	cmp	r1, #0x60
700ab54e: 9001         	str	r0, [sp, #0x4]
700ab550: d00d         	beq	0x700ab56e <UART_udmaIsrTx+0xce> @ imm = #0x1a
700ab552: e7ff         	b	0x700ab554 <UART_udmaIsrTx+0xb4> @ imm = #-0x2
700ab554: 9802         	ldr	r0, [sp, #0x8]
700ab556: 9906         	ldr	r1, [sp, #0x18]
700ab558: 6e8a         	ldr	r2, [r1, #0x68]
700ab55a: 6ec9         	ldr	r1, [r1, #0x6c]
700ab55c: 1a80         	subs	r0, r0, r2
700ab55e: f04f 0000    	mov.w	r0, #0x0
700ab562: eb70 0101    	sbcs.w	r1, r0, r1
700ab566: bf38         	it	lo
700ab568: 2001         	movlo	r0, #0x1
700ab56a: 9001         	str	r0, [sp, #0x4]
700ab56c: e7ff         	b	0x700ab56e <UART_udmaIsrTx+0xce> @ imm = #-0x2
700ab56e: 9801         	ldr	r0, [sp, #0x4]
700ab570: 07c0         	lsls	r0, r0, #0x1f
700ab572: 2800         	cmp	r0, #0x0
700ab574: d1da         	bne	0x700ab52c <UART_udmaIsrTx+0x8c> @ imm = #-0x4c
700ab576: e7ff         	b	0x700ab578 <UART_udmaIsrTx+0xd8> @ imm = #-0x2
700ab578: 9802         	ldr	r0, [sp, #0x8]
700ab57a: 9906         	ldr	r1, [sp, #0x18]
700ab57c: 6e8a         	ldr	r2, [r1, #0x68]
700ab57e: 6ec9         	ldr	r1, [r1, #0x6c]
700ab580: 1a80         	subs	r0, r0, r2
700ab582: f04f 0000    	mov.w	r0, #0x0
700ab586: 4188         	sbcs	r0, r1
700ab588: d307         	blo	0x700ab59a <UART_udmaIsrTx+0xfa> @ imm = #0xe
700ab58a: e7ff         	b	0x700ab58c <UART_udmaIsrTx+0xec> @ imm = #-0x2
700ab58c: 9906         	ldr	r1, [sp, #0x18]
700ab58e: 2001         	movs	r0, #0x1
700ab590: 6488         	str	r0, [r1, #0x48]
700ab592: 9906         	ldr	r1, [sp, #0x18]
700ab594: 68c8         	ldr	r0, [r1, #0xc]
700ab596: 6408         	str	r0, [r1, #0x40]
700ab598: e008         	b	0x700ab5ac <UART_udmaIsrTx+0x10c> @ imm = #0x10
700ab59a: 9806         	ldr	r0, [sp, #0x18]
700ab59c: 6841         	ldr	r1, [r0, #0x4]
700ab59e: 6e09         	ldr	r1, [r1, #0x60]
700ab5a0: 4788         	blx	r1
700ab5a2: 9806         	ldr	r0, [sp, #0x18]
700ab5a4: 303c         	adds	r0, #0x3c
700ab5a6: f009 fe13    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0x9c26
700ab5aa: e7ff         	b	0x700ab5ac <UART_udmaIsrTx+0x10c> @ imm = #-0x2
700ab5ac: e003         	b	0x700ab5b6 <UART_udmaIsrTx+0x116> @ imm = #0x6
700ab5ae: 9906         	ldr	r1, [sp, #0x18]
700ab5b0: 200a         	movs	r0, #0xa
700ab5b2: 6488         	str	r0, [r1, #0x48]
700ab5b4: e7ff         	b	0x700ab5b6 <UART_udmaIsrTx+0x116> @ imm = #-0x2
700ab5b6: e7ff         	b	0x700ab5b8 <UART_udmaIsrTx+0x118> @ imm = #-0x2
700ab5b8: b010         	add	sp, #0x40
700ab5ba: bd80         	pop	{r7, pc}
700ab5bc: 0000         	movs	r0, r0
700ab5be: 0000         	movs	r0, r0

700ab5c0 <_tx_mutex_delete>:
700ab5c0: b580         	push	{r7, lr}
700ab5c2: b088         	sub	sp, #0x20
700ab5c4: 9007         	str	r0, [sp, #0x1c]
700ab5c6: f7f8 e83e    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x7f84
700ab5ca: 9006         	str	r0, [sp, #0x18]
700ab5cc: 9907         	ldr	r1, [sp, #0x1c]
700ab5ce: 2000         	movs	r0, #0x0
700ab5d0: 6008         	str	r0, [r1]
700ab5d2: f64a 202c    	movw	r0, #0xaa2c
700ab5d6: f2c7 0008    	movt	r0, #0x7008
700ab5da: 6801         	ldr	r1, [r0]
700ab5dc: 3901         	subs	r1, #0x1
700ab5de: 6001         	str	r1, [r0]
700ab5e0: 6800         	ldr	r0, [r0]
700ab5e2: b938         	cbnz	r0, 0x700ab5f4 <_tx_mutex_delete+0x34> @ imm = #0xe
700ab5e4: e7ff         	b	0x700ab5e6 <_tx_mutex_delete+0x26> @ imm = #-0x2
700ab5e6: f64a 2130    	movw	r1, #0xaa30
700ab5ea: f2c7 0108    	movt	r1, #0x7008
700ab5ee: 2000         	movs	r0, #0x0
700ab5f0: 6008         	str	r0, [r1]
700ab5f2: e01c         	b	0x700ab62e <_tx_mutex_delete+0x6e> @ imm = #0x38
700ab5f4: 9807         	ldr	r0, [sp, #0x1c]
700ab5f6: 6a00         	ldr	r0, [r0, #0x20]
700ab5f8: 9001         	str	r0, [sp, #0x4]
700ab5fa: 9807         	ldr	r0, [sp, #0x1c]
700ab5fc: 6a40         	ldr	r0, [r0, #0x24]
700ab5fe: 9000         	str	r0, [sp]
700ab600: 9800         	ldr	r0, [sp]
700ab602: 9901         	ldr	r1, [sp, #0x4]
700ab604: 6248         	str	r0, [r1, #0x24]
700ab606: 9801         	ldr	r0, [sp, #0x4]
700ab608: 9900         	ldr	r1, [sp]
700ab60a: 6208         	str	r0, [r1, #0x20]
700ab60c: f64a 2030    	movw	r0, #0xaa30
700ab610: f2c7 0008    	movt	r0, #0x7008
700ab614: 6800         	ldr	r0, [r0]
700ab616: 9907         	ldr	r1, [sp, #0x1c]
700ab618: 4288         	cmp	r0, r1
700ab61a: d107         	bne	0x700ab62c <_tx_mutex_delete+0x6c> @ imm = #0xe
700ab61c: e7ff         	b	0x700ab61e <_tx_mutex_delete+0x5e> @ imm = #-0x2
700ab61e: 9801         	ldr	r0, [sp, #0x4]
700ab620: f64a 2130    	movw	r1, #0xaa30
700ab624: f2c7 0108    	movt	r1, #0x7008
700ab628: 6008         	str	r0, [r1]
700ab62a: e7ff         	b	0x700ab62c <_tx_mutex_delete+0x6c> @ imm = #-0x2
700ab62c: e7ff         	b	0x700ab62e <_tx_mutex_delete+0x6e> @ imm = #-0x2
700ab62e: f64a 215c    	movw	r1, #0xaa5c
700ab632: f2c7 0108    	movt	r1, #0x7008
700ab636: 6808         	ldr	r0, [r1]
700ab638: 3001         	adds	r0, #0x1
700ab63a: 6008         	str	r0, [r1]
700ab63c: 9807         	ldr	r0, [sp, #0x1c]
700ab63e: 6980         	ldr	r0, [r0, #0x18]
700ab640: 9005         	str	r0, [sp, #0x14]
700ab642: 9907         	ldr	r1, [sp, #0x1c]
700ab644: 2000         	movs	r0, #0x0
700ab646: 6188         	str	r0, [r1, #0x18]
700ab648: 9907         	ldr	r1, [sp, #0x1c]
700ab64a: 69c9         	ldr	r1, [r1, #0x1c]
700ab64c: 9102         	str	r1, [sp, #0x8]
700ab64e: 9907         	ldr	r1, [sp, #0x1c]
700ab650: 61c8         	str	r0, [r1, #0x1c]
700ab652: 9807         	ldr	r0, [sp, #0x1c]
700ab654: 68c0         	ldr	r0, [r0, #0xc]
700ab656: 9003         	str	r0, [sp, #0xc]
700ab658: 9803         	ldr	r0, [sp, #0xc]
700ab65a: b168         	cbz	r0, 0x700ab678 <_tx_mutex_delete+0xb8> @ imm = #0x1a
700ab65c: e7ff         	b	0x700ab65e <_tx_mutex_delete+0x9e> @ imm = #-0x2
700ab65e: 9907         	ldr	r1, [sp, #0x1c]
700ab660: 2001         	movs	r0, #0x1
700ab662: 6088         	str	r0, [r1, #0x8]
700ab664: 9806         	ldr	r0, [sp, #0x18]
700ab666: f7f6 efd0    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9060
700ab66a: 9807         	ldr	r0, [sp, #0x1c]
700ab66c: f7f7 fb30    	bl	0x700a2cd0 <_tx_mutex_put> @ imm = #-0x89a0
700ab670: f7f7 efe8    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8030
700ab674: 9006         	str	r0, [sp, #0x18]
700ab676: e7ff         	b	0x700ab678 <_tx_mutex_delete+0xb8> @ imm = #-0x2
700ab678: 9806         	ldr	r0, [sp, #0x18]
700ab67a: f7f6 efc6    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9074
700ab67e: e7ff         	b	0x700ab680 <_tx_mutex_delete+0xc0> @ imm = #-0x2
700ab680: 9802         	ldr	r0, [sp, #0x8]
700ab682: b1c8         	cbz	r0, 0x700ab6b8 <_tx_mutex_delete+0xf8> @ imm = #0x32
700ab684: e7ff         	b	0x700ab686 <_tx_mutex_delete+0xc6> @ imm = #-0x2
700ab686: 9802         	ldr	r0, [sp, #0x8]
700ab688: 3801         	subs	r0, #0x1
700ab68a: 9002         	str	r0, [sp, #0x8]
700ab68c: f7f7 efda    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x804c
700ab690: 9006         	str	r0, [sp, #0x18]
700ab692: 9905         	ldr	r1, [sp, #0x14]
700ab694: 2000         	movs	r0, #0x0
700ab696: 66c8         	str	r0, [r1, #0x6c]
700ab698: 9905         	ldr	r1, [sp, #0x14]
700ab69a: 2001         	movs	r0, #0x1
700ab69c: f8c1 0088    	str.w	r0, [r1, #0x88]
700ab6a0: 9805         	ldr	r0, [sp, #0x14]
700ab6a2: 6f40         	ldr	r0, [r0, #0x74]
700ab6a4: 9004         	str	r0, [sp, #0x10]
700ab6a6: 9805         	ldr	r0, [sp, #0x14]
700ab6a8: f7fc fc9a    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x36cc
700ab6ac: 9806         	ldr	r0, [sp, #0x18]
700ab6ae: f7f6 efac    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x90a8
700ab6b2: 9804         	ldr	r0, [sp, #0x10]
700ab6b4: 9005         	str	r0, [sp, #0x14]
700ab6b6: e7e3         	b	0x700ab680 <_tx_mutex_delete+0xc0> @ imm = #-0x3a
700ab6b8: f7f7 efc4    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8078
700ab6bc: 9006         	str	r0, [sp, #0x18]
700ab6be: f64a 215c    	movw	r1, #0xaa5c
700ab6c2: f2c7 0108    	movt	r1, #0x7008
700ab6c6: 6808         	ldr	r0, [r1]
700ab6c8: 3801         	subs	r0, #0x1
700ab6ca: 6008         	str	r0, [r1]
700ab6cc: 9806         	ldr	r0, [sp, #0x18]
700ab6ce: f7f6 ef9c    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x90c8
700ab6d2: f007 fe15    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0x7c2a
700ab6d6: 2000         	movs	r0, #0x0
700ab6d8: b008         	add	sp, #0x20
700ab6da: bd80         	pop	{r7, pc}
700ab6dc: 0000         	movs	r0, r0
700ab6de: 0000         	movs	r0, r0

700ab6e0 <_txe_mutex_create>:
700ab6e0: b580         	push	{r7, lr}
700ab6e2: b088         	sub	sp, #0x20
700ab6e4: 9007         	str	r0, [sp, #0x1c]
700ab6e6: 9106         	str	r1, [sp, #0x18]
700ab6e8: 9205         	str	r2, [sp, #0x14]
700ab6ea: 9304         	str	r3, [sp, #0x10]
700ab6ec: 2000         	movs	r0, #0x0
700ab6ee: 9002         	str	r0, [sp, #0x8]
700ab6f0: 9807         	ldr	r0, [sp, #0x1c]
700ab6f2: b918         	cbnz	r0, 0x700ab6fc <_txe_mutex_create+0x1c> @ imm = #0x6
700ab6f4: e7ff         	b	0x700ab6f6 <_txe_mutex_create+0x16> @ imm = #-0x2
700ab6f6: 201c         	movs	r0, #0x1c
700ab6f8: 9002         	str	r0, [sp, #0x8]
700ab6fa: e059         	b	0x700ab7b0 <_txe_mutex_create+0xd0> @ imm = #0xb2
700ab6fc: 9804         	ldr	r0, [sp, #0x10]
700ab6fe: 2834         	cmp	r0, #0x34
700ab700: d003         	beq	0x700ab70a <_txe_mutex_create+0x2a> @ imm = #0x6
700ab702: e7ff         	b	0x700ab704 <_txe_mutex_create+0x24> @ imm = #-0x2
700ab704: 201c         	movs	r0, #0x1c
700ab706: 9002         	str	r0, [sp, #0x8]
700ab708: e051         	b	0x700ab7ae <_txe_mutex_create+0xce> @ imm = #0xa2
700ab70a: f7f7 ef9c    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x80c8
700ab70e: 9003         	str	r0, [sp, #0xc]
700ab710: f64a 215c    	movw	r1, #0xaa5c
700ab714: f2c7 0108    	movt	r1, #0x7008
700ab718: 6808         	ldr	r0, [r1]
700ab71a: 3001         	adds	r0, #0x1
700ab71c: 6008         	str	r0, [r1]
700ab71e: 9803         	ldr	r0, [sp, #0xc]
700ab720: f7f6 ef72    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x911c
700ab724: f64a 2030    	movw	r0, #0xaa30
700ab728: f2c7 0008    	movt	r0, #0x7008
700ab72c: 6800         	ldr	r0, [r0]
700ab72e: 9000         	str	r0, [sp]
700ab730: 2000         	movs	r0, #0x0
700ab732: 9001         	str	r0, [sp, #0x4]
700ab734: e7ff         	b	0x700ab736 <_txe_mutex_create+0x56> @ imm = #-0x2
700ab736: 9801         	ldr	r0, [sp, #0x4]
700ab738: f64a 212c    	movw	r1, #0xaa2c
700ab73c: f2c7 0108    	movt	r1, #0x7008
700ab740: 6809         	ldr	r1, [r1]
700ab742: 4288         	cmp	r0, r1
700ab744: d20f         	bhs	0x700ab766 <_txe_mutex_create+0x86> @ imm = #0x1e
700ab746: e7ff         	b	0x700ab748 <_txe_mutex_create+0x68> @ imm = #-0x2
700ab748: 9807         	ldr	r0, [sp, #0x1c]
700ab74a: 9900         	ldr	r1, [sp]
700ab74c: 4288         	cmp	r0, r1
700ab74e: d101         	bne	0x700ab754 <_txe_mutex_create+0x74> @ imm = #0x2
700ab750: e7ff         	b	0x700ab752 <_txe_mutex_create+0x72> @ imm = #-0x2
700ab752: e008         	b	0x700ab766 <_txe_mutex_create+0x86> @ imm = #0x10
700ab754: 9800         	ldr	r0, [sp]
700ab756: 6a00         	ldr	r0, [r0, #0x20]
700ab758: 9000         	str	r0, [sp]
700ab75a: e7ff         	b	0x700ab75c <_txe_mutex_create+0x7c> @ imm = #-0x2
700ab75c: e7ff         	b	0x700ab75e <_txe_mutex_create+0x7e> @ imm = #-0x2
700ab75e: 9801         	ldr	r0, [sp, #0x4]
700ab760: 3001         	adds	r0, #0x1
700ab762: 9001         	str	r0, [sp, #0x4]
700ab764: e7e7         	b	0x700ab736 <_txe_mutex_create+0x56> @ imm = #-0x32
700ab766: f7f7 ef6e    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8124
700ab76a: 9003         	str	r0, [sp, #0xc]
700ab76c: f64a 215c    	movw	r1, #0xaa5c
700ab770: f2c7 0108    	movt	r1, #0x7008
700ab774: 6808         	ldr	r0, [r1]
700ab776: 3801         	subs	r0, #0x1
700ab778: 6008         	str	r0, [r1]
700ab77a: 9803         	ldr	r0, [sp, #0xc]
700ab77c: f7f6 ef44    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9178
700ab780: f007 fdbe    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0x7b7c
700ab784: 9807         	ldr	r0, [sp, #0x1c]
700ab786: 9900         	ldr	r1, [sp]
700ab788: 4288         	cmp	r0, r1
700ab78a: d103         	bne	0x700ab794 <_txe_mutex_create+0xb4> @ imm = #0x6
700ab78c: e7ff         	b	0x700ab78e <_txe_mutex_create+0xae> @ imm = #-0x2
700ab78e: 201c         	movs	r0, #0x1c
700ab790: 9002         	str	r0, [sp, #0x8]
700ab792: e00b         	b	0x700ab7ac <_txe_mutex_create+0xcc> @ imm = #0x16
700ab794: 9805         	ldr	r0, [sp, #0x14]
700ab796: 2801         	cmp	r0, #0x1
700ab798: d007         	beq	0x700ab7aa <_txe_mutex_create+0xca> @ imm = #0xe
700ab79a: e7ff         	b	0x700ab79c <_txe_mutex_create+0xbc> @ imm = #-0x2
700ab79c: 9805         	ldr	r0, [sp, #0x14]
700ab79e: b118         	cbz	r0, 0x700ab7a8 <_txe_mutex_create+0xc8> @ imm = #0x6
700ab7a0: e7ff         	b	0x700ab7a2 <_txe_mutex_create+0xc2> @ imm = #-0x2
700ab7a2: 201f         	movs	r0, #0x1f
700ab7a4: 9002         	str	r0, [sp, #0x8]
700ab7a6: e7ff         	b	0x700ab7a8 <_txe_mutex_create+0xc8> @ imm = #-0x2
700ab7a8: e7ff         	b	0x700ab7aa <_txe_mutex_create+0xca> @ imm = #-0x2
700ab7aa: e7ff         	b	0x700ab7ac <_txe_mutex_create+0xcc> @ imm = #-0x2
700ab7ac: e7ff         	b	0x700ab7ae <_txe_mutex_create+0xce> @ imm = #-0x2
700ab7ae: e7ff         	b	0x700ab7b0 <_txe_mutex_create+0xd0> @ imm = #-0x2
700ab7b0: 9802         	ldr	r0, [sp, #0x8]
700ab7b2: b9b0         	cbnz	r0, 0x700ab7e2 <_txe_mutex_create+0x102> @ imm = #0x2c
700ab7b4: e7ff         	b	0x700ab7b6 <_txe_mutex_create+0xd6> @ imm = #-0x2
700ab7b6: f248 7068    	movw	r0, #0x8768
700ab7ba: f2c7 000b    	movt	r0, #0x700b
700ab7be: 6800         	ldr	r0, [r0]
700ab7c0: b170         	cbz	r0, 0x700ab7e0 <_txe_mutex_create+0x100> @ imm = #0x1c
700ab7c2: e7ff         	b	0x700ab7c4 <_txe_mutex_create+0xe4> @ imm = #-0x2
700ab7c4: f248 7068    	movw	r0, #0x8768
700ab7c8: f2c7 000b    	movt	r0, #0x700b
700ab7cc: 6800         	ldr	r0, [r0]
700ab7ce: 0900         	lsrs	r0, r0, #0x4
700ab7d0: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700ab7d4: d203         	bhs	0x700ab7de <_txe_mutex_create+0xfe> @ imm = #0x6
700ab7d6: e7ff         	b	0x700ab7d8 <_txe_mutex_create+0xf8> @ imm = #-0x2
700ab7d8: 2013         	movs	r0, #0x13
700ab7da: 9002         	str	r0, [sp, #0x8]
700ab7dc: e7ff         	b	0x700ab7de <_txe_mutex_create+0xfe> @ imm = #-0x2
700ab7de: e7ff         	b	0x700ab7e0 <_txe_mutex_create+0x100> @ imm = #-0x2
700ab7e0: e7ff         	b	0x700ab7e2 <_txe_mutex_create+0x102> @ imm = #-0x2
700ab7e2: 9802         	ldr	r0, [sp, #0x8]
700ab7e4: b938         	cbnz	r0, 0x700ab7f6 <_txe_mutex_create+0x116> @ imm = #0xe
700ab7e6: e7ff         	b	0x700ab7e8 <_txe_mutex_create+0x108> @ imm = #-0x2
700ab7e8: 9807         	ldr	r0, [sp, #0x1c]
700ab7ea: 9906         	ldr	r1, [sp, #0x18]
700ab7ec: 9a05         	ldr	r2, [sp, #0x14]
700ab7ee: f003 f81f    	bl	0x700ae830 <_tx_mutex_create> @ imm = #0x303e
700ab7f2: 9002         	str	r0, [sp, #0x8]
700ab7f4: e7ff         	b	0x700ab7f6 <_txe_mutex_create+0x116> @ imm = #-0x2
700ab7f6: 9802         	ldr	r0, [sp, #0x8]
700ab7f8: b008         	add	sp, #0x20
700ab7fa: bd80         	pop	{r7, pc}

700ab7fc <__udivmoddi4>:
700ab7fc: e1530001     	cmp	r3, r1
700ab800: 01520000     	cmpeq	r2, r0
700ab804: 9a000007     	bls	0x700ab828 <__udivmoddi4+0x2c> @ imm = #0x1c
700ab808: e59d2000     	ldr	r2, [sp]
700ab80c: e3520000     	cmp	r2, #0
700ab810: 0a000001     	beq	0x700ab81c <__udivmoddi4+0x20> @ imm = #0x4
700ab814: e5820000     	str	r0, [r2]
700ab818: e5821004     	str	r1, [r2, #0x4]
700ab81c: e3b01000     	movs	r1, #0
700ab820: e3b00000     	movs	r0, #0
700ab824: e12fff1e     	bx	lr
700ab828: e3530000     	cmp	r3, #0
700ab82c: 03520000     	cmpeq	r2, #0
700ab830: 1a00000d     	bne	0x700ab86c <__udivmoddi4+0x70> @ imm = #0x34
700ab834: e59d2000     	ldr	r2, [sp]
700ab838: e3520000     	cmp	r2, #0
700ab83c: 0a000001     	beq	0x700ab848 <__udivmoddi4+0x4c> @ imm = #0x4
700ab840: e5820000     	str	r0, [r2]
700ab844: e5821004     	str	r1, [r2, #0x4]
700ab848: e1b02000     	movs	r2, r0
700ab84c: e1b03001     	movs	r3, r1
700ab850: e3b01000     	movs	r1, #0
700ab854: e3b00000     	movs	r0, #0
700ab858: e3530000     	cmp	r3, #0
700ab85c: 03520000     	cmpeq	r2, #0
700ab860: 11e01001     	mvnne	r1, r1
700ab864: 11e00000     	mvnne	r0, r0
700ab868: eaffd7db     	b	0x700a17dc <__aeabi_ldiv0> @ imm = #-0xa094
700ab86c: e92d40f0     	push	{r4, r5, r6, r7, lr}
700ab870: e1a04003     	mov	r4, r3
700ab874: e1a05002     	mov	r5, r2
700ab878: e1a03001     	mov	r3, r1
700ab87c: e1a02000     	mov	r2, r0
700ab880: e3b00000     	movs	r0, #0
700ab884: e3b01000     	movs	r1, #0
700ab888: e16f6f14     	clz	r6, r4
700ab88c: e3560020     	cmp	r6, #32
700ab890: 016f6f15     	clzeq	r6, r5
700ab894: 02866020     	addeq	r6, r6, #32
700ab898: e16f7f13     	clz	r7, r3
700ab89c: e3570020     	cmp	r7, #32
700ab8a0: 016f7f12     	clzeq	r7, r2
700ab8a4: 02877020     	addeq	r7, r7, #32
700ab8a8: e0566007     	subs	r6, r6, r7
700ab8ac: e2567020     	subs	r7, r6, #32
700ab8b0: 21a04715     	lslhs	r4, r5, r7
700ab8b4: 23a05000     	movhs	r5, #0
700ab8b8: 32677000     	rsblo	r7, r7, #0
700ab8bc: 31a04614     	lsllo	r4, r4, r6
700ab8c0: 31a07735     	lsrlo	r7, r5, r7
700ab8c4: 31844007     	orrlo	r4, r4, r7
700ab8c8: 31a05615     	lsllo	r5, r5, r6
700ab8cc: e1530004     	cmp	r3, r4
700ab8d0: 01520005     	cmpeq	r2, r5
700ab8d4: 3a000001     	blo	0x700ab8e0 <__udivmoddi4+0xe4> @ imm = #0x4
700ab8d8: e0522005     	subs	r2, r2, r5
700ab8dc: e0d33004     	sbcs	r3, r3, r4
700ab8e0: e0b00000     	adcs	r0, r0, r0
700ab8e4: e0b11001     	adcs	r1, r1, r1
700ab8e8: e1b050a5     	lsrs	r5, r5, #1
700ab8ec: e1855f84     	orr	r5, r5, r4, lsl #31
700ab8f0: e1b040a4     	lsrs	r4, r4, #1
700ab8f4: e2566001     	subs	r6, r6, #1
700ab8f8: 5afffff3     	bpl	0x700ab8cc <__udivmoddi4+0xd0> @ imm = #-0x34
700ab8fc: e59d7014     	ldr	r7, [sp, #0x14]
700ab900: e3570000     	cmp	r7, #0
700ab904: 0a000001     	beq	0x700ab910 <__udivmoddi4+0x114> @ imm = #0x4
700ab908: e5872000     	str	r2, [r7]
700ab90c: e5873004     	str	r3, [r7, #0x4]
700ab910: e8bd80f0     	pop	{r4, r5, r6, r7, pc}
		...

700ab920 <CSL_bcdmaChanOpDecChanStats>:
700ab920: b580         	push	{r7, lr}
700ab922: b088         	sub	sp, #0x20
700ab924: 9007         	str	r0, [sp, #0x1c]
700ab926: 9106         	str	r1, [sp, #0x18]
700ab928: 9205         	str	r2, [sp, #0x14]
700ab92a: 9304         	str	r3, [sp, #0x10]
700ab92c: 2000         	movs	r0, #0x0
700ab92e: 9003         	str	r0, [sp, #0xc]
700ab930: 9804         	ldr	r0, [sp, #0x10]
700ab932: b920         	cbnz	r0, 0x700ab93e <CSL_bcdmaChanOpDecChanStats+0x1e> @ imm = #0x8
700ab934: e7ff         	b	0x700ab936 <CSL_bcdmaChanOpDecChanStats+0x16> @ imm = #-0x2
700ab936: f06f 0001    	mvn	r0, #0x1
700ab93a: 9003         	str	r0, [sp, #0xc]
700ab93c: e078         	b	0x700aba30 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #0xf0
700ab93e: 9804         	ldr	r0, [sp, #0x10]
700ab940: 9002         	str	r0, [sp, #0x8]
700ab942: 9806         	ldr	r0, [sp, #0x18]
700ab944: 9001         	str	r0, [sp, #0x4]
700ab946: b140         	cbz	r0, 0x700ab95a <CSL_bcdmaChanOpDecChanStats+0x3a> @ imm = #0x10
700ab948: e7ff         	b	0x700ab94a <CSL_bcdmaChanOpDecChanStats+0x2a> @ imm = #-0x2
700ab94a: 9801         	ldr	r0, [sp, #0x4]
700ab94c: 2801         	cmp	r0, #0x1
700ab94e: d026         	beq	0x700ab99e <CSL_bcdmaChanOpDecChanStats+0x7e> @ imm = #0x4c
700ab950: e7ff         	b	0x700ab952 <CSL_bcdmaChanOpDecChanStats+0x32> @ imm = #-0x2
700ab952: 9801         	ldr	r0, [sp, #0x4]
700ab954: 2802         	cmp	r0, #0x2
700ab956: d044         	beq	0x700ab9e2 <CSL_bcdmaChanOpDecChanStats+0xc2> @ imm = #0x88
700ab958: e065         	b	0x700aba26 <CSL_bcdmaChanOpDecChanStats+0x106> @ imm = #0xca
700ab95a: 9807         	ldr	r0, [sp, #0x1c]
700ab95c: 6880         	ldr	r0, [r0, #0x8]
700ab95e: 9905         	ldr	r1, [sp, #0x14]
700ab960: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab964: f500 6080    	add.w	r0, r0, #0x400
700ab968: 9902         	ldr	r1, [sp, #0x8]
700ab96a: 6809         	ldr	r1, [r1]
700ab96c: f009 fee8    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9dd0
700ab970: 9807         	ldr	r0, [sp, #0x1c]
700ab972: 6880         	ldr	r0, [r0, #0x8]
700ab974: 9905         	ldr	r1, [sp, #0x14]
700ab976: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab97a: f500 6081    	add.w	r0, r0, #0x408
700ab97e: 9902         	ldr	r1, [sp, #0x8]
700ab980: 6849         	ldr	r1, [r1, #0x4]
700ab982: f009 fedd    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9dba
700ab986: 9807         	ldr	r0, [sp, #0x1c]
700ab988: 6880         	ldr	r0, [r0, #0x8]
700ab98a: 9905         	ldr	r1, [sp, #0x14]
700ab98c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab990: f500 6082    	add.w	r0, r0, #0x410
700ab994: 9902         	ldr	r1, [sp, #0x8]
700ab996: 6889         	ldr	r1, [r1, #0x8]
700ab998: f009 fed2    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9da4
700ab99c: e047         	b	0x700aba2e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x8e
700ab99e: 9807         	ldr	r0, [sp, #0x1c]
700ab9a0: 6900         	ldr	r0, [r0, #0x10]
700ab9a2: 9905         	ldr	r1, [sp, #0x14]
700ab9a4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab9a8: f500 6080    	add.w	r0, r0, #0x400
700ab9ac: 9902         	ldr	r1, [sp, #0x8]
700ab9ae: 6809         	ldr	r1, [r1]
700ab9b0: f009 fec6    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9d8c
700ab9b4: 9807         	ldr	r0, [sp, #0x1c]
700ab9b6: 6900         	ldr	r0, [r0, #0x10]
700ab9b8: 9905         	ldr	r1, [sp, #0x14]
700ab9ba: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab9be: f500 6081    	add.w	r0, r0, #0x408
700ab9c2: 9902         	ldr	r1, [sp, #0x8]
700ab9c4: 6849         	ldr	r1, [r1, #0x4]
700ab9c6: f009 febb    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9d76
700ab9ca: 9807         	ldr	r0, [sp, #0x1c]
700ab9cc: 6900         	ldr	r0, [r0, #0x10]
700ab9ce: 9905         	ldr	r1, [sp, #0x14]
700ab9d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab9d4: f500 6082    	add.w	r0, r0, #0x410
700ab9d8: 9902         	ldr	r1, [sp, #0x8]
700ab9da: 6889         	ldr	r1, [r1, #0x8]
700ab9dc: f009 feb0    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9d60
700ab9e0: e025         	b	0x700aba2e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x4a
700ab9e2: 9807         	ldr	r0, [sp, #0x1c]
700ab9e4: 6980         	ldr	r0, [r0, #0x18]
700ab9e6: 9905         	ldr	r1, [sp, #0x14]
700ab9e8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab9ec: f500 6080    	add.w	r0, r0, #0x400
700ab9f0: 9902         	ldr	r1, [sp, #0x8]
700ab9f2: 6809         	ldr	r1, [r1]
700ab9f4: f009 fea4    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9d48
700ab9f8: 9807         	ldr	r0, [sp, #0x1c]
700ab9fa: 6980         	ldr	r0, [r0, #0x18]
700ab9fc: 9905         	ldr	r1, [sp, #0x14]
700ab9fe: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aba02: f500 6081    	add.w	r0, r0, #0x408
700aba06: 9902         	ldr	r1, [sp, #0x8]
700aba08: 68c9         	ldr	r1, [r1, #0xc]
700aba0a: f009 fe99    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9d32
700aba0e: 9807         	ldr	r0, [sp, #0x1c]
700aba10: 6980         	ldr	r0, [r0, #0x18]
700aba12: 9905         	ldr	r1, [sp, #0x14]
700aba14: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aba18: f500 6082    	add.w	r0, r0, #0x410
700aba1c: 9902         	ldr	r1, [sp, #0x8]
700aba1e: 6909         	ldr	r1, [r1, #0x10]
700aba20: f009 fe8e    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x9d1c
700aba24: e003         	b	0x700aba2e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x6
700aba26: f06f 0001    	mvn	r0, #0x1
700aba2a: 9003         	str	r0, [sp, #0xc]
700aba2c: e7ff         	b	0x700aba2e <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #-0x2
700aba2e: e7ff         	b	0x700aba30 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #-0x2
700aba30: 9803         	ldr	r0, [sp, #0xc]
700aba32: b008         	add	sp, #0x20
700aba34: bd80         	pop	{r7, pc}
		...
700aba3e: 0000         	movs	r0, r0

700aba40 <UART_divisorLatchWrite>:
700aba40: b580         	push	{r7, lr}
700aba42: b08c         	sub	sp, #0x30
700aba44: 900b         	str	r0, [sp, #0x2c]
700aba46: 910a         	str	r1, [sp, #0x28]
700aba48: 980b         	ldr	r0, [sp, #0x2c]
700aba4a: 21bf         	movs	r1, #0xbf
700aba4c: 9102         	str	r1, [sp, #0x8]
700aba4e: f007 f86f    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x70de
700aba52: 9007         	str	r0, [sp, #0x1c]
700aba54: 980b         	ldr	r0, [sp, #0x2c]
700aba56: 3008         	adds	r0, #0x8
700aba58: 2110         	movs	r1, #0x10
700aba5a: 9103         	str	r1, [sp, #0xc]
700aba5c: 2204         	movs	r2, #0x4
700aba5e: 9204         	str	r2, [sp, #0x10]
700aba60: f009 fb26    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x964c
700aba64: 9903         	ldr	r1, [sp, #0xc]
700aba66: 9a04         	ldr	r2, [sp, #0x10]
700aba68: 9009         	str	r0, [sp, #0x24]
700aba6a: 980b         	ldr	r0, [sp, #0x2c]
700aba6c: 3008         	adds	r0, #0x8
700aba6e: 2301         	movs	r3, #0x1
700aba70: f008 fe06    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x8c0c
700aba74: 980b         	ldr	r0, [sp, #0x2c]
700aba76: 300c         	adds	r0, #0xc
700aba78: 9907         	ldr	r1, [sp, #0x1c]
700aba7a: f009 fec1    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9d82
700aba7e: 980b         	ldr	r0, [sp, #0x2c]
700aba80: 217f         	movs	r1, #0x7f
700aba82: 9101         	str	r1, [sp, #0x4]
700aba84: f007 f854    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x70a8
700aba88: 9903         	ldr	r1, [sp, #0xc]
700aba8a: 9a04         	ldr	r2, [sp, #0x10]
700aba8c: 9007         	str	r0, [sp, #0x1c]
700aba8e: 980b         	ldr	r0, [sp, #0x2c]
700aba90: 3004         	adds	r0, #0x4
700aba92: f009 fb0d    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x961a
700aba96: 9903         	ldr	r1, [sp, #0xc]
700aba98: 9a04         	ldr	r2, [sp, #0x10]
700aba9a: 9008         	str	r0, [sp, #0x20]
700aba9c: 980b         	ldr	r0, [sp, #0x2c]
700aba9e: 3004         	adds	r0, #0x4
700abaa0: 2300         	movs	r3, #0x0
700abaa2: f008 fded    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x8bda
700abaa6: 980b         	ldr	r0, [sp, #0x2c]
700abaa8: 300c         	adds	r0, #0xc
700abaaa: 9907         	ldr	r1, [sp, #0x1c]
700abaac: f009 fea8    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9d50
700abab0: 9902         	ldr	r1, [sp, #0x8]
700abab2: 980b         	ldr	r0, [sp, #0x2c]
700abab4: f007 f83c    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x7078
700abab8: 9007         	str	r0, [sp, #0x1c]
700ababa: 980b         	ldr	r0, [sp, #0x2c]
700ababc: f009 fe98    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x9d30
700abac0: b2c0         	uxtb	r0, r0
700abac2: 9005         	str	r0, [sp, #0x14]
700abac4: 980b         	ldr	r0, [sp, #0x2c]
700abac6: 3004         	adds	r0, #0x4
700abac8: f009 fe92    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x9d24
700abacc: f000 013f    	and	r1, r0, #0x3f
700abad0: 9805         	ldr	r0, [sp, #0x14]
700abad2: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700abad6: 9005         	str	r0, [sp, #0x14]
700abad8: 980b         	ldr	r0, [sp, #0x2c]
700abada: 2107         	movs	r1, #0x7
700abadc: f009 f870    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0x90e0
700abae0: 9006         	str	r0, [sp, #0x18]
700abae2: 980b         	ldr	r0, [sp, #0x2c]
700abae4: f89d 1028    	ldrb.w	r1, [sp, #0x28]
700abae8: f009 fe8a    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9d14
700abaec: 980b         	ldr	r0, [sp, #0x2c]
700abaee: 3004         	adds	r0, #0x4
700abaf0: 990a         	ldr	r1, [sp, #0x28]
700abaf2: f3c1 2105    	ubfx	r1, r1, #0x8, #0x6
700abaf6: f009 fe83    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9d06
700abafa: 980b         	ldr	r0, [sp, #0x2c]
700abafc: 9906         	ldr	r1, [sp, #0x18]
700abafe: f009 f85f    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0x90be
700abb02: 980b         	ldr	r0, [sp, #0x2c]
700abb04: 300c         	adds	r0, #0xc
700abb06: 9907         	ldr	r1, [sp, #0x1c]
700abb08: f009 fe7a    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9cf4
700abb0c: 9901         	ldr	r1, [sp, #0x4]
700abb0e: 980b         	ldr	r0, [sp, #0x2c]
700abb10: f007 f80e    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x701c
700abb14: 9903         	ldr	r1, [sp, #0xc]
700abb16: 9a04         	ldr	r2, [sp, #0x10]
700abb18: 9007         	str	r0, [sp, #0x1c]
700abb1a: 980b         	ldr	r0, [sp, #0x2c]
700abb1c: 3004         	adds	r0, #0x4
700abb1e: 9b08         	ldr	r3, [sp, #0x20]
700abb20: f008 fdae    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x8b5c
700abb24: 980b         	ldr	r0, [sp, #0x2c]
700abb26: 300c         	adds	r0, #0xc
700abb28: 9907         	ldr	r1, [sp, #0x1c]
700abb2a: f009 fe69    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9cd2
700abb2e: 9902         	ldr	r1, [sp, #0x8]
700abb30: 980b         	ldr	r0, [sp, #0x2c]
700abb32: f006 fffd    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x6ffa
700abb36: 9903         	ldr	r1, [sp, #0xc]
700abb38: 9a04         	ldr	r2, [sp, #0x10]
700abb3a: 9007         	str	r0, [sp, #0x1c]
700abb3c: 980b         	ldr	r0, [sp, #0x2c]
700abb3e: 3008         	adds	r0, #0x8
700abb40: 9b09         	ldr	r3, [sp, #0x24]
700abb42: f008 fd9d    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x8b3a
700abb46: 980b         	ldr	r0, [sp, #0x2c]
700abb48: 300c         	adds	r0, #0xc
700abb4a: 9907         	ldr	r1, [sp, #0x1c]
700abb4c: f009 fe58    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x9cb0
700abb50: 9805         	ldr	r0, [sp, #0x14]
700abb52: b00c         	add	sp, #0x30
700abb54: bd80         	pop	{r7, pc}
		...
700abb5e: 0000         	movs	r0, r0

700abb60 <_ntoa_long>:
700abb60: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700abb64: b098         	sub	sp, #0x60
700abb66: 4684         	mov	r12, r0
700abb68: 9823         	ldr	r0, [sp, #0x8c]
700abb6a: 9822         	ldr	r0, [sp, #0x88]
700abb6c: 9821         	ldr	r0, [sp, #0x84]
700abb6e: 9820         	ldr	r0, [sp, #0x80]
700abb70: 981f         	ldr	r0, [sp, #0x7c]
700abb72: f8dd e078    	ldr.w	lr, [sp, #0x78]
700abb76: f8cd c05c    	str.w	r12, [sp, #0x5c]
700abb7a: 9116         	str	r1, [sp, #0x58]
700abb7c: 9215         	str	r2, [sp, #0x54]
700abb7e: 9314         	str	r3, [sp, #0x50]
700abb80: f88d 004f    	strb.w	r0, [sp, #0x4f]
700abb84: 2000         	movs	r0, #0x0
700abb86: 900a         	str	r0, [sp, #0x28]
700abb88: 981e         	ldr	r0, [sp, #0x78]
700abb8a: b928         	cbnz	r0, 0x700abb98 <_ntoa_long+0x38> @ imm = #0xa
700abb8c: e7ff         	b	0x700abb8e <_ntoa_long+0x2e> @ imm = #-0x2
700abb8e: 9823         	ldr	r0, [sp, #0x8c]
700abb90: f020 0010    	bic	r0, r0, #0x10
700abb94: 9023         	str	r0, [sp, #0x8c]
700abb96: e7ff         	b	0x700abb98 <_ntoa_long+0x38> @ imm = #-0x2
700abb98: f89d 008d    	ldrb.w	r0, [sp, #0x8d]
700abb9c: 0740         	lsls	r0, r0, #0x1d
700abb9e: 2800         	cmp	r0, #0x0
700abba0: d504         	bpl	0x700abbac <_ntoa_long+0x4c> @ imm = #0x8
700abba2: e7ff         	b	0x700abba4 <_ntoa_long+0x44> @ imm = #-0x2
700abba4: 981e         	ldr	r0, [sp, #0x78]
700abba6: 2800         	cmp	r0, #0x0
700abba8: d03f         	beq	0x700abc2a <_ntoa_long+0xca> @ imm = #0x7e
700abbaa: e7ff         	b	0x700abbac <_ntoa_long+0x4c> @ imm = #-0x2
700abbac: e7ff         	b	0x700abbae <_ntoa_long+0x4e> @ imm = #-0x2
700abbae: 9a1e         	ldr	r2, [sp, #0x78]
700abbb0: 9920         	ldr	r1, [sp, #0x80]
700abbb2: fbb2 f0f1    	udiv	r0, r2, r1
700abbb6: fb00 2011    	mls	r0, r0, r1, r2
700abbba: f88d 0027    	strb.w	r0, [sp, #0x27]
700abbbe: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700abbc2: 2809         	cmp	r0, #0x9
700abbc4: dc05         	bgt	0x700abbd2 <_ntoa_long+0x72> @ imm = #0xa
700abbc6: e7ff         	b	0x700abbc8 <_ntoa_long+0x68> @ imm = #-0x2
700abbc8: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700abbcc: 3030         	adds	r0, #0x30
700abbce: 9008         	str	r0, [sp, #0x20]
700abbd0: e00c         	b	0x700abbec <_ntoa_long+0x8c> @ imm = #0x18
700abbd2: f89d 008c    	ldrb.w	r0, [sp, #0x8c]
700abbd6: 0681         	lsls	r1, r0, #0x1a
700abbd8: 2061         	movs	r0, #0x61
700abbda: 2900         	cmp	r1, #0x0
700abbdc: bf48         	it	mi
700abbde: 2041         	movmi	r0, #0x41
700abbe0: f89d 1027    	ldrb.w	r1, [sp, #0x27]
700abbe4: 4408         	add	r0, r1
700abbe6: 380a         	subs	r0, #0xa
700abbe8: 9008         	str	r0, [sp, #0x20]
700abbea: e7ff         	b	0x700abbec <_ntoa_long+0x8c> @ imm = #-0x2
700abbec: 9808         	ldr	r0, [sp, #0x20]
700abbee: 9a0a         	ldr	r2, [sp, #0x28]
700abbf0: 1c51         	adds	r1, r2, #0x1
700abbf2: 910a         	str	r1, [sp, #0x28]
700abbf4: f10d 012f    	add.w	r1, sp, #0x2f
700abbf8: 5488         	strb	r0, [r1, r2]
700abbfa: 9920         	ldr	r1, [sp, #0x80]
700abbfc: 981e         	ldr	r0, [sp, #0x78]
700abbfe: fbb0 f0f1    	udiv	r0, r0, r1
700abc02: 901e         	str	r0, [sp, #0x78]
700abc04: e7ff         	b	0x700abc06 <_ntoa_long+0xa6> @ imm = #-0x2
700abc06: 991e         	ldr	r1, [sp, #0x78]
700abc08: 2000         	movs	r0, #0x0
700abc0a: 9007         	str	r0, [sp, #0x1c]
700abc0c: b139         	cbz	r1, 0x700abc1e <_ntoa_long+0xbe> @ imm = #0xe
700abc0e: e7ff         	b	0x700abc10 <_ntoa_long+0xb0> @ imm = #-0x2
700abc10: 990a         	ldr	r1, [sp, #0x28]
700abc12: 2000         	movs	r0, #0x0
700abc14: 2920         	cmp	r1, #0x20
700abc16: bf38         	it	lo
700abc18: 2001         	movlo	r0, #0x1
700abc1a: 9007         	str	r0, [sp, #0x1c]
700abc1c: e7ff         	b	0x700abc1e <_ntoa_long+0xbe> @ imm = #-0x2
700abc1e: 9807         	ldr	r0, [sp, #0x1c]
700abc20: 07c0         	lsls	r0, r0, #0x1f
700abc22: 2800         	cmp	r0, #0x0
700abc24: d1c3         	bne	0x700abbae <_ntoa_long+0x4e> @ imm = #-0x7a
700abc26: e7ff         	b	0x700abc28 <_ntoa_long+0xc8> @ imm = #-0x2
700abc28: e7ff         	b	0x700abc2a <_ntoa_long+0xca> @ imm = #-0x2
700abc2a: 9817         	ldr	r0, [sp, #0x5c]
700abc2c: 9916         	ldr	r1, [sp, #0x58]
700abc2e: 9a15         	ldr	r2, [sp, #0x54]
700abc30: 9b14         	ldr	r3, [sp, #0x50]
700abc32: f8dd c028    	ldr.w	r12, [sp, #0x28]
700abc36: 9d20         	ldr	r5, [sp, #0x80]
700abc38: 9e21         	ldr	r6, [sp, #0x84]
700abc3a: 9f22         	ldr	r7, [sp, #0x88]
700abc3c: f8dd 808c    	ldr.w	r8, [sp, #0x8c]
700abc40: f89d 404f    	ldrb.w	r4, [sp, #0x4f]
700abc44: 46ee         	mov	lr, sp
700abc46: f8ce 8018    	str.w	r8, [lr, #0x18]
700abc4a: f8ce 7014    	str.w	r7, [lr, #0x14]
700abc4e: f8ce 6010    	str.w	r6, [lr, #0x10]
700abc52: f8ce 500c    	str.w	r5, [lr, #0xc]
700abc56: f004 0401    	and	r4, r4, #0x1
700abc5a: f8ce 4008    	str.w	r4, [lr, #0x8]
700abc5e: f8ce c004    	str.w	r12, [lr, #0x4]
700abc62: f10d 0c2f    	add.w	r12, sp, #0x2f
700abc66: f8ce c000    	str.w	r12, [lr]
700abc6a: f7f9 fc59    	bl	0x700a5520 <_ntoa_format> @ imm = #-0x674e
700abc6e: b018         	add	sp, #0x60
700abc70: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}

700abc74 <_tx_thread_context_restore>:
700abc74: f10c0080     	cpsid	i
700abc78: e59f30ec     	ldr	r3, [pc, #0xec]         @ 0x700abd6c <__tx_thread_idle_system_restore+0xc>
700abc7c: e5932000     	ldr	r2, [r3]
700abc80: e2422001     	sub	r2, r2, #1
700abc84: e5832000     	str	r2, [r3]
700abc88: e3520000     	cmp	r2, #0
700abc8c: 0a000003     	beq	0x700abca0 <__tx_thread_not_nested_restore> @ imm = #0xc
700abc90: e8bd5401     	pop	{r0, r10, r12, lr}
700abc94: e16ff000     	msr	SPSR_fsxc, r0
700abc98: e8bd000f     	pop	{r0, r1, r2, r3}
700abc9c: e1b0f00e     	movs	pc, lr

700abca0 <__tx_thread_not_nested_restore>:
700abca0: e59f10c8     	ldr	r1, [pc, #0xc8]         @ 0x700abd70 <__tx_thread_idle_system_restore+0x10>
700abca4: e5910000     	ldr	r0, [r1]
700abca8: e3500000     	cmp	r0, #0
700abcac: 0a00002b     	beq	0x700abd60 <__tx_thread_idle_system_restore> @ imm = #0xac
700abcb0: e59f30bc     	ldr	r3, [pc, #0xbc]         @ 0x700abd74 <__tx_thread_idle_system_restore+0x14>
700abcb4: e5932000     	ldr	r2, [r3]
700abcb8: e3520000     	cmp	r2, #0
700abcbc: 1a000003     	bne	0x700abcd0 <__tx_thread_no_preempt_restore> @ imm = #0xc
700abcc0: e59f30b0     	ldr	r3, [pc, #0xb0]         @ 0x700abd78 <__tx_thread_idle_system_restore+0x18>
700abcc4: e5932000     	ldr	r2, [r3]
700abcc8: e1500002     	cmp	r0, r2
700abccc: 1a000003     	bne	0x700abce0 <__tx_thread_preempt_restore> @ imm = #0xc

700abcd0 <__tx_thread_no_preempt_restore>:
700abcd0: e8bd5401     	pop	{r0, r10, r12, lr}
700abcd4: e16ff000     	msr	SPSR_fsxc, r0
700abcd8: e8bd000f     	pop	{r0, r1, r2, r3}
700abcdc: e1b0f00e     	movs	pc, lr

700abce0 <__tx_thread_preempt_restore>:
700abce0: e8bd5408     	pop	{r3, r10, r12, lr}
700abce4: e1a0100e     	mov	r1, lr
700abce8: e3a0209f     	mov	r2, #159
700abcec: e121f002     	msr	CPSR_c, r2
700abcf0: e92d0008     	stmdb	sp!, {r3}
700abcf4: e92d0002     	stmdb	sp!, {r1}
700abcf8: e92d5ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700abcfc: e1a04003     	mov	r4, r3
700abd00: e3a02092     	mov	r2, #146
700abd04: e121f002     	msr	CPSR_c, r2
700abd08: e8bd000f     	pop	{r0, r1, r2, r3}
700abd0c: e3a0509f     	mov	r5, #159
700abd10: e121f005     	msr	CPSR_c, r5
700abd14: e92d000f     	push	{r0, r1, r2, r3}
700abd18: e59f1050     	ldr	r1, [pc, #0x50]         @ 0x700abd70 <__tx_thread_idle_system_restore+0x10>
700abd1c: e5910000     	ldr	r0, [r1]
700abd20: eef12a10     	vmrs	r2, fpscr
700abd24: e52d2004     	str	r2, [sp, #-0x4]!
700abd28: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700abd2c: e3a03001     	mov	r3, #1
700abd30: e92d0008     	stmdb	sp!, {r3}
700abd34: e580d008     	str	sp, [r0, #0x8]
700abd38: e59f303c     	ldr	r3, [pc, #0x3c]         @ 0x700abd7c <__tx_thread_idle_system_restore+0x1c>
700abd3c: e5932000     	ldr	r2, [r3]
700abd40: e3520000     	cmp	r2, #0
700abd44: 0a000002     	beq	0x700abd54 <__tx_thread_dont_save_ts> @ imm = #0x8
700abd48: e5802018     	str	r2, [r0, #0x18]
700abd4c: e3a02000     	mov	r2, #0
700abd50: e5832000     	str	r2, [r3]

700abd54 <__tx_thread_dont_save_ts>:
700abd54: e3a00000     	mov	r0, #0
700abd58: e5810000     	str	r0, [r1]
700abd5c: ea00133c     	b	0x700b0a54 <_tx_thread_schedule> @ imm = #0x4cf0

700abd60 <__tx_thread_idle_system_restore>:
700abd60: e3a0009f     	mov	r0, #159
700abd64: e121f000     	msr	CPSR_c, r0
700abd68: ea001339     	b	0x700b0a54 <_tx_thread_schedule> @ imm = #0x4ce4
700abd6c: 68 87 0b 70  	.word	0x700b8768
700abd70: 4c aa 08 70  	.word	0x7008aa4c
700abd74: 5c aa 08 70  	.word	0x7008aa5c
700abd78: 50 aa 08 70  	.word	0x7008aa50
700abd7c: 84 aa 08 70  	.word	0x7008aa84

700abd80 <Udma_eventCheckParams>:
700abd80: b084         	sub	sp, #0x10
700abd82: 9003         	str	r0, [sp, #0xc]
700abd84: 9102         	str	r1, [sp, #0x8]
700abd86: 2000         	movs	r0, #0x0
700abd88: 9001         	str	r0, [sp, #0x4]
700abd8a: 9802         	ldr	r0, [sp, #0x8]
700abd8c: 6840         	ldr	r0, [r0, #0x4]
700abd8e: 2801         	cmp	r0, #0x1
700abd90: d109         	bne	0x700abda6 <Udma_eventCheckParams+0x26> @ imm = #0x12
700abd92: e7ff         	b	0x700abd94 <Udma_eventCheckParams+0x14> @ imm = #-0x2
700abd94: 9802         	ldr	r0, [sp, #0x8]
700abd96: 6900         	ldr	r0, [r0, #0x10]
700abd98: b120         	cbz	r0, 0x700abda4 <Udma_eventCheckParams+0x24> @ imm = #0x8
700abd9a: e7ff         	b	0x700abd9c <Udma_eventCheckParams+0x1c> @ imm = #-0x2
700abd9c: f06f 0002    	mvn	r0, #0x2
700abda0: 9001         	str	r0, [sp, #0x4]
700abda2: e7ff         	b	0x700abda4 <Udma_eventCheckParams+0x24> @ imm = #-0x2
700abda4: e7ff         	b	0x700abda6 <Udma_eventCheckParams+0x26> @ imm = #-0x2
700abda6: 9802         	ldr	r0, [sp, #0x8]
700abda8: 6840         	ldr	r0, [r0, #0x4]
700abdaa: 2802         	cmp	r0, #0x2
700abdac: d126         	bne	0x700abdfc <Udma_eventCheckParams+0x7c> @ imm = #0x4c
700abdae: e7ff         	b	0x700abdb0 <Udma_eventCheckParams+0x30> @ imm = #-0x2
700abdb0: 9802         	ldr	r0, [sp, #0x8]
700abdb2: 6900         	ldr	r0, [r0, #0x10]
700abdb4: b308         	cbz	r0, 0x700abdfa <Udma_eventCheckParams+0x7a> @ imm = #0x42
700abdb6: e7ff         	b	0x700abdb8 <Udma_eventCheckParams+0x38> @ imm = #-0x2
700abdb8: 9802         	ldr	r0, [sp, #0x8]
700abdba: 6900         	ldr	r0, [r0, #0x10]
700abdbc: 9000         	str	r0, [sp]
700abdbe: 9800         	ldr	r0, [sp]
700abdc0: 69c0         	ldr	r0, [r0, #0x1c]
700abdc2: b140         	cbz	r0, 0x700abdd6 <Udma_eventCheckParams+0x56> @ imm = #0x10
700abdc4: e7ff         	b	0x700abdc6 <Udma_eventCheckParams+0x46> @ imm = #-0x2
700abdc6: 9802         	ldr	r0, [sp, #0x8]
700abdc8: 6940         	ldr	r0, [r0, #0x14]
700abdca: b920         	cbnz	r0, 0x700abdd6 <Udma_eventCheckParams+0x56> @ imm = #0x8
700abdcc: e7ff         	b	0x700abdce <Udma_eventCheckParams+0x4e> @ imm = #-0x2
700abdce: f06f 0002    	mvn	r0, #0x2
700abdd2: 9001         	str	r0, [sp, #0x4]
700abdd4: e7ff         	b	0x700abdd6 <Udma_eventCheckParams+0x56> @ imm = #-0x2
700abdd6: 9800         	ldr	r0, [sp]
700abdd8: 69c0         	ldr	r0, [r0, #0x1c]
700abdda: b968         	cbnz	r0, 0x700abdf8 <Udma_eventCheckParams+0x78> @ imm = #0x1a
700abddc: e7ff         	b	0x700abdde <Udma_eventCheckParams+0x5e> @ imm = #-0x2
700abdde: 9802         	ldr	r0, [sp, #0x8]
700abde0: 6940         	ldr	r0, [r0, #0x14]
700abde2: b148         	cbz	r0, 0x700abdf8 <Udma_eventCheckParams+0x78> @ imm = #0x12
700abde4: e7ff         	b	0x700abde6 <Udma_eventCheckParams+0x66> @ imm = #-0x2
700abde6: 9800         	ldr	r0, [sp]
700abde8: 6880         	ldr	r0, [r0, #0x8]
700abdea: 2805         	cmp	r0, #0x5
700abdec: d004         	beq	0x700abdf8 <Udma_eventCheckParams+0x78> @ imm = #0x8
700abdee: e7ff         	b	0x700abdf0 <Udma_eventCheckParams+0x70> @ imm = #-0x2
700abdf0: f06f 0002    	mvn	r0, #0x2
700abdf4: 9001         	str	r0, [sp, #0x4]
700abdf6: e7ff         	b	0x700abdf8 <Udma_eventCheckParams+0x78> @ imm = #-0x2
700abdf8: e7ff         	b	0x700abdfa <Udma_eventCheckParams+0x7a> @ imm = #-0x2
700abdfa: e7ff         	b	0x700abdfc <Udma_eventCheckParams+0x7c> @ imm = #-0x2
700abdfc: 9802         	ldr	r0, [sp, #0x8]
700abdfe: 6800         	ldr	r0, [r0]
700abe00: 2801         	cmp	r0, #0x1
700abe02: d00f         	beq	0x700abe24 <Udma_eventCheckParams+0xa4> @ imm = #0x1e
700abe04: e7ff         	b	0x700abe06 <Udma_eventCheckParams+0x86> @ imm = #-0x2
700abe06: 9802         	ldr	r0, [sp, #0x8]
700abe08: 6800         	ldr	r0, [r0]
700abe0a: 2806         	cmp	r0, #0x6
700abe0c: d00a         	beq	0x700abe24 <Udma_eventCheckParams+0xa4> @ imm = #0x14
700abe0e: e7ff         	b	0x700abe10 <Udma_eventCheckParams+0x90> @ imm = #-0x2
700abe10: 9802         	ldr	r0, [sp, #0x8]
700abe12: 6800         	ldr	r0, [r0]
700abe14: 2802         	cmp	r0, #0x2
700abe16: d005         	beq	0x700abe24 <Udma_eventCheckParams+0xa4> @ imm = #0xa
700abe18: e7ff         	b	0x700abe1a <Udma_eventCheckParams+0x9a> @ imm = #-0x2
700abe1a: 9802         	ldr	r0, [sp, #0x8]
700abe1c: 6800         	ldr	r0, [r0]
700abe1e: 2803         	cmp	r0, #0x3
700abe20: d109         	bne	0x700abe36 <Udma_eventCheckParams+0xb6> @ imm = #0x12
700abe22: e7ff         	b	0x700abe24 <Udma_eventCheckParams+0xa4> @ imm = #-0x2
700abe24: 9802         	ldr	r0, [sp, #0x8]
700abe26: 6880         	ldr	r0, [r0, #0x8]
700abe28: b920         	cbnz	r0, 0x700abe34 <Udma_eventCheckParams+0xb4> @ imm = #0x8
700abe2a: e7ff         	b	0x700abe2c <Udma_eventCheckParams+0xac> @ imm = #-0x2
700abe2c: f06f 0002    	mvn	r0, #0x2
700abe30: 9001         	str	r0, [sp, #0x4]
700abe32: e7ff         	b	0x700abe34 <Udma_eventCheckParams+0xb4> @ imm = #-0x2
700abe34: e7ff         	b	0x700abe36 <Udma_eventCheckParams+0xb6> @ imm = #-0x2
700abe36: 9802         	ldr	r0, [sp, #0x8]
700abe38: 6800         	ldr	r0, [r0]
700abe3a: 2804         	cmp	r0, #0x4
700abe3c: d109         	bne	0x700abe52 <Udma_eventCheckParams+0xd2> @ imm = #0x12
700abe3e: e7ff         	b	0x700abe40 <Udma_eventCheckParams+0xc0> @ imm = #-0x2
700abe40: 9802         	ldr	r0, [sp, #0x8]
700abe42: 68c0         	ldr	r0, [r0, #0xc]
700abe44: b920         	cbnz	r0, 0x700abe50 <Udma_eventCheckParams+0xd0> @ imm = #0x8
700abe46: e7ff         	b	0x700abe48 <Udma_eventCheckParams+0xc8> @ imm = #-0x2
700abe48: f06f 0002    	mvn	r0, #0x2
700abe4c: 9001         	str	r0, [sp, #0x4]
700abe4e: e7ff         	b	0x700abe50 <Udma_eventCheckParams+0xd0> @ imm = #-0x2
700abe50: e7ff         	b	0x700abe52 <Udma_eventCheckParams+0xd2> @ imm = #-0x2
700abe52: 9802         	ldr	r0, [sp, #0x8]
700abe54: 6800         	ldr	r0, [r0]
700abe56: 2805         	cmp	r0, #0x5
700abe58: d112         	bne	0x700abe80 <Udma_eventCheckParams+0x100> @ imm = #0x24
700abe5a: e7ff         	b	0x700abe5c <Udma_eventCheckParams+0xdc> @ imm = #-0x2
700abe5c: 9802         	ldr	r0, [sp, #0x8]
700abe5e: 6840         	ldr	r0, [r0, #0x4]
700abe60: 2802         	cmp	r0, #0x2
700abe62: d004         	beq	0x700abe6e <Udma_eventCheckParams+0xee> @ imm = #0x8
700abe64: e7ff         	b	0x700abe66 <Udma_eventCheckParams+0xe6> @ imm = #-0x2
700abe66: f06f 0002    	mvn	r0, #0x2
700abe6a: 9001         	str	r0, [sp, #0x4]
700abe6c: e7ff         	b	0x700abe6e <Udma_eventCheckParams+0xee> @ imm = #-0x2
700abe6e: 9802         	ldr	r0, [sp, #0x8]
700abe70: 6900         	ldr	r0, [r0, #0x10]
700abe72: b120         	cbz	r0, 0x700abe7e <Udma_eventCheckParams+0xfe> @ imm = #0x8
700abe74: e7ff         	b	0x700abe76 <Udma_eventCheckParams+0xf6> @ imm = #-0x2
700abe76: f06f 0002    	mvn	r0, #0x2
700abe7a: 9001         	str	r0, [sp, #0x4]
700abe7c: e7ff         	b	0x700abe7e <Udma_eventCheckParams+0xfe> @ imm = #-0x2
700abe7e: e7ff         	b	0x700abe80 <Udma_eventCheckParams+0x100> @ imm = #-0x2
700abe80: 9801         	ldr	r0, [sp, #0x4]
700abe82: b004         	add	sp, #0x10
700abe84: 4770         	bx	lr
		...
700abe8e: 0000         	movs	r0, r0

700abe90 <CSL_pktdmaTeardownChan>:
700abe90: b580         	push	{r7, lr}
700abe92: b088         	sub	sp, #0x20
700abe94: 4684         	mov	r12, r0
700abe96: 980a         	ldr	r0, [sp, #0x28]
700abe98: f8cd c01c    	str.w	r12, [sp, #0x1c]
700abe9c: 9106         	str	r1, [sp, #0x18]
700abe9e: 9205         	str	r2, [sp, #0x14]
700abea0: f88d 3013    	strb.w	r3, [sp, #0x13]
700abea4: f88d 0012    	strb.w	r0, [sp, #0x12]
700abea8: 2000         	movs	r0, #0x0
700abeaa: 9003         	str	r0, [sp, #0xc]
700abeac: 9807         	ldr	r0, [sp, #0x1c]
700abeae: b138         	cbz	r0, 0x700abec0 <CSL_pktdmaTeardownChan+0x30> @ imm = #0xe
700abeb0: e7ff         	b	0x700abeb2 <CSL_pktdmaTeardownChan+0x22> @ imm = #-0x2
700abeb2: 9807         	ldr	r0, [sp, #0x1c]
700abeb4: 9906         	ldr	r1, [sp, #0x18]
700abeb6: 9a05         	ldr	r2, [sp, #0x14]
700abeb8: f007 f932    	bl	0x700b3120 <CSL_pktdmaIsValidChanIdx> @ imm = #0x7264
700abebc: b920         	cbnz	r0, 0x700abec8 <CSL_pktdmaTeardownChan+0x38> @ imm = #0x8
700abebe: e7ff         	b	0x700abec0 <CSL_pktdmaTeardownChan+0x30> @ imm = #-0x2
700abec0: f04f 30ff    	mov.w	r0, #0xffffffff
700abec4: 9003         	str	r0, [sp, #0xc]
700abec6: e062         	b	0x700abf8e <CSL_pktdmaTeardownChan+0xfe> @ imm = #0xc4
700abec8: 9807         	ldr	r0, [sp, #0x1c]
700abeca: 9906         	ldr	r1, [sp, #0x18]
700abecc: 9a05         	ldr	r2, [sp, #0x14]
700abece: f007 fb27    	bl	0x700b3520 <CSL_pktdmaIsChanEnabled> @ imm = #0x764e
700abed2: 2800         	cmp	r0, #0x0
700abed4: d056         	beq	0x700abf84 <CSL_pktdmaTeardownChan+0xf4> @ imm = #0xac
700abed6: e7ff         	b	0x700abed8 <CSL_pktdmaTeardownChan+0x48> @ imm = #-0x2
700abed8: 9805         	ldr	r0, [sp, #0x14]
700abeda: b9a8         	cbnz	r0, 0x700abf08 <CSL_pktdmaTeardownChan+0x78> @ imm = #0x2a
700abedc: e7ff         	b	0x700abede <CSL_pktdmaTeardownChan+0x4e> @ imm = #-0x2
700abede: 9807         	ldr	r0, [sp, #0x1c]
700abee0: 6900         	ldr	r0, [r0, #0x10]
700abee2: 9906         	ldr	r1, [sp, #0x18]
700abee4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abee8: f009 fcba    	bl	0x700b5860 <CSL_REG32_RD_RAW> @ imm = #0x9974
700abeec: 9002         	str	r0, [sp, #0x8]
700abeee: 9802         	ldr	r0, [sp, #0x8]
700abef0: f040 4080    	orr	r0, r0, #0x40000000
700abef4: 9002         	str	r0, [sp, #0x8]
700abef6: 9807         	ldr	r0, [sp, #0x1c]
700abef8: 6900         	ldr	r0, [r0, #0x10]
700abefa: 9906         	ldr	r1, [sp, #0x18]
700abefc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abf00: 9902         	ldr	r1, [sp, #0x8]
700abf02: f009 fc25    	bl	0x700b5750 <CSL_REG32_WR_RAW> @ imm = #0x984a
700abf06: e014         	b	0x700abf32 <CSL_pktdmaTeardownChan+0xa2> @ imm = #0x28
700abf08: 9807         	ldr	r0, [sp, #0x1c]
700abf0a: 6940         	ldr	r0, [r0, #0x14]
700abf0c: 9906         	ldr	r1, [sp, #0x18]
700abf0e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abf12: f009 fca5    	bl	0x700b5860 <CSL_REG32_RD_RAW> @ imm = #0x994a
700abf16: 9002         	str	r0, [sp, #0x8]
700abf18: 9802         	ldr	r0, [sp, #0x8]
700abf1a: f040 4080    	orr	r0, r0, #0x40000000
700abf1e: 9002         	str	r0, [sp, #0x8]
700abf20: 9807         	ldr	r0, [sp, #0x1c]
700abf22: 6940         	ldr	r0, [r0, #0x14]
700abf24: 9906         	ldr	r1, [sp, #0x18]
700abf26: eb00 3001    	add.w	r0, r0, r1, lsl #12
700abf2a: 9902         	ldr	r1, [sp, #0x8]
700abf2c: f009 fc10    	bl	0x700b5750 <CSL_REG32_WR_RAW> @ imm = #0x9820
700abf30: e7ff         	b	0x700abf32 <CSL_pktdmaTeardownChan+0xa2> @ imm = #-0x2
700abf32: f89d 0012    	ldrb.w	r0, [sp, #0x12]
700abf36: 07c0         	lsls	r0, r0, #0x1f
700abf38: b318         	cbz	r0, 0x700abf82 <CSL_pktdmaTeardownChan+0xf2> @ imm = #0x46
700abf3a: e7ff         	b	0x700abf3c <CSL_pktdmaTeardownChan+0xac> @ imm = #-0x2
700abf3c: 2080         	movs	r0, #0x80
700abf3e: 9001         	str	r0, [sp, #0x4]
700abf40: e7ff         	b	0x700abf42 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x2
700abf42: 9807         	ldr	r0, [sp, #0x1c]
700abf44: 9906         	ldr	r1, [sp, #0x18]
700abf46: 9a05         	ldr	r2, [sp, #0x14]
700abf48: f007 faea    	bl	0x700b3520 <CSL_pktdmaIsChanEnabled> @ imm = #0x75d4
700abf4c: 4601         	mov	r1, r0
700abf4e: 2000         	movs	r0, #0x0
700abf50: 9000         	str	r0, [sp]
700abf52: b131         	cbz	r1, 0x700abf62 <CSL_pktdmaTeardownChan+0xd2> @ imm = #0xc
700abf54: e7ff         	b	0x700abf56 <CSL_pktdmaTeardownChan+0xc6> @ imm = #-0x2
700abf56: 9801         	ldr	r0, [sp, #0x4]
700abf58: 2800         	cmp	r0, #0x0
700abf5a: bf18         	it	ne
700abf5c: 2001         	movne	r0, #0x1
700abf5e: 9000         	str	r0, [sp]
700abf60: e7ff         	b	0x700abf62 <CSL_pktdmaTeardownChan+0xd2> @ imm = #-0x2
700abf62: 9800         	ldr	r0, [sp]
700abf64: 07c0         	lsls	r0, r0, #0x1f
700abf66: b120         	cbz	r0, 0x700abf72 <CSL_pktdmaTeardownChan+0xe2> @ imm = #0x8
700abf68: e7ff         	b	0x700abf6a <CSL_pktdmaTeardownChan+0xda> @ imm = #-0x2
700abf6a: 9801         	ldr	r0, [sp, #0x4]
700abf6c: 3801         	subs	r0, #0x1
700abf6e: 9001         	str	r0, [sp, #0x4]
700abf70: e7e7         	b	0x700abf42 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x32
700abf72: 9801         	ldr	r0, [sp, #0x4]
700abf74: b920         	cbnz	r0, 0x700abf80 <CSL_pktdmaTeardownChan+0xf0> @ imm = #0x8
700abf76: e7ff         	b	0x700abf78 <CSL_pktdmaTeardownChan+0xe8> @ imm = #-0x2
700abf78: f04f 30ff    	mov.w	r0, #0xffffffff
700abf7c: 9003         	str	r0, [sp, #0xc]
700abf7e: e7ff         	b	0x700abf80 <CSL_pktdmaTeardownChan+0xf0> @ imm = #-0x2
700abf80: e7ff         	b	0x700abf82 <CSL_pktdmaTeardownChan+0xf2> @ imm = #-0x2
700abf82: e003         	b	0x700abf8c <CSL_pktdmaTeardownChan+0xfc> @ imm = #0x6
700abf84: f04f 30ff    	mov.w	r0, #0xffffffff
700abf88: 9003         	str	r0, [sp, #0xc]
700abf8a: e7ff         	b	0x700abf8c <CSL_pktdmaTeardownChan+0xfc> @ imm = #-0x2
700abf8c: e7ff         	b	0x700abf8e <CSL_pktdmaTeardownChan+0xfe> @ imm = #-0x2
700abf8e: 9803         	ldr	r0, [sp, #0xc]
700abf90: b008         	add	sp, #0x20
700abf92: bd80         	pop	{r7, pc}
		...

700abfa0 <UART_configInstance>:
700abfa0: b580         	push	{r7, lr}
700abfa2: b088         	sub	sp, #0x20
700abfa4: 9007         	str	r0, [sp, #0x1c]
700abfa6: 9807         	ldr	r0, [sp, #0x1c]
700abfa8: 6800         	ldr	r0, [r0]
700abfaa: 9006         	str	r0, [sp, #0x18]
700abfac: 9807         	ldr	r0, [sp, #0x1c]
700abfae: 6840         	ldr	r0, [r0, #0x4]
700abfb0: 9001         	str	r0, [sp, #0x4]
700abfb2: 9807         	ldr	r0, [sp, #0x1c]
700abfb4: f007 fcbc    	bl	0x700b3930 <UART_resetModule> @ imm = #0x7978
700abfb8: 9801         	ldr	r0, [sp, #0x4]
700abfba: 6a00         	ldr	r0, [r0, #0x20]
700abfbc: 2803         	cmp	r0, #0x3
700abfbe: d10e         	bne	0x700abfde <UART_configInstance+0x3e> @ imm = #0x1c
700abfc0: e7ff         	b	0x700abfc2 <UART_configInstance+0x22> @ imm = #-0x2
700abfc2: 9801         	ldr	r0, [sp, #0x4]
700abfc4: f890 1038    	ldrb.w	r1, [r0, #0x38]
700abfc8: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700abfcc: 0380         	lsls	r0, r0, #0xe
700abfce: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700abfd2: 2131         	movs	r1, #0x31
700abfd4: f2c0 4140    	movt	r1, #0x440
700abfd8: 4308         	orrs	r0, r1
700abfda: 9005         	str	r0, [sp, #0x14]
700abfdc: e00d         	b	0x700abffa <UART_configInstance+0x5a> @ imm = #0x1a
700abfde: 9801         	ldr	r0, [sp, #0x4]
700abfe0: f890 1038    	ldrb.w	r1, [r0, #0x38]
700abfe4: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700abfe8: 0380         	lsls	r0, r0, #0xe
700abfea: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700abfee: 2130         	movs	r1, #0x30
700abff0: f2c0 4140    	movt	r1, #0x440
700abff4: 4308         	orrs	r0, r1
700abff6: 9005         	str	r0, [sp, #0x14]
700abff8: e7ff         	b	0x700abffa <UART_configInstance+0x5a> @ imm = #-0x2
700abffa: 9806         	ldr	r0, [sp, #0x18]
700abffc: 9905         	ldr	r1, [sp, #0x14]
700abffe: f7f9 f847    	bl	0x700a5090 <UART_fifoConfig> @ imm = #-0x6f72
700ac002: 9806         	ldr	r0, [sp, #0x18]
700ac004: 9901         	ldr	r1, [sp, #0x4]
700ac006: 6d09         	ldr	r1, [r1, #0x50]
700ac008: f009 f992    	bl	0x700b5330 <UART_timeGuardConfig> @ imm = #0x9324
700ac00c: 9a01         	ldr	r2, [sp, #0x4]
700ac00e: 6810         	ldr	r0, [r2]
700ac010: 6851         	ldr	r1, [r2, #0x4]
700ac012: 6ad2         	ldr	r2, [r2, #0x2c]
700ac014: 232a         	movs	r3, #0x2a
700ac016: f005 febb    	bl	0x700b1d90 <UART_divisorValCompute> @ imm = #0x5d76
700ac01a: 9004         	str	r0, [sp, #0x10]
700ac01c: 9806         	ldr	r0, [sp, #0x18]
700ac01e: 9904         	ldr	r1, [sp, #0x10]
700ac020: f7ff fd0e    	bl	0x700aba40 <UART_divisorLatchWrite> @ imm = #-0x5e4
700ac024: 9806         	ldr	r0, [sp, #0x18]
700ac026: 21bf         	movs	r1, #0xbf
700ac028: f006 fd82    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x6b04
700ac02c: 9801         	ldr	r0, [sp, #0x4]
700ac02e: 6880         	ldr	r0, [r0, #0x8]
700ac030: 9003         	str	r0, [sp, #0xc]
700ac032: 9801         	ldr	r0, [sp, #0x4]
700ac034: 68c1         	ldr	r1, [r0, #0xc]
700ac036: 9803         	ldr	r0, [sp, #0xc]
700ac038: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700ac03c: 9003         	str	r0, [sp, #0xc]
700ac03e: 9801         	ldr	r0, [sp, #0x4]
700ac040: 6900         	ldr	r0, [r0, #0x10]
700ac042: 00c0         	lsls	r0, r0, #0x3
700ac044: 9002         	str	r0, [sp, #0x8]
700ac046: 9806         	ldr	r0, [sp, #0x18]
700ac048: 9903         	ldr	r1, [sp, #0xc]
700ac04a: 9a02         	ldr	r2, [sp, #0x8]
700ac04c: f007 fc20    	bl	0x700b3890 <UART_lineCharConfig> @ imm = #0x7840
700ac050: 9806         	ldr	r0, [sp, #0x18]
700ac052: f009 f9dd    	bl	0x700b5410 <UART_divisorLatchDisable> @ imm = #0x93ba
700ac056: 9806         	ldr	r0, [sp, #0x18]
700ac058: 2100         	movs	r1, #0x0
700ac05a: f009 f8a9    	bl	0x700b51b0 <UART_breakCtl> @ imm = #0x9152
700ac05e: 9806         	ldr	r0, [sp, #0x18]
700ac060: 9901         	ldr	r1, [sp, #0x4]
700ac062: 6ac9         	ldr	r1, [r1, #0x2c]
700ac064: f008 fdac    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0x8b58
700ac068: 9801         	ldr	r0, [sp, #0x4]
700ac06a: 6980         	ldr	r0, [r0, #0x18]
700ac06c: 2801         	cmp	r0, #0x1
700ac06e: d112         	bne	0x700ac096 <UART_configInstance+0xf6> @ imm = #0x24
700ac070: e7ff         	b	0x700ac072 <UART_configInstance+0xd2> @ imm = #-0x2
700ac072: 9806         	ldr	r0, [sp, #0x18]
700ac074: 2103         	movs	r1, #0x3
700ac076: f008 fb43    	bl	0x700b4700 <UART_hardwareFlowCtrlOptSet> @ imm = #0x8686
700ac07a: 9901         	ldr	r1, [sp, #0x4]
700ac07c: 69c8         	ldr	r0, [r1, #0x1c]
700ac07e: 6b89         	ldr	r1, [r1, #0x38]
700ac080: 4288         	cmp	r0, r1
700ac082: d307         	blo	0x700ac094 <UART_configInstance+0xf4> @ imm = #0xe
700ac084: e7ff         	b	0x700ac086 <UART_configInstance+0xe6> @ imm = #-0x2
700ac086: 9806         	ldr	r0, [sp, #0x18]
700ac088: 9a01         	ldr	r2, [sp, #0x4]
700ac08a: 69d1         	ldr	r1, [r2, #0x1c]
700ac08c: 6b92         	ldr	r2, [r2, #0x38]
700ac08e: f008 fb87    	bl	0x700b47a0 <UART_flowCtrlTrigLvlConfig> @ imm = #0x870e
700ac092: e7ff         	b	0x700ac094 <UART_configInstance+0xf4> @ imm = #-0x2
700ac094: e004         	b	0x700ac0a0 <UART_configInstance+0x100> @ imm = #0x8
700ac096: 9806         	ldr	r0, [sp, #0x18]
700ac098: 2100         	movs	r1, #0x0
700ac09a: f008 fb31    	bl	0x700b4700 <UART_hardwareFlowCtrlOptSet> @ imm = #0x8662
700ac09e: e7ff         	b	0x700ac0a0 <UART_configInstance+0x100> @ imm = #-0x2
700ac0a0: b008         	add	sp, #0x20
700ac0a2: bd80         	pop	{r7, pc}
		...

700ac0b0 <_txe_semaphore_create>:
700ac0b0: b580         	push	{r7, lr}
700ac0b2: b088         	sub	sp, #0x20
700ac0b4: 9007         	str	r0, [sp, #0x1c]
700ac0b6: 9106         	str	r1, [sp, #0x18]
700ac0b8: 9205         	str	r2, [sp, #0x14]
700ac0ba: 9304         	str	r3, [sp, #0x10]
700ac0bc: 2000         	movs	r0, #0x0
700ac0be: 9002         	str	r0, [sp, #0x8]
700ac0c0: 9807         	ldr	r0, [sp, #0x1c]
700ac0c2: b918         	cbnz	r0, 0x700ac0cc <_txe_semaphore_create+0x1c> @ imm = #0x6
700ac0c4: e7ff         	b	0x700ac0c6 <_txe_semaphore_create+0x16> @ imm = #-0x2
700ac0c6: 200c         	movs	r0, #0xc
700ac0c8: 9002         	str	r0, [sp, #0x8]
700ac0ca: e04d         	b	0x700ac168 <_txe_semaphore_create+0xb8> @ imm = #0x9a
700ac0cc: 9804         	ldr	r0, [sp, #0x10]
700ac0ce: 281c         	cmp	r0, #0x1c
700ac0d0: d003         	beq	0x700ac0da <_txe_semaphore_create+0x2a> @ imm = #0x6
700ac0d2: e7ff         	b	0x700ac0d4 <_txe_semaphore_create+0x24> @ imm = #-0x2
700ac0d4: 200c         	movs	r0, #0xc
700ac0d6: 9002         	str	r0, [sp, #0x8]
700ac0d8: e045         	b	0x700ac166 <_txe_semaphore_create+0xb6> @ imm = #0x8a
700ac0da: f7f7 eab4    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8a98
700ac0de: 9003         	str	r0, [sp, #0xc]
700ac0e0: f64a 215c    	movw	r1, #0xaa5c
700ac0e4: f2c7 0108    	movt	r1, #0x7008
700ac0e8: 6808         	ldr	r0, [r1]
700ac0ea: 3001         	adds	r0, #0x1
700ac0ec: 6008         	str	r0, [r1]
700ac0ee: 9803         	ldr	r0, [sp, #0xc]
700ac0f0: f7f6 ea8a    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9aec
700ac0f4: f64a 2040    	movw	r0, #0xaa40
700ac0f8: f2c7 0008    	movt	r0, #0x7008
700ac0fc: 6800         	ldr	r0, [r0]
700ac0fe: 9000         	str	r0, [sp]
700ac100: 2000         	movs	r0, #0x0
700ac102: 9001         	str	r0, [sp, #0x4]
700ac104: e7ff         	b	0x700ac106 <_txe_semaphore_create+0x56> @ imm = #-0x2
700ac106: 9801         	ldr	r0, [sp, #0x4]
700ac108: f64a 213c    	movw	r1, #0xaa3c
700ac10c: f2c7 0108    	movt	r1, #0x7008
700ac110: 6809         	ldr	r1, [r1]
700ac112: 4288         	cmp	r0, r1
700ac114: d20f         	bhs	0x700ac136 <_txe_semaphore_create+0x86> @ imm = #0x1e
700ac116: e7ff         	b	0x700ac118 <_txe_semaphore_create+0x68> @ imm = #-0x2
700ac118: 9807         	ldr	r0, [sp, #0x1c]
700ac11a: 9900         	ldr	r1, [sp]
700ac11c: 4288         	cmp	r0, r1
700ac11e: d101         	bne	0x700ac124 <_txe_semaphore_create+0x74> @ imm = #0x2
700ac120: e7ff         	b	0x700ac122 <_txe_semaphore_create+0x72> @ imm = #-0x2
700ac122: e008         	b	0x700ac136 <_txe_semaphore_create+0x86> @ imm = #0x10
700ac124: 9800         	ldr	r0, [sp]
700ac126: 6940         	ldr	r0, [r0, #0x14]
700ac128: 9000         	str	r0, [sp]
700ac12a: e7ff         	b	0x700ac12c <_txe_semaphore_create+0x7c> @ imm = #-0x2
700ac12c: e7ff         	b	0x700ac12e <_txe_semaphore_create+0x7e> @ imm = #-0x2
700ac12e: 9801         	ldr	r0, [sp, #0x4]
700ac130: 3001         	adds	r0, #0x1
700ac132: 9001         	str	r0, [sp, #0x4]
700ac134: e7e7         	b	0x700ac106 <_txe_semaphore_create+0x56> @ imm = #-0x32
700ac136: f7f7 ea86    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8af4
700ac13a: 9003         	str	r0, [sp, #0xc]
700ac13c: f64a 215c    	movw	r1, #0xaa5c
700ac140: f2c7 0108    	movt	r1, #0x7008
700ac144: 6808         	ldr	r0, [r1]
700ac146: 3801         	subs	r0, #0x1
700ac148: 6008         	str	r0, [r1]
700ac14a: 9803         	ldr	r0, [sp, #0xc]
700ac14c: f7f6 ea5c    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9b48
700ac150: f007 f8d6    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0x71ac
700ac154: 9807         	ldr	r0, [sp, #0x1c]
700ac156: 9900         	ldr	r1, [sp]
700ac158: 4288         	cmp	r0, r1
700ac15a: d103         	bne	0x700ac164 <_txe_semaphore_create+0xb4> @ imm = #0x6
700ac15c: e7ff         	b	0x700ac15e <_txe_semaphore_create+0xae> @ imm = #-0x2
700ac15e: 200c         	movs	r0, #0xc
700ac160: 9002         	str	r0, [sp, #0x8]
700ac162: e7ff         	b	0x700ac164 <_txe_semaphore_create+0xb4> @ imm = #-0x2
700ac164: e7ff         	b	0x700ac166 <_txe_semaphore_create+0xb6> @ imm = #-0x2
700ac166: e7ff         	b	0x700ac168 <_txe_semaphore_create+0xb8> @ imm = #-0x2
700ac168: 9802         	ldr	r0, [sp, #0x8]
700ac16a: b9b0         	cbnz	r0, 0x700ac19a <_txe_semaphore_create+0xea> @ imm = #0x2c
700ac16c: e7ff         	b	0x700ac16e <_txe_semaphore_create+0xbe> @ imm = #-0x2
700ac16e: f248 7068    	movw	r0, #0x8768
700ac172: f2c7 000b    	movt	r0, #0x700b
700ac176: 6800         	ldr	r0, [r0]
700ac178: b170         	cbz	r0, 0x700ac198 <_txe_semaphore_create+0xe8> @ imm = #0x1c
700ac17a: e7ff         	b	0x700ac17c <_txe_semaphore_create+0xcc> @ imm = #-0x2
700ac17c: f248 7068    	movw	r0, #0x8768
700ac180: f2c7 000b    	movt	r0, #0x700b
700ac184: 6800         	ldr	r0, [r0]
700ac186: 0900         	lsrs	r0, r0, #0x4
700ac188: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700ac18c: d203         	bhs	0x700ac196 <_txe_semaphore_create+0xe6> @ imm = #0x6
700ac18e: e7ff         	b	0x700ac190 <_txe_semaphore_create+0xe0> @ imm = #-0x2
700ac190: 2013         	movs	r0, #0x13
700ac192: 9002         	str	r0, [sp, #0x8]
700ac194: e7ff         	b	0x700ac196 <_txe_semaphore_create+0xe6> @ imm = #-0x2
700ac196: e7ff         	b	0x700ac198 <_txe_semaphore_create+0xe8> @ imm = #-0x2
700ac198: e7ff         	b	0x700ac19a <_txe_semaphore_create+0xea> @ imm = #-0x2
700ac19a: 9802         	ldr	r0, [sp, #0x8]
700ac19c: b938         	cbnz	r0, 0x700ac1ae <_txe_semaphore_create+0xfe> @ imm = #0xe
700ac19e: e7ff         	b	0x700ac1a0 <_txe_semaphore_create+0xf0> @ imm = #-0x2
700ac1a0: 9807         	ldr	r0, [sp, #0x1c]
700ac1a2: 9906         	ldr	r1, [sp, #0x18]
700ac1a4: 9a05         	ldr	r2, [sp, #0x14]
700ac1a6: f002 ff63    	bl	0x700af070 <_tx_semaphore_create> @ imm = #0x2ec6
700ac1aa: 9002         	str	r0, [sp, #0x8]
700ac1ac: e7ff         	b	0x700ac1ae <_txe_semaphore_create+0xfe> @ imm = #-0x2
700ac1ae: 9802         	ldr	r0, [sp, #0x8]
700ac1b0: b008         	add	sp, #0x20
700ac1b2: bd80         	pop	{r7, pc}
		...

700ac1c0 <Sciclient_rmIrGetOutp>:
700ac1c0: b580         	push	{r7, lr}
700ac1c2: b088         	sub	sp, #0x20
700ac1c4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700ac1c8: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700ac1cc: 9206         	str	r2, [sp, #0x18]
700ac1ce: 2000         	movs	r0, #0x0
700ac1d0: 9005         	str	r0, [sp, #0x14]
700ac1d2: 9004         	str	r0, [sp, #0x10]
700ac1d4: 9806         	ldr	r0, [sp, #0x18]
700ac1d6: b920         	cbnz	r0, 0x700ac1e2 <Sciclient_rmIrGetOutp+0x22> @ imm = #0x8
700ac1d8: e7ff         	b	0x700ac1da <Sciclient_rmIrGetOutp+0x1a> @ imm = #-0x2
700ac1da: f06f 0001    	mvn	r0, #0x1
700ac1de: 9005         	str	r0, [sp, #0x14]
700ac1e0: e018         	b	0x700ac214 <Sciclient_rmIrGetOutp+0x54> @ imm = #0x30
700ac1e2: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700ac1e6: f005 feab    	bl	0x700b1f40 <Sciclient_rmIrGetInst> @ imm = #0x5d56
700ac1ea: 9004         	str	r0, [sp, #0x10]
700ac1ec: 9804         	ldr	r0, [sp, #0x10]
700ac1ee: b920         	cbnz	r0, 0x700ac1fa <Sciclient_rmIrGetOutp+0x3a> @ imm = #0x8
700ac1f0: e7ff         	b	0x700ac1f2 <Sciclient_rmIrGetOutp+0x32> @ imm = #-0x2
700ac1f2: f06f 0001    	mvn	r0, #0x1
700ac1f6: 9005         	str	r0, [sp, #0x14]
700ac1f8: e00b         	b	0x700ac212 <Sciclient_rmIrGetOutp+0x52> @ imm = #0x16
700ac1fa: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac1fe: 9904         	ldr	r1, [sp, #0x10]
700ac200: 8909         	ldrh	r1, [r1, #0x8]
700ac202: 4288         	cmp	r0, r1
700ac204: db04         	blt	0x700ac210 <Sciclient_rmIrGetOutp+0x50> @ imm = #0x8
700ac206: e7ff         	b	0x700ac208 <Sciclient_rmIrGetOutp+0x48> @ imm = #-0x2
700ac208: f06f 0001    	mvn	r0, #0x1
700ac20c: 9005         	str	r0, [sp, #0x14]
700ac20e: e7ff         	b	0x700ac210 <Sciclient_rmIrGetOutp+0x50> @ imm = #-0x2
700ac210: e7ff         	b	0x700ac212 <Sciclient_rmIrGetOutp+0x52> @ imm = #-0x2
700ac212: e7ff         	b	0x700ac214 <Sciclient_rmIrGetOutp+0x54> @ imm = #-0x2
700ac214: 9805         	ldr	r0, [sp, #0x14]
700ac216: b9a8         	cbnz	r0, 0x700ac244 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x2a
700ac218: e7ff         	b	0x700ac21a <Sciclient_rmIrGetOutp+0x5a> @ imm = #-0x2
700ac21a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac21e: b988         	cbnz	r0, 0x700ac244 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x22
700ac220: e7ff         	b	0x700ac222 <Sciclient_rmIrGetOutp+0x62> @ imm = #-0x2
700ac222: 9804         	ldr	r0, [sp, #0x10]
700ac224: 8980         	ldrh	r0, [r0, #0xc]
700ac226: f64f 71ff    	movw	r1, #0xffff
700ac22a: 4288         	cmp	r0, r1
700ac22c: d005         	beq	0x700ac23a <Sciclient_rmIrGetOutp+0x7a> @ imm = #0xa
700ac22e: e7ff         	b	0x700ac230 <Sciclient_rmIrGetOutp+0x70> @ imm = #-0x2
700ac230: 9804         	ldr	r0, [sp, #0x10]
700ac232: 8980         	ldrh	r0, [r0, #0xc]
700ac234: 9906         	ldr	r1, [sp, #0x18]
700ac236: 8008         	strh	r0, [r1]
700ac238: e003         	b	0x700ac242 <Sciclient_rmIrGetOutp+0x82> @ imm = #0x6
700ac23a: f04f 30ff    	mov.w	r0, #0xffffffff
700ac23e: 9005         	str	r0, [sp, #0x14]
700ac240: e7ff         	b	0x700ac242 <Sciclient_rmIrGetOutp+0x82> @ imm = #-0x2
700ac242: e7ff         	b	0x700ac244 <Sciclient_rmIrGetOutp+0x84> @ imm = #-0x2
700ac244: 9805         	ldr	r0, [sp, #0x14]
700ac246: bbb8         	cbnz	r0, 0x700ac2b8 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x6e
700ac248: e7ff         	b	0x700ac24a <Sciclient_rmIrGetOutp+0x8a> @ imm = #-0x2
700ac24a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac24e: b398         	cbz	r0, 0x700ac2b8 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x66
700ac250: e7ff         	b	0x700ac252 <Sciclient_rmIrGetOutp+0x92> @ imm = #-0x2
700ac252: f04f 30ff    	mov.w	r0, #0xffffffff
700ac256: 9005         	str	r0, [sp, #0x14]
700ac258: 2000         	movs	r0, #0x0
700ac25a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700ac25e: e7ff         	b	0x700ac260 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x2
700ac260: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700ac264: 9904         	ldr	r1, [sp, #0x10]
700ac266: 8949         	ldrh	r1, [r1, #0xa]
700ac268: 4288         	cmp	r0, r1
700ac26a: da24         	bge	0x700ac2b6 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0x48
700ac26c: e7ff         	b	0x700ac26e <Sciclient_rmIrGetOutp+0xae> @ imm = #-0x2
700ac26e: 9804         	ldr	r0, [sp, #0x10]
700ac270: 6840         	ldr	r0, [r0, #0x4]
700ac272: f8bd 100e    	ldrh.w	r1, [sp, #0xe]
700ac276: f008 fbcb    	bl	0x700b4a10 <Sciclient_getIrAddr> @ imm = #0x8796
700ac27a: 9002         	str	r0, [sp, #0x8]
700ac27c: 9802         	ldr	r0, [sp, #0x8]
700ac27e: f240 31ff    	movw	r1, #0x3ff
700ac282: 2200         	movs	r2, #0x0
700ac284: f008 fdd4    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0x8ba8
700ac288: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ac28c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700ac290: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700ac294: 4288         	cmp	r0, r1
700ac296: d107         	bne	0x700ac2a8 <Sciclient_rmIrGetOutp+0xe8> @ imm = #0xe
700ac298: e7ff         	b	0x700ac29a <Sciclient_rmIrGetOutp+0xda> @ imm = #-0x2
700ac29a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700ac29e: 9906         	ldr	r1, [sp, #0x18]
700ac2a0: 8008         	strh	r0, [r1]
700ac2a2: 2000         	movs	r0, #0x0
700ac2a4: 9005         	str	r0, [sp, #0x14]
700ac2a6: e006         	b	0x700ac2b6 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0xc
700ac2a8: e7ff         	b	0x700ac2aa <Sciclient_rmIrGetOutp+0xea> @ imm = #-0x2
700ac2aa: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700ac2ae: 3001         	adds	r0, #0x1
700ac2b0: f8ad 000e    	strh.w	r0, [sp, #0xe]
700ac2b4: e7d4         	b	0x700ac260 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x58
700ac2b6: e7ff         	b	0x700ac2b8 <Sciclient_rmIrGetOutp+0xf8> @ imm = #-0x2
700ac2b8: 9805         	ldr	r0, [sp, #0x14]
700ac2ba: b008         	add	sp, #0x20
700ac2bc: bd80         	pop	{r7, pc}
700ac2be: 0000         	movs	r0, r0

700ac2c0 <_tx_semaphore_delete>:
700ac2c0: b580         	push	{r7, lr}
700ac2c2: b088         	sub	sp, #0x20
700ac2c4: 9007         	str	r0, [sp, #0x1c]
700ac2c6: f7f7 e9be    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8c84
700ac2ca: 9006         	str	r0, [sp, #0x18]
700ac2cc: 9907         	ldr	r1, [sp, #0x1c]
700ac2ce: 2000         	movs	r0, #0x0
700ac2d0: 6008         	str	r0, [r1]
700ac2d2: f64a 203c    	movw	r0, #0xaa3c
700ac2d6: f2c7 0008    	movt	r0, #0x7008
700ac2da: 6801         	ldr	r1, [r0]
700ac2dc: 3901         	subs	r1, #0x1
700ac2de: 6001         	str	r1, [r0]
700ac2e0: 6800         	ldr	r0, [r0]
700ac2e2: b938         	cbnz	r0, 0x700ac2f4 <_tx_semaphore_delete+0x34> @ imm = #0xe
700ac2e4: e7ff         	b	0x700ac2e6 <_tx_semaphore_delete+0x26> @ imm = #-0x2
700ac2e6: f64a 2140    	movw	r1, #0xaa40
700ac2ea: f2c7 0108    	movt	r1, #0x7008
700ac2ee: 2000         	movs	r0, #0x0
700ac2f0: 6008         	str	r0, [r1]
700ac2f2: e01c         	b	0x700ac32e <_tx_semaphore_delete+0x6e> @ imm = #0x38
700ac2f4: 9807         	ldr	r0, [sp, #0x1c]
700ac2f6: 6940         	ldr	r0, [r0, #0x14]
700ac2f8: 9002         	str	r0, [sp, #0x8]
700ac2fa: 9807         	ldr	r0, [sp, #0x1c]
700ac2fc: 6980         	ldr	r0, [r0, #0x18]
700ac2fe: 9001         	str	r0, [sp, #0x4]
700ac300: 9801         	ldr	r0, [sp, #0x4]
700ac302: 9902         	ldr	r1, [sp, #0x8]
700ac304: 6188         	str	r0, [r1, #0x18]
700ac306: 9802         	ldr	r0, [sp, #0x8]
700ac308: 9901         	ldr	r1, [sp, #0x4]
700ac30a: 6148         	str	r0, [r1, #0x14]
700ac30c: f64a 2040    	movw	r0, #0xaa40
700ac310: f2c7 0008    	movt	r0, #0x7008
700ac314: 6800         	ldr	r0, [r0]
700ac316: 9907         	ldr	r1, [sp, #0x1c]
700ac318: 4288         	cmp	r0, r1
700ac31a: d107         	bne	0x700ac32c <_tx_semaphore_delete+0x6c> @ imm = #0xe
700ac31c: e7ff         	b	0x700ac31e <_tx_semaphore_delete+0x5e> @ imm = #-0x2
700ac31e: 9802         	ldr	r0, [sp, #0x8]
700ac320: f64a 2140    	movw	r1, #0xaa40
700ac324: f2c7 0108    	movt	r1, #0x7008
700ac328: 6008         	str	r0, [r1]
700ac32a: e7ff         	b	0x700ac32c <_tx_semaphore_delete+0x6c> @ imm = #-0x2
700ac32c: e7ff         	b	0x700ac32e <_tx_semaphore_delete+0x6e> @ imm = #-0x2
700ac32e: f64a 215c    	movw	r1, #0xaa5c
700ac332: f2c7 0108    	movt	r1, #0x7008
700ac336: 6808         	ldr	r0, [r1]
700ac338: 3001         	adds	r0, #0x1
700ac33a: 6008         	str	r0, [r1]
700ac33c: 9807         	ldr	r0, [sp, #0x1c]
700ac33e: 68c0         	ldr	r0, [r0, #0xc]
700ac340: 9005         	str	r0, [sp, #0x14]
700ac342: 9907         	ldr	r1, [sp, #0x1c]
700ac344: 2000         	movs	r0, #0x0
700ac346: 60c8         	str	r0, [r1, #0xc]
700ac348: 9907         	ldr	r1, [sp, #0x1c]
700ac34a: 6909         	ldr	r1, [r1, #0x10]
700ac34c: 9103         	str	r1, [sp, #0xc]
700ac34e: 9907         	ldr	r1, [sp, #0x1c]
700ac350: 6108         	str	r0, [r1, #0x10]
700ac352: 9806         	ldr	r0, [sp, #0x18]
700ac354: f7f6 e958    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9d50
700ac358: e7ff         	b	0x700ac35a <_tx_semaphore_delete+0x9a> @ imm = #-0x2
700ac35a: 9803         	ldr	r0, [sp, #0xc]
700ac35c: b1c8         	cbz	r0, 0x700ac392 <_tx_semaphore_delete+0xd2> @ imm = #0x32
700ac35e: e7ff         	b	0x700ac360 <_tx_semaphore_delete+0xa0> @ imm = #-0x2
700ac360: 9803         	ldr	r0, [sp, #0xc]
700ac362: 3801         	subs	r0, #0x1
700ac364: 9003         	str	r0, [sp, #0xc]
700ac366: f7f7 e96e    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8d24
700ac36a: 9006         	str	r0, [sp, #0x18]
700ac36c: 9905         	ldr	r1, [sp, #0x14]
700ac36e: 2000         	movs	r0, #0x0
700ac370: 66c8         	str	r0, [r1, #0x6c]
700ac372: 9905         	ldr	r1, [sp, #0x14]
700ac374: 2001         	movs	r0, #0x1
700ac376: f8c1 0088    	str.w	r0, [r1, #0x88]
700ac37a: 9805         	ldr	r0, [sp, #0x14]
700ac37c: 6f40         	ldr	r0, [r0, #0x74]
700ac37e: 9004         	str	r0, [sp, #0x10]
700ac380: 9805         	ldr	r0, [sp, #0x14]
700ac382: f7fb fe2d    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x43a6
700ac386: 9806         	ldr	r0, [sp, #0x18]
700ac388: f7f6 e93e    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9d84
700ac38c: 9804         	ldr	r0, [sp, #0x10]
700ac38e: 9005         	str	r0, [sp, #0x14]
700ac390: e7e3         	b	0x700ac35a <_tx_semaphore_delete+0x9a> @ imm = #-0x3a
700ac392: f7f7 e958    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x8d50
700ac396: 9006         	str	r0, [sp, #0x18]
700ac398: f64a 215c    	movw	r1, #0xaa5c
700ac39c: f2c7 0108    	movt	r1, #0x7008
700ac3a0: 6808         	ldr	r0, [r1]
700ac3a2: 3801         	subs	r0, #0x1
700ac3a4: 6008         	str	r0, [r1]
700ac3a6: 9806         	ldr	r0, [sp, #0x18]
700ac3a8: f7f6 e92e    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x9da4
700ac3ac: f006 ffa8    	bl	0x700b3300 <_tx_thread_system_preempt_check> @ imm = #0x6f50
700ac3b0: 2000         	movs	r0, #0x0
700ac3b2: b008         	add	sp, #0x20
700ac3b4: bd80         	pop	{r7, pc}
700ac3b6: 0000         	movs	r0, r0

700ac3b8 <_tx_timer_interrupt>:
700ac3b8: e59f10cc     	ldr	r1, [pc, #0xcc]         @ 0x700ac48c <__tx_timer_nothing_expired+0x4>
700ac3bc: e5910000     	ldr	r0, [r1]
700ac3c0: e2800001     	add	r0, r0, #1
700ac3c4: e5810000     	str	r0, [r1]
700ac3c8: e59f30c0     	ldr	r3, [pc, #0xc0]         @ 0x700ac490 <__tx_timer_nothing_expired+0x8>
700ac3cc: e5932000     	ldr	r2, [r3]
700ac3d0: e3520000     	cmp	r2, #0
700ac3d4: 0a000006     	beq	0x700ac3f4 <__tx_timer_no_time_slice> @ imm = #0x18
700ac3d8: e2422001     	sub	r2, r2, #1
700ac3dc: e5832000     	str	r2, [r3]
700ac3e0: e3520000     	cmp	r2, #0
700ac3e4: 1a000002     	bne	0x700ac3f4 <__tx_timer_no_time_slice> @ imm = #0x8
700ac3e8: e59f30a4     	ldr	r3, [pc, #0xa4]         @ 0x700ac494 <__tx_timer_nothing_expired+0xc>
700ac3ec: e3a00001     	mov	r0, #1
700ac3f0: e5830000     	str	r0, [r3]

700ac3f4 <__tx_timer_no_time_slice>:
700ac3f4: e59f109c     	ldr	r1, [pc, #0x9c]         @ 0x700ac498 <__tx_timer_nothing_expired+0x10>
700ac3f8: e5910000     	ldr	r0, [r1]
700ac3fc: e5902000     	ldr	r2, [r0]
700ac400: e3520000     	cmp	r2, #0
700ac404: 0a000003     	beq	0x700ac418 <__tx_timer_no_timer> @ imm = #0xc
700ac408: e59f308c     	ldr	r3, [pc, #0x8c]         @ 0x700ac49c <__tx_timer_nothing_expired+0x14>
700ac40c: e3a02001     	mov	r2, #1
700ac410: e5832000     	str	r2, [r3]
700ac414: ea000007     	b	0x700ac438 <__tx_timer_done> @ imm = #0x1c

700ac418 <__tx_timer_no_timer>:
700ac418: e2800004     	add	r0, r0, #4
700ac41c: e59f307c     	ldr	r3, [pc, #0x7c]         @ 0x700ac4a0 <__tx_timer_nothing_expired+0x18>
700ac420: e5932000     	ldr	r2, [r3]
700ac424: e1500002     	cmp	r0, r2
700ac428: 1a000001     	bne	0x700ac434 <__tx_timer_skip_wrap> @ imm = #0x4
700ac42c: e59f3070     	ldr	r3, [pc, #0x70]         @ 0x700ac4a4 <__tx_timer_nothing_expired+0x1c>
700ac430: e5930000     	ldr	r0, [r3]

700ac434 <__tx_timer_skip_wrap>:
700ac434: e5810000     	str	r0, [r1]

700ac438 <__tx_timer_done>:
700ac438: e59f3054     	ldr	r3, [pc, #0x54]         @ 0x700ac494 <__tx_timer_nothing_expired+0xc>
700ac43c: e5932000     	ldr	r2, [r3]
700ac440: e3520000     	cmp	r2, #0
700ac444: 1a000003     	bne	0x700ac458 <__tx_something_expired> @ imm = #0xc
700ac448: e59f104c     	ldr	r1, [pc, #0x4c]         @ 0x700ac49c <__tx_timer_nothing_expired+0x14>
700ac44c: e5910000     	ldr	r0, [r1]
700ac450: e3500000     	cmp	r0, #0
700ac454: 0a00000b     	beq	0x700ac488 <__tx_timer_nothing_expired> @ imm = #0x2c

700ac458 <__tx_something_expired>:
700ac458: e92d4001     	push	{r0, lr}
700ac45c: e59f1038     	ldr	r1, [pc, #0x38]         @ 0x700ac49c <__tx_timer_nothing_expired+0x14>
700ac460: e5910000     	ldr	r0, [r1]
700ac464: e3500000     	cmp	r0, #0
700ac468: 0a000000     	beq	0x700ac470 <__tx_timer_dont_activate> @ imm = #0x0
700ac46c: faffe0a3     	blx	0x700a4700 <_tx_timer_expiration_process> @ imm = #-0x7d74

700ac470 <__tx_timer_dont_activate>:
700ac470: e59f301c     	ldr	r3, [pc, #0x1c]         @ 0x700ac494 <__tx_timer_nothing_expired+0xc>
700ac474: e5932000     	ldr	r2, [r3]
700ac478: e3520000     	cmp	r2, #0
700ac47c: 0a000000     	beq	0x700ac484 <__tx_timer_not_ts_expiration> @ imm = #0x0
700ac480: fa000e46     	blx	0x700afda0 <_tx_thread_time_slice> @ imm = #0x3918

700ac484 <__tx_timer_not_ts_expiration>:
700ac484: e8bd4001     	pop	{r0, lr}

700ac488 <__tx_timer_nothing_expired>:
700ac488: e12fff1e     	bx	lr
700ac48c: 80 aa 08 70  	.word	0x7008aa80
700ac490: 84 aa 08 70  	.word	0x7008aa84
700ac494: 6c aa 08 70  	.word	0x7008aa6c
700ac498: 64 aa 08 70  	.word	0x7008aa64
700ac49c: 68 aa 08 70  	.word	0x7008aa68
700ac4a0: 74 aa 08 70  	.word	0x7008aa74
700ac4a4: 78 aa 08 70  	.word	0x7008aa78
700ac4a8: 00 00 00 00  	.word	0x00000000
700ac4ac: 00 00 00 00  	.word	0x00000000

700ac4b0 <PMU_profileEnd>:
700ac4b0: b580         	push	{r7, lr}
700ac4b2: b090         	sub	sp, #0x40
700ac4b4: 900e         	str	r0, [sp, #0x38]
700ac4b6: 2000         	movs	r0, #0x0
700ac4b8: 900d         	str	r0, [sp, #0x34]
700ac4ba: f248 2000    	movw	r0, #0x8200
700ac4be: f2c7 0008    	movt	r0, #0x7008
700ac4c2: 6800         	ldr	r0, [r0]
700ac4c4: 2840         	cmp	r0, #0x40
700ac4c6: d304         	blo	0x700ac4d2 <PMU_profileEnd+0x22> @ imm = #0x8
700ac4c8: e7ff         	b	0x700ac4ca <PMU_profileEnd+0x1a> @ imm = #-0x2
700ac4ca: f04f 30ff    	mov.w	r0, #0xffffffff
700ac4ce: 900f         	str	r0, [sp, #0x3c]
700ac4d0: e061         	b	0x700ac596 <PMU_profileEnd+0xe6> @ imm = #0xc2
700ac4d2: 201f         	movs	r0, #0x1f
700ac4d4: f7fc ef3a    	blx	0x700a934c <CSL_armR5PmuReadCntr> @ imm = #-0x318c
700ac4d8: 900c         	str	r0, [sp, #0x30]
700ac4da: 2000         	movs	r0, #0x0
700ac4dc: f7fc ef36    	blx	0x700a934c <CSL_armR5PmuReadCntr> @ imm = #-0x3194
700ac4e0: 900b         	str	r0, [sp, #0x2c]
700ac4e2: 2001         	movs	r0, #0x1
700ac4e4: f7fc ef32    	blx	0x700a934c <CSL_armR5PmuReadCntr> @ imm = #-0x319c
700ac4e8: 900a         	str	r0, [sp, #0x28]
700ac4ea: 2002         	movs	r0, #0x2
700ac4ec: f7fc ef2e    	blx	0x700a934c <CSL_armR5PmuReadCntr> @ imm = #-0x31a4
700ac4f0: 9009         	str	r0, [sp, #0x24]
700ac4f2: 980b         	ldr	r0, [sp, #0x2c]
700ac4f4: 9006         	str	r0, [sp, #0x18]
700ac4f6: 980a         	ldr	r0, [sp, #0x28]
700ac4f8: 9007         	str	r0, [sp, #0x1c]
700ac4fa: 9809         	ldr	r0, [sp, #0x24]
700ac4fc: 9008         	str	r0, [sp, #0x20]
700ac4fe: f248 2200    	movw	r2, #0x8200
700ac502: f2c7 0208    	movt	r2, #0x7008
700ac506: 6810         	ldr	r0, [r2]
700ac508: 9005         	str	r0, [sp, #0x14]
700ac50a: 6890         	ldr	r0, [r2, #0x8]
700ac50c: 9003         	str	r0, [sp, #0xc]
700ac50e: 6850         	ldr	r0, [r2, #0x4]
700ac510: 9002         	str	r0, [sp, #0x8]
700ac512: 9805         	ldr	r0, [sp, #0x14]
700ac514: 2134         	movs	r1, #0x34
700ac516: fb00 2001    	mla	r0, r0, r1, r2
700ac51a: 300c         	adds	r0, #0xc
700ac51c: 9001         	str	r0, [sp, #0x4]
700ac51e: 980e         	ldr	r0, [sp, #0x38]
700ac520: 9901         	ldr	r1, [sp, #0x4]
700ac522: 6b09         	ldr	r1, [r1, #0x30]
700ac524: f7f5 eb2c    	blx	0x700a1b80 <strcmp>     @ imm = #-0xa9a8
700ac528: b120         	cbz	r0, 0x700ac534 <PMU_profileEnd+0x84> @ imm = #0x8
700ac52a: e7ff         	b	0x700ac52c <PMU_profileEnd+0x7c> @ imm = #-0x2
700ac52c: f04f 30ff    	mov.w	r0, #0xffffffff
700ac530: 900d         	str	r0, [sp, #0x34]
700ac532: e7ff         	b	0x700ac534 <PMU_profileEnd+0x84> @ imm = #-0x2
700ac534: 980d         	ldr	r0, [sp, #0x34]
700ac536: bb58         	cbnz	r0, 0x700ac590 <PMU_profileEnd+0xe0> @ imm = #0x56
700ac538: e7ff         	b	0x700ac53a <PMU_profileEnd+0x8a> @ imm = #-0x2
700ac53a: 9802         	ldr	r0, [sp, #0x8]
700ac53c: 2801         	cmp	r0, #0x1
700ac53e: d106         	bne	0x700ac54e <PMU_profileEnd+0x9e> @ imm = #0xc
700ac540: e7ff         	b	0x700ac542 <PMU_profileEnd+0x92> @ imm = #-0x2
700ac542: 980c         	ldr	r0, [sp, #0x30]
700ac544: 9901         	ldr	r1, [sp, #0x4]
700ac546: 6aca         	ldr	r2, [r1, #0x2c]
700ac548: 1a80         	subs	r0, r0, r2
700ac54a: 62c8         	str	r0, [r1, #0x2c]
700ac54c: e7ff         	b	0x700ac54e <PMU_profileEnd+0x9e> @ imm = #-0x2
700ac54e: 2000         	movs	r0, #0x0
700ac550: 9004         	str	r0, [sp, #0x10]
700ac552: e7ff         	b	0x700ac554 <PMU_profileEnd+0xa4> @ imm = #-0x2
700ac554: 9804         	ldr	r0, [sp, #0x10]
700ac556: 9903         	ldr	r1, [sp, #0xc]
700ac558: 4288         	cmp	r0, r1
700ac55a: d211         	bhs	0x700ac580 <PMU_profileEnd+0xd0> @ imm = #0x22
700ac55c: e7ff         	b	0x700ac55e <PMU_profileEnd+0xae> @ imm = #-0x2
700ac55e: 9a04         	ldr	r2, [sp, #0x10]
700ac560: a806         	add	r0, sp, #0x18
700ac562: f850 0022    	ldr.w	r0, [r0, r2, lsl #2]
700ac566: 9901         	ldr	r1, [sp, #0x4]
700ac568: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ac56c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ac570: 688a         	ldr	r2, [r1, #0x8]
700ac572: 1a80         	subs	r0, r0, r2
700ac574: 6088         	str	r0, [r1, #0x8]
700ac576: e7ff         	b	0x700ac578 <PMU_profileEnd+0xc8> @ imm = #-0x2
700ac578: 9804         	ldr	r0, [sp, #0x10]
700ac57a: 3001         	adds	r0, #0x1
700ac57c: 9004         	str	r0, [sp, #0x10]
700ac57e: e7e9         	b	0x700ac554 <PMU_profileEnd+0xa4> @ imm = #-0x2e
700ac580: f248 2100    	movw	r1, #0x8200
700ac584: f2c7 0108    	movt	r1, #0x7008
700ac588: 6808         	ldr	r0, [r1]
700ac58a: 3001         	adds	r0, #0x1
700ac58c: 6008         	str	r0, [r1]
700ac58e: e7ff         	b	0x700ac590 <PMU_profileEnd+0xe0> @ imm = #-0x2
700ac590: 980d         	ldr	r0, [sp, #0x34]
700ac592: 900f         	str	r0, [sp, #0x3c]
700ac594: e7ff         	b	0x700ac596 <PMU_profileEnd+0xe6> @ imm = #-0x2
700ac596: 980f         	ldr	r0, [sp, #0x3c]
700ac598: b010         	add	sp, #0x40
700ac59a: bd80         	pop	{r7, pc}
700ac59c: 0000         	movs	r0, r0
700ac59e: 0000         	movs	r0, r0

700ac5a0 <Udma_eventIsrFxn>:
700ac5a0: b580         	push	{r7, lr}
700ac5a2: b088         	sub	sp, #0x20
700ac5a4: 9007         	str	r0, [sp, #0x1c]
700ac5a6: 9807         	ldr	r0, [sp, #0x1c]
700ac5a8: 9003         	str	r0, [sp, #0xc]
700ac5aa: 2001         	movs	r0, #0x1
700ac5ac: 9004         	str	r0, [sp, #0x10]
700ac5ae: 2000         	movs	r0, #0x0
700ac5b0: 9000         	str	r0, [sp]
700ac5b2: 9803         	ldr	r0, [sp, #0xc]
700ac5b4: 6800         	ldr	r0, [r0]
700ac5b6: 9002         	str	r0, [sp, #0x8]
700ac5b8: 9803         	ldr	r0, [sp, #0xc]
700ac5ba: 6cc0         	ldr	r0, [r0, #0x4c]
700ac5bc: 9005         	str	r0, [sp, #0x14]
700ac5be: e7ff         	b	0x700ac5c0 <Udma_eventIsrFxn+0x20> @ imm = #-0x2
700ac5c0: 9803         	ldr	r0, [sp, #0xc]
700ac5c2: 2800         	cmp	r0, #0x0
700ac5c4: d060         	beq	0x700ac688 <Udma_eventIsrFxn+0xe8> @ imm = #0xc0
700ac5c6: e7ff         	b	0x700ac5c8 <Udma_eventIsrFxn+0x28> @ imm = #-0x2
700ac5c8: 9803         	ldr	r0, [sp, #0xc]
700ac5ca: 6880         	ldr	r0, [r0, #0x8]
700ac5cc: 2805         	cmp	r0, #0x5
700ac5ce: d057         	beq	0x700ac680 <Udma_eventIsrFxn+0xe0> @ imm = #0xae
700ac5d0: e7ff         	b	0x700ac5d2 <Udma_eventIsrFxn+0x32> @ imm = #-0x2
700ac5d2: 9805         	ldr	r0, [sp, #0x14]
700ac5d4: 0180         	lsls	r0, r0, #0x6
700ac5d6: 9006         	str	r0, [sp, #0x18]
700ac5d8: 9803         	ldr	r0, [sp, #0xc]
700ac5da: 6d01         	ldr	r1, [r0, #0x50]
700ac5dc: 9806         	ldr	r0, [sp, #0x18]
700ac5de: 4408         	add	r0, r1
700ac5e0: 9006         	str	r0, [sp, #0x18]
700ac5e2: 9802         	ldr	r0, [sp, #0x8]
700ac5e4: 309c         	adds	r0, #0x9c
700ac5e6: 9906         	ldr	r1, [sp, #0x18]
700ac5e8: 2201         	movs	r2, #0x1
700ac5ea: f002 fc39    	bl	0x700aee60 <CSL_intaggrIsIntrPending> @ imm = #0x2872
700ac5ee: 2800         	cmp	r0, #0x0
700ac5f0: d045         	beq	0x700ac67e <Udma_eventIsrFxn+0xde> @ imm = #0x8a
700ac5f2: e7ff         	b	0x700ac5f4 <Udma_eventIsrFxn+0x54> @ imm = #-0x2
700ac5f4: 9802         	ldr	r0, [sp, #0x8]
700ac5f6: 309c         	adds	r0, #0x9c
700ac5f8: 9906         	ldr	r1, [sp, #0x18]
700ac5fa: f005 f849    	bl	0x700b1690 <CSL_intaggrClrIntr> @ imm = #0x5092
700ac5fe: 9803         	ldr	r0, [sp, #0xc]
700ac600: 3008         	adds	r0, #0x8
700ac602: 9001         	str	r0, [sp, #0x4]
700ac604: 9801         	ldr	r0, [sp, #0x4]
700ac606: 6800         	ldr	r0, [r0]
700ac608: 2801         	cmp	r0, #0x1
700ac60a: d005         	beq	0x700ac618 <Udma_eventIsrFxn+0x78> @ imm = #0xa
700ac60c: e7ff         	b	0x700ac60e <Udma_eventIsrFxn+0x6e> @ imm = #-0x2
700ac60e: 9801         	ldr	r0, [sp, #0x4]
700ac610: 6800         	ldr	r0, [r0]
700ac612: 2806         	cmp	r0, #0x6
700ac614: d114         	bne	0x700ac640 <Udma_eventIsrFxn+0xa0> @ imm = #0x28
700ac616: e7ff         	b	0x700ac618 <Udma_eventIsrFxn+0x78> @ imm = #-0x2
700ac618: 9801         	ldr	r0, [sp, #0x4]
700ac61a: 6880         	ldr	r0, [r0, #0x8]
700ac61c: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700ac620: 9000         	str	r0, [sp]
700ac622: 9900         	ldr	r1, [sp]
700ac624: 6808         	ldr	r0, [r1]
700ac626: 308c         	adds	r0, #0x8c
700ac628: 8889         	ldrh	r1, [r1, #0x4]
700ac62a: f007 fb89    	bl	0x700b3d40 <CSL_lcdma_ringaccIsTeardownComplete> @ imm = #0x7712
700ac62e: b118         	cbz	r0, 0x700ac638 <Udma_eventIsrFxn+0x98> @ imm = #0x6
700ac630: e7ff         	b	0x700ac632 <Udma_eventIsrFxn+0x92> @ imm = #-0x2
700ac632: 2002         	movs	r0, #0x2
700ac634: 9004         	str	r0, [sp, #0x10]
700ac636: e002         	b	0x700ac63e <Udma_eventIsrFxn+0x9e> @ imm = #0x4
700ac638: 2003         	movs	r0, #0x3
700ac63a: 9004         	str	r0, [sp, #0x10]
700ac63c: e7ff         	b	0x700ac63e <Udma_eventIsrFxn+0x9e> @ imm = #-0x2
700ac63e: e7ff         	b	0x700ac640 <Udma_eventIsrFxn+0xa0> @ imm = #-0x2
700ac640: 9803         	ldr	r0, [sp, #0xc]
700ac642: 6880         	ldr	r0, [r0, #0x8]
700ac644: 2801         	cmp	r0, #0x1
700ac646: d104         	bne	0x700ac652 <Udma_eventIsrFxn+0xb2> @ imm = #0x8
700ac648: e7ff         	b	0x700ac64a <Udma_eventIsrFxn+0xaa> @ imm = #-0x2
700ac64a: 9804         	ldr	r0, [sp, #0x10]
700ac64c: 2802         	cmp	r0, #0x2
700ac64e: d015         	beq	0x700ac67c <Udma_eventIsrFxn+0xdc> @ imm = #0x2a
700ac650: e7ff         	b	0x700ac652 <Udma_eventIsrFxn+0xb2> @ imm = #-0x2
700ac652: 9803         	ldr	r0, [sp, #0xc]
700ac654: 6880         	ldr	r0, [r0, #0x8]
700ac656: 2806         	cmp	r0, #0x6
700ac658: d104         	bne	0x700ac664 <Udma_eventIsrFxn+0xc4> @ imm = #0x8
700ac65a: e7ff         	b	0x700ac65c <Udma_eventIsrFxn+0xbc> @ imm = #-0x2
700ac65c: 9804         	ldr	r0, [sp, #0x10]
700ac65e: 2803         	cmp	r0, #0x3
700ac660: d00c         	beq	0x700ac67c <Udma_eventIsrFxn+0xdc> @ imm = #0x18
700ac662: e7ff         	b	0x700ac664 <Udma_eventIsrFxn+0xc4> @ imm = #-0x2
700ac664: 9801         	ldr	r0, [sp, #0x4]
700ac666: 6940         	ldr	r0, [r0, #0x14]
700ac668: b138         	cbz	r0, 0x700ac67a <Udma_eventIsrFxn+0xda> @ imm = #0xe
700ac66a: e7ff         	b	0x700ac66c <Udma_eventIsrFxn+0xcc> @ imm = #-0x2
700ac66c: 9a01         	ldr	r2, [sp, #0x4]
700ac66e: 9803         	ldr	r0, [sp, #0xc]
700ac670: 6811         	ldr	r1, [r2]
700ac672: 6953         	ldr	r3, [r2, #0x14]
700ac674: 69d2         	ldr	r2, [r2, #0x1c]
700ac676: 4798         	blx	r3
700ac678: e7ff         	b	0x700ac67a <Udma_eventIsrFxn+0xda> @ imm = #-0x2
700ac67a: e7ff         	b	0x700ac67c <Udma_eventIsrFxn+0xdc> @ imm = #-0x2
700ac67c: e7ff         	b	0x700ac67e <Udma_eventIsrFxn+0xde> @ imm = #-0x2
700ac67e: e7ff         	b	0x700ac680 <Udma_eventIsrFxn+0xe0> @ imm = #-0x2
700ac680: 9803         	ldr	r0, [sp, #0xc]
700ac682: 6dc0         	ldr	r0, [r0, #0x5c]
700ac684: 9003         	str	r0, [sp, #0xc]
700ac686: e79b         	b	0x700ac5c0 <Udma_eventIsrFxn+0x20> @ imm = #-0xca
700ac688: b008         	add	sp, #0x20
700ac68a: bd80         	pop	{r7, pc}
700ac68c: 0000         	movs	r0, r0
700ac68e: 0000         	movs	r0, r0

700ac690 <AddrTranslateP_getLocalAddr>:
700ac690: b580         	push	{r7, lr}
700ac692: b08e         	sub	sp, #0x38
700ac694: 910d         	str	r1, [sp, #0x34]
700ac696: 900c         	str	r0, [sp, #0x30]
700ac698: f248 7024    	movw	r0, #0x8724
700ac69c: f2c7 000b    	movt	r0, #0x700b
700ac6a0: 6801         	ldr	r1, [r0]
700ac6a2: 2000         	movs	r0, #0x0
700ac6a4: 9001         	str	r0, [sp, #0x4]
700ac6a6: 2910         	cmp	r1, #0x10
700ac6a8: bf38         	it	lo
700ac6aa: 2001         	movlo	r0, #0x1
700ac6ac: f00a fd08    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0xaa10
700ac6b0: 9801         	ldr	r0, [sp, #0x4]
700ac6b2: 900b         	str	r0, [sp, #0x2c]
700ac6b4: 900a         	str	r0, [sp, #0x28]
700ac6b6: e7ff         	b	0x700ac6b8 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x2
700ac6b8: 980a         	ldr	r0, [sp, #0x28]
700ac6ba: f248 7124    	movw	r1, #0x8724
700ac6be: f2c7 010b    	movt	r1, #0x700b
700ac6c2: 6809         	ldr	r1, [r1]
700ac6c4: 4288         	cmp	r0, r1
700ac6c6: d23b         	bhs	0x700ac740 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x76
700ac6c8: e7ff         	b	0x700ac6ca <AddrTranslateP_getLocalAddr+0x3a> @ imm = #-0x2
700ac6ca: f248 7024    	movw	r0, #0x8724
700ac6ce: f2c7 000b    	movt	r0, #0x700b
700ac6d2: 6881         	ldr	r1, [r0, #0x8]
700ac6d4: 9a0a         	ldr	r2, [sp, #0x28]
700ac6d6: eb01 1102    	add.w	r1, r1, r2, lsl #4
700ac6da: 68ca         	ldr	r2, [r1, #0xc]
700ac6dc: 2101         	movs	r1, #0x1
700ac6de: 4091         	lsls	r1, r2
700ac6e0: 3a20         	subs	r2, #0x20
700ac6e2: 2a00         	cmp	r2, #0x0
700ac6e4: bf58         	it	pl
700ac6e6: 2100         	movpl	r1, #0x0
700ac6e8: 3901         	subs	r1, #0x1
700ac6ea: 9103         	str	r1, [sp, #0xc]
700ac6ec: 6880         	ldr	r0, [r0, #0x8]
700ac6ee: 9a0a         	ldr	r2, [sp, #0x28]
700ac6f0: eb00 1102    	add.w	r1, r0, r2, lsl #4
700ac6f4: ea4f 1202    	lsl.w	r2, r2, #0x4
700ac6f8: 5880         	ldr	r0, [r0, r2]
700ac6fa: 6849         	ldr	r1, [r1, #0x4]
700ac6fc: 9107         	str	r1, [sp, #0x1c]
700ac6fe: 9006         	str	r0, [sp, #0x18]
700ac700: 9906         	ldr	r1, [sp, #0x18]
700ac702: 9807         	ldr	r0, [sp, #0x1c]
700ac704: 9a03         	ldr	r2, [sp, #0xc]
700ac706: 1889         	adds	r1, r1, r2
700ac708: f140 0000    	adc	r0, r0, #0x0
700ac70c: 9104         	str	r1, [sp, #0x10]
700ac70e: 9005         	str	r0, [sp, #0x14]
700ac710: 9a0c         	ldr	r2, [sp, #0x30]
700ac712: 980d         	ldr	r0, [sp, #0x34]
700ac714: 9b06         	ldr	r3, [sp, #0x18]
700ac716: 9907         	ldr	r1, [sp, #0x1c]
700ac718: 1ad2         	subs	r2, r2, r3
700ac71a: 4188         	sbcs	r0, r1
700ac71c: d30b         	blo	0x700ac736 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x16
700ac71e: e7ff         	b	0x700ac720 <AddrTranslateP_getLocalAddr+0x90> @ imm = #-0x2
700ac720: 9b0c         	ldr	r3, [sp, #0x30]
700ac722: 990d         	ldr	r1, [sp, #0x34]
700ac724: 9a04         	ldr	r2, [sp, #0x10]
700ac726: 9805         	ldr	r0, [sp, #0x14]
700ac728: 1ad2         	subs	r2, r2, r3
700ac72a: 4188         	sbcs	r0, r1
700ac72c: d303         	blo	0x700ac736 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x6
700ac72e: e7ff         	b	0x700ac730 <AddrTranslateP_getLocalAddr+0xa0> @ imm = #-0x2
700ac730: 2001         	movs	r0, #0x1
700ac732: 900b         	str	r0, [sp, #0x2c]
700ac734: e004         	b	0x700ac740 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x8
700ac736: e7ff         	b	0x700ac738 <AddrTranslateP_getLocalAddr+0xa8> @ imm = #-0x2
700ac738: 980a         	ldr	r0, [sp, #0x28]
700ac73a: 3001         	adds	r0, #0x1
700ac73c: 900a         	str	r0, [sp, #0x28]
700ac73e: e7bb         	b	0x700ac6b8 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x8a
700ac740: 980b         	ldr	r0, [sp, #0x2c]
700ac742: b1a0         	cbz	r0, 0x700ac76e <AddrTranslateP_getLocalAddr+0xde> @ imm = #0x28
700ac744: e7ff         	b	0x700ac746 <AddrTranslateP_getLocalAddr+0xb6> @ imm = #-0x2
700ac746: 990c         	ldr	r1, [sp, #0x30]
700ac748: f248 7024    	movw	r0, #0x8724
700ac74c: f2c7 000b    	movt	r0, #0x700b
700ac750: 6882         	ldr	r2, [r0, #0x8]
700ac752: 9b0a         	ldr	r3, [sp, #0x28]
700ac754: 011b         	lsls	r3, r3, #0x4
700ac756: 58d2         	ldr	r2, [r2, r3]
700ac758: 1a89         	subs	r1, r1, r2
700ac75a: 9102         	str	r1, [sp, #0x8]
700ac75c: 6880         	ldr	r0, [r0, #0x8]
700ac75e: 990a         	ldr	r1, [sp, #0x28]
700ac760: eb00 1001    	add.w	r0, r0, r1, lsl #4
700ac764: 6880         	ldr	r0, [r0, #0x8]
700ac766: 9902         	ldr	r1, [sp, #0x8]
700ac768: 4408         	add	r0, r1
700ac76a: 9009         	str	r0, [sp, #0x24]
700ac76c: e002         	b	0x700ac774 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #0x4
700ac76e: 980c         	ldr	r0, [sp, #0x30]
700ac770: 9009         	str	r0, [sp, #0x24]
700ac772: e7ff         	b	0x700ac774 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #-0x2
700ac774: 9809         	ldr	r0, [sp, #0x24]
700ac776: b00e         	add	sp, #0x38
700ac778: bd80         	pop	{r7, pc}
700ac77a: 0000         	movs	r0, r0
700ac77c: 0000         	movs	r0, r0
700ac77e: 0000         	movs	r0, r0

700ac780 <Udma_eventFreeResource>:
700ac780: b580         	push	{r7, lr}
700ac782: b084         	sub	sp, #0x10
700ac784: 9003         	str	r0, [sp, #0xc]
700ac786: 9102         	str	r1, [sp, #0x8]
700ac788: f009 edf4    	blx	0x700b6374 <HwiP_disable> @ imm = #0x9be8
700ac78c: 9001         	str	r0, [sp, #0x4]
700ac78e: 9802         	ldr	r0, [sp, #0x8]
700ac790: 6e00         	ldr	r0, [r0, #0x60]
700ac792: b128         	cbz	r0, 0x700ac7a0 <Udma_eventFreeResource+0x20> @ imm = #0xa
700ac794: e7ff         	b	0x700ac796 <Udma_eventFreeResource+0x16> @ imm = #-0x2
700ac796: 9902         	ldr	r1, [sp, #0x8]
700ac798: 6dc8         	ldr	r0, [r1, #0x5c]
700ac79a: 6e09         	ldr	r1, [r1, #0x60]
700ac79c: 65c8         	str	r0, [r1, #0x5c]
700ac79e: e7ff         	b	0x700ac7a0 <Udma_eventFreeResource+0x20> @ imm = #-0x2
700ac7a0: 9802         	ldr	r0, [sp, #0x8]
700ac7a2: 6dc0         	ldr	r0, [r0, #0x5c]
700ac7a4: b128         	cbz	r0, 0x700ac7b2 <Udma_eventFreeResource+0x32> @ imm = #0xa
700ac7a6: e7ff         	b	0x700ac7a8 <Udma_eventFreeResource+0x28> @ imm = #-0x2
700ac7a8: 9802         	ldr	r0, [sp, #0x8]
700ac7aa: 6dc1         	ldr	r1, [r0, #0x5c]
700ac7ac: 6e00         	ldr	r0, [r0, #0x60]
700ac7ae: 6608         	str	r0, [r1, #0x60]
700ac7b0: e7ff         	b	0x700ac7b2 <Udma_eventFreeResource+0x32> @ imm = #-0x2
700ac7b2: 9801         	ldr	r0, [sp, #0x4]
700ac7b4: f009 edfe    	blx	0x700b63b4 <HwiP_restore> @ imm = #0x9bfc
700ac7b8: 9802         	ldr	r0, [sp, #0x8]
700ac7ba: 6e40         	ldr	r0, [r0, #0x64]
700ac7bc: b140         	cbz	r0, 0x700ac7d0 <Udma_eventFreeResource+0x50> @ imm = #0x10
700ac7be: e7ff         	b	0x700ac7c0 <Udma_eventFreeResource+0x40> @ imm = #-0x2
700ac7c0: 9802         	ldr	r0, [sp, #0x8]
700ac7c2: 3068         	adds	r0, #0x68
700ac7c4: f009 fadc    	bl	0x700b5d80 <HwiP_destruct> @ imm = #0x95b8
700ac7c8: 9902         	ldr	r1, [sp, #0x8]
700ac7ca: 2000         	movs	r0, #0x0
700ac7cc: 6648         	str	r0, [r1, #0x64]
700ac7ce: e7ff         	b	0x700ac7d0 <Udma_eventFreeResource+0x50> @ imm = #-0x2
700ac7d0: 9802         	ldr	r0, [sp, #0x8]
700ac7d2: 6d40         	ldr	r0, [r0, #0x54]
700ac7d4: f510 3f80    	cmn.w	r0, #0x10000
700ac7d8: d00d         	beq	0x700ac7f6 <Udma_eventFreeResource+0x76> @ imm = #0x1a
700ac7da: e7ff         	b	0x700ac7dc <Udma_eventFreeResource+0x5c> @ imm = #-0x2
700ac7dc: 9802         	ldr	r0, [sp, #0x8]
700ac7de: 6d40         	ldr	r0, [r0, #0x54]
700ac7e0: 9903         	ldr	r1, [sp, #0xc]
700ac7e2: f005 fc8d    	bl	0x700b2100 <Udma_rmFreeIrIntr> @ imm = #0x591a
700ac7e6: 9902         	ldr	r1, [sp, #0x8]
700ac7e8: 2000         	movs	r0, #0x0
700ac7ea: f6cf 70ff    	movt	r0, #0xffff
700ac7ee: 6548         	str	r0, [r1, #0x54]
700ac7f0: 9902         	ldr	r1, [sp, #0x8]
700ac7f2: 6588         	str	r0, [r1, #0x58]
700ac7f4: e7ff         	b	0x700ac7f6 <Udma_eventFreeResource+0x76> @ imm = #-0x2
700ac7f6: 9802         	ldr	r0, [sp, #0x8]
700ac7f8: 6c80         	ldr	r0, [r0, #0x48]
700ac7fa: f64f 71ff    	movw	r1, #0xffff
700ac7fe: 4288         	cmp	r0, r1
700ac800: d00e         	beq	0x700ac820 <Udma_eventFreeResource+0xa0> @ imm = #0x1c
700ac802: e7ff         	b	0x700ac804 <Udma_eventFreeResource+0x84> @ imm = #-0x2
700ac804: 9803         	ldr	r0, [sp, #0xc]
700ac806: 9902         	ldr	r1, [sp, #0x8]
700ac808: f008 fa0a    	bl	0x700b4c20 <Udma_eventResetSteering> @ imm = #0x8414
700ac80c: 9802         	ldr	r0, [sp, #0x8]
700ac80e: 6c80         	ldr	r0, [r0, #0x48]
700ac810: 9903         	ldr	r1, [sp, #0xc]
700ac812: f005 fc3d    	bl	0x700b2090 <Udma_rmFreeEvent> @ imm = #0x587a
700ac816: 9902         	ldr	r1, [sp, #0x8]
700ac818: f64f 70ff    	movw	r0, #0xffff
700ac81c: 6488         	str	r0, [r1, #0x48]
700ac81e: e7ff         	b	0x700ac820 <Udma_eventFreeResource+0xa0> @ imm = #-0x2
700ac820: 9802         	ldr	r0, [sp, #0x8]
700ac822: 6d00         	ldr	r0, [r0, #0x50]
700ac824: f64f 71ff    	movw	r1, #0xffff
700ac828: 4288         	cmp	r0, r1
700ac82a: d00a         	beq	0x700ac842 <Udma_eventFreeResource+0xc2> @ imm = #0x14
700ac82c: e7ff         	b	0x700ac82e <Udma_eventFreeResource+0xae> @ imm = #-0x2
700ac82e: 9a02         	ldr	r2, [sp, #0x8]
700ac830: 6d10         	ldr	r0, [r2, #0x50]
700ac832: 9903         	ldr	r1, [sp, #0xc]
700ac834: f003 ff64    	bl	0x700b0700 <Udma_rmFreeVintrBit> @ imm = #0x3ec8
700ac838: 9902         	ldr	r1, [sp, #0x8]
700ac83a: f64f 70ff    	movw	r0, #0xffff
700ac83e: 6508         	str	r0, [r1, #0x50]
700ac840: e7ff         	b	0x700ac842 <Udma_eventFreeResource+0xc2> @ imm = #-0x2
700ac842: 9802         	ldr	r0, [sp, #0x8]
700ac844: 6cc0         	ldr	r0, [r0, #0x4c]
700ac846: f64f 71ff    	movw	r1, #0xffff
700ac84a: 4288         	cmp	r0, r1
700ac84c: d00a         	beq	0x700ac864 <Udma_eventFreeResource+0xe4> @ imm = #0x14
700ac84e: e7ff         	b	0x700ac850 <Udma_eventFreeResource+0xd0> @ imm = #-0x2
700ac850: 9802         	ldr	r0, [sp, #0x8]
700ac852: 6cc0         	ldr	r0, [r0, #0x4c]
700ac854: 9903         	ldr	r1, [sp, #0xc]
700ac856: f005 fc8b    	bl	0x700b2170 <Udma_rmFreeVintr> @ imm = #0x5916
700ac85a: 9902         	ldr	r1, [sp, #0x8]
700ac85c: f64f 70ff    	movw	r0, #0xffff
700ac860: 64c8         	str	r0, [r1, #0x4c]
700ac862: e7ff         	b	0x700ac864 <Udma_eventFreeResource+0xe4> @ imm = #-0x2
700ac864: b004         	add	sp, #0x10
700ac866: bd80         	pop	{r7, pc}
		...

700ac870 <DebugP_memTraceLogWriterPutLine>:
700ac870: b580         	push	{r7, lr}
700ac872: b08a         	sub	sp, #0x28
700ac874: 9009         	str	r0, [sp, #0x24]
700ac876: f8ad 1022    	strh.w	r1, [sp, #0x22]
700ac87a: 2000         	movs	r0, #0x0
700ac87c: 9007         	str	r0, [sp, #0x1c]
700ac87e: f248 7078    	movw	r0, #0x8778
700ac882: f2c7 000b    	movt	r0, #0x700b
700ac886: 6800         	ldr	r0, [r0]
700ac888: b920         	cbnz	r0, 0x700ac894 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #0x8
700ac88a: e7ff         	b	0x700ac88c <DebugP_memTraceLogWriterPutLine+0x1c> @ imm = #-0x2
700ac88c: f04f 30ff    	mov.w	r0, #0xffffffff
700ac890: 9007         	str	r0, [sp, #0x1c]
700ac892: e7ff         	b	0x700ac894 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #-0x2
700ac894: 9807         	ldr	r0, [sp, #0x1c]
700ac896: 2800         	cmp	r0, #0x0
700ac898: d15a         	bne	0x700ac950 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #0xb4
700ac89a: e7ff         	b	0x700ac89c <DebugP_memTraceLogWriterPutLine+0x2c> @ imm = #-0x2
700ac89c: f248 707c    	movw	r0, #0x877c
700ac8a0: f2c7 000b    	movt	r0, #0x700b
700ac8a4: 6800         	ldr	r0, [r0]
700ac8a6: 9006         	str	r0, [sp, #0x18]
700ac8a8: f247 2000    	movw	r0, #0x7200
700ac8ac: f2c7 0008    	movt	r0, #0x7008
700ac8b0: 9003         	str	r0, [sp, #0xc]
700ac8b2: 2000         	movs	r0, #0x0
700ac8b4: 9004         	str	r0, [sp, #0x10]
700ac8b6: 9005         	str	r0, [sp, #0x14]
700ac8b8: e7ff         	b	0x700ac8ba <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x2
700ac8ba: 9805         	ldr	r0, [sp, #0x14]
700ac8bc: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700ac8c0: 4288         	cmp	r0, r1
700ac8c2: d233         	bhs	0x700ac92c <DebugP_memTraceLogWriterPutLine+0xbc> @ imm = #0x66
700ac8c4: e7ff         	b	0x700ac8c6 <DebugP_memTraceLogWriterPutLine+0x56> @ imm = #-0x2
700ac8c6: 9809         	ldr	r0, [sp, #0x24]
700ac8c8: 9904         	ldr	r1, [sp, #0x10]
700ac8ca: 5c40         	ldrb	r0, [r0, r1]
700ac8cc: 9903         	ldr	r1, [sp, #0xc]
700ac8ce: 9a06         	ldr	r2, [sp, #0x18]
700ac8d0: 5488         	strb	r0, [r1, r2]
700ac8d2: 9806         	ldr	r0, [sp, #0x18]
700ac8d4: 3001         	adds	r0, #0x1
700ac8d6: 9006         	str	r0, [sp, #0x18]
700ac8d8: 9806         	ldr	r0, [sp, #0x18]
700ac8da: f248 7178    	movw	r1, #0x8778
700ac8de: f2c7 010b    	movt	r1, #0x700b
700ac8e2: 6809         	ldr	r1, [r1]
700ac8e4: 4288         	cmp	r0, r1
700ac8e6: d319         	blo	0x700ac91c <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #0x32
700ac8e8: e7ff         	b	0x700ac8ea <DebugP_memTraceLogWriterPutLine+0x7a> @ imm = #-0x2
700ac8ea: 9803         	ldr	r0, [sp, #0xc]
700ac8ec: f248 727c    	movw	r2, #0x877c
700ac8f0: f2c7 020b    	movt	r2, #0x700b
700ac8f4: 9202         	str	r2, [sp, #0x8]
700ac8f6: 6811         	ldr	r1, [r2]
700ac8f8: 4408         	add	r0, r1
700ac8fa: 9906         	ldr	r1, [sp, #0x18]
700ac8fc: 6812         	ldr	r2, [r2]
700ac8fe: 1a89         	subs	r1, r1, r2
700ac900: 220f         	movs	r2, #0xf
700ac902: f00a e816    	blx	0x700b6930 <CacheP_wbInv> @ imm = #0xa02c
700ac906: 9902         	ldr	r1, [sp, #0x8]
700ac908: 2000         	movs	r0, #0x0
700ac90a: 9006         	str	r0, [sp, #0x18]
700ac90c: 6008         	str	r0, [r1]
700ac90e: f248 7174    	movw	r1, #0x8774
700ac912: f2c7 010b    	movt	r1, #0x700b
700ac916: 2001         	movs	r0, #0x1
700ac918: 6008         	str	r0, [r1]
700ac91a: e7ff         	b	0x700ac91c <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #-0x2
700ac91c: 9804         	ldr	r0, [sp, #0x10]
700ac91e: 3001         	adds	r0, #0x1
700ac920: 9004         	str	r0, [sp, #0x10]
700ac922: e7ff         	b	0x700ac924 <DebugP_memTraceLogWriterPutLine+0xb4> @ imm = #-0x2
700ac924: 9805         	ldr	r0, [sp, #0x14]
700ac926: 3001         	adds	r0, #0x1
700ac928: 9005         	str	r0, [sp, #0x14]
700ac92a: e7c6         	b	0x700ac8ba <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x74
700ac92c: 9803         	ldr	r0, [sp, #0xc]
700ac92e: f248 727c    	movw	r2, #0x877c
700ac932: f2c7 020b    	movt	r2, #0x700b
700ac936: 9201         	str	r2, [sp, #0x4]
700ac938: 6811         	ldr	r1, [r2]
700ac93a: 4408         	add	r0, r1
700ac93c: 9906         	ldr	r1, [sp, #0x18]
700ac93e: 6812         	ldr	r2, [r2]
700ac940: 1a89         	subs	r1, r1, r2
700ac942: 220f         	movs	r2, #0xf
700ac944: f009 eff4    	blx	0x700b6930 <CacheP_wbInv> @ imm = #0x9fe8
700ac948: 9901         	ldr	r1, [sp, #0x4]
700ac94a: 9806         	ldr	r0, [sp, #0x18]
700ac94c: 6008         	str	r0, [r1]
700ac94e: e7ff         	b	0x700ac950 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #-0x2
700ac950: b00a         	add	sp, #0x28
700ac952: bd80         	pop	{r7, pc}
		...

700ac960 <_tx_semaphore_get>:
700ac960: b580         	push	{r7, lr}
700ac962: b088         	sub	sp, #0x20
700ac964: 9007         	str	r0, [sp, #0x1c]
700ac966: 9106         	str	r1, [sp, #0x18]
700ac968: 2000         	movs	r0, #0x0
700ac96a: 9001         	str	r0, [sp, #0x4]
700ac96c: f7f6 ee6a    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x932c
700ac970: 9005         	str	r0, [sp, #0x14]
700ac972: 9807         	ldr	r0, [sp, #0x1c]
700ac974: 6880         	ldr	r0, [r0, #0x8]
700ac976: b140         	cbz	r0, 0x700ac98a <_tx_semaphore_get+0x2a> @ imm = #0x10
700ac978: e7ff         	b	0x700ac97a <_tx_semaphore_get+0x1a> @ imm = #-0x2
700ac97a: 9907         	ldr	r1, [sp, #0x1c]
700ac97c: 6888         	ldr	r0, [r1, #0x8]
700ac97e: 3801         	subs	r0, #0x1
700ac980: 6088         	str	r0, [r1, #0x8]
700ac982: 9805         	ldr	r0, [sp, #0x14]
700ac984: f7f5 ee40    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xa380
700ac988: e059         	b	0x700aca3e <_tx_semaphore_get+0xde> @ imm = #0xb2
700ac98a: 9806         	ldr	r0, [sp, #0x18]
700ac98c: 2800         	cmp	r0, #0x0
700ac98e: d04f         	beq	0x700aca30 <_tx_semaphore_get+0xd0> @ imm = #0x9e
700ac990: e7ff         	b	0x700ac992 <_tx_semaphore_get+0x32> @ imm = #-0x2
700ac992: f64a 205c    	movw	r0, #0xaa5c
700ac996: f2c7 0008    	movt	r0, #0x7008
700ac99a: 6800         	ldr	r0, [r0]
700ac99c: b130         	cbz	r0, 0x700ac9ac <_tx_semaphore_get+0x4c> @ imm = #0xc
700ac99e: e7ff         	b	0x700ac9a0 <_tx_semaphore_get+0x40> @ imm = #-0x2
700ac9a0: 9805         	ldr	r0, [sp, #0x14]
700ac9a2: f7f5 ee32    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xa39c
700ac9a6: 200d         	movs	r0, #0xd
700ac9a8: 9001         	str	r0, [sp, #0x4]
700ac9aa: e040         	b	0x700aca2e <_tx_semaphore_get+0xce> @ imm = #0x80
700ac9ac: f64a 204c    	movw	r0, #0xaa4c
700ac9b0: f2c7 0008    	movt	r0, #0x7008
700ac9b4: 6800         	ldr	r0, [r0]
700ac9b6: 9004         	str	r0, [sp, #0x10]
700ac9b8: 9904         	ldr	r1, [sp, #0x10]
700ac9ba: f241 0091    	movw	r0, #0x1091
700ac9be: f2c7 000b    	movt	r0, #0x700b
700ac9c2: 66c8         	str	r0, [r1, #0x6c]
700ac9c4: 9807         	ldr	r0, [sp, #0x1c]
700ac9c6: 9904         	ldr	r1, [sp, #0x10]
700ac9c8: 6708         	str	r0, [r1, #0x70]
700ac9ca: 9807         	ldr	r0, [sp, #0x1c]
700ac9cc: 6900         	ldr	r0, [r0, #0x10]
700ac9ce: b940         	cbnz	r0, 0x700ac9e2 <_tx_semaphore_get+0x82> @ imm = #0x10
700ac9d0: e7ff         	b	0x700ac9d2 <_tx_semaphore_get+0x72> @ imm = #-0x2
700ac9d2: 9804         	ldr	r0, [sp, #0x10]
700ac9d4: 9907         	ldr	r1, [sp, #0x1c]
700ac9d6: 60c8         	str	r0, [r1, #0xc]
700ac9d8: 9804         	ldr	r0, [sp, #0x10]
700ac9da: 6740         	str	r0, [r0, #0x74]
700ac9dc: 9804         	ldr	r0, [sp, #0x10]
700ac9de: 6780         	str	r0, [r0, #0x78]
700ac9e0: e012         	b	0x700aca08 <_tx_semaphore_get+0xa8> @ imm = #0x24
700ac9e2: 9807         	ldr	r0, [sp, #0x1c]
700ac9e4: 68c0         	ldr	r0, [r0, #0xc]
700ac9e6: 9003         	str	r0, [sp, #0xc]
700ac9e8: 9803         	ldr	r0, [sp, #0xc]
700ac9ea: 9904         	ldr	r1, [sp, #0x10]
700ac9ec: 6748         	str	r0, [r1, #0x74]
700ac9ee: 9803         	ldr	r0, [sp, #0xc]
700ac9f0: 6f80         	ldr	r0, [r0, #0x78]
700ac9f2: 9002         	str	r0, [sp, #0x8]
700ac9f4: 9802         	ldr	r0, [sp, #0x8]
700ac9f6: 9904         	ldr	r1, [sp, #0x10]
700ac9f8: 6788         	str	r0, [r1, #0x78]
700ac9fa: 9804         	ldr	r0, [sp, #0x10]
700ac9fc: 9902         	ldr	r1, [sp, #0x8]
700ac9fe: 6748         	str	r0, [r1, #0x74]
700aca00: 9804         	ldr	r0, [sp, #0x10]
700aca02: 9903         	ldr	r1, [sp, #0xc]
700aca04: 6788         	str	r0, [r1, #0x78]
700aca06: e7ff         	b	0x700aca08 <_tx_semaphore_get+0xa8> @ imm = #-0x2
700aca08: 9907         	ldr	r1, [sp, #0x1c]
700aca0a: 6908         	ldr	r0, [r1, #0x10]
700aca0c: 3001         	adds	r0, #0x1
700aca0e: 6108         	str	r0, [r1, #0x10]
700aca10: 9904         	ldr	r1, [sp, #0x10]
700aca12: 2006         	movs	r0, #0x6
700aca14: 6348         	str	r0, [r1, #0x34]
700aca16: 9804         	ldr	r0, [sp, #0x10]
700aca18: 9906         	ldr	r1, [sp, #0x18]
700aca1a: f7f6 ff99    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #-0x90ce
700aca1e: 9805         	ldr	r0, [sp, #0x14]
700aca20: f7f5 edf2    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xa41c
700aca24: 9804         	ldr	r0, [sp, #0x10]
700aca26: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700aca2a: 9001         	str	r0, [sp, #0x4]
700aca2c: e7ff         	b	0x700aca2e <_tx_semaphore_get+0xce> @ imm = #-0x2
700aca2e: e005         	b	0x700aca3c <_tx_semaphore_get+0xdc> @ imm = #0xa
700aca30: 9805         	ldr	r0, [sp, #0x14]
700aca32: f7f5 edea    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xa42c
700aca36: 200d         	movs	r0, #0xd
700aca38: 9001         	str	r0, [sp, #0x4]
700aca3a: e7ff         	b	0x700aca3c <_tx_semaphore_get+0xdc> @ imm = #-0x2
700aca3c: e7ff         	b	0x700aca3e <_tx_semaphore_get+0xde> @ imm = #-0x2
700aca3e: 9801         	ldr	r0, [sp, #0x4]
700aca40: b008         	add	sp, #0x20
700aca42: bd80         	pop	{r7, pc}
		...

700aca50 <Sciclient_rmIrqGetNode>:
700aca50: b089         	sub	sp, #0x24
700aca52: f8ad 0022    	strh.w	r0, [sp, #0x22]
700aca56: 9107         	str	r1, [sp, #0x1c]
700aca58: f06f 0001    	mvn	r0, #0x1
700aca5c: 9006         	str	r0, [sp, #0x18]
700aca5e: 2000         	movs	r0, #0x0
700aca60: 9004         	str	r0, [sp, #0x10]
700aca62: f248 31f0    	movw	r1, #0x83f0
700aca66: f2c7 010b    	movt	r1, #0x700b
700aca6a: 680a         	ldr	r2, [r1]
700aca6c: 3a01         	subs	r2, #0x1
700aca6e: 9203         	str	r2, [sp, #0xc]
700aca70: 6809         	ldr	r1, [r1]
700aca72: f8ad 1006    	strh.w	r1, [sp, #0x6]
700aca76: 9907         	ldr	r1, [sp, #0x1c]
700aca78: 6008         	str	r0, [r1]
700aca7a: e7ff         	b	0x700aca7c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0x2
700aca7c: 9904         	ldr	r1, [sp, #0x10]
700aca7e: 9a03         	ldr	r2, [sp, #0xc]
700aca80: 2000         	movs	r0, #0x0
700aca82: 4291         	cmp	r1, r2
700aca84: 9000         	str	r0, [sp]
700aca86: d81d         	bhi	0x700acac4 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x3a
700aca88: e7ff         	b	0x700aca8a <Sciclient_rmIrqGetNode+0x3a> @ imm = #-0x2
700aca8a: 9904         	ldr	r1, [sp, #0x10]
700aca8c: f248 30f0    	movw	r0, #0x83f0
700aca90: f2c7 000b    	movt	r0, #0x700b
700aca94: 6802         	ldr	r2, [r0]
700aca96: 2000         	movs	r0, #0x0
700aca98: 4291         	cmp	r1, r2
700aca9a: 9000         	str	r0, [sp]
700aca9c: d212         	bhs	0x700acac4 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x24
700aca9e: e7ff         	b	0x700acaa0 <Sciclient_rmIrqGetNode+0x50> @ imm = #-0x2
700acaa0: 9903         	ldr	r1, [sp, #0xc]
700acaa2: f248 30f0    	movw	r0, #0x83f0
700acaa6: f2c7 000b    	movt	r0, #0x700b
700acaaa: 6802         	ldr	r2, [r0]
700acaac: 2000         	movs	r0, #0x0
700acaae: 4291         	cmp	r1, r2
700acab0: 9000         	str	r0, [sp]
700acab2: d207         	bhs	0x700acac4 <Sciclient_rmIrqGetNode+0x74> @ imm = #0xe
700acab4: e7ff         	b	0x700acab6 <Sciclient_rmIrqGetNode+0x66> @ imm = #-0x2
700acab6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acaba: 2800         	cmp	r0, #0x0
700acabc: bf18         	it	ne
700acabe: 2001         	movne	r0, #0x1
700acac0: 9000         	str	r0, [sp]
700acac2: e7ff         	b	0x700acac4 <Sciclient_rmIrqGetNode+0x74> @ imm = #-0x2
700acac4: 9800         	ldr	r0, [sp]
700acac6: 07c0         	lsls	r0, r0, #0x1f
700acac8: b380         	cbz	r0, 0x700acb2c <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x60
700acaca: e7ff         	b	0x700acacc <Sciclient_rmIrqGetNode+0x7c> @ imm = #-0x2
700acacc: 9804         	ldr	r0, [sp, #0x10]
700acace: 9903         	ldr	r1, [sp, #0xc]
700acad0: 4408         	add	r0, r1
700acad2: 0840         	lsrs	r0, r0, #0x1
700acad4: 9002         	str	r0, [sp, #0x8]
700acad6: 9902         	ldr	r1, [sp, #0x8]
700acad8: f247 7004    	movw	r0, #0x7704
700acadc: f2c7 000b    	movt	r0, #0x700b
700acae0: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700acae4: 9005         	str	r0, [sp, #0x14]
700acae6: 9805         	ldr	r0, [sp, #0x14]
700acae8: 8800         	ldrh	r0, [r0]
700acaea: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700acaee: 4288         	cmp	r0, r1
700acaf0: d106         	bne	0x700acb00 <Sciclient_rmIrqGetNode+0xb0> @ imm = #0xc
700acaf2: e7ff         	b	0x700acaf4 <Sciclient_rmIrqGetNode+0xa4> @ imm = #-0x2
700acaf4: 9805         	ldr	r0, [sp, #0x14]
700acaf6: 9907         	ldr	r1, [sp, #0x1c]
700acaf8: 6008         	str	r0, [r1]
700acafa: 2000         	movs	r0, #0x0
700acafc: 9006         	str	r0, [sp, #0x18]
700acafe: e015         	b	0x700acb2c <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x2a
700acb00: 9805         	ldr	r0, [sp, #0x14]
700acb02: 8800         	ldrh	r0, [r0]
700acb04: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700acb08: 4288         	cmp	r0, r1
700acb0a: da04         	bge	0x700acb16 <Sciclient_rmIrqGetNode+0xc6> @ imm = #0x8
700acb0c: e7ff         	b	0x700acb0e <Sciclient_rmIrqGetNode+0xbe> @ imm = #-0x2
700acb0e: 9802         	ldr	r0, [sp, #0x8]
700acb10: 3001         	adds	r0, #0x1
700acb12: 9004         	str	r0, [sp, #0x10]
700acb14: e003         	b	0x700acb1e <Sciclient_rmIrqGetNode+0xce> @ imm = #0x6
700acb16: 9802         	ldr	r0, [sp, #0x8]
700acb18: 3801         	subs	r0, #0x1
700acb1a: 9003         	str	r0, [sp, #0xc]
700acb1c: e7ff         	b	0x700acb1e <Sciclient_rmIrqGetNode+0xce> @ imm = #-0x2
700acb1e: e7ff         	b	0x700acb20 <Sciclient_rmIrqGetNode+0xd0> @ imm = #-0x2
700acb20: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700acb24: 3801         	subs	r0, #0x1
700acb26: f8ad 0006    	strh.w	r0, [sp, #0x6]
700acb2a: e7a7         	b	0x700aca7c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0xb2
700acb2c: 9806         	ldr	r0, [sp, #0x18]
700acb2e: b009         	add	sp, #0x24
700acb30: 4770         	bx	lr
		...
700acb3e: 0000         	movs	r0, r0

700acb40 <Sciclient_waitForMessage>:
700acb40: b580         	push	{r7, lr}
700acb42: b088         	sub	sp, #0x20
700acb44: 9007         	str	r0, [sp, #0x1c]
700acb46: 9106         	str	r1, [sp, #0x18]
700acb48: 9205         	str	r2, [sp, #0x14]
700acb4a: f88d 3013    	strb.w	r3, [sp, #0x13]
700acb4e: 9806         	ldr	r0, [sp, #0x18]
700acb50: 9002         	str	r0, [sp, #0x8]
700acb52: 2200         	movs	r2, #0x0
700acb54: 9201         	str	r2, [sp, #0x4]
700acb56: 9907         	ldr	r1, [sp, #0x1c]
700acb58: f248 6070    	movw	r0, #0x8670
700acb5c: f2c7 000b    	movt	r0, #0x700b
700acb60: f008 fb66    	bl	0x700b5230 <CSL_secProxyGetDataAddr> @ imm = #0x86cc
700acb64: f248 71a4    	movw	r1, #0x87a4
700acb68: f2c7 010b    	movt	r1, #0x700b
700acb6c: 7809         	ldrb	r1, [r1]
700acb6e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700acb72: 9003         	str	r0, [sp, #0xc]
700acb74: e7ff         	b	0x700acb76 <Sciclient_waitForMessage+0x36> @ imm = #-0x2
700acb76: 9807         	ldr	r0, [sp, #0x1c]
700acb78: f008 fc1a    	bl	0x700b53b0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8834
700acb7c: f008 fe78    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0x8cf0
700acb80: b2c0         	uxtb	r0, r0
700acb82: 9905         	ldr	r1, [sp, #0x14]
700acb84: 1a40         	subs	r0, r0, r1
700acb86: b960         	cbnz	r0, 0x700acba2 <Sciclient_waitForMessage+0x62> @ imm = #0x18
700acb88: e7ff         	b	0x700acb8a <Sciclient_waitForMessage+0x4a> @ imm = #-0x2
700acb8a: 9802         	ldr	r0, [sp, #0x8]
700acb8c: b120         	cbz	r0, 0x700acb98 <Sciclient_waitForMessage+0x58> @ imm = #0x8
700acb8e: e7ff         	b	0x700acb90 <Sciclient_waitForMessage+0x50> @ imm = #-0x2
700acb90: 9802         	ldr	r0, [sp, #0x8]
700acb92: 3801         	subs	r0, #0x1
700acb94: 9002         	str	r0, [sp, #0x8]
700acb96: e003         	b	0x700acba0 <Sciclient_waitForMessage+0x60> @ imm = #0x6
700acb98: f06f 0001    	mvn	r0, #0x1
700acb9c: 9001         	str	r0, [sp, #0x4]
700acb9e: e000         	b	0x700acba2 <Sciclient_waitForMessage+0x62> @ imm = #0x0
700acba0: e7e9         	b	0x700acb76 <Sciclient_waitForMessage+0x36> @ imm = #-0x2e
700acba2: 9801         	ldr	r0, [sp, #0x4]
700acba4: bbc0         	cbnz	r0, 0x700acc18 <Sciclient_waitForMessage+0xd8> @ imm = #0x70
700acba6: e7ff         	b	0x700acba8 <Sciclient_waitForMessage+0x68> @ imm = #-0x2
700acba8: f06f 0001    	mvn	r0, #0x1
700acbac: 9001         	str	r0, [sp, #0x4]
700acbae: 9806         	ldr	r0, [sp, #0x18]
700acbb0: 9002         	str	r0, [sp, #0x8]
700acbb2: e7ff         	b	0x700acbb4 <Sciclient_waitForMessage+0x74> @ imm = #-0x2
700acbb4: 9807         	ldr	r0, [sp, #0x1c]
700acbb6: f008 fbfb    	bl	0x700b53b0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x87f6
700acbba: f008 fe59    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0x8cb2
700acbbe: b2c0         	uxtb	r0, r0
700acbc0: 9905         	ldr	r1, [sp, #0x14]
700acbc2: 1a40         	subs	r0, r0, r1
700acbc4: 9000         	str	r0, [sp]
700acbc6: 9803         	ldr	r0, [sp, #0xc]
700acbc8: 78c0         	ldrb	r0, [r0, #0x3]
700acbca: f89d 1013    	ldrb.w	r1, [sp, #0x13]
700acbce: 4288         	cmp	r0, r1
700acbd0: d103         	bne	0x700acbda <Sciclient_waitForMessage+0x9a> @ imm = #0x6
700acbd2: e7ff         	b	0x700acbd4 <Sciclient_waitForMessage+0x94> @ imm = #-0x2
700acbd4: 2000         	movs	r0, #0x0
700acbd6: 9001         	str	r0, [sp, #0x4]
700acbd8: e01d         	b	0x700acc16 <Sciclient_waitForMessage+0xd6> @ imm = #0x3a
700acbda: 9800         	ldr	r0, [sp]
700acbdc: 2802         	cmp	r0, #0x2
700acbde: d30e         	blo	0x700acbfe <Sciclient_waitForMessage+0xbe> @ imm = #0x1c
700acbe0: e7ff         	b	0x700acbe2 <Sciclient_waitForMessage+0xa2> @ imm = #-0x2
700acbe2: 9807         	ldr	r0, [sp, #0x1c]
700acbe4: f248 61f8    	movw	r1, #0x86f8
700acbe8: f2c7 010b    	movt	r1, #0x700b
700acbec: 694a         	ldr	r2, [r1, #0x14]
700acbee: f04f 31ff    	mov.w	r1, #0xffffffff
700acbf2: eb01 0192    	add.w	r1, r1, r2, lsr #2
700acbf6: b2c9         	uxtb	r1, r1
700acbf8: f007 fe62    	bl	0x700b48c0 <Sciclient_secProxyReadThread32> @ imm = #0x7cc4
700acbfc: e7ff         	b	0x700acbfe <Sciclient_waitForMessage+0xbe> @ imm = #-0x2
700acbfe: 9802         	ldr	r0, [sp, #0x8]
700acc00: b120         	cbz	r0, 0x700acc0c <Sciclient_waitForMessage+0xcc> @ imm = #0x8
700acc02: e7ff         	b	0x700acc04 <Sciclient_waitForMessage+0xc4> @ imm = #-0x2
700acc04: 9802         	ldr	r0, [sp, #0x8]
700acc06: 3801         	subs	r0, #0x1
700acc08: 9002         	str	r0, [sp, #0x8]
700acc0a: e003         	b	0x700acc14 <Sciclient_waitForMessage+0xd4> @ imm = #0x6
700acc0c: f06f 0001    	mvn	r0, #0x1
700acc10: 9001         	str	r0, [sp, #0x4]
700acc12: e000         	b	0x700acc16 <Sciclient_waitForMessage+0xd6> @ imm = #0x0
700acc14: e7ce         	b	0x700acbb4 <Sciclient_waitForMessage+0x74> @ imm = #-0x64
700acc16: e7ff         	b	0x700acc18 <Sciclient_waitForMessage+0xd8> @ imm = #-0x2
700acc18: 9801         	ldr	r0, [sp, #0x4]
700acc1a: b008         	add	sp, #0x20
700acc1c: bd80         	pop	{r7, pc}
700acc1e: 0000         	movs	r0, r0

700acc20 <UART_intrEnable>:
700acc20: b580         	push	{r7, lr}
700acc22: b08a         	sub	sp, #0x28
700acc24: 9009         	str	r0, [sp, #0x24]
700acc26: 9108         	str	r1, [sp, #0x20]
700acc28: 2000         	movs	r0, #0x0
700acc2a: 9007         	str	r0, [sp, #0x1c]
700acc2c: 9006         	str	r0, [sp, #0x18]
700acc2e: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700acc32: f010 0ff0    	tst.w	r0, #0xf0
700acc36: d053         	beq	0x700acce0 <UART_intrEnable+0xc0> @ imm = #0xa6
700acc38: e7ff         	b	0x700acc3a <UART_intrEnable+0x1a> @ imm = #-0x2
700acc3a: 9809         	ldr	r0, [sp, #0x24]
700acc3c: 300c         	adds	r0, #0xc
700acc3e: f008 fdd7    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x8bae
700acc42: 9006         	str	r0, [sp, #0x18]
700acc44: 9809         	ldr	r0, [sp, #0x24]
700acc46: 300c         	adds	r0, #0xc
700acc48: 21bf         	movs	r1, #0xbf
700acc4a: 9103         	str	r1, [sp, #0xc]
700acc4c: f008 fdd8    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8bb0
700acc50: 9809         	ldr	r0, [sp, #0x24]
700acc52: 3008         	adds	r0, #0x8
700acc54: 2110         	movs	r1, #0x10
700acc56: 9104         	str	r1, [sp, #0x10]
700acc58: 2204         	movs	r2, #0x4
700acc5a: 9205         	str	r2, [sp, #0x14]
700acc5c: f008 fa28    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x8450
700acc60: 9904         	ldr	r1, [sp, #0x10]
700acc62: 9a05         	ldr	r2, [sp, #0x14]
700acc64: 9007         	str	r0, [sp, #0x1c]
700acc66: 9809         	ldr	r0, [sp, #0x24]
700acc68: 3008         	adds	r0, #0x8
700acc6a: 2301         	movs	r3, #0x1
700acc6c: f007 fd08    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x7a10
700acc70: 9809         	ldr	r0, [sp, #0x24]
700acc72: 300c         	adds	r0, #0xc
700acc74: 9906         	ldr	r1, [sp, #0x18]
700acc76: f008 fdc3    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b86
700acc7a: 9809         	ldr	r0, [sp, #0x24]
700acc7c: 300c         	adds	r0, #0xc
700acc7e: f008 fdb7    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x8b6e
700acc82: 9006         	str	r0, [sp, #0x18]
700acc84: 9809         	ldr	r0, [sp, #0x24]
700acc86: 300c         	adds	r0, #0xc
700acc88: 9002         	str	r0, [sp, #0x8]
700acc8a: f008 fdb1    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x8b62
700acc8e: 4601         	mov	r1, r0
700acc90: 9802         	ldr	r0, [sp, #0x8]
700acc92: f001 017f    	and	r1, r1, #0x7f
700acc96: f008 fdb3    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b66
700acc9a: 9809         	ldr	r0, [sp, #0x24]
700acc9c: 3004         	adds	r0, #0x4
700acc9e: 9908         	ldr	r1, [sp, #0x20]
700acca0: f001 01f0    	and	r1, r1, #0xf0
700acca4: f008 fdac    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b58
700acca8: 9809         	ldr	r0, [sp, #0x24]
700accaa: 300c         	adds	r0, #0xc
700accac: 9906         	ldr	r1, [sp, #0x18]
700accae: f008 fda7    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b4e
700accb2: 9809         	ldr	r0, [sp, #0x24]
700accb4: 300c         	adds	r0, #0xc
700accb6: f008 fd9b    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x8b36
700accba: 9903         	ldr	r1, [sp, #0xc]
700accbc: 9006         	str	r0, [sp, #0x18]
700accbe: 9809         	ldr	r0, [sp, #0x24]
700accc0: 300c         	adds	r0, #0xc
700accc2: f008 fd9d    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b3a
700accc6: 9904         	ldr	r1, [sp, #0x10]
700accc8: 9a05         	ldr	r2, [sp, #0x14]
700accca: 9809         	ldr	r0, [sp, #0x24]
700acccc: 3008         	adds	r0, #0x8
700accce: 9b07         	ldr	r3, [sp, #0x1c]
700accd0: f007 fcd6    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x79ac
700accd4: 9809         	ldr	r0, [sp, #0x24]
700accd6: 300c         	adds	r0, #0xc
700accd8: 9906         	ldr	r1, [sp, #0x18]
700accda: f008 fd91    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b22
700accde: e7ff         	b	0x700acce0 <UART_intrEnable+0xc0> @ imm = #-0x2
700acce0: 9809         	ldr	r0, [sp, #0x24]
700acce2: 3004         	adds	r0, #0x4
700acce4: 9001         	str	r0, [sp, #0x4]
700acce6: f008 fd83    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x8b06
700accea: 4601         	mov	r1, r0
700accec: 9801         	ldr	r0, [sp, #0x4]
700accee: 9a08         	ldr	r2, [sp, #0x20]
700accf0: f002 020f    	and	r2, r2, #0xf
700accf4: 4311         	orrs	r1, r2
700accf6: f008 fd83    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8b06
700accfa: b00a         	add	sp, #0x28
700accfc: bd80         	pop	{r7, pc}
700accfe: 0000         	movs	r0, r0

700acd00 <_tx_queue_create>:
700acd00: b580         	push	{r7, lr}
700acd02: b08a         	sub	sp, #0x28
700acd04: f8dd c030    	ldr.w	r12, [sp, #0x30]
700acd08: 9009         	str	r0, [sp, #0x24]
700acd0a: 9108         	str	r1, [sp, #0x20]
700acd0c: 9207         	str	r2, [sp, #0x1c]
700acd0e: 9306         	str	r3, [sp, #0x18]
700acd10: 9809         	ldr	r0, [sp, #0x24]
700acd12: 2138         	movs	r1, #0x38
700acd14: f7f4 e8ee    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xbe24
700acd18: 9808         	ldr	r0, [sp, #0x20]
700acd1a: 9909         	ldr	r1, [sp, #0x24]
700acd1c: 6048         	str	r0, [r1, #0x4]
700acd1e: 9807         	ldr	r0, [sp, #0x1c]
700acd20: 9909         	ldr	r1, [sp, #0x24]
700acd22: 6088         	str	r0, [r1, #0x8]
700acd24: 980c         	ldr	r0, [sp, #0x30]
700acd26: 9907         	ldr	r1, [sp, #0x1c]
700acd28: 0089         	lsls	r1, r1, #0x2
700acd2a: fbb0 f0f1    	udiv	r0, r0, r1
700acd2e: 9004         	str	r0, [sp, #0x10]
700acd30: 9804         	ldr	r0, [sp, #0x10]
700acd32: 9907         	ldr	r1, [sp, #0x1c]
700acd34: 4348         	muls	r0, r1, r0
700acd36: 9003         	str	r0, [sp, #0xc]
700acd38: 9806         	ldr	r0, [sp, #0x18]
700acd3a: 9909         	ldr	r1, [sp, #0x24]
700acd3c: 6188         	str	r0, [r1, #0x18]
700acd3e: 9909         	ldr	r1, [sp, #0x24]
700acd40: 6988         	ldr	r0, [r1, #0x18]
700acd42: 9a03         	ldr	r2, [sp, #0xc]
700acd44: eb00 0082    	add.w	r0, r0, r2, lsl #2
700acd48: 61c8         	str	r0, [r1, #0x1c]
700acd4a: 9806         	ldr	r0, [sp, #0x18]
700acd4c: 9909         	ldr	r1, [sp, #0x24]
700acd4e: 6208         	str	r0, [r1, #0x20]
700acd50: 9806         	ldr	r0, [sp, #0x18]
700acd52: 9909         	ldr	r1, [sp, #0x24]
700acd54: 6248         	str	r0, [r1, #0x24]
700acd56: 9804         	ldr	r0, [sp, #0x10]
700acd58: 9909         	ldr	r1, [sp, #0x24]
700acd5a: 6148         	str	r0, [r1, #0x14]
700acd5c: 9804         	ldr	r0, [sp, #0x10]
700acd5e: 9909         	ldr	r1, [sp, #0x24]
700acd60: 60c8         	str	r0, [r1, #0xc]
700acd62: f7f6 ec70    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x9720
700acd66: 9005         	str	r0, [sp, #0x14]
700acd68: 9909         	ldr	r1, [sp, #0x24]
700acd6a: f244 5055    	movw	r0, #0x4555
700acd6e: f2c5 1055    	movt	r0, #0x5155
700acd72: 6008         	str	r0, [r1]
700acd74: f64a 2034    	movw	r0, #0xaa34
700acd78: f2c7 0008    	movt	r0, #0x7008
700acd7c: 6800         	ldr	r0, [r0]
700acd7e: b958         	cbnz	r0, 0x700acd98 <_tx_queue_create+0x98> @ imm = #0x16
700acd80: e7ff         	b	0x700acd82 <_tx_queue_create+0x82> @ imm = #-0x2
700acd82: 9809         	ldr	r0, [sp, #0x24]
700acd84: f64a 2138    	movw	r1, #0xaa38
700acd88: f2c7 0108    	movt	r1, #0x7008
700acd8c: 6008         	str	r0, [r1]
700acd8e: 9809         	ldr	r0, [sp, #0x24]
700acd90: 6300         	str	r0, [r0, #0x30]
700acd92: 9809         	ldr	r0, [sp, #0x24]
700acd94: 6340         	str	r0, [r0, #0x34]
700acd96: e015         	b	0x700acdc4 <_tx_queue_create+0xc4> @ imm = #0x2a
700acd98: f64a 2038    	movw	r0, #0xaa38
700acd9c: f2c7 0008    	movt	r0, #0x7008
700acda0: 6800         	ldr	r0, [r0]
700acda2: 9002         	str	r0, [sp, #0x8]
700acda4: 9802         	ldr	r0, [sp, #0x8]
700acda6: 6b40         	ldr	r0, [r0, #0x34]
700acda8: 9001         	str	r0, [sp, #0x4]
700acdaa: 9809         	ldr	r0, [sp, #0x24]
700acdac: 9902         	ldr	r1, [sp, #0x8]
700acdae: 6348         	str	r0, [r1, #0x34]
700acdb0: 9809         	ldr	r0, [sp, #0x24]
700acdb2: 9901         	ldr	r1, [sp, #0x4]
700acdb4: 6308         	str	r0, [r1, #0x30]
700acdb6: 9801         	ldr	r0, [sp, #0x4]
700acdb8: 9909         	ldr	r1, [sp, #0x24]
700acdba: 6348         	str	r0, [r1, #0x34]
700acdbc: 9802         	ldr	r0, [sp, #0x8]
700acdbe: 9909         	ldr	r1, [sp, #0x24]
700acdc0: 6308         	str	r0, [r1, #0x30]
700acdc2: e7ff         	b	0x700acdc4 <_tx_queue_create+0xc4> @ imm = #-0x2
700acdc4: f64a 2134    	movw	r1, #0xaa34
700acdc8: f2c7 0108    	movt	r1, #0x7008
700acdcc: 6808         	ldr	r0, [r1]
700acdce: 3001         	adds	r0, #0x1
700acdd0: 6008         	str	r0, [r1]
700acdd2: 9805         	ldr	r0, [sp, #0x14]
700acdd4: f7f5 ec18    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xa7d0
700acdd8: 2000         	movs	r0, #0x0
700acdda: b00a         	add	sp, #0x28
700acddc: bd80         	pop	{r7, pc}
700acdde: 0000         	movs	r0, r0

700acde0 <_tx_thread_stack_build>:
700acde0: e92d00f0     	push	{r4, r5, r6, r7}
700acde4: e92d400f     	push	{r0, r1, r2, r3, lr}
700acde8: fa0021f4     	blx	0x700b55c0 <tx_threadx_stack_build_cpsr_get> @ imm = #0x87d0
700acdec: e1a04000     	mov	r4, r0
700acdf0: e8bd400f     	pop	{r0, r1, r2, r3, lr}
700acdf4: e5902010     	ldr	r2, [r0, #0x10]
700acdf8: e3c22007     	bic	r2, r2, #7
700acdfc: e24220cc     	sub	r2, r2, #204
700ace00: e3a03001     	mov	r3, #1
700ace04: e5823000     	str	r3, [r2]
700ace08: e3a06000     	mov	r6, #0
700ace0c: e3a07000     	mov	r7, #0
700ace10: e1c260f4     	strd	r6, r7, [r2, #4]
700ace14: e1c260fc     	strd	r6, r7, [r2, #12]
700ace18: e1c261f4     	strd	r6, r7, [r2, #20]
700ace1c: e1c261fc     	strd	r6, r7, [r2, #28]
700ace20: e1c262f4     	strd	r6, r7, [r2, #36]
700ace24: e1c262fc     	strd	r6, r7, [r2, #44]
700ace28: e1c263f4     	strd	r6, r7, [r2, #52]
700ace2c: e1c263fc     	strd	r6, r7, [r2, #60]
700ace30: e1c264f4     	strd	r6, r7, [r2, #68]
700ace34: e1c264fc     	strd	r6, r7, [r2, #76]
700ace38: e1c265f4     	strd	r6, r7, [r2, #84]
700ace3c: e1c265fc     	strd	r6, r7, [r2, #92]
700ace40: e1c266f4     	strd	r6, r7, [r2, #100]
700ace44: e1c266fc     	strd	r6, r7, [r2, #108]
700ace48: e1c267f4     	strd	r6, r7, [r2, #116]
700ace4c: e1c267fc     	strd	r6, r7, [r2, #124]
700ace50: e5826084     	str	r6, [r2, #0x84]
700ace54: e3a03000     	mov	r3, #0
700ace58: e5823088     	str	r3, [r2, #0x88]
700ace5c: e582308c     	str	r3, [r2, #0x8c]
700ace60: e5823090     	str	r3, [r2, #0x90]
700ace64: e5823094     	str	r3, [r2, #0x94]
700ace68: e5823098     	str	r3, [r2, #0x98]
700ace6c: e582309c     	str	r3, [r2, #0x9c]
700ace70: e58230a0     	str	r3, [r2, #0xa0]
700ace74: e58230a4     	str	r3, [r2, #0xa4]
700ace78: e58230a8     	str	r3, [r2, #0xa8]
700ace7c: e58230ac     	str	r3, [r2, #0xac]
700ace80: e590300c     	ldr	r3, [r0, #0xc]
700ace84: e58230b0     	str	r3, [r2, #0xb0]
700ace88: e58230b4     	str	r3, [r2, #0xb4]
700ace8c: e58230b8     	str	r3, [r2, #0xb8]
700ace90: e59f3020     	ldr	r3, [pc, #0x20]         @ 0x700aceb8 <_tx_thread_stack_build+0xd8>
700ace94: e58230bc     	str	r3, [r2, #0xbc]
700ace98: e58210c0     	str	r1, [r2, #0xc0]
700ace9c: e3c4109f     	bic	r1, r4, #159
700acea0: e381301f     	orr	r3, r1, #31
700acea4: e58230c4     	str	r3, [r2, #0xc4]
700acea8: e58230c8     	str	r3, [r2, #0xc8]
700aceac: e5802008     	str	r2, [r0, #0x8]
700aceb0: e8bd00f0     	pop	{r4, r5, r6, r7}
700aceb4: e12fff1e     	bx	lr
700aceb8: 54 0a 0b 70  	.word	0x700b0a54
700acebc: 00 00 00 00  	.word	0x00000000

700acec0 <Sciclient_rmIrInpIsFree>:
700acec0: b580         	push	{r7, lr}
700acec2: b086         	sub	sp, #0x18
700acec4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700acec8: f8ad 1014    	strh.w	r1, [sp, #0x14]
700acecc: 2000         	movs	r0, #0x0
700acece: 9004         	str	r0, [sp, #0x10]
700aced0: 9003         	str	r0, [sp, #0xc]
700aced2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aced6: f005 f833    	bl	0x700b1f40 <Sciclient_rmIrGetInst> @ imm = #0x5066
700aceda: 9003         	str	r0, [sp, #0xc]
700acedc: 9803         	ldr	r0, [sp, #0xc]
700acede: b920         	cbnz	r0, 0x700aceea <Sciclient_rmIrInpIsFree+0x2a> @ imm = #0x8
700acee0: e7ff         	b	0x700acee2 <Sciclient_rmIrInpIsFree+0x22> @ imm = #-0x2
700acee2: f06f 0001    	mvn	r0, #0x1
700acee6: 9004         	str	r0, [sp, #0x10]
700acee8: e00b         	b	0x700acf02 <Sciclient_rmIrInpIsFree+0x42> @ imm = #0x16
700aceea: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700aceee: 9903         	ldr	r1, [sp, #0xc]
700acef0: 8909         	ldrh	r1, [r1, #0x8]
700acef2: 4288         	cmp	r0, r1
700acef4: db04         	blt	0x700acf00 <Sciclient_rmIrInpIsFree+0x40> @ imm = #0x8
700acef6: e7ff         	b	0x700acef8 <Sciclient_rmIrInpIsFree+0x38> @ imm = #-0x2
700acef8: f06f 0001    	mvn	r0, #0x1
700acefc: 9004         	str	r0, [sp, #0x10]
700acefe: e7ff         	b	0x700acf00 <Sciclient_rmIrInpIsFree+0x40> @ imm = #-0x2
700acf00: e7ff         	b	0x700acf02 <Sciclient_rmIrInpIsFree+0x42> @ imm = #-0x2
700acf02: 9804         	ldr	r0, [sp, #0x10]
700acf04: 2800         	cmp	r0, #0x0
700acf06: d145         	bne	0x700acf94 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #0x8a
700acf08: e7ff         	b	0x700acf0a <Sciclient_rmIrInpIsFree+0x4a> @ imm = #-0x2
700acf0a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700acf0e: b960         	cbnz	r0, 0x700acf2a <Sciclient_rmIrInpIsFree+0x6a> @ imm = #0x18
700acf10: e7ff         	b	0x700acf12 <Sciclient_rmIrInpIsFree+0x52> @ imm = #-0x2
700acf12: 9803         	ldr	r0, [sp, #0xc]
700acf14: 8980         	ldrh	r0, [r0, #0xc]
700acf16: f64f 71ff    	movw	r1, #0xffff
700acf1a: 4288         	cmp	r0, r1
700acf1c: d004         	beq	0x700acf28 <Sciclient_rmIrInpIsFree+0x68> @ imm = #0x8
700acf1e: e7ff         	b	0x700acf20 <Sciclient_rmIrInpIsFree+0x60> @ imm = #-0x2
700acf20: f04f 30ff    	mov.w	r0, #0xffffffff
700acf24: 9004         	str	r0, [sp, #0x10]
700acf26: e7ff         	b	0x700acf28 <Sciclient_rmIrInpIsFree+0x68> @ imm = #-0x2
700acf28: e033         	b	0x700acf92 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #0x66
700acf2a: 2000         	movs	r0, #0x0
700acf2c: f8ad 000a    	strh.w	r0, [sp, #0xa]
700acf30: e7ff         	b	0x700acf32 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x2
700acf32: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700acf36: 9903         	ldr	r1, [sp, #0xc]
700acf38: 8949         	ldrh	r1, [r1, #0xa]
700acf3a: 4288         	cmp	r0, r1
700acf3c: da28         	bge	0x700acf90 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0x50
700acf3e: e7ff         	b	0x700acf40 <Sciclient_rmIrInpIsFree+0x80> @ imm = #-0x2
700acf40: 9803         	ldr	r0, [sp, #0xc]
700acf42: 6840         	ldr	r0, [r0, #0x4]
700acf44: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700acf48: f007 fd62    	bl	0x700b4a10 <Sciclient_getIrAddr> @ imm = #0x7ac4
700acf4c: 9001         	str	r0, [sp, #0x4]
700acf4e: 9801         	ldr	r0, [sp, #0x4]
700acf50: f240 31ff    	movw	r1, #0x3ff
700acf54: 2200         	movs	r2, #0x0
700acf56: f007 ff6b    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0x7ed6
700acf5a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700acf5e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700acf62: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700acf66: 4288         	cmp	r0, r1
700acf68: d10b         	bne	0x700acf82 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x16
700acf6a: e7ff         	b	0x700acf6c <Sciclient_rmIrInpIsFree+0xac> @ imm = #-0x2
700acf6c: 9803         	ldr	r0, [sp, #0xc]
700acf6e: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700acf72: f001 fe15    	bl	0x700aeba0 <Sciclient_rmIrInpRomMapped> @ imm = #0x1c2a
700acf76: b920         	cbnz	r0, 0x700acf82 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x8
700acf78: e7ff         	b	0x700acf7a <Sciclient_rmIrInpIsFree+0xba> @ imm = #-0x2
700acf7a: f04f 30ff    	mov.w	r0, #0xffffffff
700acf7e: 9004         	str	r0, [sp, #0x10]
700acf80: e006         	b	0x700acf90 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0xc
700acf82: e7ff         	b	0x700acf84 <Sciclient_rmIrInpIsFree+0xc4> @ imm = #-0x2
700acf84: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700acf88: 3001         	adds	r0, #0x1
700acf8a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700acf8e: e7d0         	b	0x700acf32 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x60
700acf90: e7ff         	b	0x700acf92 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #-0x2
700acf92: e7ff         	b	0x700acf94 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #-0x2
700acf94: 9804         	ldr	r0, [sp, #0x10]
700acf96: b006         	add	sp, #0x18
700acf98: bd80         	pop	{r7, pc}
700acf9a: 0000         	movs	r0, r0
700acf9c: 0000         	movs	r0, r0
700acf9e: 0000         	movs	r0, r0

700acfa0 <UART_intrDisable>:
700acfa0: b580         	push	{r7, lr}
700acfa2: b088         	sub	sp, #0x20
700acfa4: 9007         	str	r0, [sp, #0x1c]
700acfa6: 9106         	str	r1, [sp, #0x18]
700acfa8: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700acfac: f010 0ff0    	tst.w	r0, #0xf0
700acfb0: d020         	beq	0x700acff4 <UART_intrDisable+0x54> @ imm = #0x40
700acfb2: e7ff         	b	0x700acfb4 <UART_intrDisable+0x14> @ imm = #-0x2
700acfb4: 9807         	ldr	r0, [sp, #0x1c]
700acfb6: 300c         	adds	r0, #0xc
700acfb8: f008 fc1a    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x8834
700acfbc: 9004         	str	r0, [sp, #0x10]
700acfbe: 9807         	ldr	r0, [sp, #0x1c]
700acfc0: 300c         	adds	r0, #0xc
700acfc2: 21bf         	movs	r1, #0xbf
700acfc4: f008 fc1c    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x8838
700acfc8: 9807         	ldr	r0, [sp, #0x1c]
700acfca: 3008         	adds	r0, #0x8
700acfcc: 2110         	movs	r1, #0x10
700acfce: 9102         	str	r1, [sp, #0x8]
700acfd0: 2204         	movs	r2, #0x4
700acfd2: 9203         	str	r2, [sp, #0xc]
700acfd4: f008 f86c    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x80d8
700acfd8: 9902         	ldr	r1, [sp, #0x8]
700acfda: 9a03         	ldr	r2, [sp, #0xc]
700acfdc: 9005         	str	r0, [sp, #0x14]
700acfde: 9807         	ldr	r0, [sp, #0x1c]
700acfe0: 3008         	adds	r0, #0x8
700acfe2: 2301         	movs	r3, #0x1
700acfe4: f007 fb4c    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x7698
700acfe8: 9807         	ldr	r0, [sp, #0x1c]
700acfea: 300c         	adds	r0, #0xc
700acfec: 9904         	ldr	r1, [sp, #0x10]
700acfee: f008 fc07    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x880e
700acff2: e7ff         	b	0x700acff4 <UART_intrDisable+0x54> @ imm = #-0x2
700acff4: 9807         	ldr	r0, [sp, #0x1c]
700acff6: 300c         	adds	r0, #0xc
700acff8: f008 fbfa    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x87f4
700acffc: 9004         	str	r0, [sp, #0x10]
700acffe: 9807         	ldr	r0, [sp, #0x1c]
700ad000: 300c         	adds	r0, #0xc
700ad002: 9000         	str	r0, [sp]
700ad004: f008 fbf4    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x87e8
700ad008: 4601         	mov	r1, r0
700ad00a: 9800         	ldr	r0, [sp]
700ad00c: f001 017f    	and	r1, r1, #0x7f
700ad010: f008 fbf6    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x87ec
700ad014: 9807         	ldr	r0, [sp, #0x1c]
700ad016: 3004         	adds	r0, #0x4
700ad018: 9001         	str	r0, [sp, #0x4]
700ad01a: f008 fbe9    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x87d2
700ad01e: 4601         	mov	r1, r0
700ad020: 9801         	ldr	r0, [sp, #0x4]
700ad022: 9b06         	ldr	r3, [sp, #0x18]
700ad024: f06f 02ff    	mvn	r2, #0xff
700ad028: ea62 0203    	orn	r2, r2, r3
700ad02c: 4011         	ands	r1, r2
700ad02e: f008 fbe7    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x87ce
700ad032: 9807         	ldr	r0, [sp, #0x1c]
700ad034: 300c         	adds	r0, #0xc
700ad036: 9904         	ldr	r1, [sp, #0x10]
700ad038: f008 fbe2    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x87c4
700ad03c: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700ad040: f010 0ff0    	tst.w	r0, #0xf0
700ad044: d017         	beq	0x700ad076 <UART_intrDisable+0xd6> @ imm = #0x2e
700ad046: e7ff         	b	0x700ad048 <UART_intrDisable+0xa8> @ imm = #-0x2
700ad048: 9807         	ldr	r0, [sp, #0x1c]
700ad04a: 300c         	adds	r0, #0xc
700ad04c: f008 fbd0    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x87a0
700ad050: 9004         	str	r0, [sp, #0x10]
700ad052: 9807         	ldr	r0, [sp, #0x1c]
700ad054: 300c         	adds	r0, #0xc
700ad056: 21bf         	movs	r1, #0xbf
700ad058: f008 fbd2    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x87a4
700ad05c: 9807         	ldr	r0, [sp, #0x1c]
700ad05e: 3008         	adds	r0, #0x8
700ad060: 9b05         	ldr	r3, [sp, #0x14]
700ad062: 2110         	movs	r1, #0x10
700ad064: 2204         	movs	r2, #0x4
700ad066: f007 fb0b    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x7616
700ad06a: 9807         	ldr	r0, [sp, #0x1c]
700ad06c: 300c         	adds	r0, #0xc
700ad06e: 9904         	ldr	r1, [sp, #0x10]
700ad070: f008 fbc6    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x878c
700ad074: e7ff         	b	0x700ad076 <UART_intrDisable+0xd6> @ imm = #-0x2
700ad076: b008         	add	sp, #0x20
700ad078: bd80         	pop	{r7, pc}
700ad07a: 0000         	movs	r0, r0
700ad07c: 0000         	movs	r0, r0
700ad07e: 0000         	movs	r0, r0

700ad080 <UART_udmaConfigPdmaTx>:
700ad080: b580         	push	{r7, lr}
700ad082: b090         	sub	sp, #0x40
700ad084: 900f         	str	r0, [sp, #0x3c]
700ad086: 910e         	str	r1, [sp, #0x38]
700ad088: 980f         	ldr	r0, [sp, #0x3c]
700ad08a: 6840         	ldr	r0, [r0, #0x4]
700ad08c: 6cc0         	ldr	r0, [r0, #0x4c]
700ad08e: 9008         	str	r0, [sp, #0x20]
700ad090: 9808         	ldr	r0, [sp, #0x20]
700ad092: 6840         	ldr	r0, [r0, #0x4]
700ad094: 9009         	str	r0, [sp, #0x24]
700ad096: a80a         	add	r0, sp, #0x28
700ad098: 9002         	str	r0, [sp, #0x8]
700ad09a: f008 f8b9    	bl	0x700b5210 <UdmaChPdmaPrms_init> @ imm = #0x8172
700ad09e: 9902         	ldr	r1, [sp, #0x8]
700ad0a0: 2000         	movs	r0, #0x0
700ad0a2: 9003         	str	r0, [sp, #0xc]
700ad0a4: 900a         	str	r0, [sp, #0x28]
700ad0a6: 2201         	movs	r2, #0x1
700ad0a8: 920b         	str	r2, [sp, #0x2c]
700ad0aa: 900c         	str	r0, [sp, #0x30]
700ad0ac: 9809         	ldr	r0, [sp, #0x24]
700ad0ae: f7fb f927    	bl	0x700a8300 <Udma_chConfigPdma> @ imm = #-0x4db2
700ad0b2: 900d         	str	r0, [sp, #0x34]
700ad0b4: 980d         	ldr	r0, [sp, #0x34]
700ad0b6: fab0 f080    	clz	r0, r0
700ad0ba: 0940         	lsrs	r0, r0, #0x5
700ad0bc: f647 51a0    	movw	r1, #0x7da0
700ad0c0: f2c7 010b    	movt	r1, #0x700b
700ad0c4: 9105         	str	r1, [sp, #0x14]
700ad0c6: 466a         	mov	r2, sp
700ad0c8: 6011         	str	r1, [r2]
700ad0ca: f647 11fc    	movw	r1, #0x79fc
700ad0ce: f2c7 010b    	movt	r1, #0x700b
700ad0d2: 9106         	str	r1, [sp, #0x18]
700ad0d4: f647 5227    	movw	r2, #0x7d27
700ad0d8: f2c7 020b    	movt	r2, #0x700b
700ad0dc: 9207         	str	r2, [sp, #0x1c]
700ad0de: 23ee         	movs	r3, #0xee
700ad0e0: f003 ff56    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3eac
700ad0e4: 9809         	ldr	r0, [sp, #0x24]
700ad0e6: f004 fa13    	bl	0x700b1510 <Udma_chEnable> @ imm = #0x4426
700ad0ea: 9b05         	ldr	r3, [sp, #0x14]
700ad0ec: 9906         	ldr	r1, [sp, #0x18]
700ad0ee: 9a07         	ldr	r2, [sp, #0x1c]
700ad0f0: 900d         	str	r0, [sp, #0x34]
700ad0f2: 980d         	ldr	r0, [sp, #0x34]
700ad0f4: fab0 f080    	clz	r0, r0
700ad0f8: 0940         	lsrs	r0, r0, #0x5
700ad0fa: 46ec         	mov	r12, sp
700ad0fc: f8cc 3000    	str.w	r3, [r12]
700ad100: 23f1         	movs	r3, #0xf1
700ad102: f003 ff45    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3e8a
700ad106: 9809         	ldr	r0, [sp, #0x24]
700ad108: 9908         	ldr	r1, [sp, #0x20]
700ad10a: 6949         	ldr	r1, [r1, #0x14]
700ad10c: 9a0f         	ldr	r2, [sp, #0x3c]
700ad10e: 6892         	ldr	r2, [r2, #0x8]
700ad110: 9b0e         	ldr	r3, [sp, #0x38]
700ad112: 685b         	ldr	r3, [r3, #0x4]
700ad114: f000 fc5c    	bl	0x700ad9d0 <UART_udmaHpdInit> @ imm = #0x8b8
700ad118: 9809         	ldr	r0, [sp, #0x24]
700ad11a: f004 f939    	bl	0x700b1390 <Udma_chGetFqRingHandle> @ imm = #0x4272
700ad11e: 9a03         	ldr	r2, [sp, #0xc]
700ad120: 9004         	str	r0, [sp, #0x10]
700ad122: 9808         	ldr	r0, [sp, #0x20]
700ad124: 6940         	ldr	r0, [r0, #0x14]
700ad126: 4611         	mov	r1, r2
700ad128: f008 fa7a    	bl	0x700b5620 <Udma_defaultVirtToPhyFxn> @ imm = #0x84f4
700ad12c: 4602         	mov	r2, r0
700ad12e: 9804         	ldr	r0, [sp, #0x10]
700ad130: 460b         	mov	r3, r1
700ad132: f002 fb15    	bl	0x700af760 <Udma_ringQueueRaw> @ imm = #0x262a
700ad136: 9b05         	ldr	r3, [sp, #0x14]
700ad138: 9906         	ldr	r1, [sp, #0x18]
700ad13a: 9a07         	ldr	r2, [sp, #0x1c]
700ad13c: 900d         	str	r0, [sp, #0x34]
700ad13e: 980d         	ldr	r0, [sp, #0x34]
700ad140: fab0 f080    	clz	r0, r0
700ad144: 0940         	lsrs	r0, r0, #0x5
700ad146: 46ec         	mov	r12, sp
700ad148: f8cc 3000    	str.w	r3, [r12]
700ad14c: 23f9         	movs	r3, #0xf9
700ad14e: f003 ff1f    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3e3e
700ad152: 980d         	ldr	r0, [sp, #0x34]
700ad154: b010         	add	sp, #0x40
700ad156: bd80         	pop	{r7, pc}
		...

700ad160 <CSL_bcdmaChanOpGetChanRT>:
700ad160: b580         	push	{r7, lr}
700ad162: b088         	sub	sp, #0x20
700ad164: 9007         	str	r0, [sp, #0x1c]
700ad166: 9106         	str	r1, [sp, #0x18]
700ad168: 9205         	str	r2, [sp, #0x14]
700ad16a: 9304         	str	r3, [sp, #0x10]
700ad16c: 2000         	movs	r0, #0x0
700ad16e: 9003         	str	r0, [sp, #0xc]
700ad170: 9804         	ldr	r0, [sp, #0x10]
700ad172: b920         	cbnz	r0, 0x700ad17e <CSL_bcdmaChanOpGetChanRT+0x1e> @ imm = #0x8
700ad174: e7ff         	b	0x700ad176 <CSL_bcdmaChanOpGetChanRT+0x16> @ imm = #-0x2
700ad176: f06f 0001    	mvn	r0, #0x1
700ad17a: 9003         	str	r0, [sp, #0xc]
700ad17c: e057         	b	0x700ad22e <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #0xae
700ad17e: 9806         	ldr	r0, [sp, #0x18]
700ad180: 9000         	str	r0, [sp]
700ad182: b140         	cbz	r0, 0x700ad196 <CSL_bcdmaChanOpGetChanRT+0x36> @ imm = #0x10
700ad184: e7ff         	b	0x700ad186 <CSL_bcdmaChanOpGetChanRT+0x26> @ imm = #-0x2
700ad186: 9800         	ldr	r0, [sp]
700ad188: 2801         	cmp	r0, #0x1
700ad18a: d00d         	beq	0x700ad1a8 <CSL_bcdmaChanOpGetChanRT+0x48> @ imm = #0x1a
700ad18c: e7ff         	b	0x700ad18e <CSL_bcdmaChanOpGetChanRT+0x2e> @ imm = #-0x2
700ad18e: 9800         	ldr	r0, [sp]
700ad190: 2802         	cmp	r0, #0x2
700ad192: d012         	beq	0x700ad1ba <CSL_bcdmaChanOpGetChanRT+0x5a> @ imm = #0x24
700ad194: e01a         	b	0x700ad1cc <CSL_bcdmaChanOpGetChanRT+0x6c> @ imm = #0x34
700ad196: 9807         	ldr	r0, [sp, #0x1c]
700ad198: 6880         	ldr	r0, [r0, #0x8]
700ad19a: 9905         	ldr	r1, [sp, #0x14]
700ad19c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad1a0: f008 fb4e    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x869c
700ad1a4: 9002         	str	r0, [sp, #0x8]
700ad1a6: e015         	b	0x700ad1d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x2a
700ad1a8: 9807         	ldr	r0, [sp, #0x1c]
700ad1aa: 6900         	ldr	r0, [r0, #0x10]
700ad1ac: 9905         	ldr	r1, [sp, #0x14]
700ad1ae: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad1b2: f008 fb45    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x868a
700ad1b6: 9002         	str	r0, [sp, #0x8]
700ad1b8: e00c         	b	0x700ad1d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x18
700ad1ba: 9807         	ldr	r0, [sp, #0x1c]
700ad1bc: 6980         	ldr	r0, [r0, #0x18]
700ad1be: 9905         	ldr	r1, [sp, #0x14]
700ad1c0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad1c4: f008 fb3c    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x8678
700ad1c8: 9002         	str	r0, [sp, #0x8]
700ad1ca: e003         	b	0x700ad1d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x6
700ad1cc: f06f 0001    	mvn	r0, #0x1
700ad1d0: 9003         	str	r0, [sp, #0xc]
700ad1d2: e7ff         	b	0x700ad1d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #-0x2
700ad1d4: 9803         	ldr	r0, [sp, #0xc]
700ad1d6: bb48         	cbnz	r0, 0x700ad22c <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #0x52
700ad1d8: e7ff         	b	0x700ad1da <CSL_bcdmaChanOpGetChanRT+0x7a> @ imm = #-0x2
700ad1da: 9804         	ldr	r0, [sp, #0x10]
700ad1dc: 9001         	str	r0, [sp, #0x4]
700ad1de: 9802         	ldr	r0, [sp, #0x8]
700ad1e0: 0fc0         	lsrs	r0, r0, #0x1f
700ad1e2: 9901         	ldr	r1, [sp, #0x4]
700ad1e4: 6008         	str	r0, [r1]
700ad1e6: 9802         	ldr	r0, [sp, #0x8]
700ad1e8: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700ad1ec: 9901         	ldr	r1, [sp, #0x4]
700ad1ee: 6048         	str	r0, [r1, #0x4]
700ad1f0: 9802         	ldr	r0, [sp, #0x8]
700ad1f2: f3c0 7000    	ubfx	r0, r0, #0x1c, #0x1
700ad1f6: 9901         	ldr	r1, [sp, #0x4]
700ad1f8: 6108         	str	r0, [r1, #0x10]
700ad1fa: 9802         	ldr	r0, [sp, #0x8]
700ad1fc: f3c0 7040    	ubfx	r0, r0, #0x1d, #0x1
700ad200: 9901         	ldr	r1, [sp, #0x4]
700ad202: 6088         	str	r0, [r1, #0x8]
700ad204: 9802         	ldr	r0, [sp, #0x8]
700ad206: f000 0001    	and	r0, r0, #0x1
700ad20a: 9901         	ldr	r1, [sp, #0x4]
700ad20c: 60c8         	str	r0, [r1, #0xc]
700ad20e: 9806         	ldr	r0, [sp, #0x18]
700ad210: 2802         	cmp	r0, #0x2
700ad212: d106         	bne	0x700ad222 <CSL_bcdmaChanOpGetChanRT+0xc2> @ imm = #0xc
700ad214: e7ff         	b	0x700ad216 <CSL_bcdmaChanOpGetChanRT+0xb6> @ imm = #-0x2
700ad216: 9802         	ldr	r0, [sp, #0x8]
700ad218: f3c0 0040    	ubfx	r0, r0, #0x1, #0x1
700ad21c: 9901         	ldr	r1, [sp, #0x4]
700ad21e: 6148         	str	r0, [r1, #0x14]
700ad220: e003         	b	0x700ad22a <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #0x6
700ad222: 9901         	ldr	r1, [sp, #0x4]
700ad224: 2000         	movs	r0, #0x0
700ad226: 6148         	str	r0, [r1, #0x14]
700ad228: e7ff         	b	0x700ad22a <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #-0x2
700ad22a: e7ff         	b	0x700ad22c <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #-0x2
700ad22c: e7ff         	b	0x700ad22e <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #-0x2
700ad22e: 9803         	ldr	r0, [sp, #0xc]
700ad230: b008         	add	sp, #0x20
700ad232: bd80         	pop	{r7, pc}
		...

700ad240 <Pinmux_unlockMMR>:
700ad240: b580         	push	{r7, lr}
700ad242: b088         	sub	sp, #0x20
700ad244: 9007         	str	r0, [sp, #0x1c]
700ad246: 9807         	ldr	r0, [sp, #0x1c]
700ad248: bb78         	cbnz	r0, 0x700ad2aa <Pinmux_unlockMMR+0x6a> @ imm = #0x5e
700ad24a: e7ff         	b	0x700ad24c <Pinmux_unlockMMR+0xc> @ imm = #-0x2
700ad24c: f44f 2070    	mov.w	r0, #0xf0000
700ad250: 2100         	movs	r1, #0x0
700ad252: f7ff fa1d    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0xbc6
700ad256: 9006         	str	r0, [sp, #0x18]
700ad258: 9806         	ldr	r0, [sp, #0x18]
700ad25a: f241 0108    	movw	r1, #0x1008
700ad25e: 4408         	add	r0, r1
700ad260: 9005         	str	r0, [sp, #0x14]
700ad262: 9805         	ldr	r0, [sp, #0x14]
700ad264: f243 4190    	movw	r1, #0x3490
700ad268: f6c6 01ef    	movt	r1, #0x68ef
700ad26c: 9103         	str	r1, [sp, #0xc]
700ad26e: f008 fa77    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x84ee
700ad272: 9805         	ldr	r0, [sp, #0x14]
700ad274: 3004         	adds	r0, #0x4
700ad276: 9005         	str	r0, [sp, #0x14]
700ad278: 9805         	ldr	r0, [sp, #0x14]
700ad27a: f64b 415a    	movw	r1, #0xbc5a
700ad27e: f2cd 1172    	movt	r1, #0xd172
700ad282: 9104         	str	r1, [sp, #0x10]
700ad284: f008 fa6c    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x84d8
700ad288: 9903         	ldr	r1, [sp, #0xc]
700ad28a: 9806         	ldr	r0, [sp, #0x18]
700ad28c: f245 0208    	movw	r2, #0x5008
700ad290: 4410         	add	r0, r2
700ad292: 9005         	str	r0, [sp, #0x14]
700ad294: 9805         	ldr	r0, [sp, #0x14]
700ad296: f008 fa63    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x84c6
700ad29a: 9904         	ldr	r1, [sp, #0x10]
700ad29c: 9805         	ldr	r0, [sp, #0x14]
700ad29e: 3004         	adds	r0, #0x4
700ad2a0: 9005         	str	r0, [sp, #0x14]
700ad2a2: 9805         	ldr	r0, [sp, #0x14]
700ad2a4: f008 fa5c    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x84b8
700ad2a8: e7ff         	b	0x700ad2aa <Pinmux_unlockMMR+0x6a> @ imm = #-0x2
700ad2aa: 9807         	ldr	r0, [sp, #0x1c]
700ad2ac: 2801         	cmp	r0, #0x1
700ad2ae: d12f         	bne	0x700ad310 <Pinmux_unlockMMR+0xd0> @ imm = #0x5e
700ad2b0: e7ff         	b	0x700ad2b2 <Pinmux_unlockMMR+0x72> @ imm = #-0x2
700ad2b2: f04f 6081    	mov.w	r0, #0x4080000
700ad2b6: 2100         	movs	r1, #0x0
700ad2b8: f7ff f9ea    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0xc2c
700ad2bc: 9006         	str	r0, [sp, #0x18]
700ad2be: 9806         	ldr	r0, [sp, #0x18]
700ad2c0: f241 0108    	movw	r1, #0x1008
700ad2c4: 4408         	add	r0, r1
700ad2c6: 9005         	str	r0, [sp, #0x14]
700ad2c8: 9805         	ldr	r0, [sp, #0x14]
700ad2ca: f243 4190    	movw	r1, #0x3490
700ad2ce: f6c6 01ef    	movt	r1, #0x68ef
700ad2d2: 9101         	str	r1, [sp, #0x4]
700ad2d4: f008 fa44    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x8488
700ad2d8: 9805         	ldr	r0, [sp, #0x14]
700ad2da: 3004         	adds	r0, #0x4
700ad2dc: 9005         	str	r0, [sp, #0x14]
700ad2de: 9805         	ldr	r0, [sp, #0x14]
700ad2e0: f64b 415a    	movw	r1, #0xbc5a
700ad2e4: f2cd 1172    	movt	r1, #0xd172
700ad2e8: 9102         	str	r1, [sp, #0x8]
700ad2ea: f008 fa39    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x8472
700ad2ee: 9901         	ldr	r1, [sp, #0x4]
700ad2f0: 9806         	ldr	r0, [sp, #0x18]
700ad2f2: f245 0208    	movw	r2, #0x5008
700ad2f6: 4410         	add	r0, r2
700ad2f8: 9005         	str	r0, [sp, #0x14]
700ad2fa: 9805         	ldr	r0, [sp, #0x14]
700ad2fc: f008 fa30    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x8460
700ad300: 9902         	ldr	r1, [sp, #0x8]
700ad302: 9805         	ldr	r0, [sp, #0x14]
700ad304: 3004         	adds	r0, #0x4
700ad306: 9005         	str	r0, [sp, #0x14]
700ad308: 9805         	ldr	r0, [sp, #0x14]
700ad30a: f008 fa29    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x8452
700ad30e: e7ff         	b	0x700ad310 <Pinmux_unlockMMR+0xd0> @ imm = #-0x2
700ad310: b008         	add	sp, #0x20
700ad312: bd80         	pop	{r7, pc}
		...

700ad320 <_tx_timer_system_activate>:
700ad320: b087         	sub	sp, #0x1c
700ad322: 9006         	str	r0, [sp, #0x18]
700ad324: 9806         	ldr	r0, [sp, #0x18]
700ad326: 6800         	ldr	r0, [r0]
700ad328: 9001         	str	r0, [sp, #0x4]
700ad32a: 9801         	ldr	r0, [sp, #0x4]
700ad32c: 2800         	cmp	r0, #0x0
700ad32e: d05f         	beq	0x700ad3f0 <_tx_timer_system_activate+0xd0> @ imm = #0xbe
700ad330: e7ff         	b	0x700ad332 <_tx_timer_system_activate+0x12> @ imm = #-0x2
700ad332: 9801         	ldr	r0, [sp, #0x4]
700ad334: 3001         	adds	r0, #0x1
700ad336: 2800         	cmp	r0, #0x0
700ad338: d059         	beq	0x700ad3ee <_tx_timer_system_activate+0xce> @ imm = #0xb2
700ad33a: e7ff         	b	0x700ad33c <_tx_timer_system_activate+0x1c> @ imm = #-0x2
700ad33c: 9806         	ldr	r0, [sp, #0x18]
700ad33e: 6980         	ldr	r0, [r0, #0x18]
700ad340: 2800         	cmp	r0, #0x0
700ad342: d153         	bne	0x700ad3ec <_tx_timer_system_activate+0xcc> @ imm = #0xa6
700ad344: e7ff         	b	0x700ad346 <_tx_timer_system_activate+0x26> @ imm = #-0x2
700ad346: 9801         	ldr	r0, [sp, #0x4]
700ad348: 2821         	cmp	r0, #0x21
700ad34a: d303         	blo	0x700ad354 <_tx_timer_system_activate+0x34> @ imm = #0x6
700ad34c: e7ff         	b	0x700ad34e <_tx_timer_system_activate+0x2e> @ imm = #-0x2
700ad34e: 201f         	movs	r0, #0x1f
700ad350: 9000         	str	r0, [sp]
700ad352: e003         	b	0x700ad35c <_tx_timer_system_activate+0x3c> @ imm = #0x6
700ad354: 9801         	ldr	r0, [sp, #0x4]
700ad356: 3801         	subs	r0, #0x1
700ad358: 9000         	str	r0, [sp]
700ad35a: e7ff         	b	0x700ad35c <_tx_timer_system_activate+0x3c> @ imm = #-0x2
700ad35c: f64a 2064    	movw	r0, #0xaa64
700ad360: f2c7 0008    	movt	r0, #0x7008
700ad364: 6800         	ldr	r0, [r0]
700ad366: 9900         	ldr	r1, [sp]
700ad368: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ad36c: 9005         	str	r0, [sp, #0x14]
700ad36e: 9805         	ldr	r0, [sp, #0x14]
700ad370: f64a 2174    	movw	r1, #0xaa74
700ad374: f2c7 0108    	movt	r1, #0x7008
700ad378: 6809         	ldr	r1, [r1]
700ad37a: 4288         	cmp	r0, r1
700ad37c: d313         	blo	0x700ad3a6 <_tx_timer_system_activate+0x86> @ imm = #0x26
700ad37e: e7ff         	b	0x700ad380 <_tx_timer_system_activate+0x60> @ imm = #-0x2
700ad380: 9805         	ldr	r0, [sp, #0x14]
700ad382: f64a 2174    	movw	r1, #0xaa74
700ad386: f2c7 0108    	movt	r1, #0x7008
700ad38a: 6809         	ldr	r1, [r1]
700ad38c: 1a40         	subs	r0, r0, r1
700ad38e: 1080         	asrs	r0, r0, #0x2
700ad390: 9002         	str	r0, [sp, #0x8]
700ad392: f64a 2078    	movw	r0, #0xaa78
700ad396: f2c7 0008    	movt	r0, #0x7008
700ad39a: 6800         	ldr	r0, [r0]
700ad39c: 9902         	ldr	r1, [sp, #0x8]
700ad39e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ad3a2: 9005         	str	r0, [sp, #0x14]
700ad3a4: e7ff         	b	0x700ad3a6 <_tx_timer_system_activate+0x86> @ imm = #-0x2
700ad3a6: 9805         	ldr	r0, [sp, #0x14]
700ad3a8: 6800         	ldr	r0, [r0]
700ad3aa: b940         	cbnz	r0, 0x700ad3be <_tx_timer_system_activate+0x9e> @ imm = #0x10
700ad3ac: e7ff         	b	0x700ad3ae <_tx_timer_system_activate+0x8e> @ imm = #-0x2
700ad3ae: 9806         	ldr	r0, [sp, #0x18]
700ad3b0: 6100         	str	r0, [r0, #0x10]
700ad3b2: 9806         	ldr	r0, [sp, #0x18]
700ad3b4: 6140         	str	r0, [r0, #0x14]
700ad3b6: 9806         	ldr	r0, [sp, #0x18]
700ad3b8: 9905         	ldr	r1, [sp, #0x14]
700ad3ba: 6008         	str	r0, [r1]
700ad3bc: e012         	b	0x700ad3e4 <_tx_timer_system_activate+0xc4> @ imm = #0x24
700ad3be: 9805         	ldr	r0, [sp, #0x14]
700ad3c0: 6800         	ldr	r0, [r0]
700ad3c2: 9004         	str	r0, [sp, #0x10]
700ad3c4: 9804         	ldr	r0, [sp, #0x10]
700ad3c6: 6940         	ldr	r0, [r0, #0x14]
700ad3c8: 9003         	str	r0, [sp, #0xc]
700ad3ca: 9806         	ldr	r0, [sp, #0x18]
700ad3cc: 9903         	ldr	r1, [sp, #0xc]
700ad3ce: 6108         	str	r0, [r1, #0x10]
700ad3d0: 9806         	ldr	r0, [sp, #0x18]
700ad3d2: 9904         	ldr	r1, [sp, #0x10]
700ad3d4: 6148         	str	r0, [r1, #0x14]
700ad3d6: 9804         	ldr	r0, [sp, #0x10]
700ad3d8: 9906         	ldr	r1, [sp, #0x18]
700ad3da: 6108         	str	r0, [r1, #0x10]
700ad3dc: 9803         	ldr	r0, [sp, #0xc]
700ad3de: 9906         	ldr	r1, [sp, #0x18]
700ad3e0: 6148         	str	r0, [r1, #0x14]
700ad3e2: e7ff         	b	0x700ad3e4 <_tx_timer_system_activate+0xc4> @ imm = #-0x2
700ad3e4: 9805         	ldr	r0, [sp, #0x14]
700ad3e6: 9906         	ldr	r1, [sp, #0x18]
700ad3e8: 6188         	str	r0, [r1, #0x18]
700ad3ea: e7ff         	b	0x700ad3ec <_tx_timer_system_activate+0xcc> @ imm = #-0x2
700ad3ec: e7ff         	b	0x700ad3ee <_tx_timer_system_activate+0xce> @ imm = #-0x2
700ad3ee: e7ff         	b	0x700ad3f0 <_tx_timer_system_activate+0xd0> @ imm = #-0x2
700ad3f0: b007         	add	sp, #0x1c
700ad3f2: 4770         	bx	lr
		...

700ad400 <UART_lld_write>:
700ad400: b580         	push	{r7, lr}
700ad402: b086         	sub	sp, #0x18
700ad404: f8dd c020    	ldr.w	r12, [sp, #0x20]
700ad408: 9005         	str	r0, [sp, #0x14]
700ad40a: 9104         	str	r1, [sp, #0x10]
700ad40c: 9203         	str	r2, [sp, #0xc]
700ad40e: 9302         	str	r3, [sp, #0x8]
700ad410: 2000         	movs	r0, #0x0
700ad412: 9001         	str	r0, [sp, #0x4]
700ad414: 9805         	ldr	r0, [sp, #0x14]
700ad416: 2800         	cmp	r0, #0x0
700ad418: d054         	beq	0x700ad4c4 <UART_lld_write+0xc4> @ imm = #0xa8
700ad41a: e7ff         	b	0x700ad41c <UART_lld_write+0x1c> @ imm = #-0x2
700ad41c: 9805         	ldr	r0, [sp, #0x14]
700ad41e: 303c         	adds	r0, #0x3c
700ad420: 9000         	str	r0, [sp]
700ad422: 9800         	ldr	r0, [sp]
700ad424: 6800         	ldr	r0, [r0]
700ad426: b138         	cbz	r0, 0x700ad438 <UART_lld_write+0x38> @ imm = #0xe
700ad428: e7ff         	b	0x700ad42a <UART_lld_write+0x2a> @ imm = #-0x2
700ad42a: 9900         	ldr	r1, [sp]
700ad42c: 2009         	movs	r0, #0x9
700ad42e: 60c8         	str	r0, [r1, #0xc]
700ad430: f04f 30ff    	mov.w	r0, #0xffffffff
700ad434: 9001         	str	r0, [sp, #0x4]
700ad436: e044         	b	0x700ad4c2 <UART_lld_write+0xc2> @ imm = #0x88
700ad438: 9800         	ldr	r0, [sp]
700ad43a: f007 fb91    	bl	0x700b4b60 <UART_lld_Transaction_init> @ imm = #0x7722
700ad43e: 9808         	ldr	r0, [sp, #0x20]
700ad440: b128         	cbz	r0, 0x700ad44e <UART_lld_write+0x4e> @ imm = #0xa
700ad442: e7ff         	b	0x700ad444 <UART_lld_write+0x44> @ imm = #-0x2
700ad444: 9808         	ldr	r0, [sp, #0x20]
700ad446: 6800         	ldr	r0, [r0]
700ad448: 9900         	ldr	r1, [sp]
700ad44a: 6108         	str	r0, [r1, #0x10]
700ad44c: e003         	b	0x700ad456 <UART_lld_write+0x56> @ imm = #0x6
700ad44e: 9900         	ldr	r1, [sp]
700ad450: 2000         	movs	r0, #0x0
700ad452: 6108         	str	r0, [r1, #0x10]
700ad454: e7ff         	b	0x700ad456 <UART_lld_write+0x56> @ imm = #-0x2
700ad456: 9804         	ldr	r0, [sp, #0x10]
700ad458: 9900         	ldr	r1, [sp]
700ad45a: 6008         	str	r0, [r1]
700ad45c: 9803         	ldr	r0, [sp, #0xc]
700ad45e: 9900         	ldr	r1, [sp]
700ad460: 6048         	str	r0, [r1, #0x4]
700ad462: 9802         	ldr	r0, [sp, #0x8]
700ad464: 9900         	ldr	r1, [sp]
700ad466: 6088         	str	r0, [r1, #0x8]
700ad468: 9805         	ldr	r0, [sp, #0x14]
700ad46a: 6d40         	ldr	r0, [r0, #0x54]
700ad46c: 2801         	cmp	r0, #0x1
700ad46e: d105         	bne	0x700ad47c <UART_lld_write+0x7c> @ imm = #0xa
700ad470: e7ff         	b	0x700ad472 <UART_lld_write+0x72> @ imm = #-0x2
700ad472: 9800         	ldr	r0, [sp]
700ad474: f007 f8c4    	bl	0x700b4600 <UART_checkTransaction> @ imm = #0x7188
700ad478: 9001         	str	r0, [sp, #0x4]
700ad47a: e003         	b	0x700ad484 <UART_lld_write+0x84> @ imm = #0x6
700ad47c: f06f 0003    	mvn	r0, #0x3
700ad480: 9001         	str	r0, [sp, #0x4]
700ad482: e7ff         	b	0x700ad484 <UART_lld_write+0x84> @ imm = #-0x2
700ad484: 9801         	ldr	r0, [sp, #0x4]
700ad486: b980         	cbnz	r0, 0x700ad4aa <UART_lld_write+0xaa> @ imm = #0x20
700ad488: e7ff         	b	0x700ad48a <UART_lld_write+0x8a> @ imm = #-0x2
700ad48a: 9800         	ldr	r0, [sp]
700ad48c: 6800         	ldr	r0, [r0]
700ad48e: 9905         	ldr	r1, [sp, #0x14]
700ad490: 6088         	str	r0, [r1, #0x8]
700ad492: 9800         	ldr	r0, [sp]
700ad494: 6880         	ldr	r0, [r0, #0x8]
700ad496: 9905         	ldr	r1, [sp, #0x14]
700ad498: 6448         	str	r0, [r1, #0x44]
700ad49a: 9905         	ldr	r1, [sp, #0x14]
700ad49c: 2000         	movs	r0, #0x0
700ad49e: 60c8         	str	r0, [r1, #0xc]
700ad4a0: 9800         	ldr	r0, [sp]
700ad4a2: 6840         	ldr	r0, [r0, #0x4]
700ad4a4: 9905         	ldr	r1, [sp, #0x14]
700ad4a6: 6108         	str	r0, [r1, #0x10]
700ad4a8: e7ff         	b	0x700ad4aa <UART_lld_write+0xaa> @ imm = #-0x2
700ad4aa: 9905         	ldr	r1, [sp, #0x14]
700ad4ac: 2002         	movs	r0, #0x2
700ad4ae: 6548         	str	r0, [r1, #0x54]
700ad4b0: 9805         	ldr	r0, [sp, #0x14]
700ad4b2: 9900         	ldr	r1, [sp]
700ad4b4: f7fc fdec    	bl	0x700aa090 <UART_writePolling> @ imm = #-0x3428
700ad4b8: 9001         	str	r0, [sp, #0x4]
700ad4ba: 9905         	ldr	r1, [sp, #0x14]
700ad4bc: 2001         	movs	r0, #0x1
700ad4be: 6548         	str	r0, [r1, #0x54]
700ad4c0: e7ff         	b	0x700ad4c2 <UART_lld_write+0xc2> @ imm = #-0x2
700ad4c2: e003         	b	0x700ad4cc <UART_lld_write+0xcc> @ imm = #0x6
700ad4c4: f06f 0002    	mvn	r0, #0x2
700ad4c8: 9001         	str	r0, [sp, #0x4]
700ad4ca: e7ff         	b	0x700ad4cc <UART_lld_write+0xcc> @ imm = #-0x2
700ad4cc: 9801         	ldr	r0, [sp, #0x4]
700ad4ce: b006         	add	sp, #0x18
700ad4d0: bd80         	pop	{r7, pc}
		...
700ad4de: 0000         	movs	r0, r0

700ad4e0 <UART_udmaDeInitCh>:
700ad4e0: b580         	push	{r7, lr}
700ad4e2: b08c         	sub	sp, #0x30
700ad4e4: 900b         	str	r0, [sp, #0x2c]
700ad4e6: 910a         	str	r1, [sp, #0x28]
700ad4e8: 2000         	movs	r0, #0x0
700ad4ea: 9009         	str	r0, [sp, #0x24]
700ad4ec: 2001         	movs	r0, #0x1
700ad4ee: 9008         	str	r0, [sp, #0x20]
700ad4f0: 980b         	ldr	r0, [sp, #0x2c]
700ad4f2: 2164         	movs	r1, #0x64
700ad4f4: f001 f944    	bl	0x700ae780 <Udma_chDisable> @ imm = #0x1288
700ad4f8: 9009         	str	r0, [sp, #0x24]
700ad4fa: 9809         	ldr	r0, [sp, #0x24]
700ad4fc: fab0 f080    	clz	r0, r0
700ad500: 0940         	lsrs	r0, r0, #0x5
700ad502: f647 517a    	movw	r1, #0x7d7a
700ad506: f2c7 010b    	movt	r1, #0x700b
700ad50a: 9102         	str	r1, [sp, #0x8]
700ad50c: 466a         	mov	r2, sp
700ad50e: 6011         	str	r1, [r2]
700ad510: f647 11fc    	movw	r1, #0x79fc
700ad514: f2c7 010b    	movt	r1, #0x700b
700ad518: 9103         	str	r1, [sp, #0xc]
700ad51a: f647 52c6    	movw	r2, #0x7dc6
700ad51e: f2c7 020b    	movt	r2, #0x700b
700ad522: 9204         	str	r2, [sp, #0x10]
700ad524: f240 134b    	movw	r3, #0x14b
700ad528: f003 fd32    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3a64
700ad52c: 980a         	ldr	r0, [sp, #0x28]
700ad52e: f000 fbef    	bl	0x700add10 <Udma_eventUnRegister> @ imm = #0x7de
700ad532: 9b02         	ldr	r3, [sp, #0x8]
700ad534: 9903         	ldr	r1, [sp, #0xc]
700ad536: 9a04         	ldr	r2, [sp, #0x10]
700ad538: 9009         	str	r0, [sp, #0x24]
700ad53a: 9809         	ldr	r0, [sp, #0x24]
700ad53c: fab0 f080    	clz	r0, r0
700ad540: 0940         	lsrs	r0, r0, #0x5
700ad542: 46ec         	mov	r12, sp
700ad544: f8cc 3000    	str.w	r3, [r12]
700ad548: f240 134f    	movw	r3, #0x14f
700ad54c: f003 fd20    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3a40
700ad550: e7ff         	b	0x700ad552 <UART_udmaDeInitCh+0x72> @ imm = #-0x2
700ad552: 9808         	ldr	r0, [sp, #0x20]
700ad554: 2801         	cmp	r0, #0x1
700ad556: d10f         	bne	0x700ad578 <UART_udmaDeInitCh+0x98> @ imm = #0x1e
700ad558: e7ff         	b	0x700ad55a <UART_udmaDeInitCh+0x7a> @ imm = #-0x2
700ad55a: 980b         	ldr	r0, [sp, #0x2c]
700ad55c: f003 ff18    	bl	0x700b1390 <Udma_chGetFqRingHandle> @ imm = #0x3e30
700ad560: a906         	add	r1, sp, #0x18
700ad562: f003 f83d    	bl	0x700b05e0 <Udma_ringFlushRaw> @ imm = #0x307a
700ad566: 9005         	str	r0, [sp, #0x14]
700ad568: 9805         	ldr	r0, [sp, #0x14]
700ad56a: 3004         	adds	r0, #0x4
700ad56c: b918         	cbnz	r0, 0x700ad576 <UART_udmaDeInitCh+0x96> @ imm = #0x6
700ad56e: e7ff         	b	0x700ad570 <UART_udmaDeInitCh+0x90> @ imm = #-0x2
700ad570: 2000         	movs	r0, #0x0
700ad572: 9008         	str	r0, [sp, #0x20]
700ad574: e7ff         	b	0x700ad576 <UART_udmaDeInitCh+0x96> @ imm = #-0x2
700ad576: e7ec         	b	0x700ad552 <UART_udmaDeInitCh+0x72> @ imm = #-0x28
700ad578: 980b         	ldr	r0, [sp, #0x2c]
700ad57a: f000 fd01    	bl	0x700adf80 <Udma_chClose> @ imm = #0xa02
700ad57e: 9009         	str	r0, [sp, #0x24]
700ad580: 9809         	ldr	r0, [sp, #0x24]
700ad582: fab0 f080    	clz	r0, r0
700ad586: 0940         	lsrs	r0, r0, #0x5
700ad588: f647 517a    	movw	r1, #0x7d7a
700ad58c: f2c7 010b    	movt	r1, #0x700b
700ad590: 466a         	mov	r2, sp
700ad592: 6011         	str	r1, [r2]
700ad594: f647 11fc    	movw	r1, #0x79fc
700ad598: f2c7 010b    	movt	r1, #0x700b
700ad59c: f647 52c6    	movw	r2, #0x7dc6
700ad5a0: f2c7 020b    	movt	r2, #0x700b
700ad5a4: f240 1361    	movw	r3, #0x161
700ad5a8: f003 fcf2    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x39e4
700ad5ac: 9809         	ldr	r0, [sp, #0x24]
700ad5ae: b00c         	add	sp, #0x30
700ad5b0: bd80         	pop	{r7, pc}
		...
700ad5be: 0000         	movs	r0, r0

700ad5c0 <Sciclient_getCurrentContext>:
700ad5c0: b082         	sub	sp, #0x8
700ad5c2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ad5c6: 200f         	movs	r0, #0xf
700ad5c8: 9000         	str	r0, [sp]
700ad5ca: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad5ce: 280a         	cmp	r0, #0xa
700ad5d0: d04c         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x98
700ad5d2: e7ff         	b	0x700ad5d4 <Sciclient_getCurrentContext+0x14> @ imm = #-0x2
700ad5d4: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad5d8: f249 0130    	movw	r1, #0x9030
700ad5dc: 4288         	cmp	r0, r1
700ad5de: d045         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x8a
700ad5e0: e7ff         	b	0x700ad5e2 <Sciclient_getCurrentContext+0x22> @ imm = #-0x2
700ad5e2: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad5e6: 280b         	cmp	r0, #0xb
700ad5e8: d040         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x80
700ad5ea: e7ff         	b	0x700ad5ec <Sciclient_getCurrentContext+0x2c> @ imm = #-0x2
700ad5ec: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad5f0: 280c         	cmp	r0, #0xc
700ad5f2: d03b         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x76
700ad5f4: e7ff         	b	0x700ad5f6 <Sciclient_getCurrentContext+0x36> @ imm = #-0x2
700ad5f6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad5fa: 280d         	cmp	r0, #0xd
700ad5fc: d036         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x6c
700ad5fe: e7ff         	b	0x700ad600 <Sciclient_getCurrentContext+0x40> @ imm = #-0x2
700ad600: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad604: f249 0131    	movw	r1, #0x9031
700ad608: 4288         	cmp	r0, r1
700ad60a: d02f         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x5e
700ad60c: e7ff         	b	0x700ad60e <Sciclient_getCurrentContext+0x4e> @ imm = #-0x2
700ad60e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad612: f249 0122    	movw	r1, #0x9022
700ad616: 4288         	cmp	r0, r1
700ad618: d028         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x50
700ad61a: e7ff         	b	0x700ad61c <Sciclient_getCurrentContext+0x5c> @ imm = #-0x2
700ad61c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad620: f249 0123    	movw	r1, #0x9023
700ad624: 4288         	cmp	r0, r1
700ad626: d021         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x42
700ad628: e7ff         	b	0x700ad62a <Sciclient_getCurrentContext+0x6a> @ imm = #-0x2
700ad62a: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad62e: f249 0133    	movw	r1, #0x9033
700ad632: 4288         	cmp	r0, r1
700ad634: d01a         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x34
700ad636: e7ff         	b	0x700ad638 <Sciclient_getCurrentContext+0x78> @ imm = #-0x2
700ad638: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad63c: f249 0132    	movw	r1, #0x9032
700ad640: 4288         	cmp	r0, r1
700ad642: d013         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x26
700ad644: e7ff         	b	0x700ad646 <Sciclient_getCurrentContext+0x86> @ imm = #-0x2
700ad646: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad64a: f249 0134    	movw	r1, #0x9034
700ad64e: 4288         	cmp	r0, r1
700ad650: d00c         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0x18
700ad652: e7ff         	b	0x700ad654 <Sciclient_getCurrentContext+0x94> @ imm = #-0x2
700ad654: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad658: f249 0135    	movw	r1, #0x9035
700ad65c: 4288         	cmp	r0, r1
700ad65e: d005         	beq	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #0xa
700ad660: e7ff         	b	0x700ad662 <Sciclient_getCurrentContext+0xa2> @ imm = #-0x2
700ad662: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ad666: 280e         	cmp	r0, #0xe
700ad668: d107         	bne	0x700ad67a <Sciclient_getCurrentContext+0xba> @ imm = #0xe
700ad66a: e7ff         	b	0x700ad66c <Sciclient_getCurrentContext+0xac> @ imm = #-0x2
700ad66c: f248 60f8    	movw	r0, #0x86f8
700ad670: f2c7 000b    	movt	r0, #0x700b
700ad674: 68c0         	ldr	r0, [r0, #0xc]
700ad676: 9000         	str	r0, [sp]
700ad678: e006         	b	0x700ad688 <Sciclient_getCurrentContext+0xc8> @ imm = #0xc
700ad67a: f248 60f8    	movw	r0, #0x86f8
700ad67e: f2c7 000b    	movt	r0, #0x700b
700ad682: 6900         	ldr	r0, [r0, #0x10]
700ad684: 9000         	str	r0, [sp]
700ad686: e7ff         	b	0x700ad688 <Sciclient_getCurrentContext+0xc8> @ imm = #-0x2
700ad688: 9800         	ldr	r0, [sp]
700ad68a: b002         	add	sp, #0x8
700ad68c: 4770         	bx	lr
700ad68e: 0000         	movs	r0, r0

700ad690 <Udma_rmAllocVintrBit>:
700ad690: b580         	push	{r7, lr}
700ad692: b08a         	sub	sp, #0x28
700ad694: 9009         	str	r0, [sp, #0x24]
700ad696: f64f 70ff    	movw	r0, #0xffff
700ad69a: 9007         	str	r0, [sp, #0x1c]
700ad69c: 9809         	ldr	r0, [sp, #0x24]
700ad69e: 6800         	ldr	r0, [r0]
700ad6a0: 9001         	str	r0, [sp, #0x4]
700ad6a2: 9809         	ldr	r0, [sp, #0x24]
700ad6a4: 9003         	str	r0, [sp, #0xc]
700ad6a6: 9809         	ldr	r0, [sp, #0x24]
700ad6a8: 3008         	adds	r0, #0x8
700ad6aa: 9002         	str	r0, [sp, #0x8]
700ad6ac: 9802         	ldr	r0, [sp, #0x8]
700ad6ae: 6900         	ldr	r0, [r0, #0x10]
700ad6b0: b120         	cbz	r0, 0x700ad6bc <Udma_rmAllocVintrBit+0x2c> @ imm = #0x8
700ad6b2: e7ff         	b	0x700ad6b4 <Udma_rmAllocVintrBit+0x24> @ imm = #-0x2
700ad6b4: 9802         	ldr	r0, [sp, #0x8]
700ad6b6: 6900         	ldr	r0, [r0, #0x10]
700ad6b8: 9003         	str	r0, [sp, #0xc]
700ad6ba: e7ff         	b	0x700ad6bc <Udma_rmAllocVintrBit+0x2c> @ imm = #-0x2
700ad6bc: 9801         	ldr	r0, [sp, #0x4]
700ad6be: f500 609f    	add.w	r0, r0, #0x4f8
700ad6c2: f04f 31ff    	mov.w	r1, #0xffffffff
700ad6c6: f005 f943    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x5286
700ad6ca: 2000         	movs	r0, #0x0
700ad6cc: 9008         	str	r0, [sp, #0x20]
700ad6ce: e7ff         	b	0x700ad6d0 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x2
700ad6d0: 9808         	ldr	r0, [sp, #0x20]
700ad6d2: 283f         	cmp	r0, #0x3f
700ad6d4: d83a         	bhi	0x700ad74c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x74
700ad6d6: e7ff         	b	0x700ad6d8 <Udma_rmAllocVintrBit+0x48> @ imm = #-0x2
700ad6d8: 9b08         	ldr	r3, [sp, #0x20]
700ad6da: f1a3 0220    	sub.w	r2, r3, #0x20
700ad6de: 2101         	movs	r1, #0x1
700ad6e0: fa01 fc02    	lsl.w	r12, r1, r2
700ad6e4: f1c3 0020    	rsb.w	r0, r3, #0x20
700ad6e8: fa21 f000    	lsr.w	r0, r1, r0
700ad6ec: 2a00         	cmp	r2, #0x0
700ad6ee: bf58         	it	pl
700ad6f0: 4660         	movpl	r0, r12
700ad6f2: fa01 f103    	lsl.w	r1, r1, r3
700ad6f6: 2a00         	cmp	r2, #0x0
700ad6f8: bf58         	it	pl
700ad6fa: 2100         	movpl	r1, #0x0
700ad6fc: 9104         	str	r1, [sp, #0x10]
700ad6fe: 9005         	str	r0, [sp, #0x14]
700ad700: 9903         	ldr	r1, [sp, #0xc]
700ad702: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ad706: f8d1 108c    	ldr.w	r1, [r1, #0x8c]
700ad70a: 9a04         	ldr	r2, [sp, #0x10]
700ad70c: 9b05         	ldr	r3, [sp, #0x14]
700ad70e: ea01 0103    	and.w	r1, r1, r3
700ad712: ea00 0002    	and.w	r0, r0, r2
700ad716: ea40 0001    	orr.w	r0, r0, r1
700ad71a: b990         	cbnz	r0, 0x700ad742 <Udma_rmAllocVintrBit+0xb2> @ imm = #0x24
700ad71c: e7ff         	b	0x700ad71e <Udma_rmAllocVintrBit+0x8e> @ imm = #-0x2
700ad71e: f8dd c010    	ldr.w	r12, [sp, #0x10]
700ad722: 9b05         	ldr	r3, [sp, #0x14]
700ad724: 9903         	ldr	r1, [sp, #0xc]
700ad726: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700ad72a: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700ad72e: ea40 000c    	orr.w	r0, r0, r12
700ad732: 431a         	orrs	r2, r3
700ad734: f8c1 208c    	str.w	r2, [r1, #0x8c]
700ad738: f8c1 0088    	str.w	r0, [r1, #0x88]
700ad73c: 9808         	ldr	r0, [sp, #0x20]
700ad73e: 9007         	str	r0, [sp, #0x1c]
700ad740: e004         	b	0x700ad74c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x8
700ad742: e7ff         	b	0x700ad744 <Udma_rmAllocVintrBit+0xb4> @ imm = #-0x2
700ad744: 9808         	ldr	r0, [sp, #0x20]
700ad746: 3001         	adds	r0, #0x1
700ad748: 9008         	str	r0, [sp, #0x20]
700ad74a: e7c1         	b	0x700ad6d0 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x7e
700ad74c: 9801         	ldr	r0, [sp, #0x4]
700ad74e: f500 609f    	add.w	r0, r0, #0x4f8
700ad752: f006 f98d    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x631a
700ad756: 9807         	ldr	r0, [sp, #0x1c]
700ad758: b00a         	add	sp, #0x28
700ad75a: bd80         	pop	{r7, pc}
700ad75c: 0000         	movs	r0, r0
700ad75e: 0000         	movs	r0, r0

700ad760 <CSL_bcdmaChanOpSetBurstSize>:
700ad760: b580         	push	{r7, lr}
700ad762: b088         	sub	sp, #0x20
700ad764: 9007         	str	r0, [sp, #0x1c]
700ad766: 9106         	str	r1, [sp, #0x18]
700ad768: 9205         	str	r2, [sp, #0x14]
700ad76a: 9304         	str	r3, [sp, #0x10]
700ad76c: 2000         	movs	r0, #0x0
700ad76e: 9003         	str	r0, [sp, #0xc]
700ad770: 9804         	ldr	r0, [sp, #0x10]
700ad772: b920         	cbnz	r0, 0x700ad77e <CSL_bcdmaChanOpSetBurstSize+0x1e> @ imm = #0x8
700ad774: e7ff         	b	0x700ad776 <CSL_bcdmaChanOpSetBurstSize+0x16> @ imm = #-0x2
700ad776: f06f 0001    	mvn	r0, #0x1
700ad77a: 9003         	str	r0, [sp, #0xc]
700ad77c: e052         	b	0x700ad824 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #0xa4
700ad77e: 9804         	ldr	r0, [sp, #0x10]
700ad780: 6800         	ldr	r0, [r0]
700ad782: 9002         	str	r0, [sp, #0x8]
700ad784: 9806         	ldr	r0, [sp, #0x18]
700ad786: 9001         	str	r0, [sp, #0x4]
700ad788: b140         	cbz	r0, 0x700ad79c <CSL_bcdmaChanOpSetBurstSize+0x3c> @ imm = #0x10
700ad78a: e7ff         	b	0x700ad78c <CSL_bcdmaChanOpSetBurstSize+0x2c> @ imm = #-0x2
700ad78c: 9801         	ldr	r0, [sp, #0x4]
700ad78e: 2801         	cmp	r0, #0x1
700ad790: d019         	beq	0x700ad7c6 <CSL_bcdmaChanOpSetBurstSize+0x66> @ imm = #0x32
700ad792: e7ff         	b	0x700ad794 <CSL_bcdmaChanOpSetBurstSize+0x34> @ imm = #-0x2
700ad794: 9801         	ldr	r0, [sp, #0x4]
700ad796: 2802         	cmp	r0, #0x2
700ad798: d02a         	beq	0x700ad7f0 <CSL_bcdmaChanOpSetBurstSize+0x90> @ imm = #0x54
700ad79a: e03e         	b	0x700ad81a <CSL_bcdmaChanOpSetBurstSize+0xba> @ imm = #0x7c
700ad79c: 9802         	ldr	r0, [sp, #0x8]
700ad79e: 2803         	cmp	r0, #0x3
700ad7a0: d304         	blo	0x700ad7ac <CSL_bcdmaChanOpSetBurstSize+0x4c> @ imm = #0x8
700ad7a2: e7ff         	b	0x700ad7a4 <CSL_bcdmaChanOpSetBurstSize+0x44> @ imm = #-0x2
700ad7a4: f06f 0002    	mvn	r0, #0x2
700ad7a8: 9003         	str	r0, [sp, #0xc]
700ad7aa: e00b         	b	0x700ad7c4 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #0x16
700ad7ac: 9807         	ldr	r0, [sp, #0x1c]
700ad7ae: 6840         	ldr	r0, [r0, #0x4]
700ad7b0: 9905         	ldr	r1, [sp, #0x14]
700ad7b2: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad7b6: 9b02         	ldr	r3, [sp, #0x8]
700ad7b8: f44f 6140    	mov.w	r1, #0xc00
700ad7bc: 220a         	movs	r2, #0xa
700ad7be: f006 fdff    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x6bfe
700ad7c2: e7ff         	b	0x700ad7c4 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #-0x2
700ad7c4: e02d         	b	0x700ad822 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x5a
700ad7c6: 9802         	ldr	r0, [sp, #0x8]
700ad7c8: 2802         	cmp	r0, #0x2
700ad7ca: d304         	blo	0x700ad7d6 <CSL_bcdmaChanOpSetBurstSize+0x76> @ imm = #0x8
700ad7cc: e7ff         	b	0x700ad7ce <CSL_bcdmaChanOpSetBurstSize+0x6e> @ imm = #-0x2
700ad7ce: f06f 0002    	mvn	r0, #0x2
700ad7d2: 9003         	str	r0, [sp, #0xc]
700ad7d4: e00b         	b	0x700ad7ee <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #0x16
700ad7d6: 9807         	ldr	r0, [sp, #0x1c]
700ad7d8: 68c0         	ldr	r0, [r0, #0xc]
700ad7da: 9905         	ldr	r1, [sp, #0x14]
700ad7dc: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad7e0: 9b02         	ldr	r3, [sp, #0x8]
700ad7e2: f44f 6140    	mov.w	r1, #0xc00
700ad7e6: 220a         	movs	r2, #0xa
700ad7e8: f006 fdea    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x6bd4
700ad7ec: e7ff         	b	0x700ad7ee <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #-0x2
700ad7ee: e018         	b	0x700ad822 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x30
700ad7f0: 9802         	ldr	r0, [sp, #0x8]
700ad7f2: 2802         	cmp	r0, #0x2
700ad7f4: d304         	blo	0x700ad800 <CSL_bcdmaChanOpSetBurstSize+0xa0> @ imm = #0x8
700ad7f6: e7ff         	b	0x700ad7f8 <CSL_bcdmaChanOpSetBurstSize+0x98> @ imm = #-0x2
700ad7f8: f06f 0002    	mvn	r0, #0x2
700ad7fc: 9003         	str	r0, [sp, #0xc]
700ad7fe: e00b         	b	0x700ad818 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #0x16
700ad800: 9807         	ldr	r0, [sp, #0x1c]
700ad802: 6940         	ldr	r0, [r0, #0x14]
700ad804: 9905         	ldr	r1, [sp, #0x14]
700ad806: eb00 2001    	add.w	r0, r0, r1, lsl #8
700ad80a: 9b02         	ldr	r3, [sp, #0x8]
700ad80c: f44f 6140    	mov.w	r1, #0xc00
700ad810: 220a         	movs	r2, #0xa
700ad812: f006 fdd5    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x6baa
700ad816: e7ff         	b	0x700ad818 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #-0x2
700ad818: e003         	b	0x700ad822 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x6
700ad81a: f06f 0001    	mvn	r0, #0x1
700ad81e: 9003         	str	r0, [sp, #0xc]
700ad820: e7ff         	b	0x700ad822 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #-0x2
700ad822: e7ff         	b	0x700ad824 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #-0x2
700ad824: 9803         	ldr	r0, [sp, #0xc]
700ad826: b008         	add	sp, #0x20
700ad828: bd80         	pop	{r7, pc}
700ad82a: 0000         	movs	r0, r0
700ad82c: 0000         	movs	r0, r0
700ad82e: 0000         	movs	r0, r0

700ad830 <Udma_ringCheckParams>:
700ad830: b580         	push	{r7, lr}
700ad832: b084         	sub	sp, #0x10
700ad834: 9003         	str	r0, [sp, #0xc]
700ad836: 9102         	str	r1, [sp, #0x8]
700ad838: 2000         	movs	r0, #0x0
700ad83a: 9001         	str	r0, [sp, #0x4]
700ad83c: 9802         	ldr	r0, [sp, #0x8]
700ad83e: 6800         	ldr	r0, [r0]
700ad840: b920         	cbnz	r0, 0x700ad84c <Udma_ringCheckParams+0x1c> @ imm = #0x8
700ad842: e7ff         	b	0x700ad844 <Udma_ringCheckParams+0x14> @ imm = #-0x2
700ad844: f06f 0002    	mvn	r0, #0x2
700ad848: 9001         	str	r0, [sp, #0x4]
700ad84a: e009         	b	0x700ad860 <Udma_ringCheckParams+0x30> @ imm = #0x12
700ad84c: 9802         	ldr	r0, [sp, #0x8]
700ad84e: 7800         	ldrb	r0, [r0]
700ad850: 0640         	lsls	r0, r0, #0x19
700ad852: b120         	cbz	r0, 0x700ad85e <Udma_ringCheckParams+0x2e> @ imm = #0x8
700ad854: e7ff         	b	0x700ad856 <Udma_ringCheckParams+0x26> @ imm = #-0x2
700ad856: f06f 0002    	mvn	r0, #0x2
700ad85a: 9001         	str	r0, [sp, #0x4]
700ad85c: e7ff         	b	0x700ad85e <Udma_ringCheckParams+0x2e> @ imm = #-0x2
700ad85e: e7ff         	b	0x700ad860 <Udma_ringCheckParams+0x30> @ imm = #-0x2
700ad860: 9802         	ldr	r0, [sp, #0x8]
700ad862: 68c0         	ldr	r0, [r0, #0xc]
700ad864: b920         	cbnz	r0, 0x700ad870 <Udma_ringCheckParams+0x40> @ imm = #0x8
700ad866: e7ff         	b	0x700ad868 <Udma_ringCheckParams+0x38> @ imm = #-0x2
700ad868: f06f 0002    	mvn	r0, #0x2
700ad86c: 9001         	str	r0, [sp, #0x4]
700ad86e: e7ff         	b	0x700ad870 <Udma_ringCheckParams+0x40> @ imm = #-0x2
700ad870: 9803         	ldr	r0, [sp, #0xc]
700ad872: 6800         	ldr	r0, [r0]
700ad874: b148         	cbz	r0, 0x700ad88a <Udma_ringCheckParams+0x5a> @ imm = #0x12
700ad876: e7ff         	b	0x700ad878 <Udma_ringCheckParams+0x48> @ imm = #-0x2
700ad878: 9802         	ldr	r0, [sp, #0x8]
700ad87a: 7a00         	ldrb	r0, [r0, #0x8]
700ad87c: b120         	cbz	r0, 0x700ad888 <Udma_ringCheckParams+0x58> @ imm = #0x8
700ad87e: e7ff         	b	0x700ad880 <Udma_ringCheckParams+0x50> @ imm = #-0x2
700ad880: f06f 0002    	mvn	r0, #0x2
700ad884: 9001         	str	r0, [sp, #0x4]
700ad886: e7ff         	b	0x700ad888 <Udma_ringCheckParams+0x58> @ imm = #-0x2
700ad888: e7ff         	b	0x700ad88a <Udma_ringCheckParams+0x5a> @ imm = #-0x2
700ad88a: 9802         	ldr	r0, [sp, #0x8]
700ad88c: 6840         	ldr	r0, [r0, #0x4]
700ad88e: f64a 31cd    	movw	r1, #0xabcd
700ad892: f6ca 31dc    	movt	r1, #0xabdc
700ad896: 4288         	cmp	r0, r1
700ad898: d012         	beq	0x700ad8c0 <Udma_ringCheckParams+0x90> @ imm = #0x24
700ad89a: e7ff         	b	0x700ad89c <Udma_ringCheckParams+0x6c> @ imm = #-0x2
700ad89c: 9a02         	ldr	r2, [sp, #0x8]
700ad89e: 7a10         	ldrb	r0, [r2, #0x8]
700ad8a0: 68d1         	ldr	r1, [r2, #0xc]
700ad8a2: 7c12         	ldrb	r2, [r2, #0x10]
700ad8a4: f006 f9fc    	bl	0x700b3ca0 <UdmaUtils_getRingMemSize> @ imm = #0x63f8
700ad8a8: 9000         	str	r0, [sp]
700ad8aa: 9802         	ldr	r0, [sp, #0x8]
700ad8ac: 6840         	ldr	r0, [r0, #0x4]
700ad8ae: 9900         	ldr	r1, [sp]
700ad8b0: 4288         	cmp	r0, r1
700ad8b2: d204         	bhs	0x700ad8be <Udma_ringCheckParams+0x8e> @ imm = #0x8
700ad8b4: e7ff         	b	0x700ad8b6 <Udma_ringCheckParams+0x86> @ imm = #-0x2
700ad8b6: f06f 0004    	mvn	r0, #0x4
700ad8ba: 9001         	str	r0, [sp, #0x4]
700ad8bc: e7ff         	b	0x700ad8be <Udma_ringCheckParams+0x8e> @ imm = #-0x2
700ad8be: e7ff         	b	0x700ad8c0 <Udma_ringCheckParams+0x90> @ imm = #-0x2
700ad8c0: 9802         	ldr	r0, [sp, #0x8]
700ad8c2: 7c40         	ldrb	r0, [r0, #0x11]
700ad8c4: 2810         	cmp	r0, #0x10
700ad8c6: d304         	blo	0x700ad8d2 <Udma_ringCheckParams+0xa2> @ imm = #0x8
700ad8c8: e7ff         	b	0x700ad8ca <Udma_ringCheckParams+0x9a> @ imm = #-0x2
700ad8ca: f06f 0002    	mvn	r0, #0x2
700ad8ce: 9001         	str	r0, [sp, #0x4]
700ad8d0: e7ff         	b	0x700ad8d2 <Udma_ringCheckParams+0xa2> @ imm = #-0x2
700ad8d2: 9802         	ldr	r0, [sp, #0x8]
700ad8d4: 6940         	ldr	r0, [r0, #0x14]
700ad8d6: 2104         	movs	r1, #0x4
700ad8d8: f6cf 71ff    	movt	r1, #0xffff
700ad8dc: 4288         	cmp	r0, r1
700ad8de: d009         	beq	0x700ad8f4 <Udma_ringCheckParams+0xc4> @ imm = #0x12
700ad8e0: e7ff         	b	0x700ad8e2 <Udma_ringCheckParams+0xb2> @ imm = #-0x2
700ad8e2: 9802         	ldr	r0, [sp, #0x8]
700ad8e4: 6940         	ldr	r0, [r0, #0x14]
700ad8e6: 2808         	cmp	r0, #0x8
700ad8e8: d304         	blo	0x700ad8f4 <Udma_ringCheckParams+0xc4> @ imm = #0x8
700ad8ea: e7ff         	b	0x700ad8ec <Udma_ringCheckParams+0xbc> @ imm = #-0x2
700ad8ec: f06f 0002    	mvn	r0, #0x2
700ad8f0: 9001         	str	r0, [sp, #0x4]
700ad8f2: e7ff         	b	0x700ad8f4 <Udma_ringCheckParams+0xc4> @ imm = #-0x2
700ad8f4: 9801         	ldr	r0, [sp, #0x4]
700ad8f6: b004         	add	sp, #0x10
700ad8f8: bd80         	pop	{r7, pc}
700ad8fa: 0000         	movs	r0, r0
700ad8fc: 0000         	movs	r0, r0
700ad8fe: 0000         	movs	r0, r0

700ad900 <UART_lld_writeDma>:
700ad900: b580         	push	{r7, lr}
700ad902: b086         	sub	sp, #0x18
700ad904: 9005         	str	r0, [sp, #0x14]
700ad906: 9104         	str	r1, [sp, #0x10]
700ad908: 9203         	str	r2, [sp, #0xc]
700ad90a: 9302         	str	r3, [sp, #0x8]
700ad90c: 2000         	movs	r0, #0x0
700ad90e: 9001         	str	r0, [sp, #0x4]
700ad910: 9805         	ldr	r0, [sp, #0x14]
700ad912: 2800         	cmp	r0, #0x0
700ad914: d051         	beq	0x700ad9ba <UART_lld_writeDma+0xba> @ imm = #0xa2
700ad916: e7ff         	b	0x700ad918 <UART_lld_writeDma+0x18> @ imm = #-0x2
700ad918: 9805         	ldr	r0, [sp, #0x14]
700ad91a: 303c         	adds	r0, #0x3c
700ad91c: 9000         	str	r0, [sp]
700ad91e: 9800         	ldr	r0, [sp]
700ad920: 6800         	ldr	r0, [r0]
700ad922: b138         	cbz	r0, 0x700ad934 <UART_lld_writeDma+0x34> @ imm = #0xe
700ad924: e7ff         	b	0x700ad926 <UART_lld_writeDma+0x26> @ imm = #-0x2
700ad926: 9900         	ldr	r1, [sp]
700ad928: 2009         	movs	r0, #0x9
700ad92a: 60c8         	str	r0, [r1, #0xc]
700ad92c: f04f 30ff    	mov.w	r0, #0xffffffff
700ad930: 9001         	str	r0, [sp, #0x4]
700ad932: e041         	b	0x700ad9b8 <UART_lld_writeDma+0xb8> @ imm = #0x82
700ad934: 9800         	ldr	r0, [sp]
700ad936: f007 f913    	bl	0x700b4b60 <UART_lld_Transaction_init> @ imm = #0x7226
700ad93a: 9802         	ldr	r0, [sp, #0x8]
700ad93c: b128         	cbz	r0, 0x700ad94a <UART_lld_writeDma+0x4a> @ imm = #0xa
700ad93e: e7ff         	b	0x700ad940 <UART_lld_writeDma+0x40> @ imm = #-0x2
700ad940: 9802         	ldr	r0, [sp, #0x8]
700ad942: 6800         	ldr	r0, [r0]
700ad944: 9900         	ldr	r1, [sp]
700ad946: 6108         	str	r0, [r1, #0x10]
700ad948: e003         	b	0x700ad952 <UART_lld_writeDma+0x52> @ imm = #0x6
700ad94a: 9900         	ldr	r1, [sp]
700ad94c: 2000         	movs	r0, #0x0
700ad94e: 6108         	str	r0, [r1, #0x10]
700ad950: e7ff         	b	0x700ad952 <UART_lld_writeDma+0x52> @ imm = #-0x2
700ad952: 9804         	ldr	r0, [sp, #0x10]
700ad954: 9900         	ldr	r1, [sp]
700ad956: 6008         	str	r0, [r1]
700ad958: 9803         	ldr	r0, [sp, #0xc]
700ad95a: 9900         	ldr	r1, [sp]
700ad95c: 6048         	str	r0, [r1, #0x4]
700ad95e: 9805         	ldr	r0, [sp, #0x14]
700ad960: 6d40         	ldr	r0, [r0, #0x54]
700ad962: 2801         	cmp	r0, #0x1
700ad964: d105         	bne	0x700ad972 <UART_lld_writeDma+0x72> @ imm = #0xa
700ad966: e7ff         	b	0x700ad968 <UART_lld_writeDma+0x68> @ imm = #-0x2
700ad968: 9800         	ldr	r0, [sp]
700ad96a: f006 fe49    	bl	0x700b4600 <UART_checkTransaction> @ imm = #0x6c92
700ad96e: 9001         	str	r0, [sp, #0x4]
700ad970: e003         	b	0x700ad97a <UART_lld_writeDma+0x7a> @ imm = #0x6
700ad972: f06f 0003    	mvn	r0, #0x3
700ad976: 9001         	str	r0, [sp, #0x4]
700ad978: e7ff         	b	0x700ad97a <UART_lld_writeDma+0x7a> @ imm = #-0x2
700ad97a: 9801         	ldr	r0, [sp, #0x4]
700ad97c: b9d8         	cbnz	r0, 0x700ad9b6 <UART_lld_writeDma+0xb6> @ imm = #0x36
700ad97e: e7ff         	b	0x700ad980 <UART_lld_writeDma+0x80> @ imm = #-0x2
700ad980: 9800         	ldr	r0, [sp]
700ad982: 6800         	ldr	r0, [r0]
700ad984: 9905         	ldr	r1, [sp, #0x14]
700ad986: 6088         	str	r0, [r1, #0x8]
700ad988: 9800         	ldr	r0, [sp]
700ad98a: 6880         	ldr	r0, [r0, #0x8]
700ad98c: 9905         	ldr	r1, [sp, #0x14]
700ad98e: 6448         	str	r0, [r1, #0x44]
700ad990: 9905         	ldr	r1, [sp, #0x14]
700ad992: 2000         	movs	r0, #0x0
700ad994: 60c8         	str	r0, [r1, #0xc]
700ad996: 9800         	ldr	r0, [sp]
700ad998: 6840         	ldr	r0, [r0, #0x4]
700ad99a: 9905         	ldr	r1, [sp, #0x14]
700ad99c: 6108         	str	r0, [r1, #0x10]
700ad99e: 9905         	ldr	r1, [sp, #0x14]
700ad9a0: 2002         	movs	r0, #0x2
700ad9a2: 6548         	str	r0, [r1, #0x54]
700ad9a4: 9805         	ldr	r0, [sp, #0x14]
700ad9a6: 9900         	ldr	r1, [sp]
700ad9a8: f007 f8f2    	bl	0x700b4b90 <UART_lld_dmaWrite> @ imm = #0x71e4
700ad9ac: 9001         	str	r0, [sp, #0x4]
700ad9ae: 9905         	ldr	r1, [sp, #0x14]
700ad9b0: 2001         	movs	r0, #0x1
700ad9b2: 6548         	str	r0, [r1, #0x54]
700ad9b4: e7ff         	b	0x700ad9b6 <UART_lld_writeDma+0xb6> @ imm = #-0x2
700ad9b6: e7ff         	b	0x700ad9b8 <UART_lld_writeDma+0xb8> @ imm = #-0x2
700ad9b8: e003         	b	0x700ad9c2 <UART_lld_writeDma+0xc2> @ imm = #0x6
700ad9ba: f06f 0002    	mvn	r0, #0x2
700ad9be: 9001         	str	r0, [sp, #0x4]
700ad9c0: e7ff         	b	0x700ad9c2 <UART_lld_writeDma+0xc2> @ imm = #-0x2
700ad9c2: 9801         	ldr	r0, [sp, #0x4]
700ad9c4: b006         	add	sp, #0x18
700ad9c6: bd80         	pop	{r7, pc}
		...

700ad9d0 <UART_udmaHpdInit>:
700ad9d0: b580         	push	{r7, lr}
700ad9d2: b08a         	sub	sp, #0x28
700ad9d4: 9009         	str	r0, [sp, #0x24]
700ad9d6: 9108         	str	r1, [sp, #0x20]
700ad9d8: 9207         	str	r2, [sp, #0x1c]
700ad9da: 9306         	str	r3, [sp, #0x18]
700ad9dc: 9808         	ldr	r0, [sp, #0x20]
700ad9de: 9005         	str	r0, [sp, #0x14]
700ad9e0: 2001         	movs	r0, #0x1
700ad9e2: 9004         	str	r0, [sp, #0x10]
700ad9e4: 9805         	ldr	r0, [sp, #0x14]
700ad9e6: 9904         	ldr	r1, [sp, #0x10]
700ad9e8: f007 fc82    	bl	0x700b52f0 <CSL_udmapCppi5SetDescType> @ imm = #0x7904
700ad9ec: 9805         	ldr	r0, [sp, #0x14]
700ad9ee: 2100         	movs	r1, #0x0
700ad9f0: 9102         	str	r1, [sp, #0x8]
700ad9f2: f007 fa8d    	bl	0x700b4f10 <CSL_udmapCppi5SetEpiDataPresent> @ imm = #0x751a
700ad9f6: 9902         	ldr	r1, [sp, #0x8]
700ad9f8: 9805         	ldr	r0, [sp, #0x14]
700ad9fa: f007 fd91    	bl	0x700b5520 <CSL_udmapCppi5SetPsDataLoc> @ imm = #0x7b22
700ad9fe: 9902         	ldr	r1, [sp, #0x8]
700ada00: 9805         	ldr	r0, [sp, #0x14]
700ada02: f007 fca5    	bl	0x700b5350 <CSL_udmapCppi5SetPsDataLen> @ imm = #0x794a
700ada06: 9805         	ldr	r0, [sp, #0x14]
700ada08: 9904         	ldr	r1, [sp, #0x10]
700ada0a: 9a06         	ldr	r2, [sp, #0x18]
700ada0c: f006 f8d0    	bl	0x700b3bb0 <CSL_udmapCppi5SetPktLen> @ imm = #0x61a0
700ada10: 9902         	ldr	r1, [sp, #0x8]
700ada12: 9805         	ldr	r0, [sp, #0x14]
700ada14: f007 fcac    	bl	0x700b5370 <CSL_udmapCppi5SetPsFlags> @ imm = #0x7958
700ada18: 9805         	ldr	r0, [sp, #0x14]
700ada1a: 9904         	ldr	r1, [sp, #0x10]
700ada1c: f240 3221    	movw	r2, #0x321
700ada20: f643 73ff    	movw	r3, #0x3fff
700ada24: f004 fa54    	bl	0x700b1ed0 <CSL_udmapCppi5SetIds> @ imm = #0x44a8
700ada28: 9902         	ldr	r1, [sp, #0x8]
700ada2a: 9805         	ldr	r0, [sp, #0x14]
700ada2c: f007 fe18    	bl	0x700b5660 <CSL_udmapCppi5SetSrcTag> @ imm = #0x7c30
700ada30: 9902         	ldr	r1, [sp, #0x8]
700ada32: 9805         	ldr	r0, [sp, #0x14]
700ada34: f007 feb4    	bl	0x700b57a0 <CSL_udmapCppi5SetDstTag> @ imm = #0x7d68
700ada38: 9809         	ldr	r0, [sp, #0x24]
700ada3a: 9908         	ldr	r1, [sp, #0x20]
700ada3c: f007 f938    	bl	0x700b4cb0 <UART_udmapSetReturnPolicy> @ imm = #0x7270
700ada40: 9b02         	ldr	r3, [sp, #0x8]
700ada42: 9805         	ldr	r0, [sp, #0x14]
700ada44: 461a         	mov	r2, r3
700ada46: f007 fd2b    	bl	0x700b54a0 <CSL_udmapCppi5LinkDesc> @ imm = #0x7a56
700ada4a: 9a02         	ldr	r2, [sp, #0x8]
700ada4c: 9805         	ldr	r0, [sp, #0x14]
700ada4e: 9001         	str	r0, [sp, #0x4]
700ada50: 9807         	ldr	r0, [sp, #0x1c]
700ada52: 4611         	mov	r1, r2
700ada54: f007 fde4    	bl	0x700b5620 <Udma_defaultVirtToPhyFxn> @ imm = #0x7bc8
700ada58: 4602         	mov	r2, r0
700ada5a: 9801         	ldr	r0, [sp, #0x4]
700ada5c: 460b         	mov	r3, r1
700ada5e: f007 fd2f    	bl	0x700b54c0 <CSL_udmapCppi5SetBufferAddr> @ imm = #0x7a5e
700ada62: 9805         	ldr	r0, [sp, #0x14]
700ada64: 9906         	ldr	r1, [sp, #0x18]
700ada66: f007 fd3b    	bl	0x700b54e0 <CSL_udmapCppi5SetBufferLen> @ imm = #0x7a76
700ada6a: 9a02         	ldr	r2, [sp, #0x8]
700ada6c: 9805         	ldr	r0, [sp, #0x14]
700ada6e: 9003         	str	r0, [sp, #0xc]
700ada70: 9807         	ldr	r0, [sp, #0x1c]
700ada72: 4611         	mov	r1, r2
700ada74: f007 fdd4    	bl	0x700b5620 <Udma_defaultVirtToPhyFxn> @ imm = #0x7ba8
700ada78: 4602         	mov	r2, r0
700ada7a: 9803         	ldr	r0, [sp, #0xc]
700ada7c: 460b         	mov	r3, r1
700ada7e: f007 fd3f    	bl	0x700b5500 <CSL_udmapCppi5SetOrgBufferAddr> @ imm = #0x7a7e
700ada82: 9805         	ldr	r0, [sp, #0x14]
700ada84: 9906         	ldr	r1, [sp, #0x18]
700ada86: f007 fe93    	bl	0x700b57b0 <CSL_udmapCppi5SetOrgBufferLen> @ imm = #0x7d26
700ada8a: 9808         	ldr	r0, [sp, #0x20]
700ada8c: 2130         	movs	r1, #0x30
700ada8e: 220a         	movs	r2, #0xa
700ada90: f008 ef30    	blx	0x700b68f4 <CacheP_wb>  @ imm = #0x8e60
700ada94: b00a         	add	sp, #0x28
700ada96: bd80         	pop	{r7, pc}
		...

700adaa0 <Udma_eventCheckUnRegister>:
700adaa0: b580         	push	{r7, lr}
700adaa2: b088         	sub	sp, #0x20
700adaa4: 9007         	str	r0, [sp, #0x1c]
700adaa6: 9106         	str	r1, [sp, #0x18]
700adaa8: 2000         	movs	r0, #0x0
700adaaa: 9005         	str	r0, [sp, #0x14]
700adaac: 9806         	ldr	r0, [sp, #0x18]
700adaae: 3008         	adds	r0, #0x8
700adab0: 9004         	str	r0, [sp, #0x10]
700adab2: 9806         	ldr	r0, [sp, #0x18]
700adab4: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700adab8: f64a 31cd    	movw	r1, #0xabcd
700adabc: f6ca 31dc    	movt	r1, #0xabdc
700adac0: 4288         	cmp	r0, r1
700adac2: d004         	beq	0x700adace <Udma_eventCheckUnRegister+0x2e> @ imm = #0x8
700adac4: e7ff         	b	0x700adac6 <Udma_eventCheckUnRegister+0x26> @ imm = #-0x2
700adac6: f04f 30ff    	mov.w	r0, #0xffffffff
700adaca: 9005         	str	r0, [sp, #0x14]
700adacc: e7ff         	b	0x700adace <Udma_eventCheckUnRegister+0x2e> @ imm = #-0x2
700adace: 9805         	ldr	r0, [sp, #0x14]
700adad0: b968         	cbnz	r0, 0x700adaee <Udma_eventCheckUnRegister+0x4e> @ imm = #0x1a
700adad2: e7ff         	b	0x700adad4 <Udma_eventCheckUnRegister+0x34> @ imm = #-0x2
700adad4: 9804         	ldr	r0, [sp, #0x10]
700adad6: 6900         	ldr	r0, [r0, #0x10]
700adad8: b940         	cbnz	r0, 0x700adaec <Udma_eventCheckUnRegister+0x4c> @ imm = #0x10
700adada: e7ff         	b	0x700adadc <Udma_eventCheckUnRegister+0x3c> @ imm = #-0x2
700adadc: 9806         	ldr	r0, [sp, #0x18]
700adade: 6dc0         	ldr	r0, [r0, #0x5c]
700adae0: b120         	cbz	r0, 0x700adaec <Udma_eventCheckUnRegister+0x4c> @ imm = #0x8
700adae2: e7ff         	b	0x700adae4 <Udma_eventCheckUnRegister+0x44> @ imm = #-0x2
700adae4: f04f 30ff    	mov.w	r0, #0xffffffff
700adae8: 9005         	str	r0, [sp, #0x14]
700adaea: e7ff         	b	0x700adaec <Udma_eventCheckUnRegister+0x4c> @ imm = #-0x2
700adaec: e7ff         	b	0x700adaee <Udma_eventCheckUnRegister+0x4e> @ imm = #-0x2
700adaee: 9805         	ldr	r0, [sp, #0x14]
700adaf0: bbb8         	cbnz	r0, 0x700adb62 <Udma_eventCheckUnRegister+0xc2> @ imm = #0x6e
700adaf2: e7ff         	b	0x700adaf4 <Udma_eventCheckUnRegister+0x54> @ imm = #-0x2
700adaf4: 9804         	ldr	r0, [sp, #0x10]
700adaf6: 6800         	ldr	r0, [r0]
700adaf8: 2801         	cmp	r0, #0x1
700adafa: d00a         	beq	0x700adb12 <Udma_eventCheckUnRegister+0x72> @ imm = #0x14
700adafc: e7ff         	b	0x700adafe <Udma_eventCheckUnRegister+0x5e> @ imm = #-0x2
700adafe: 9804         	ldr	r0, [sp, #0x10]
700adb00: 6800         	ldr	r0, [r0]
700adb02: 2806         	cmp	r0, #0x6
700adb04: d005         	beq	0x700adb12 <Udma_eventCheckUnRegister+0x72> @ imm = #0xa
700adb06: e7ff         	b	0x700adb08 <Udma_eventCheckUnRegister+0x68> @ imm = #-0x2
700adb08: 9804         	ldr	r0, [sp, #0x10]
700adb0a: 6800         	ldr	r0, [r0]
700adb0c: 2804         	cmp	r0, #0x4
700adb0e: d127         	bne	0x700adb60 <Udma_eventCheckUnRegister+0xc0> @ imm = #0x4e
700adb10: e7ff         	b	0x700adb12 <Udma_eventCheckUnRegister+0x72> @ imm = #-0x2
700adb12: 9804         	ldr	r0, [sp, #0x10]
700adb14: 6800         	ldr	r0, [r0]
700adb16: 2801         	cmp	r0, #0x1
700adb18: d005         	beq	0x700adb26 <Udma_eventCheckUnRegister+0x86> @ imm = #0xa
700adb1a: e7ff         	b	0x700adb1c <Udma_eventCheckUnRegister+0x7c> @ imm = #-0x2
700adb1c: 9804         	ldr	r0, [sp, #0x10]
700adb1e: 6800         	ldr	r0, [r0]
700adb20: 2806         	cmp	r0, #0x6
700adb22: d106         	bne	0x700adb32 <Udma_eventCheckUnRegister+0x92> @ imm = #0xc
700adb24: e7ff         	b	0x700adb26 <Udma_eventCheckUnRegister+0x86> @ imm = #-0x2
700adb26: 9804         	ldr	r0, [sp, #0x10]
700adb28: 6880         	ldr	r0, [r0, #0x8]
700adb2a: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700adb2e: 9003         	str	r0, [sp, #0xc]
700adb30: e003         	b	0x700adb3a <Udma_eventCheckUnRegister+0x9a> @ imm = #0x6
700adb32: 9804         	ldr	r0, [sp, #0x10]
700adb34: 68c0         	ldr	r0, [r0, #0xc]
700adb36: 9003         	str	r0, [sp, #0xc]
700adb38: e7ff         	b	0x700adb3a <Udma_eventCheckUnRegister+0x9a> @ imm = #-0x2
700adb3a: 9803         	ldr	r0, [sp, #0xc]
700adb3c: f007 f8d0    	bl	0x700b4ce0 <Udma_ringGetForwardRingOcc> @ imm = #0x71a0
700adb40: 9002         	str	r0, [sp, #0x8]
700adb42: 9803         	ldr	r0, [sp, #0xc]
700adb44: f007 f8e4    	bl	0x700b4d10 <Udma_ringGetReverseRingOcc> @ imm = #0x71c8
700adb48: 9001         	str	r0, [sp, #0x4]
700adb4a: 9802         	ldr	r0, [sp, #0x8]
700adb4c: b918         	cbnz	r0, 0x700adb56 <Udma_eventCheckUnRegister+0xb6> @ imm = #0x6
700adb4e: e7ff         	b	0x700adb50 <Udma_eventCheckUnRegister+0xb0> @ imm = #-0x2
700adb50: 9801         	ldr	r0, [sp, #0x4]
700adb52: b120         	cbz	r0, 0x700adb5e <Udma_eventCheckUnRegister+0xbe> @ imm = #0x8
700adb54: e7ff         	b	0x700adb56 <Udma_eventCheckUnRegister+0xb6> @ imm = #-0x2
700adb56: f04f 30ff    	mov.w	r0, #0xffffffff
700adb5a: 9005         	str	r0, [sp, #0x14]
700adb5c: e7ff         	b	0x700adb5e <Udma_eventCheckUnRegister+0xbe> @ imm = #-0x2
700adb5e: e7ff         	b	0x700adb60 <Udma_eventCheckUnRegister+0xc0> @ imm = #-0x2
700adb60: e7ff         	b	0x700adb62 <Udma_eventCheckUnRegister+0xc2> @ imm = #-0x2
700adb62: 9805         	ldr	r0, [sp, #0x14]
700adb64: b008         	add	sp, #0x20
700adb66: bd80         	pop	{r7, pc}
		...

700adb70 <Udma_ringFree>:
700adb70: b580         	push	{r7, lr}
700adb72: b086         	sub	sp, #0x18
700adb74: 9005         	str	r0, [sp, #0x14]
700adb76: 2000         	movs	r0, #0x0
700adb78: 9004         	str	r0, [sp, #0x10]
700adb7a: 9805         	ldr	r0, [sp, #0x14]
700adb7c: 9002         	str	r0, [sp, #0x8]
700adb7e: 9802         	ldr	r0, [sp, #0x8]
700adb80: b920         	cbnz	r0, 0x700adb8c <Udma_ringFree+0x1c> @ imm = #0x8
700adb82: e7ff         	b	0x700adb84 <Udma_ringFree+0x14> @ imm = #-0x2
700adb84: f06f 0001    	mvn	r0, #0x1
700adb88: 9004         	str	r0, [sp, #0x10]
700adb8a: e7ff         	b	0x700adb8c <Udma_ringFree+0x1c> @ imm = #-0x2
700adb8c: 9804         	ldr	r0, [sp, #0x10]
700adb8e: b970         	cbnz	r0, 0x700adbae <Udma_ringFree+0x3e> @ imm = #0x1c
700adb90: e7ff         	b	0x700adb92 <Udma_ringFree+0x22> @ imm = #-0x2
700adb92: 9802         	ldr	r0, [sp, #0x8]
700adb94: 6d80         	ldr	r0, [r0, #0x58]
700adb96: f64a 31cd    	movw	r1, #0xabcd
700adb9a: f6ca 31dc    	movt	r1, #0xabdc
700adb9e: 4288         	cmp	r0, r1
700adba0: d004         	beq	0x700adbac <Udma_ringFree+0x3c> @ imm = #0x8
700adba2: e7ff         	b	0x700adba4 <Udma_ringFree+0x34> @ imm = #-0x2
700adba4: f04f 30ff    	mov.w	r0, #0xffffffff
700adba8: 9004         	str	r0, [sp, #0x10]
700adbaa: e7ff         	b	0x700adbac <Udma_ringFree+0x3c> @ imm = #-0x2
700adbac: e7ff         	b	0x700adbae <Udma_ringFree+0x3e> @ imm = #-0x2
700adbae: 9804         	ldr	r0, [sp, #0x10]
700adbb0: b9a8         	cbnz	r0, 0x700adbde <Udma_ringFree+0x6e> @ imm = #0x2a
700adbb2: e7ff         	b	0x700adbb4 <Udma_ringFree+0x44> @ imm = #-0x2
700adbb4: 9802         	ldr	r0, [sp, #0x8]
700adbb6: 6800         	ldr	r0, [r0]
700adbb8: 9003         	str	r0, [sp, #0xc]
700adbba: 9803         	ldr	r0, [sp, #0xc]
700adbbc: b150         	cbz	r0, 0x700adbd4 <Udma_ringFree+0x64> @ imm = #0x14
700adbbe: e7ff         	b	0x700adbc0 <Udma_ringFree+0x50> @ imm = #-0x2
700adbc0: 9803         	ldr	r0, [sp, #0xc]
700adbc2: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700adbc6: f64a 31cd    	movw	r1, #0xabcd
700adbca: f6ca 31dc    	movt	r1, #0xabdc
700adbce: 4288         	cmp	r0, r1
700adbd0: d004         	beq	0x700adbdc <Udma_ringFree+0x6c> @ imm = #0x8
700adbd2: e7ff         	b	0x700adbd4 <Udma_ringFree+0x64> @ imm = #-0x2
700adbd4: f04f 30ff    	mov.w	r0, #0xffffffff
700adbd8: 9004         	str	r0, [sp, #0x10]
700adbda: e7ff         	b	0x700adbdc <Udma_ringFree+0x6c> @ imm = #-0x2
700adbdc: e7ff         	b	0x700adbde <Udma_ringFree+0x6e> @ imm = #-0x2
700adbde: 9804         	ldr	r0, [sp, #0x10]
700adbe0: bb38         	cbnz	r0, 0x700adc32 <Udma_ringFree+0xc2> @ imm = #0x4e
700adbe2: e7ff         	b	0x700adbe4 <Udma_ringFree+0x74> @ imm = #-0x2
700adbe4: 9802         	ldr	r0, [sp, #0x8]
700adbe6: 6dc0         	ldr	r0, [r0, #0x5c]
700adbe8: 2104         	movs	r1, #0x4
700adbea: f6cf 71ff    	movt	r1, #0xffff
700adbee: 4288         	cmp	r0, r1
700adbf0: d106         	bne	0x700adc00 <Udma_ringFree+0x90> @ imm = #0xc
700adbf2: e7ff         	b	0x700adbf4 <Udma_ringFree+0x84> @ imm = #-0x2
700adbf4: 9802         	ldr	r0, [sp, #0x8]
700adbf6: 8880         	ldrh	r0, [r0, #0x4]
700adbf8: 9903         	ldr	r1, [sp, #0xc]
700adbfa: f007 fe69    	bl	0x700b58d0 <Udma_rmFreeFreeRing> @ imm = #0x7cd2
700adbfe: e007         	b	0x700adc10 <Udma_ringFree+0xa0> @ imm = #0xe
700adc00: 9b02         	ldr	r3, [sp, #0x8]
700adc02: 8898         	ldrh	r0, [r3, #0x4]
700adc04: 9903         	ldr	r1, [sp, #0xc]
700adc06: 6dda         	ldr	r2, [r3, #0x5c]
700adc08: 6e1b         	ldr	r3, [r3, #0x60]
700adc0a: f002 fb39    	bl	0x700b0280 <Udma_rmFreeMappedRing> @ imm = #0x2672
700adc0e: e7ff         	b	0x700adc10 <Udma_ringFree+0xa0> @ imm = #-0x2
700adc10: 9902         	ldr	r1, [sp, #0x8]
700adc12: f64f 70ff    	movw	r0, #0xffff
700adc16: 8088         	strh	r0, [r1, #0x4]
700adc18: 9902         	ldr	r1, [sp, #0x8]
700adc1a: 2000         	movs	r0, #0x0
700adc1c: 9001         	str	r0, [sp, #0x4]
700adc1e: 6588         	str	r0, [r1, #0x58]
700adc20: 9803         	ldr	r0, [sp, #0xc]
700adc22: f8d0 15c8    	ldr.w	r1, [r0, #0x5c8]
700adc26: 9802         	ldr	r0, [sp, #0x8]
700adc28: 4788         	blx	r1
700adc2a: 9801         	ldr	r0, [sp, #0x4]
700adc2c: 9902         	ldr	r1, [sp, #0x8]
700adc2e: 6008         	str	r0, [r1]
700adc30: e7ff         	b	0x700adc32 <Udma_ringFree+0xc2> @ imm = #-0x2
700adc32: 9804         	ldr	r0, [sp, #0x10]
700adc34: b006         	add	sp, #0x18
700adc36: bd80         	pop	{r7, pc}
		...

700adc40 <UART_lld_writeIntr>:
700adc40: b580         	push	{r7, lr}
700adc42: b086         	sub	sp, #0x18
700adc44: 9005         	str	r0, [sp, #0x14]
700adc46: 9104         	str	r1, [sp, #0x10]
700adc48: 9203         	str	r2, [sp, #0xc]
700adc4a: 9302         	str	r3, [sp, #0x8]
700adc4c: 2000         	movs	r0, #0x0
700adc4e: 9001         	str	r0, [sp, #0x4]
700adc50: 9805         	ldr	r0, [sp, #0x14]
700adc52: 2800         	cmp	r0, #0x0
700adc54: d050         	beq	0x700adcf8 <UART_lld_writeIntr+0xb8> @ imm = #0xa0
700adc56: e7ff         	b	0x700adc58 <UART_lld_writeIntr+0x18> @ imm = #-0x2
700adc58: 9805         	ldr	r0, [sp, #0x14]
700adc5a: 303c         	adds	r0, #0x3c
700adc5c: 9000         	str	r0, [sp]
700adc5e: 9800         	ldr	r0, [sp]
700adc60: 6800         	ldr	r0, [r0]
700adc62: b138         	cbz	r0, 0x700adc74 <UART_lld_writeIntr+0x34> @ imm = #0xe
700adc64: e7ff         	b	0x700adc66 <UART_lld_writeIntr+0x26> @ imm = #-0x2
700adc66: 9900         	ldr	r1, [sp]
700adc68: 2009         	movs	r0, #0x9
700adc6a: 60c8         	str	r0, [r1, #0xc]
700adc6c: f04f 30ff    	mov.w	r0, #0xffffffff
700adc70: 9001         	str	r0, [sp, #0x4]
700adc72: e040         	b	0x700adcf6 <UART_lld_writeIntr+0xb6> @ imm = #0x80
700adc74: 9800         	ldr	r0, [sp]
700adc76: f006 ff73    	bl	0x700b4b60 <UART_lld_Transaction_init> @ imm = #0x6ee6
700adc7a: 9802         	ldr	r0, [sp, #0x8]
700adc7c: b128         	cbz	r0, 0x700adc8a <UART_lld_writeIntr+0x4a> @ imm = #0xa
700adc7e: e7ff         	b	0x700adc80 <UART_lld_writeIntr+0x40> @ imm = #-0x2
700adc80: 9802         	ldr	r0, [sp, #0x8]
700adc82: 6800         	ldr	r0, [r0]
700adc84: 9900         	ldr	r1, [sp]
700adc86: 6108         	str	r0, [r1, #0x10]
700adc88: e003         	b	0x700adc92 <UART_lld_writeIntr+0x52> @ imm = #0x6
700adc8a: 9900         	ldr	r1, [sp]
700adc8c: 2000         	movs	r0, #0x0
700adc8e: 6108         	str	r0, [r1, #0x10]
700adc90: e7ff         	b	0x700adc92 <UART_lld_writeIntr+0x52> @ imm = #-0x2
700adc92: 9804         	ldr	r0, [sp, #0x10]
700adc94: 9900         	ldr	r1, [sp]
700adc96: 6008         	str	r0, [r1]
700adc98: 9803         	ldr	r0, [sp, #0xc]
700adc9a: 9900         	ldr	r1, [sp]
700adc9c: 6048         	str	r0, [r1, #0x4]
700adc9e: 9805         	ldr	r0, [sp, #0x14]
700adca0: 6d40         	ldr	r0, [r0, #0x54]
700adca2: 2801         	cmp	r0, #0x1
700adca4: d105         	bne	0x700adcb2 <UART_lld_writeIntr+0x72> @ imm = #0xa
700adca6: e7ff         	b	0x700adca8 <UART_lld_writeIntr+0x68> @ imm = #-0x2
700adca8: 9800         	ldr	r0, [sp]
700adcaa: f006 fca9    	bl	0x700b4600 <UART_checkTransaction> @ imm = #0x6952
700adcae: 9001         	str	r0, [sp, #0x4]
700adcb0: e003         	b	0x700adcba <UART_lld_writeIntr+0x7a> @ imm = #0x6
700adcb2: f06f 0003    	mvn	r0, #0x3
700adcb6: 9001         	str	r0, [sp, #0x4]
700adcb8: e7ff         	b	0x700adcba <UART_lld_writeIntr+0x7a> @ imm = #-0x2
700adcba: 9801         	ldr	r0, [sp, #0x4]
700adcbc: b9d0         	cbnz	r0, 0x700adcf4 <UART_lld_writeIntr+0xb4> @ imm = #0x34
700adcbe: e7ff         	b	0x700adcc0 <UART_lld_writeIntr+0x80> @ imm = #-0x2
700adcc0: 9800         	ldr	r0, [sp]
700adcc2: 6800         	ldr	r0, [r0]
700adcc4: 9905         	ldr	r1, [sp, #0x14]
700adcc6: 6088         	str	r0, [r1, #0x8]
700adcc8: 9800         	ldr	r0, [sp]
700adcca: 6880         	ldr	r0, [r0, #0x8]
700adccc: 9905         	ldr	r1, [sp, #0x14]
700adcce: 6448         	str	r0, [r1, #0x44]
700adcd0: 9905         	ldr	r1, [sp, #0x14]
700adcd2: 2000         	movs	r0, #0x0
700adcd4: 60c8         	str	r0, [r1, #0xc]
700adcd6: 9800         	ldr	r0, [sp]
700adcd8: 6840         	ldr	r0, [r0, #0x4]
700adcda: 9905         	ldr	r1, [sp, #0x14]
700adcdc: 6108         	str	r0, [r1, #0x10]
700adcde: 9905         	ldr	r1, [sp, #0x14]
700adce0: 2002         	movs	r0, #0x2
700adce2: 6548         	str	r0, [r1, #0x54]
700adce4: 9805         	ldr	r0, [sp, #0x14]
700adce6: f007 fa83    	bl	0x700b51f0 <UART_writeInterrupt> @ imm = #0x7506
700adcea: 9001         	str	r0, [sp, #0x4]
700adcec: 9905         	ldr	r1, [sp, #0x14]
700adcee: 2001         	movs	r0, #0x1
700adcf0: 6548         	str	r0, [r1, #0x54]
700adcf2: e7ff         	b	0x700adcf4 <UART_lld_writeIntr+0xb4> @ imm = #-0x2
700adcf4: e7ff         	b	0x700adcf6 <UART_lld_writeIntr+0xb6> @ imm = #-0x2
700adcf6: e003         	b	0x700add00 <UART_lld_writeIntr+0xc0> @ imm = #0x6
700adcf8: f06f 0002    	mvn	r0, #0x2
700adcfc: 9001         	str	r0, [sp, #0x4]
700adcfe: e7ff         	b	0x700add00 <UART_lld_writeIntr+0xc0> @ imm = #-0x2
700add00: 9801         	ldr	r0, [sp, #0x4]
700add02: b006         	add	sp, #0x18
700add04: bd80         	pop	{r7, pc}
		...
700add0e: 0000         	movs	r0, r0

700add10 <Udma_eventUnRegister>:
700add10: b580         	push	{r7, lr}
700add12: b084         	sub	sp, #0x10
700add14: 9003         	str	r0, [sp, #0xc]
700add16: 2000         	movs	r0, #0x0
700add18: 9002         	str	r0, [sp, #0x8]
700add1a: 9803         	ldr	r0, [sp, #0xc]
700add1c: b920         	cbnz	r0, 0x700add28 <Udma_eventUnRegister+0x18> @ imm = #0x8
700add1e: e7ff         	b	0x700add20 <Udma_eventUnRegister+0x10> @ imm = #-0x2
700add20: f06f 0001    	mvn	r0, #0x1
700add24: 9002         	str	r0, [sp, #0x8]
700add26: e7ff         	b	0x700add28 <Udma_eventUnRegister+0x18> @ imm = #-0x2
700add28: 9802         	ldr	r0, [sp, #0x8]
700add2a: b9b8         	cbnz	r0, 0x700add5c <Udma_eventUnRegister+0x4c> @ imm = #0x2e
700add2c: e7ff         	b	0x700add2e <Udma_eventUnRegister+0x1e> @ imm = #-0x2
700add2e: 9803         	ldr	r0, [sp, #0xc]
700add30: 9000         	str	r0, [sp]
700add32: 9800         	ldr	r0, [sp]
700add34: 6800         	ldr	r0, [r0]
700add36: 9001         	str	r0, [sp, #0x4]
700add38: 9801         	ldr	r0, [sp, #0x4]
700add3a: b150         	cbz	r0, 0x700add52 <Udma_eventUnRegister+0x42> @ imm = #0x14
700add3c: e7ff         	b	0x700add3e <Udma_eventUnRegister+0x2e> @ imm = #-0x2
700add3e: 9801         	ldr	r0, [sp, #0x4]
700add40: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700add44: f64a 31cd    	movw	r1, #0xabcd
700add48: f6ca 31dc    	movt	r1, #0xabdc
700add4c: 4288         	cmp	r0, r1
700add4e: d004         	beq	0x700add5a <Udma_eventUnRegister+0x4a> @ imm = #0x8
700add50: e7ff         	b	0x700add52 <Udma_eventUnRegister+0x42> @ imm = #-0x2
700add52: f04f 30ff    	mov.w	r0, #0xffffffff
700add56: 9002         	str	r0, [sp, #0x8]
700add58: e7ff         	b	0x700add5a <Udma_eventUnRegister+0x4a> @ imm = #-0x2
700add5a: e7ff         	b	0x700add5c <Udma_eventUnRegister+0x4c> @ imm = #-0x2
700add5c: 9802         	ldr	r0, [sp, #0x8]
700add5e: bbb8         	cbnz	r0, 0x700addd0 <Udma_eventUnRegister+0xc0> @ imm = #0x6e
700add60: e7ff         	b	0x700add62 <Udma_eventUnRegister+0x52> @ imm = #-0x2
700add62: 9801         	ldr	r0, [sp, #0x4]
700add64: 6800         	ldr	r0, [r0]
700add66: b130         	cbz	r0, 0x700add76 <Udma_eventUnRegister+0x66> @ imm = #0xc
700add68: e7ff         	b	0x700add6a <Udma_eventUnRegister+0x5a> @ imm = #-0x2
700add6a: 9800         	ldr	r0, [sp]
700add6c: 6880         	ldr	r0, [r0, #0x8]
700add6e: 2802         	cmp	r0, #0x2
700add70: d101         	bne	0x700add76 <Udma_eventUnRegister+0x66> @ imm = #0x2
700add72: e7ff         	b	0x700add74 <Udma_eventUnRegister+0x64> @ imm = #-0x2
700add74: e02b         	b	0x700addce <Udma_eventUnRegister+0xbe> @ imm = #0x56
700add76: 9801         	ldr	r0, [sp, #0x4]
700add78: 9900         	ldr	r1, [sp]
700add7a: f7ff fe91    	bl	0x700adaa0 <Udma_eventCheckUnRegister> @ imm = #-0x2de
700add7e: 9002         	str	r0, [sp, #0x8]
700add80: 9802         	ldr	r0, [sp, #0x8]
700add82: bb18         	cbnz	r0, 0x700addcc <Udma_eventUnRegister+0xbc> @ imm = #0x46
700add84: e7ff         	b	0x700add86 <Udma_eventUnRegister+0x76> @ imm = #-0x2
700add86: 9800         	ldr	r0, [sp]
700add88: 6e40         	ldr	r0, [r0, #0x64]
700add8a: b128         	cbz	r0, 0x700add98 <Udma_eventUnRegister+0x88> @ imm = #0xa
700add8c: e7ff         	b	0x700add8e <Udma_eventUnRegister+0x7e> @ imm = #-0x2
700add8e: 9800         	ldr	r0, [sp]
700add90: 6d80         	ldr	r0, [r0, #0x58]
700add92: f007 fe55    	bl	0x700b5a40 <HwiP_disableInt> @ imm = #0x7caa
700add96: e7ff         	b	0x700add98 <Udma_eventUnRegister+0x88> @ imm = #-0x2
700add98: 9801         	ldr	r0, [sp, #0x4]
700add9a: 9900         	ldr	r1, [sp]
700add9c: f7f5 fc58    	bl	0x700a3650 <Udma_eventReset> @ imm = #-0xa750
700adda0: 9002         	str	r0, [sp, #0x8]
700adda2: 9802         	ldr	r0, [sp, #0x8]
700adda4: b108         	cbz	r0, 0x700addaa <Udma_eventUnRegister+0x9a> @ imm = #0x2
700adda6: e7ff         	b	0x700adda8 <Udma_eventUnRegister+0x98> @ imm = #-0x2
700adda8: e7ff         	b	0x700addaa <Udma_eventUnRegister+0x9a> @ imm = #-0x2
700addaa: 9801         	ldr	r0, [sp, #0x4]
700addac: 9900         	ldr	r1, [sp]
700addae: f7fe fce7    	bl	0x700ac780 <Udma_eventFreeResource> @ imm = #-0x1632
700addb2: 9900         	ldr	r1, [sp]
700addb4: 2000         	movs	r0, #0x0
700addb6: f8c1 0098    	str.w	r0, [r1, #0x98]
700addba: 9900         	ldr	r1, [sp]
700addbc: f8c1 0090    	str.w	r0, [r1, #0x90]
700addc0: 9900         	ldr	r1, [sp]
700addc2: f8c1 0094    	str.w	r0, [r1, #0x94]
700addc6: 9900         	ldr	r1, [sp]
700addc8: 6008         	str	r0, [r1]
700addca: e7ff         	b	0x700addcc <Udma_eventUnRegister+0xbc> @ imm = #-0x2
700addcc: e7ff         	b	0x700addce <Udma_eventUnRegister+0xbe> @ imm = #-0x2
700addce: e7ff         	b	0x700addd0 <Udma_eventUnRegister+0xc0> @ imm = #-0x2
700addd0: 9802         	ldr	r0, [sp, #0x8]
700addd2: b004         	add	sp, #0x10
700addd4: bd80         	pop	{r7, pc}
		...
700addde: 0000         	movs	r0, r0

700adde0 <Sciclient_rmIrqIsVintRouteSet>:
700adde0: b580         	push	{r7, lr}
700adde2: b088         	sub	sp, #0x20
700adde4: 9007         	str	r0, [sp, #0x1c]
700adde6: 9106         	str	r1, [sp, #0x18]
700adde8: 2000         	movs	r0, #0x0
700addea: f88d 0007    	strb.w	r0, [sp, #0x7]
700addee: 9906         	ldr	r1, [sp, #0x18]
700addf0: 7008         	strb	r0, [r1]
700addf2: 9807         	ldr	r0, [sp, #0x1c]
700addf4: 8a00         	ldrh	r0, [r0, #0x10]
700addf6: a903         	add	r1, sp, #0xc
700addf8: f7fe fe2a    	bl	0x700aca50 <Sciclient_rmIrqGetNode> @ imm = #-0x13ac
700addfc: 9005         	str	r0, [sp, #0x14]
700addfe: 9805         	ldr	r0, [sp, #0x14]
700ade00: bb90         	cbnz	r0, 0x700ade68 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #0x64
700ade02: e7ff         	b	0x700ade04 <Sciclient_rmIrqIsVintRouteSet+0x24> @ imm = #-0x2
700ade04: 2000         	movs	r0, #0x0
700ade06: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ade0a: e7ff         	b	0x700ade0c <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x2
700ade0c: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ade10: 9903         	ldr	r1, [sp, #0xc]
700ade12: 8849         	ldrh	r1, [r1, #0x2]
700ade14: 4288         	cmp	r0, r1
700ade16: da26         	bge	0x700ade66 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x4c
700ade18: e7ff         	b	0x700ade1a <Sciclient_rmIrqIsVintRouteSet+0x3a> @ imm = #-0x2
700ade1a: 9803         	ldr	r0, [sp, #0xc]
700ade1c: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ade20: aa02         	add	r2, sp, #0x8
700ade22: f005 feed    	bl	0x700b3c00 <Sciclient_rmIrqGetNodeItf> @ imm = #0x5dda
700ade26: 9005         	str	r0, [sp, #0x14]
700ade28: 9805         	ldr	r0, [sp, #0x14]
700ade2a: b108         	cbz	r0, 0x700ade30 <Sciclient_rmIrqIsVintRouteSet+0x50> @ imm = #0x2
700ade2c: e7ff         	b	0x700ade2e <Sciclient_rmIrqIsVintRouteSet+0x4e> @ imm = #-0x2
700ade2e: e01a         	b	0x700ade66 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x34
700ade30: 9807         	ldr	r0, [sp, #0x1c]
700ade32: 8a40         	ldrh	r0, [r0, #0x12]
700ade34: 9902         	ldr	r1, [sp, #0x8]
700ade36: 8809         	ldrh	r1, [r1]
700ade38: 4288         	cmp	r0, r1
700ade3a: db0d         	blt	0x700ade58 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x1a
700ade3c: e7ff         	b	0x700ade3e <Sciclient_rmIrqIsVintRouteSet+0x5e> @ imm = #-0x2
700ade3e: 9807         	ldr	r0, [sp, #0x1c]
700ade40: 8a40         	ldrh	r0, [r0, #0x12]
700ade42: 9a02         	ldr	r2, [sp, #0x8]
700ade44: 8811         	ldrh	r1, [r2]
700ade46: 8892         	ldrh	r2, [r2, #0x4]
700ade48: 4411         	add	r1, r2
700ade4a: 4288         	cmp	r0, r1
700ade4c: da04         	bge	0x700ade58 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x8
700ade4e: e7ff         	b	0x700ade50 <Sciclient_rmIrqIsVintRouteSet+0x70> @ imm = #-0x2
700ade50: 2001         	movs	r0, #0x1
700ade52: f88d 0007    	strb.w	r0, [sp, #0x7]
700ade56: e006         	b	0x700ade66 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0xc
700ade58: e7ff         	b	0x700ade5a <Sciclient_rmIrqIsVintRouteSet+0x7a> @ imm = #-0x2
700ade5a: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ade5e: 3001         	adds	r0, #0x1
700ade60: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ade64: e7d2         	b	0x700ade0c <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x5c
700ade66: e7ff         	b	0x700ade68 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #-0x2
700ade68: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700ade6c: 07c0         	lsls	r0, r0, #0x1f
700ade6e: b1b0         	cbz	r0, 0x700ade9e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #0x2c
700ade70: e7ff         	b	0x700ade72 <Sciclient_rmIrqIsVintRouteSet+0x92> @ imm = #-0x2
700ade72: 9a02         	ldr	r2, [sp, #0x8]
700ade74: 8850         	ldrh	r0, [r2, #0x2]
700ade76: 9907         	ldr	r1, [sp, #0x1c]
700ade78: 8a49         	ldrh	r1, [r1, #0x12]
700ade7a: 8812         	ldrh	r2, [r2]
700ade7c: 1a89         	subs	r1, r1, r2
700ade7e: 4408         	add	r0, r1
700ade80: f8ad 0004    	strh.w	r0, [sp, #0x4]
700ade84: 9802         	ldr	r0, [sp, #0x8]
700ade86: 88c0         	ldrh	r0, [r0, #0x6]
700ade88: f8bd 1004    	ldrh.w	r1, [sp, #0x4]
700ade8c: f7ff f818    	bl	0x700acec0 <Sciclient_rmIrInpIsFree> @ imm = #-0xfd0
700ade90: b120         	cbz	r0, 0x700ade9c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #0x8
700ade92: e7ff         	b	0x700ade94 <Sciclient_rmIrqIsVintRouteSet+0xb4> @ imm = #-0x2
700ade94: 9906         	ldr	r1, [sp, #0x18]
700ade96: 2001         	movs	r0, #0x1
700ade98: 7008         	strb	r0, [r1]
700ade9a: e7ff         	b	0x700ade9c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #-0x2
700ade9c: e7ff         	b	0x700ade9e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #-0x2
700ade9e: 9805         	ldr	r0, [sp, #0x14]
700adea0: b008         	add	sp, #0x20
700adea2: bd80         	pop	{r7, pc}
		...

700adeb0 <UART_flushTxFifo>:
700adeb0: b580         	push	{r7, lr}
700adeb2: b08a         	sub	sp, #0x28
700adeb4: 9009         	str	r0, [sp, #0x24]
700adeb6: f640 30b8    	movw	r0, #0xbb8
700adeba: 9003         	str	r0, [sp, #0xc]
700adebc: 2000         	movs	r0, #0x0
700adebe: 9002         	str	r0, [sp, #0x8]
700adec0: 9809         	ldr	r0, [sp, #0x24]
700adec2: 9008         	str	r0, [sp, #0x20]
700adec4: 9808         	ldr	r0, [sp, #0x20]
700adec6: 2800         	cmp	r0, #0x0
700adec8: d052         	beq	0x700adf70 <UART_flushTxFifo+0xc0> @ imm = #0xa4
700adeca: e7ff         	b	0x700adecc <UART_flushTxFifo+0x1c> @ imm = #-0x2
700adecc: 9808         	ldr	r0, [sp, #0x20]
700adece: 6800         	ldr	r0, [r0]
700aded0: 9007         	str	r0, [sp, #0x1c]
700aded2: 9807         	ldr	r0, [sp, #0x1c]
700aded4: 2800         	cmp	r0, #0x0
700aded6: bf18         	it	ne
700aded8: 2001         	movne	r0, #0x1
700adeda: f647 51fc    	movw	r1, #0x7dfc
700adede: f2c7 010b    	movt	r1, #0x700b
700adee2: 466a         	mov	r2, sp
700adee4: 6011         	str	r1, [r2]
700adee6: f647 610e    	movw	r1, #0x7e0e
700adeea: f2c7 010b    	movt	r1, #0x700b
700adeee: f647 6242    	movw	r2, #0x7e42
700adef2: f2c7 020b    	movt	r2, #0x700b
700adef6: f240 3357    	movw	r3, #0x357
700adefa: f003 f849    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3092
700adefe: f007 fd07    	bl	0x700b5910 <ClockP_getTicks> @ imm = #0x7a0e
700adf02: 9005         	str	r0, [sp, #0x14]
700adf04: e7ff         	b	0x700adf06 <UART_flushTxFifo+0x56> @ imm = #-0x2
700adf06: 9802         	ldr	r0, [sp, #0x8]
700adf08: b9d8         	cbnz	r0, 0x700adf42 <UART_flushTxFifo+0x92> @ imm = #0x36
700adf0a: e7ff         	b	0x700adf0c <UART_flushTxFifo+0x5c> @ imm = #-0x2
700adf0c: 9807         	ldr	r0, [sp, #0x1c]
700adf0e: 6800         	ldr	r0, [r0]
700adf10: f006 f856    	bl	0x700b3fc0 <UART_spaceAvail> @ imm = #0x60ac
700adf14: 9006         	str	r0, [sp, #0x18]
700adf16: 9806         	ldr	r0, [sp, #0x18]
700adf18: 2801         	cmp	r0, #0x1
700adf1a: d101         	bne	0x700adf20 <UART_flushTxFifo+0x70> @ imm = #0x2
700adf1c: e7ff         	b	0x700adf1e <UART_flushTxFifo+0x6e> @ imm = #-0x2
700adf1e: e010         	b	0x700adf42 <UART_flushTxFifo+0x92> @ imm = #0x20
700adf20: f007 fcf6    	bl	0x700b5910 <ClockP_getTicks> @ imm = #0x79ec
700adf24: 9905         	ldr	r1, [sp, #0x14]
700adf26: 1a40         	subs	r0, r0, r1
700adf28: 9004         	str	r0, [sp, #0x10]
700adf2a: 9804         	ldr	r0, [sp, #0x10]
700adf2c: 9903         	ldr	r1, [sp, #0xc]
700adf2e: 4288         	cmp	r0, r1
700adf30: d303         	blo	0x700adf3a <UART_flushTxFifo+0x8a> @ imm = #0x6
700adf32: e7ff         	b	0x700adf34 <UART_flushTxFifo+0x84> @ imm = #-0x2
700adf34: 2001         	movs	r0, #0x1
700adf36: 9002         	str	r0, [sp, #0x8]
700adf38: e002         	b	0x700adf40 <UART_flushTxFifo+0x90> @ imm = #0x4
700adf3a: f007 fcf1    	bl	0x700b5920 <TaskP_yield> @ imm = #0x79e2
700adf3e: e7ff         	b	0x700adf40 <UART_flushTxFifo+0x90> @ imm = #-0x2
700adf40: e7e1         	b	0x700adf06 <UART_flushTxFifo+0x56> @ imm = #-0x3e
700adf42: 9802         	ldr	r0, [sp, #0x8]
700adf44: fab0 f080    	clz	r0, r0
700adf48: 0940         	lsrs	r0, r0, #0x5
700adf4a: f647 41dd    	movw	r1, #0x7cdd
700adf4e: f2c7 010b    	movt	r1, #0x700b
700adf52: 466a         	mov	r2, sp
700adf54: 6011         	str	r1, [r2]
700adf56: f647 610e    	movw	r1, #0x7e0e
700adf5a: f2c7 010b    	movt	r1, #0x700b
700adf5e: f647 6242    	movw	r2, #0x7e42
700adf62: f2c7 020b    	movt	r2, #0x700b
700adf66: f240 3371    	movw	r3, #0x371
700adf6a: f003 f811    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x3022
700adf6e: e7ff         	b	0x700adf70 <UART_flushTxFifo+0xc0> @ imm = #-0x2
700adf70: b00a         	add	sp, #0x28
700adf72: bd80         	pop	{r7, pc}
		...

700adf80 <Udma_chClose>:
700adf80: b580         	push	{r7, lr}
700adf82: b084         	sub	sp, #0x10
700adf84: 9003         	str	r0, [sp, #0xc]
700adf86: 2000         	movs	r0, #0x0
700adf88: 9002         	str	r0, [sp, #0x8]
700adf8a: 9803         	ldr	r0, [sp, #0xc]
700adf8c: 9000         	str	r0, [sp]
700adf8e: 9800         	ldr	r0, [sp]
700adf90: b150         	cbz	r0, 0x700adfa8 <Udma_chClose+0x28> @ imm = #0x14
700adf92: e7ff         	b	0x700adf94 <Udma_chClose+0x14> @ imm = #-0x2
700adf94: 9800         	ldr	r0, [sp]
700adf96: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700adf9a: f64a 31cd    	movw	r1, #0xabcd
700adf9e: f6ca 31dc    	movt	r1, #0xabdc
700adfa2: 4288         	cmp	r0, r1
700adfa4: d004         	beq	0x700adfb0 <Udma_chClose+0x30> @ imm = #0x8
700adfa6: e7ff         	b	0x700adfa8 <Udma_chClose+0x28> @ imm = #-0x2
700adfa8: f06f 0001    	mvn	r0, #0x1
700adfac: 9002         	str	r0, [sp, #0x8]
700adfae: e7ff         	b	0x700adfb0 <Udma_chClose+0x30> @ imm = #-0x2
700adfb0: 9802         	ldr	r0, [sp, #0x8]
700adfb2: b9a8         	cbnz	r0, 0x700adfe0 <Udma_chClose+0x60> @ imm = #0x2a
700adfb4: e7ff         	b	0x700adfb6 <Udma_chClose+0x36> @ imm = #-0x2
700adfb6: 9800         	ldr	r0, [sp]
700adfb8: 6e80         	ldr	r0, [r0, #0x68]
700adfba: 9001         	str	r0, [sp, #0x4]
700adfbc: 9801         	ldr	r0, [sp, #0x4]
700adfbe: b150         	cbz	r0, 0x700adfd6 <Udma_chClose+0x56> @ imm = #0x14
700adfc0: e7ff         	b	0x700adfc2 <Udma_chClose+0x42> @ imm = #-0x2
700adfc2: 9801         	ldr	r0, [sp, #0x4]
700adfc4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700adfc8: f64a 31cd    	movw	r1, #0xabcd
700adfcc: f6ca 31dc    	movt	r1, #0xabdc
700adfd0: 4288         	cmp	r0, r1
700adfd2: d004         	beq	0x700adfde <Udma_chClose+0x5e> @ imm = #0x8
700adfd4: e7ff         	b	0x700adfd6 <Udma_chClose+0x56> @ imm = #-0x2
700adfd6: f04f 30ff    	mov.w	r0, #0xffffffff
700adfda: 9002         	str	r0, [sp, #0x8]
700adfdc: e7ff         	b	0x700adfde <Udma_chClose+0x5e> @ imm = #-0x2
700adfde: e7ff         	b	0x700adfe0 <Udma_chClose+0x60> @ imm = #-0x2
700adfe0: 9802         	ldr	r0, [sp, #0x8]
700adfe2: b958         	cbnz	r0, 0x700adffc <Udma_chClose+0x7c> @ imm = #0x16
700adfe4: e7ff         	b	0x700adfe6 <Udma_chClose+0x66> @ imm = #-0x2
700adfe6: 9800         	ldr	r0, [sp]
700adfe8: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700adfec: 2801         	cmp	r0, #0x1
700adfee: d104         	bne	0x700adffa <Udma_chClose+0x7a> @ imm = #0x8
700adff0: e7ff         	b	0x700adff2 <Udma_chClose+0x72> @ imm = #-0x2
700adff2: f04f 30ff    	mov.w	r0, #0xffffffff
700adff6: 9002         	str	r0, [sp, #0x8]
700adff8: e7ff         	b	0x700adffa <Udma_chClose+0x7a> @ imm = #-0x2
700adffa: e7ff         	b	0x700adffc <Udma_chClose+0x7c> @ imm = #-0x2
700adffc: 9802         	ldr	r0, [sp, #0x8]
700adffe: b9e8         	cbnz	r0, 0x700ae03c <Udma_chClose+0xbc> @ imm = #0x3a
700ae000: e7ff         	b	0x700ae002 <Udma_chClose+0x82> @ imm = #-0x2
700ae002: 9800         	ldr	r0, [sp]
700ae004: f002 fdfc    	bl	0x700b0c00 <Udma_chUnpair> @ imm = #0x2bf8
700ae008: 9002         	str	r0, [sp, #0x8]
700ae00a: 9802         	ldr	r0, [sp, #0x8]
700ae00c: b108         	cbz	r0, 0x700ae012 <Udma_chClose+0x92> @ imm = #0x2
700ae00e: e7ff         	b	0x700ae010 <Udma_chClose+0x90> @ imm = #-0x2
700ae010: e7ff         	b	0x700ae012 <Udma_chClose+0x92> @ imm = #-0x2
700ae012: 9800         	ldr	r0, [sp]
700ae014: f7f8 f8fc    	bl	0x700a6210 <Udma_chFreeResource> @ imm = #-0x7e08
700ae018: 4601         	mov	r1, r0
700ae01a: 9802         	ldr	r0, [sp, #0x8]
700ae01c: 4408         	add	r0, r1
700ae01e: 9002         	str	r0, [sp, #0x8]
700ae020: 9802         	ldr	r0, [sp, #0x8]
700ae022: b108         	cbz	r0, 0x700ae028 <Udma_chClose+0xa8> @ imm = #0x2
700ae024: e7ff         	b	0x700ae026 <Udma_chClose+0xa6> @ imm = #-0x2
700ae026: e7ff         	b	0x700ae028 <Udma_chClose+0xa8> @ imm = #-0x2
700ae028: 9800         	ldr	r0, [sp]
700ae02a: f44f 7114    	mov.w	r1, #0x250
700ae02e: f7f2 ef62    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xd13c
700ae032: 9900         	ldr	r1, [sp]
700ae034: 2000         	movs	r0, #0x0
700ae036: f8c1 0244    	str.w	r0, [r1, #0x244]
700ae03a: e7ff         	b	0x700ae03c <Udma_chClose+0xbc> @ imm = #-0x2
700ae03c: 9802         	ldr	r0, [sp, #0x8]
700ae03e: b004         	add	sp, #0x10
700ae040: bd80         	pop	{r7, pc}
		...
700ae04e: 0000         	movs	r0, r0

700ae050 <CSL_bcdmaChanOpAccessRemotePeerReg>:
700ae050: b580         	push	{r7, lr}
700ae052: b08a         	sub	sp, #0x28
700ae054: 4684         	mov	r12, r0
700ae056: 980c         	ldr	r0, [sp, #0x30]
700ae058: f8cd c024    	str.w	r12, [sp, #0x24]
700ae05c: 9108         	str	r1, [sp, #0x20]
700ae05e: 9207         	str	r2, [sp, #0x1c]
700ae060: 9306         	str	r3, [sp, #0x18]
700ae062: f88d 0017    	strb.w	r0, [sp, #0x17]
700ae066: 2000         	movs	r0, #0x0
700ae068: 9004         	str	r0, [sp, #0x10]
700ae06a: 9806         	ldr	r0, [sp, #0x18]
700ae06c: b920         	cbnz	r0, 0x700ae078 <CSL_bcdmaChanOpAccessRemotePeerReg+0x28> @ imm = #0x8
700ae06e: e7ff         	b	0x700ae070 <CSL_bcdmaChanOpAccessRemotePeerReg+0x20> @ imm = #-0x2
700ae070: f06f 0001    	mvn	r0, #0x1
700ae074: 9004         	str	r0, [sp, #0x10]
700ae076: e048         	b	0x700ae10a <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #0x90
700ae078: 2000         	movs	r0, #0x0
700ae07a: 9003         	str	r0, [sp, #0xc]
700ae07c: 9808         	ldr	r0, [sp, #0x20]
700ae07e: 9001         	str	r0, [sp, #0x4]
700ae080: 2801         	cmp	r0, #0x1
700ae082: d004         	beq	0x700ae08e <CSL_bcdmaChanOpAccessRemotePeerReg+0x3e> @ imm = #0x8
700ae084: e7ff         	b	0x700ae086 <CSL_bcdmaChanOpAccessRemotePeerReg+0x36> @ imm = #-0x2
700ae086: 9801         	ldr	r0, [sp, #0x4]
700ae088: 2802         	cmp	r0, #0x2
700ae08a: d009         	beq	0x700ae0a0 <CSL_bcdmaChanOpAccessRemotePeerReg+0x50> @ imm = #0x12
700ae08c: e011         	b	0x700ae0b2 <CSL_bcdmaChanOpAccessRemotePeerReg+0x62> @ imm = #0x22
700ae08e: 9809         	ldr	r0, [sp, #0x24]
700ae090: 6900         	ldr	r0, [r0, #0x10]
700ae092: 9907         	ldr	r1, [sp, #0x1c]
700ae094: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae098: f500 7000    	add.w	r0, r0, #0x200
700ae09c: 9003         	str	r0, [sp, #0xc]
700ae09e: e00c         	b	0x700ae0ba <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x18
700ae0a0: 9809         	ldr	r0, [sp, #0x24]
700ae0a2: 6980         	ldr	r0, [r0, #0x18]
700ae0a4: 9907         	ldr	r1, [sp, #0x1c]
700ae0a6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae0aa: f500 7000    	add.w	r0, r0, #0x200
700ae0ae: 9003         	str	r0, [sp, #0xc]
700ae0b0: e003         	b	0x700ae0ba <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x6
700ae0b2: f06f 0001    	mvn	r0, #0x1
700ae0b6: 9004         	str	r0, [sp, #0x10]
700ae0b8: e7ff         	b	0x700ae0ba <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #-0x2
700ae0ba: 9803         	ldr	r0, [sp, #0xc]
700ae0bc: b320         	cbz	r0, 0x700ae108 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #0x48
700ae0be: e7ff         	b	0x700ae0c0 <CSL_bcdmaChanOpAccessRemotePeerReg+0x70> @ imm = #-0x2
700ae0c0: 9806         	ldr	r0, [sp, #0x18]
700ae0c2: 9002         	str	r0, [sp, #0x8]
700ae0c4: 9802         	ldr	r0, [sp, #0x8]
700ae0c6: 6800         	ldr	r0, [r0]
700ae0c8: 2810         	cmp	r0, #0x10
700ae0ca: d304         	blo	0x700ae0d6 <CSL_bcdmaChanOpAccessRemotePeerReg+0x86> @ imm = #0x8
700ae0cc: e7ff         	b	0x700ae0ce <CSL_bcdmaChanOpAccessRemotePeerReg+0x7e> @ imm = #-0x2
700ae0ce: f06f 0002    	mvn	r0, #0x2
700ae0d2: 9004         	str	r0, [sp, #0x10]
700ae0d4: e017         	b	0x700ae106 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #0x2e
700ae0d6: 9802         	ldr	r0, [sp, #0x8]
700ae0d8: 6801         	ldr	r1, [r0]
700ae0da: 9803         	ldr	r0, [sp, #0xc]
700ae0dc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae0e0: 9003         	str	r0, [sp, #0xc]
700ae0e2: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700ae0e6: 07c0         	lsls	r0, r0, #0x1f
700ae0e8: b130         	cbz	r0, 0x700ae0f8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xa8> @ imm = #0xc
700ae0ea: e7ff         	b	0x700ae0ec <CSL_bcdmaChanOpAccessRemotePeerReg+0x9c> @ imm = #-0x2
700ae0ec: 9803         	ldr	r0, [sp, #0xc]
700ae0ee: f007 fba7    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x774e
700ae0f2: 9902         	ldr	r1, [sp, #0x8]
700ae0f4: 6048         	str	r0, [r1, #0x4]
700ae0f6: e005         	b	0x700ae104 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #0xa
700ae0f8: 9803         	ldr	r0, [sp, #0xc]
700ae0fa: 9902         	ldr	r1, [sp, #0x8]
700ae0fc: 6849         	ldr	r1, [r1, #0x4]
700ae0fe: f007 fb1f    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x763e
700ae102: e7ff         	b	0x700ae104 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #-0x2
700ae104: e7ff         	b	0x700ae106 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #-0x2
700ae106: e7ff         	b	0x700ae108 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #-0x2
700ae108: e7ff         	b	0x700ae10a <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #-0x2
700ae10a: 9804         	ldr	r0, [sp, #0x10]
700ae10c: b00a         	add	sp, #0x28
700ae10e: bd80         	pop	{r7, pc}

700ae110 <_out_rev>:
700ae110: b580         	push	{r7, lr}
700ae112: b086         	sub	sp, #0x18
700ae114: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700ae118: f8dd c028    	ldr.w	r12, [sp, #0x28]
700ae11c: f8dd c024    	ldr.w	r12, [sp, #0x24]
700ae120: f8dd c020    	ldr.w	r12, [sp, #0x20]
700ae124: 9005         	str	r0, [sp, #0x14]
700ae126: 9104         	str	r1, [sp, #0x10]
700ae128: 9203         	str	r2, [sp, #0xc]
700ae12a: 9302         	str	r3, [sp, #0x8]
700ae12c: 9803         	ldr	r0, [sp, #0xc]
700ae12e: 9001         	str	r0, [sp, #0x4]
700ae130: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ae134: 0780         	lsls	r0, r0, #0x1e
700ae136: 2800         	cmp	r0, #0x0
700ae138: d41c         	bmi	0x700ae174 <_out_rev+0x64> @ imm = #0x38
700ae13a: e7ff         	b	0x700ae13c <_out_rev+0x2c> @ imm = #-0x2
700ae13c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ae140: 07c0         	lsls	r0, r0, #0x1f
700ae142: b9b8         	cbnz	r0, 0x700ae174 <_out_rev+0x64> @ imm = #0x2e
700ae144: e7ff         	b	0x700ae146 <_out_rev+0x36> @ imm = #-0x2
700ae146: 9809         	ldr	r0, [sp, #0x24]
700ae148: 9000         	str	r0, [sp]
700ae14a: e7ff         	b	0x700ae14c <_out_rev+0x3c> @ imm = #-0x2
700ae14c: 9800         	ldr	r0, [sp]
700ae14e: 990a         	ldr	r1, [sp, #0x28]
700ae150: 4288         	cmp	r0, r1
700ae152: d20e         	bhs	0x700ae172 <_out_rev+0x62> @ imm = #0x1c
700ae154: e7ff         	b	0x700ae156 <_out_rev+0x46> @ imm = #-0x2
700ae156: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ae15a: 9904         	ldr	r1, [sp, #0x10]
700ae15c: 9a03         	ldr	r2, [sp, #0xc]
700ae15e: 1c50         	adds	r0, r2, #0x1
700ae160: 9003         	str	r0, [sp, #0xc]
700ae162: 9b02         	ldr	r3, [sp, #0x8]
700ae164: 2020         	movs	r0, #0x20
700ae166: 47e0         	blx	r12
700ae168: e7ff         	b	0x700ae16a <_out_rev+0x5a> @ imm = #-0x2
700ae16a: 9800         	ldr	r0, [sp]
700ae16c: 3001         	adds	r0, #0x1
700ae16e: 9000         	str	r0, [sp]
700ae170: e7ec         	b	0x700ae14c <_out_rev+0x3c> @ imm = #-0x28
700ae172: e7ff         	b	0x700ae174 <_out_rev+0x64> @ imm = #-0x2
700ae174: e7ff         	b	0x700ae176 <_out_rev+0x66> @ imm = #-0x2
700ae176: 9809         	ldr	r0, [sp, #0x24]
700ae178: b170         	cbz	r0, 0x700ae198 <_out_rev+0x88> @ imm = #0x1c
700ae17a: e7ff         	b	0x700ae17c <_out_rev+0x6c> @ imm = #-0x2
700ae17c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ae180: 9808         	ldr	r0, [sp, #0x20]
700ae182: 9909         	ldr	r1, [sp, #0x24]
700ae184: 3901         	subs	r1, #0x1
700ae186: 9109         	str	r1, [sp, #0x24]
700ae188: 5c40         	ldrb	r0, [r0, r1]
700ae18a: 9904         	ldr	r1, [sp, #0x10]
700ae18c: 9a03         	ldr	r2, [sp, #0xc]
700ae18e: 1c53         	adds	r3, r2, #0x1
700ae190: 9303         	str	r3, [sp, #0xc]
700ae192: 9b02         	ldr	r3, [sp, #0x8]
700ae194: 47e0         	blx	r12
700ae196: e7ee         	b	0x700ae176 <_out_rev+0x66> @ imm = #-0x24
700ae198: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ae19c: 0780         	lsls	r0, r0, #0x1e
700ae19e: 2800         	cmp	r0, #0x0
700ae1a0: d513         	bpl	0x700ae1ca <_out_rev+0xba> @ imm = #0x26
700ae1a2: e7ff         	b	0x700ae1a4 <_out_rev+0x94> @ imm = #-0x2
700ae1a4: e7ff         	b	0x700ae1a6 <_out_rev+0x96> @ imm = #-0x2
700ae1a6: 9803         	ldr	r0, [sp, #0xc]
700ae1a8: 9901         	ldr	r1, [sp, #0x4]
700ae1aa: 1a40         	subs	r0, r0, r1
700ae1ac: 990a         	ldr	r1, [sp, #0x28]
700ae1ae: 4288         	cmp	r0, r1
700ae1b0: d20a         	bhs	0x700ae1c8 <_out_rev+0xb8> @ imm = #0x14
700ae1b2: e7ff         	b	0x700ae1b4 <_out_rev+0xa4> @ imm = #-0x2
700ae1b4: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ae1b8: 9904         	ldr	r1, [sp, #0x10]
700ae1ba: 9a03         	ldr	r2, [sp, #0xc]
700ae1bc: 1c50         	adds	r0, r2, #0x1
700ae1be: 9003         	str	r0, [sp, #0xc]
700ae1c0: 9b02         	ldr	r3, [sp, #0x8]
700ae1c2: 2020         	movs	r0, #0x20
700ae1c4: 47e0         	blx	r12
700ae1c6: e7ee         	b	0x700ae1a6 <_out_rev+0x96> @ imm = #-0x24
700ae1c8: e7ff         	b	0x700ae1ca <_out_rev+0xba> @ imm = #-0x2
700ae1ca: 9803         	ldr	r0, [sp, #0xc]
700ae1cc: b006         	add	sp, #0x18
700ae1ce: bd80         	pop	{r7, pc}

700ae1d0 <PMU_profilePrintEntry>:
700ae1d0: b580         	push	{r7, lr}
700ae1d2: b086         	sub	sp, #0x18
700ae1d4: 9005         	str	r0, [sp, #0x14]
700ae1d6: 2000         	movs	r0, #0x0
700ae1d8: 9004         	str	r0, [sp, #0x10]
700ae1da: e7ff         	b	0x700ae1dc <PMU_profilePrintEntry+0xc> @ imm = #-0x2
700ae1dc: 9804         	ldr	r0, [sp, #0x10]
700ae1de: f248 2100    	movw	r1, #0x8200
700ae1e2: f2c7 0108    	movt	r1, #0x7008
700ae1e6: 6809         	ldr	r1, [r1]
700ae1e8: 4288         	cmp	r0, r1
700ae1ea: d24d         	bhs	0x700ae288 <PMU_profilePrintEntry+0xb8> @ imm = #0x9a
700ae1ec: e7ff         	b	0x700ae1ee <PMU_profilePrintEntry+0x1e> @ imm = #-0x2
700ae1ee: 9804         	ldr	r0, [sp, #0x10]
700ae1f0: f248 2200    	movw	r2, #0x8200
700ae1f4: f2c7 0208    	movt	r2, #0x7008
700ae1f8: 2134         	movs	r1, #0x34
700ae1fa: fb00 2001    	mla	r0, r0, r1, r2
700ae1fe: 300c         	adds	r0, #0xc
700ae200: 9002         	str	r0, [sp, #0x8]
700ae202: 9805         	ldr	r0, [sp, #0x14]
700ae204: 9902         	ldr	r1, [sp, #0x8]
700ae206: 6b09         	ldr	r1, [r1, #0x30]
700ae208: f7f3 ecba    	blx	0x700a1b80 <strcmp>     @ imm = #-0xc68c
700ae20c: bbb8         	cbnz	r0, 0x700ae27e <PMU_profilePrintEntry+0xae> @ imm = #0x6e
700ae20e: e7ff         	b	0x700ae210 <PMU_profilePrintEntry+0x40> @ imm = #-0x2
700ae210: 9802         	ldr	r0, [sp, #0x8]
700ae212: 6b02         	ldr	r2, [r0, #0x30]
700ae214: f647 5110    	movw	r1, #0x7d10
700ae218: f2c7 010b    	movt	r1, #0x700b
700ae21c: 2001         	movs	r0, #0x1
700ae21e: 9001         	str	r0, [sp, #0x4]
700ae220: f001 ff4e    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0x1e9c
700ae224: 9801         	ldr	r0, [sp, #0x4]
700ae226: 9902         	ldr	r1, [sp, #0x8]
700ae228: 6aca         	ldr	r2, [r1, #0x2c]
700ae22a: f647 518d    	movw	r1, #0x7d8d
700ae22e: f2c7 010b    	movt	r1, #0x700b
700ae232: f001 ff45    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0x1e8a
700ae236: 2000         	movs	r0, #0x0
700ae238: 9003         	str	r0, [sp, #0xc]
700ae23a: e7ff         	b	0x700ae23c <PMU_profilePrintEntry+0x6c> @ imm = #-0x2
700ae23c: 9803         	ldr	r0, [sp, #0xc]
700ae23e: 2802         	cmp	r0, #0x2
700ae240: d815         	bhi	0x700ae26e <PMU_profilePrintEntry+0x9e> @ imm = #0x2a
700ae242: e7ff         	b	0x700ae244 <PMU_profilePrintEntry+0x74> @ imm = #-0x2
700ae244: 9902         	ldr	r1, [sp, #0x8]
700ae246: 9803         	ldr	r0, [sp, #0xc]
700ae248: eb00 0240    	add.w	r2, r0, r0, lsl #1
700ae24c: eb01 0082    	add.w	r0, r1, r2, lsl #2
700ae250: f851 2022    	ldr.w	r2, [r1, r2, lsl #2]
700ae254: 6883         	ldr	r3, [r0, #0x8]
700ae256: f647 6175    	movw	r1, #0x7e75
700ae25a: f2c7 010b    	movt	r1, #0x700b
700ae25e: 2001         	movs	r0, #0x1
700ae260: f001 ff2e    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0x1e5c
700ae264: e7ff         	b	0x700ae266 <PMU_profilePrintEntry+0x96> @ imm = #-0x2
700ae266: 9803         	ldr	r0, [sp, #0xc]
700ae268: 3001         	adds	r0, #0x1
700ae26a: 9003         	str	r0, [sp, #0xc]
700ae26c: e7e6         	b	0x700ae23c <PMU_profilePrintEntry+0x6c> @ imm = #-0x34
700ae26e: f247 41e1    	movw	r1, #0x74e1
700ae272: f2c7 010b    	movt	r1, #0x700b
700ae276: 2001         	movs	r0, #0x1
700ae278: f001 ff22    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #0x1e44
700ae27c: e004         	b	0x700ae288 <PMU_profilePrintEntry+0xb8> @ imm = #0x8
700ae27e: e7ff         	b	0x700ae280 <PMU_profilePrintEntry+0xb0> @ imm = #-0x2
700ae280: 9804         	ldr	r0, [sp, #0x10]
700ae282: 3001         	adds	r0, #0x1
700ae284: 9004         	str	r0, [sp, #0x10]
700ae286: e7a9         	b	0x700ae1dc <PMU_profilePrintEntry+0xc> @ imm = #-0xae
700ae288: b006         	add	sp, #0x18
700ae28a: bd80         	pop	{r7, pc}
700ae28c: 0000         	movs	r0, r0
700ae28e: 0000         	movs	r0, r0

700ae290 <CSL_pktdmaAccessChanPeerReg>:
700ae290: b580         	push	{r7, lr}
700ae292: b088         	sub	sp, #0x20
700ae294: 4684         	mov	r12, r0
700ae296: 980b         	ldr	r0, [sp, #0x2c]
700ae298: f8dd e028    	ldr.w	lr, [sp, #0x28]
700ae29c: f8cd c01c    	str.w	r12, [sp, #0x1c]
700ae2a0: 9106         	str	r1, [sp, #0x18]
700ae2a2: 9205         	str	r2, [sp, #0x14]
700ae2a4: 9304         	str	r3, [sp, #0x10]
700ae2a6: f88d 000f    	strb.w	r0, [sp, #0xf]
700ae2aa: 2000         	movs	r0, #0x0
700ae2ac: 9002         	str	r0, [sp, #0x8]
700ae2ae: 9807         	ldr	r0, [sp, #0x1c]
700ae2b0: b150         	cbz	r0, 0x700ae2c8 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0x14
700ae2b2: e7ff         	b	0x700ae2b4 <CSL_pktdmaAccessChanPeerReg+0x24> @ imm = #-0x2
700ae2b4: 9804         	ldr	r0, [sp, #0x10]
700ae2b6: b138         	cbz	r0, 0x700ae2c8 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0xe
700ae2b8: e7ff         	b	0x700ae2ba <CSL_pktdmaAccessChanPeerReg+0x2a> @ imm = #-0x2
700ae2ba: 9807         	ldr	r0, [sp, #0x1c]
700ae2bc: 9906         	ldr	r1, [sp, #0x18]
700ae2be: 9a0a         	ldr	r2, [sp, #0x28]
700ae2c0: f004 ff2e    	bl	0x700b3120 <CSL_pktdmaIsValidChanIdx> @ imm = #0x4e5c
700ae2c4: b920         	cbnz	r0, 0x700ae2d0 <CSL_pktdmaAccessChanPeerReg+0x40> @ imm = #0x8
700ae2c6: e7ff         	b	0x700ae2c8 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #-0x2
700ae2c8: f04f 30ff    	mov.w	r0, #0xffffffff
700ae2cc: 9002         	str	r0, [sp, #0x8]
700ae2ce: e037         	b	0x700ae340 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #0x6e
700ae2d0: 9805         	ldr	r0, [sp, #0x14]
700ae2d2: 280f         	cmp	r0, #0xf
700ae2d4: d82f         	bhi	0x700ae336 <CSL_pktdmaAccessChanPeerReg+0xa6> @ imm = #0x5e
700ae2d6: e7ff         	b	0x700ae2d8 <CSL_pktdmaAccessChanPeerReg+0x48> @ imm = #-0x2
700ae2d8: 980a         	ldr	r0, [sp, #0x28]
700ae2da: b960         	cbnz	r0, 0x700ae2f6 <CSL_pktdmaAccessChanPeerReg+0x66> @ imm = #0x18
700ae2dc: e7ff         	b	0x700ae2de <CSL_pktdmaAccessChanPeerReg+0x4e> @ imm = #-0x2
700ae2de: 9807         	ldr	r0, [sp, #0x1c]
700ae2e0: 6900         	ldr	r0, [r0, #0x10]
700ae2e2: 9906         	ldr	r1, [sp, #0x18]
700ae2e4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae2e8: 9905         	ldr	r1, [sp, #0x14]
700ae2ea: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae2ee: f500 7000    	add.w	r0, r0, #0x200
700ae2f2: 9001         	str	r0, [sp, #0x4]
700ae2f4: e00b         	b	0x700ae30e <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #0x16
700ae2f6: 9807         	ldr	r0, [sp, #0x1c]
700ae2f8: 6940         	ldr	r0, [r0, #0x14]
700ae2fa: 9906         	ldr	r1, [sp, #0x18]
700ae2fc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ae300: 9905         	ldr	r1, [sp, #0x14]
700ae302: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae306: f500 7000    	add.w	r0, r0, #0x200
700ae30a: 9001         	str	r0, [sp, #0x4]
700ae30c: e7ff         	b	0x700ae30e <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #-0x2
700ae30e: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ae312: 07c0         	lsls	r0, r0, #0x1f
700ae314: b130         	cbz	r0, 0x700ae324 <CSL_pktdmaAccessChanPeerReg+0x94> @ imm = #0xc
700ae316: e7ff         	b	0x700ae318 <CSL_pktdmaAccessChanPeerReg+0x88> @ imm = #-0x2
700ae318: 9801         	ldr	r0, [sp, #0x4]
700ae31a: f007 faa1    	bl	0x700b5860 <CSL_REG32_RD_RAW> @ imm = #0x7542
700ae31e: 9904         	ldr	r1, [sp, #0x10]
700ae320: 6008         	str	r0, [r1]
700ae322: e005         	b	0x700ae330 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #0xa
700ae324: 9801         	ldr	r0, [sp, #0x4]
700ae326: 9904         	ldr	r1, [sp, #0x10]
700ae328: 6809         	ldr	r1, [r1]
700ae32a: f007 fa11    	bl	0x700b5750 <CSL_REG32_WR_RAW> @ imm = #0x7422
700ae32e: e7ff         	b	0x700ae330 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #-0x2
700ae330: 2000         	movs	r0, #0x0
700ae332: 9002         	str	r0, [sp, #0x8]
700ae334: e003         	b	0x700ae33e <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #0x6
700ae336: f04f 30ff    	mov.w	r0, #0xffffffff
700ae33a: 9002         	str	r0, [sp, #0x8]
700ae33c: e7ff         	b	0x700ae33e <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #-0x2
700ae33e: e7ff         	b	0x700ae340 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #-0x2
700ae340: 9802         	ldr	r0, [sp, #0x8]
700ae342: b008         	add	sp, #0x20
700ae344: bd80         	pop	{r7, pc}
		...
700ae34e: 0000         	movs	r0, r0

700ae350 <UART_fifoWrite>:
700ae350: b580         	push	{r7, lr}
700ae352: b08c         	sub	sp, #0x30
700ae354: 900b         	str	r0, [sp, #0x2c]
700ae356: 910a         	str	r1, [sp, #0x28]
700ae358: 9209         	str	r2, [sp, #0x24]
700ae35a: 9809         	ldr	r0, [sp, #0x24]
700ae35c: 9008         	str	r0, [sp, #0x20]
700ae35e: 9808         	ldr	r0, [sp, #0x20]
700ae360: 9007         	str	r0, [sp, #0x1c]
700ae362: 980a         	ldr	r0, [sp, #0x28]
700ae364: 9006         	str	r0, [sp, #0x18]
700ae366: 2000         	movs	r0, #0x0
700ae368: 9005         	str	r0, [sp, #0x14]
700ae36a: 9004         	str	r0, [sp, #0x10]
700ae36c: f640 30b8    	movw	r0, #0xbb8
700ae370: 9003         	str	r0, [sp, #0xc]
700ae372: 2040         	movs	r0, #0x40
700ae374: 9004         	str	r0, [sp, #0x10]
700ae376: e7ff         	b	0x700ae378 <UART_fifoWrite+0x28> @ imm = #-0x2
700ae378: 980b         	ldr	r0, [sp, #0x2c]
700ae37a: 6800         	ldr	r0, [r0]
700ae37c: f005 fba0    	bl	0x700b3ac0 <UART_readLineStatus> @ imm = #0x5740
700ae380: 9005         	str	r0, [sp, #0x14]
700ae382: 9803         	ldr	r0, [sp, #0xc]
700ae384: 3801         	subs	r0, #0x1
700ae386: 9003         	str	r0, [sp, #0xc]
700ae388: e7ff         	b	0x700ae38a <UART_fifoWrite+0x3a> @ imm = #-0x2
700ae38a: 9805         	ldr	r0, [sp, #0x14]
700ae38c: f000 0160    	and	r1, r0, #0x60
700ae390: 2000         	movs	r0, #0x0
700ae392: 2960         	cmp	r1, #0x60
700ae394: 9002         	str	r0, [sp, #0x8]
700ae396: d007         	beq	0x700ae3a8 <UART_fifoWrite+0x58> @ imm = #0xe
700ae398: e7ff         	b	0x700ae39a <UART_fifoWrite+0x4a> @ imm = #-0x2
700ae39a: 9903         	ldr	r1, [sp, #0xc]
700ae39c: 2000         	movs	r0, #0x0
700ae39e: 2900         	cmp	r1, #0x0
700ae3a0: bfc8         	it	gt
700ae3a2: 2001         	movgt	r0, #0x1
700ae3a4: 9002         	str	r0, [sp, #0x8]
700ae3a6: e7ff         	b	0x700ae3a8 <UART_fifoWrite+0x58> @ imm = #-0x2
700ae3a8: 9802         	ldr	r0, [sp, #0x8]
700ae3aa: 07c0         	lsls	r0, r0, #0x1f
700ae3ac: 2800         	cmp	r0, #0x0
700ae3ae: d1e3         	bne	0x700ae378 <UART_fifoWrite+0x28> @ imm = #-0x3a
700ae3b0: e7ff         	b	0x700ae3b2 <UART_fifoWrite+0x62> @ imm = #-0x2
700ae3b2: 9803         	ldr	r0, [sp, #0xc]
700ae3b4: 2801         	cmp	r0, #0x1
700ae3b6: db21         	blt	0x700ae3fc <UART_fifoWrite+0xac> @ imm = #0x42
700ae3b8: e7ff         	b	0x700ae3ba <UART_fifoWrite+0x6a> @ imm = #-0x2
700ae3ba: e7ff         	b	0x700ae3bc <UART_fifoWrite+0x6c> @ imm = #-0x2
700ae3bc: 9904         	ldr	r1, [sp, #0x10]
700ae3be: 2000         	movs	r0, #0x0
700ae3c0: 9001         	str	r0, [sp, #0x4]
700ae3c2: b131         	cbz	r1, 0x700ae3d2 <UART_fifoWrite+0x82> @ imm = #0xc
700ae3c4: e7ff         	b	0x700ae3c6 <UART_fifoWrite+0x76> @ imm = #-0x2
700ae3c6: 9808         	ldr	r0, [sp, #0x20]
700ae3c8: 2800         	cmp	r0, #0x0
700ae3ca: bf18         	it	ne
700ae3cc: 2001         	movne	r0, #0x1
700ae3ce: 9001         	str	r0, [sp, #0x4]
700ae3d0: e7ff         	b	0x700ae3d2 <UART_fifoWrite+0x82> @ imm = #-0x2
700ae3d2: 9801         	ldr	r0, [sp, #0x4]
700ae3d4: 07c0         	lsls	r0, r0, #0x1f
700ae3d6: b180         	cbz	r0, 0x700ae3fa <UART_fifoWrite+0xaa> @ imm = #0x20
700ae3d8: e7ff         	b	0x700ae3da <UART_fifoWrite+0x8a> @ imm = #-0x2
700ae3da: 980b         	ldr	r0, [sp, #0x2c]
700ae3dc: 6800         	ldr	r0, [r0]
700ae3de: 9906         	ldr	r1, [sp, #0x18]
700ae3e0: 7809         	ldrb	r1, [r1]
700ae3e2: f007 f835    	bl	0x700b5450 <UART_putChar> @ imm = #0x706a
700ae3e6: 9806         	ldr	r0, [sp, #0x18]
700ae3e8: 3001         	adds	r0, #0x1
700ae3ea: 9006         	str	r0, [sp, #0x18]
700ae3ec: 9808         	ldr	r0, [sp, #0x20]
700ae3ee: 3801         	subs	r0, #0x1
700ae3f0: 9008         	str	r0, [sp, #0x20]
700ae3f2: 9804         	ldr	r0, [sp, #0x10]
700ae3f4: 3801         	subs	r0, #0x1
700ae3f6: 9004         	str	r0, [sp, #0x10]
700ae3f8: e7e0         	b	0x700ae3bc <UART_fifoWrite+0x6c> @ imm = #-0x40
700ae3fa: e7ff         	b	0x700ae3fc <UART_fifoWrite+0xac> @ imm = #-0x2
700ae3fc: 9807         	ldr	r0, [sp, #0x1c]
700ae3fe: 9908         	ldr	r1, [sp, #0x20]
700ae400: 1a40         	subs	r0, r0, r1
700ae402: b00c         	add	sp, #0x30
700ae404: bd80         	pop	{r7, pc}
		...
700ae40e: 0000         	movs	r0, r0

700ae410 <UART_init>:
700ae410: b580         	push	{r7, lr}
700ae412: b086         	sub	sp, #0x18
700ae414: 2000         	movs	r0, #0x0
700ae416: 9004         	str	r0, [sp, #0x10]
700ae418: e7ff         	b	0x700ae41a <UART_init+0xa> @ imm = #-0x2
700ae41a: 9804         	ldr	r0, [sp, #0x10]
700ae41c: f248 718c    	movw	r1, #0x878c
700ae420: f2c7 010b    	movt	r1, #0x700b
700ae424: 6809         	ldr	r1, [r1]
700ae426: 4288         	cmp	r0, r1
700ae428: d236         	bhs	0x700ae498 <UART_init+0x88> @ imm = #0x6c
700ae42a: e7ff         	b	0x700ae42c <UART_init+0x1c> @ imm = #-0x2
700ae42c: 9904         	ldr	r1, [sp, #0x10]
700ae42e: f248 7054    	movw	r0, #0x8754
700ae432: f2c7 000b    	movt	r0, #0x700b
700ae436: 9002         	str	r0, [sp, #0x8]
700ae438: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae43c: 6840         	ldr	r0, [r0, #0x4]
700ae43e: 9003         	str	r0, [sp, #0xc]
700ae440: 9803         	ldr	r0, [sp, #0xc]
700ae442: 2800         	cmp	r0, #0x0
700ae444: bf18         	it	ne
700ae446: 2001         	movne	r0, #0x1
700ae448: f647 51b3    	movw	r1, #0x7db3
700ae44c: f2c7 010b    	movt	r1, #0x700b
700ae450: 466a         	mov	r2, sp
700ae452: 6011         	str	r1, [r2]
700ae454: f647 610e    	movw	r1, #0x7e0e
700ae458: f2c7 010b    	movt	r1, #0x700b
700ae45c: f647 7235    	movw	r2, #0x7f35
700ae460: f2c7 020b    	movt	r2, #0x700b
700ae464: 23bf         	movs	r3, #0xbf
700ae466: f002 fd93    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x2b26
700ae46a: 9803         	ldr	r0, [sp, #0xc]
700ae46c: f44f 715a    	mov.w	r1, #0x368
700ae470: f7f2 ed40    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xd580
700ae474: 9802         	ldr	r0, [sp, #0x8]
700ae476: 9904         	ldr	r1, [sp, #0x10]
700ae478: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700ae47c: 6800         	ldr	r0, [r0]
700ae47e: 2100         	movs	r1, #0x0
700ae480: f7fe f906    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x1df4
700ae484: 9902         	ldr	r1, [sp, #0x8]
700ae486: 9a04         	ldr	r2, [sp, #0x10]
700ae488: f851 1032    	ldr.w	r1, [r1, r2, lsl #3]
700ae48c: 6008         	str	r0, [r1]
700ae48e: e7ff         	b	0x700ae490 <UART_init+0x80> @ imm = #-0x2
700ae490: 9804         	ldr	r0, [sp, #0x10]
700ae492: 3001         	adds	r0, #0x1
700ae494: 9004         	str	r0, [sp, #0x10]
700ae496: e7c0         	b	0x700ae41a <UART_init+0xa> @ imm = #-0x80
700ae498: f248 40d8    	movw	r0, #0x84d8
700ae49c: f2c7 000b    	movt	r0, #0x700b
700ae4a0: 3004         	adds	r0, #0x4
700ae4a2: f002 f855    	bl	0x700b0550 <SemaphoreP_constructMutex> @ imm = #0x20aa
700ae4a6: 9005         	str	r0, [sp, #0x14]
700ae4a8: 9805         	ldr	r0, [sp, #0x14]
700ae4aa: b938         	cbnz	r0, 0x700ae4bc <UART_init+0xac> @ imm = #0xe
700ae4ac: e7ff         	b	0x700ae4ae <UART_init+0x9e> @ imm = #-0x2
700ae4ae: f248 41d8    	movw	r1, #0x84d8
700ae4b2: f2c7 010b    	movt	r1, #0x700b
700ae4b6: 1d08         	adds	r0, r1, #0x4
700ae4b8: 6008         	str	r0, [r1]
700ae4ba: e7ff         	b	0x700ae4bc <UART_init+0xac> @ imm = #-0x2
700ae4bc: b006         	add	sp, #0x18
700ae4be: bd80         	pop	{r7, pc}

700ae4c0 <Udma_chCheckParams>:
700ae4c0: b084         	sub	sp, #0x10
700ae4c2: 9003         	str	r0, [sp, #0xc]
700ae4c4: 9102         	str	r1, [sp, #0x8]
700ae4c6: 9201         	str	r2, [sp, #0x4]
700ae4c8: 2000         	movs	r0, #0x0
700ae4ca: 9000         	str	r0, [sp]
700ae4cc: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae4d0: 0700         	lsls	r0, r0, #0x1c
700ae4d2: 2800         	cmp	r0, #0x0
700ae4d4: d513         	bpl	0x700ae4fe <Udma_chCheckParams+0x3e> @ imm = #0x26
700ae4d6: e7ff         	b	0x700ae4d8 <Udma_chCheckParams+0x18> @ imm = #-0x2
700ae4d8: 9801         	ldr	r0, [sp, #0x4]
700ae4da: 6840         	ldr	r0, [r0, #0x4]
700ae4dc: f510 3f80    	cmn.w	r0, #0x10000
700ae4e0: d008         	beq	0x700ae4f4 <Udma_chCheckParams+0x34> @ imm = #0x10
700ae4e2: e7ff         	b	0x700ae4e4 <Udma_chCheckParams+0x24> @ imm = #-0x2
700ae4e4: 9801         	ldr	r0, [sp, #0x4]
700ae4e6: 6840         	ldr	r0, [r0, #0x4]
700ae4e8: 2102         	movs	r1, #0x2
700ae4ea: f6cf 71ff    	movt	r1, #0xffff
700ae4ee: 4288         	cmp	r0, r1
700ae4f0: d104         	bne	0x700ae4fc <Udma_chCheckParams+0x3c> @ imm = #0x8
700ae4f2: e7ff         	b	0x700ae4f4 <Udma_chCheckParams+0x34> @ imm = #-0x2
700ae4f4: f06f 0002    	mvn	r0, #0x2
700ae4f8: 9000         	str	r0, [sp]
700ae4fa: e7ff         	b	0x700ae4fc <Udma_chCheckParams+0x3c> @ imm = #-0x2
700ae4fc: e7ff         	b	0x700ae4fe <Udma_chCheckParams+0x3e> @ imm = #-0x2
700ae4fe: f89d 0009    	ldrb.w	r0, [sp, #0x9]
700ae502: 07c0         	lsls	r0, r0, #0x1f
700ae504: b388         	cbz	r0, 0x700ae56a <Udma_chCheckParams+0xaa> @ imm = #0x62
700ae506: e7ff         	b	0x700ae508 <Udma_chCheckParams+0x48> @ imm = #-0x2
700ae508: 9801         	ldr	r0, [sp, #0x4]
700ae50a: 6880         	ldr	r0, [r0, #0x8]
700ae50c: 2104         	movs	r1, #0x4
700ae50e: f6cf 71ff    	movt	r1, #0xffff
700ae512: 4288         	cmp	r0, r1
700ae514: d104         	bne	0x700ae520 <Udma_chCheckParams+0x60> @ imm = #0x8
700ae516: e7ff         	b	0x700ae518 <Udma_chCheckParams+0x58> @ imm = #-0x2
700ae518: f06f 0002    	mvn	r0, #0x2
700ae51c: 9000         	str	r0, [sp]
700ae51e: e7ff         	b	0x700ae520 <Udma_chCheckParams+0x60> @ imm = #-0x2
700ae520: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae524: 07c0         	lsls	r0, r0, #0x1f
700ae526: b150         	cbz	r0, 0x700ae53e <Udma_chCheckParams+0x7e> @ imm = #0x14
700ae528: e7ff         	b	0x700ae52a <Udma_chCheckParams+0x6a> @ imm = #-0x2
700ae52a: 9801         	ldr	r0, [sp, #0x4]
700ae52c: 6880         	ldr	r0, [r0, #0x8]
700ae52e: 2804         	cmp	r0, #0x4
700ae530: d304         	blo	0x700ae53c <Udma_chCheckParams+0x7c> @ imm = #0x8
700ae532: e7ff         	b	0x700ae534 <Udma_chCheckParams+0x74> @ imm = #-0x2
700ae534: f06f 0002    	mvn	r0, #0x2
700ae538: 9000         	str	r0, [sp]
700ae53a: e7ff         	b	0x700ae53c <Udma_chCheckParams+0x7c> @ imm = #-0x2
700ae53c: e7ff         	b	0x700ae53e <Udma_chCheckParams+0x7e> @ imm = #-0x2
700ae53e: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ae542: 0780         	lsls	r0, r0, #0x1e
700ae544: 2800         	cmp	r0, #0x0
700ae546: d50f         	bpl	0x700ae568 <Udma_chCheckParams+0xa8> @ imm = #0x1e
700ae548: e7ff         	b	0x700ae54a <Udma_chCheckParams+0x8a> @ imm = #-0x2
700ae54a: 9801         	ldr	r0, [sp, #0x4]
700ae54c: 6880         	ldr	r0, [r0, #0x8]
700ae54e: 2804         	cmp	r0, #0x4
700ae550: d305         	blo	0x700ae55e <Udma_chCheckParams+0x9e> @ imm = #0xa
700ae552: e7ff         	b	0x700ae554 <Udma_chCheckParams+0x94> @ imm = #-0x2
700ae554: 9801         	ldr	r0, [sp, #0x4]
700ae556: 6880         	ldr	r0, [r0, #0x8]
700ae558: 2808         	cmp	r0, #0x8
700ae55a: d304         	blo	0x700ae566 <Udma_chCheckParams+0xa6> @ imm = #0x8
700ae55c: e7ff         	b	0x700ae55e <Udma_chCheckParams+0x9e> @ imm = #-0x2
700ae55e: f06f 0002    	mvn	r0, #0x2
700ae562: 9000         	str	r0, [sp]
700ae564: e7ff         	b	0x700ae566 <Udma_chCheckParams+0xa6> @ imm = #-0x2
700ae566: e7ff         	b	0x700ae568 <Udma_chCheckParams+0xa8> @ imm = #-0x2
700ae568: e7ff         	b	0x700ae56a <Udma_chCheckParams+0xaa> @ imm = #-0x2
700ae56a: 9800         	ldr	r0, [sp]
700ae56c: b004         	add	sp, #0x10
700ae56e: 4770         	bx	lr

700ae570 <Udma_getMappedChRingAttributes>:
700ae570: b087         	sub	sp, #0x1c
700ae572: 9006         	str	r0, [sp, #0x18]
700ae574: 9105         	str	r1, [sp, #0x14]
700ae576: 9204         	str	r2, [sp, #0x10]
700ae578: 9303         	str	r3, [sp, #0xc]
700ae57a: 2000         	movs	r0, #0x0
700ae57c: 9001         	str	r0, [sp, #0x4]
700ae57e: 9000         	str	r0, [sp]
700ae580: 9805         	ldr	r0, [sp, #0x14]
700ae582: 2803         	cmp	r0, #0x3
700ae584: d81e         	bhi	0x700ae5c4 <Udma_getMappedChRingAttributes+0x54> @ imm = #0x3c
700ae586: e7ff         	b	0x700ae588 <Udma_getMappedChRingAttributes+0x18> @ imm = #-0x2
700ae588: 9804         	ldr	r0, [sp, #0x10]
700ae58a: 2810         	cmp	r0, #0x10
700ae58c: d304         	blo	0x700ae598 <Udma_getMappedChRingAttributes+0x28> @ imm = #0x8
700ae58e: e7ff         	b	0x700ae590 <Udma_getMappedChRingAttributes+0x20> @ imm = #-0x2
700ae590: 9804         	ldr	r0, [sp, #0x10]
700ae592: 282a         	cmp	r0, #0x2a
700ae594: d304         	blo	0x700ae5a0 <Udma_getMappedChRingAttributes+0x30> @ imm = #0x8
700ae596: e7ff         	b	0x700ae598 <Udma_getMappedChRingAttributes+0x28> @ imm = #-0x2
700ae598: f06f 0002    	mvn	r0, #0x2
700ae59c: 9000         	str	r0, [sp]
700ae59e: e7ff         	b	0x700ae5a0 <Udma_getMappedChRingAttributes+0x30> @ imm = #-0x2
700ae5a0: 9800         	ldr	r0, [sp]
700ae5a2: b970         	cbnz	r0, 0x700ae5c2 <Udma_getMappedChRingAttributes+0x52> @ imm = #0x1c
700ae5a4: e7ff         	b	0x700ae5a6 <Udma_getMappedChRingAttributes+0x36> @ imm = #-0x2
700ae5a6: 9804         	ldr	r0, [sp, #0x10]
700ae5a8: 3810         	subs	r0, #0x10
700ae5aa: 9001         	str	r0, [sp, #0x4]
700ae5ac: 9801         	ldr	r0, [sp, #0x4]
700ae5ae: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae5b2: f247 20a8    	movw	r0, #0x72a8
700ae5b6: f2c7 000b    	movt	r0, #0x700b
700ae5ba: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae5be: 9002         	str	r0, [sp, #0x8]
700ae5c0: e7ff         	b	0x700ae5c2 <Udma_getMappedChRingAttributes+0x52> @ imm = #-0x2
700ae5c2: e01d         	b	0x700ae600 <Udma_getMappedChRingAttributes+0x90> @ imm = #0x3a
700ae5c4: 9804         	ldr	r0, [sp, #0x10]
700ae5c6: 2810         	cmp	r0, #0x10
700ae5c8: d304         	blo	0x700ae5d4 <Udma_getMappedChRingAttributes+0x64> @ imm = #0x8
700ae5ca: e7ff         	b	0x700ae5cc <Udma_getMappedChRingAttributes+0x5c> @ imm = #-0x2
700ae5cc: 9804         	ldr	r0, [sp, #0x10]
700ae5ce: 281d         	cmp	r0, #0x1d
700ae5d0: d304         	blo	0x700ae5dc <Udma_getMappedChRingAttributes+0x6c> @ imm = #0x8
700ae5d2: e7ff         	b	0x700ae5d4 <Udma_getMappedChRingAttributes+0x64> @ imm = #-0x2
700ae5d4: f06f 0002    	mvn	r0, #0x2
700ae5d8: 9000         	str	r0, [sp]
700ae5da: e7ff         	b	0x700ae5dc <Udma_getMappedChRingAttributes+0x6c> @ imm = #-0x2
700ae5dc: 9800         	ldr	r0, [sp]
700ae5de: b970         	cbnz	r0, 0x700ae5fe <Udma_getMappedChRingAttributes+0x8e> @ imm = #0x1c
700ae5e0: e7ff         	b	0x700ae5e2 <Udma_getMappedChRingAttributes+0x72> @ imm = #-0x2
700ae5e2: 9804         	ldr	r0, [sp, #0x10]
700ae5e4: 3810         	subs	r0, #0x10
700ae5e6: 9001         	str	r0, [sp, #0x4]
700ae5e8: 9801         	ldr	r0, [sp, #0x4]
700ae5ea: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ae5ee: f247 40e4    	movw	r0, #0x74e4
700ae5f2: f2c7 000b    	movt	r0, #0x700b
700ae5f6: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae5fa: 9002         	str	r0, [sp, #0x8]
700ae5fc: e7ff         	b	0x700ae5fe <Udma_getMappedChRingAttributes+0x8e> @ imm = #-0x2
700ae5fe: e7ff         	b	0x700ae600 <Udma_getMappedChRingAttributes+0x90> @ imm = #-0x2
700ae600: 9800         	ldr	r0, [sp]
700ae602: b948         	cbnz	r0, 0x700ae618 <Udma_getMappedChRingAttributes+0xa8> @ imm = #0x12
700ae604: e7ff         	b	0x700ae606 <Udma_getMappedChRingAttributes+0x96> @ imm = #-0x2
700ae606: 9903         	ldr	r1, [sp, #0xc]
700ae608: 9b02         	ldr	r3, [sp, #0x8]
700ae60a: 6818         	ldr	r0, [r3]
700ae60c: 685a         	ldr	r2, [r3, #0x4]
700ae60e: 689b         	ldr	r3, [r3, #0x8]
700ae610: 608b         	str	r3, [r1, #0x8]
700ae612: 604a         	str	r2, [r1, #0x4]
700ae614: 6008         	str	r0, [r1]
700ae616: e7ff         	b	0x700ae618 <Udma_getMappedChRingAttributes+0xa8> @ imm = #-0x2
700ae618: 9800         	ldr	r0, [sp]
700ae61a: b007         	add	sp, #0x1c
700ae61c: 4770         	bx	lr
700ae61e: 0000         	movs	r0, r0

700ae620 <UdmaChRxPrms_init>:
700ae620: b083         	sub	sp, #0xc
700ae622: 9002         	str	r0, [sp, #0x8]
700ae624: 9101         	str	r1, [sp, #0x4]
700ae626: 9802         	ldr	r0, [sp, #0x8]
700ae628: 2800         	cmp	r0, #0x0
700ae62a: d04d         	beq	0x700ae6c8 <UdmaChRxPrms_init+0xa8> @ imm = #0x9a
700ae62c: e7ff         	b	0x700ae62e <UdmaChRxPrms_init+0xe> @ imm = #-0x2
700ae62e: 9902         	ldr	r1, [sp, #0x8]
700ae630: 2000         	movs	r0, #0x0
700ae632: 7008         	strb	r0, [r1]
700ae634: 9902         	ldr	r1, [sp, #0x8]
700ae636: 7048         	strb	r0, [r1, #0x1]
700ae638: 9902         	ldr	r1, [sp, #0x8]
700ae63a: 2002         	movs	r0, #0x2
700ae63c: 7088         	strb	r0, [r1, #0x2]
700ae63e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae642: 0740         	lsls	r0, r0, #0x1d
700ae644: 2800         	cmp	r0, #0x0
700ae646: d504         	bpl	0x700ae652 <UdmaChRxPrms_init+0x32> @ imm = #0x8
700ae648: e7ff         	b	0x700ae64a <UdmaChRxPrms_init+0x2a> @ imm = #-0x2
700ae64a: 9902         	ldr	r1, [sp, #0x8]
700ae64c: 200c         	movs	r0, #0xc
700ae64e: 7088         	strb	r0, [r1, #0x2]
700ae650: e7ff         	b	0x700ae652 <UdmaChRxPrms_init+0x32> @ imm = #-0x2
700ae652: 9902         	ldr	r1, [sp, #0x8]
700ae654: 2010         	movs	r0, #0x10
700ae656: 8088         	strh	r0, [r1, #0x4]
700ae658: 9902         	ldr	r1, [sp, #0x8]
700ae65a: 2004         	movs	r0, #0x4
700ae65c: 7188         	strb	r0, [r1, #0x6]
700ae65e: 9902         	ldr	r1, [sp, #0x8]
700ae660: 71c8         	strb	r0, [r1, #0x7]
700ae662: 9802         	ldr	r0, [sp, #0x8]
700ae664: 2100         	movs	r1, #0x0
700ae666: 9100         	str	r1, [sp]
700ae668: 7201         	strb	r1, [r0, #0x8]
700ae66a: 9a02         	ldr	r2, [sp, #0x8]
700ae66c: 2001         	movs	r0, #0x1
700ae66e: 7250         	strb	r0, [r2, #0x9]
700ae670: 9a02         	ldr	r2, [sp, #0x8]
700ae672: 8151         	strh	r1, [r2, #0xa]
700ae674: 9a02         	ldr	r2, [sp, #0x8]
700ae676: 8191         	strh	r1, [r2, #0xc]
700ae678: 9a02         	ldr	r2, [sp, #0x8]
700ae67a: 7391         	strb	r1, [r2, #0xe]
700ae67c: 9a02         	ldr	r2, [sp, #0x8]
700ae67e: 73d1         	strb	r1, [r2, #0xf]
700ae680: 9a02         	ldr	r2, [sp, #0x8]
700ae682: 7410         	strb	r0, [r2, #0x10]
700ae684: 9a02         	ldr	r2, [sp, #0x8]
700ae686: 7451         	strb	r1, [r2, #0x11]
700ae688: 9a02         	ldr	r2, [sp, #0x8]
700ae68a: 7491         	strb	r1, [r2, #0x12]
700ae68c: 9a02         	ldr	r2, [sp, #0x8]
700ae68e: 74d1         	strb	r1, [r2, #0x13]
700ae690: 9902         	ldr	r1, [sp, #0x8]
700ae692: 6148         	str	r0, [r1, #0x14]
700ae694: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae698: 0600         	lsls	r0, r0, #0x18
700ae69a: 2800         	cmp	r0, #0x0
700ae69c: d504         	bpl	0x700ae6a8 <UdmaChRxPrms_init+0x88> @ imm = #0x8
700ae69e: e7ff         	b	0x700ae6a0 <UdmaChRxPrms_init+0x80> @ imm = #-0x2
700ae6a0: 9902         	ldr	r1, [sp, #0x8]
700ae6a2: 2003         	movs	r0, #0x3
700ae6a4: 7608         	strb	r0, [r1, #0x18]
700ae6a6: e00e         	b	0x700ae6c6 <UdmaChRxPrms_init+0xa6> @ imm = #0x1c
700ae6a8: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ae6ac: 0640         	lsls	r0, r0, #0x19
700ae6ae: 2800         	cmp	r0, #0x0
700ae6b0: d504         	bpl	0x700ae6bc <UdmaChRxPrms_init+0x9c> @ imm = #0x8
700ae6b2: e7ff         	b	0x700ae6b4 <UdmaChRxPrms_init+0x94> @ imm = #-0x2
700ae6b4: 9902         	ldr	r1, [sp, #0x8]
700ae6b6: 2003         	movs	r0, #0x3
700ae6b8: 7608         	strb	r0, [r1, #0x18]
700ae6ba: e003         	b	0x700ae6c4 <UdmaChRxPrms_init+0xa4> @ imm = #0x6
700ae6bc: 9902         	ldr	r1, [sp, #0x8]
700ae6be: 2001         	movs	r0, #0x1
700ae6c0: 7608         	strb	r0, [r1, #0x18]
700ae6c2: e7ff         	b	0x700ae6c4 <UdmaChRxPrms_init+0xa4> @ imm = #-0x2
700ae6c4: e7ff         	b	0x700ae6c6 <UdmaChRxPrms_init+0xa6> @ imm = #-0x2
700ae6c6: e7ff         	b	0x700ae6c8 <UdmaChRxPrms_init+0xa8> @ imm = #-0x2
700ae6c8: b003         	add	sp, #0xc
700ae6ca: 4770         	bx	lr
700ae6cc: 0000         	movs	r0, r0
700ae6ce: 0000         	movs	r0, r0

700ae6d0 <UdmaChTxPrms_init>:
700ae6d0: b082         	sub	sp, #0x8
700ae6d2: 9001         	str	r0, [sp, #0x4]
700ae6d4: 9100         	str	r1, [sp]
700ae6d6: 9801         	ldr	r0, [sp, #0x4]
700ae6d8: 2800         	cmp	r0, #0x0
700ae6da: d04d         	beq	0x700ae778 <UdmaChTxPrms_init+0xa8> @ imm = #0x9a
700ae6dc: e7ff         	b	0x700ae6de <UdmaChTxPrms_init+0xe> @ imm = #-0x2
700ae6de: 9901         	ldr	r1, [sp, #0x4]
700ae6e0: 2000         	movs	r0, #0x0
700ae6e2: 7008         	strb	r0, [r1]
700ae6e4: 9901         	ldr	r1, [sp, #0x4]
700ae6e6: 7048         	strb	r0, [r1, #0x1]
700ae6e8: 9901         	ldr	r1, [sp, #0x4]
700ae6ea: 7088         	strb	r0, [r1, #0x2]
700ae6ec: 9901         	ldr	r1, [sp, #0x4]
700ae6ee: 70c8         	strb	r0, [r1, #0x3]
700ae6f0: 9901         	ldr	r1, [sp, #0x4]
700ae6f2: 2002         	movs	r0, #0x2
700ae6f4: 7108         	strb	r0, [r1, #0x4]
700ae6f6: f89d 0000    	ldrb.w	r0, [sp]
700ae6fa: 0740         	lsls	r0, r0, #0x1d
700ae6fc: 2800         	cmp	r0, #0x0
700ae6fe: d504         	bpl	0x700ae70a <UdmaChTxPrms_init+0x3a> @ imm = #0x8
700ae700: e7ff         	b	0x700ae702 <UdmaChTxPrms_init+0x32> @ imm = #-0x2
700ae702: 9901         	ldr	r1, [sp, #0x4]
700ae704: 200c         	movs	r0, #0xc
700ae706: 7108         	strb	r0, [r1, #0x4]
700ae708: e7ff         	b	0x700ae70a <UdmaChTxPrms_init+0x3a> @ imm = #-0x2
700ae70a: 9901         	ldr	r1, [sp, #0x4]
700ae70c: 2010         	movs	r0, #0x10
700ae70e: 80c8         	strh	r0, [r1, #0x6]
700ae710: 9901         	ldr	r1, [sp, #0x4]
700ae712: 2004         	movs	r0, #0x4
700ae714: 7208         	strb	r0, [r1, #0x8]
700ae716: 9901         	ldr	r1, [sp, #0x4]
700ae718: 7248         	strb	r0, [r1, #0x9]
700ae71a: 9901         	ldr	r1, [sp, #0x4]
700ae71c: 2000         	movs	r0, #0x0
700ae71e: 7288         	strb	r0, [r1, #0xa]
700ae720: 9a01         	ldr	r2, [sp, #0x4]
700ae722: 2101         	movs	r1, #0x1
700ae724: 72d1         	strb	r1, [r2, #0xb]
700ae726: 9901         	ldr	r1, [sp, #0x4]
700ae728: 7308         	strb	r0, [r1, #0xc]
700ae72a: f89d 0000    	ldrb.w	r0, [sp]
700ae72e: ea4f 6000    	lsl.w	r0, r0, #0x18
700ae732: 2800         	cmp	r0, #0x0
700ae734: d507         	bpl	0x700ae746 <UdmaChTxPrms_init+0x76> @ imm = #0xe
700ae736: e7ff         	b	0x700ae738 <UdmaChTxPrms_init+0x68> @ imm = #-0x2
700ae738: 9901         	ldr	r1, [sp, #0x4]
700ae73a: 2000         	movs	r0, #0x0
700ae73c: 81c8         	strh	r0, [r1, #0xe]
700ae73e: 9901         	ldr	r1, [sp, #0x4]
700ae740: 2003         	movs	r0, #0x3
700ae742: 7408         	strb	r0, [r1, #0x10]
700ae744: e014         	b	0x700ae770 <UdmaChTxPrms_init+0xa0> @ imm = #0x28
700ae746: f89d 0000    	ldrb.w	r0, [sp]
700ae74a: 0640         	lsls	r0, r0, #0x19
700ae74c: 2800         	cmp	r0, #0x0
700ae74e: d507         	bpl	0x700ae760 <UdmaChTxPrms_init+0x90> @ imm = #0xe
700ae750: e7ff         	b	0x700ae752 <UdmaChTxPrms_init+0x82> @ imm = #-0x2
700ae752: 9901         	ldr	r1, [sp, #0x4]
700ae754: 2000         	movs	r0, #0x0
700ae756: 81c8         	strh	r0, [r1, #0xe]
700ae758: 9901         	ldr	r1, [sp, #0x4]
700ae75a: 2003         	movs	r0, #0x3
700ae75c: 7408         	strb	r0, [r1, #0x10]
700ae75e: e006         	b	0x700ae76e <UdmaChTxPrms_init+0x9e> @ imm = #0xc
700ae760: 9901         	ldr	r1, [sp, #0x4]
700ae762: 20c0         	movs	r0, #0xc0
700ae764: 81c8         	strh	r0, [r1, #0xe]
700ae766: 9901         	ldr	r1, [sp, #0x4]
700ae768: 2001         	movs	r0, #0x1
700ae76a: 7408         	strb	r0, [r1, #0x10]
700ae76c: e7ff         	b	0x700ae76e <UdmaChTxPrms_init+0x9e> @ imm = #-0x2
700ae76e: e7ff         	b	0x700ae770 <UdmaChTxPrms_init+0xa0> @ imm = #-0x2
700ae770: 9901         	ldr	r1, [sp, #0x4]
700ae772: 2000         	movs	r0, #0x0
700ae774: 7448         	strb	r0, [r1, #0x11]
700ae776: e7ff         	b	0x700ae778 <UdmaChTxPrms_init+0xa8> @ imm = #-0x2
700ae778: b002         	add	sp, #0x8
700ae77a: 4770         	bx	lr
700ae77c: 0000         	movs	r0, r0
700ae77e: 0000         	movs	r0, r0

700ae780 <Udma_chDisable>:
700ae780: b580         	push	{r7, lr}
700ae782: b086         	sub	sp, #0x18
700ae784: 9005         	str	r0, [sp, #0x14]
700ae786: 9104         	str	r1, [sp, #0x10]
700ae788: 2000         	movs	r0, #0x0
700ae78a: 9003         	str	r0, [sp, #0xc]
700ae78c: 9805         	ldr	r0, [sp, #0x14]
700ae78e: 9001         	str	r0, [sp, #0x4]
700ae790: 9801         	ldr	r0, [sp, #0x4]
700ae792: b150         	cbz	r0, 0x700ae7aa <Udma_chDisable+0x2a> @ imm = #0x14
700ae794: e7ff         	b	0x700ae796 <Udma_chDisable+0x16> @ imm = #-0x2
700ae796: 9801         	ldr	r0, [sp, #0x4]
700ae798: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700ae79c: f64a 31cd    	movw	r1, #0xabcd
700ae7a0: f6ca 31dc    	movt	r1, #0xabdc
700ae7a4: 4288         	cmp	r0, r1
700ae7a6: d004         	beq	0x700ae7b2 <Udma_chDisable+0x32> @ imm = #0x8
700ae7a8: e7ff         	b	0x700ae7aa <Udma_chDisable+0x2a> @ imm = #-0x2
700ae7aa: f06f 0001    	mvn	r0, #0x1
700ae7ae: 9003         	str	r0, [sp, #0xc]
700ae7b0: e7ff         	b	0x700ae7b2 <Udma_chDisable+0x32> @ imm = #-0x2
700ae7b2: 9803         	ldr	r0, [sp, #0xc]
700ae7b4: b9a8         	cbnz	r0, 0x700ae7e2 <Udma_chDisable+0x62> @ imm = #0x2a
700ae7b6: e7ff         	b	0x700ae7b8 <Udma_chDisable+0x38> @ imm = #-0x2
700ae7b8: 9801         	ldr	r0, [sp, #0x4]
700ae7ba: 6e80         	ldr	r0, [r0, #0x68]
700ae7bc: 9002         	str	r0, [sp, #0x8]
700ae7be: 9802         	ldr	r0, [sp, #0x8]
700ae7c0: b150         	cbz	r0, 0x700ae7d8 <Udma_chDisable+0x58> @ imm = #0x14
700ae7c2: e7ff         	b	0x700ae7c4 <Udma_chDisable+0x44> @ imm = #-0x2
700ae7c4: 9802         	ldr	r0, [sp, #0x8]
700ae7c6: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae7ca: f64a 31cd    	movw	r1, #0xabcd
700ae7ce: f6ca 31dc    	movt	r1, #0xabdc
700ae7d2: 4288         	cmp	r0, r1
700ae7d4: d004         	beq	0x700ae7e0 <Udma_chDisable+0x60> @ imm = #0x8
700ae7d6: e7ff         	b	0x700ae7d8 <Udma_chDisable+0x58> @ imm = #-0x2
700ae7d8: f04f 30ff    	mov.w	r0, #0xffffffff
700ae7dc: 9003         	str	r0, [sp, #0xc]
700ae7de: e7ff         	b	0x700ae7e0 <Udma_chDisable+0x60> @ imm = #-0x2
700ae7e0: e7ff         	b	0x700ae7e2 <Udma_chDisable+0x62> @ imm = #-0x2
700ae7e2: 9803         	ldr	r0, [sp, #0xc]
700ae7e4: b9f8         	cbnz	r0, 0x700ae826 <Udma_chDisable+0xa6> @ imm = #0x3e
700ae7e6: e7ff         	b	0x700ae7e8 <Udma_chDisable+0x68> @ imm = #-0x2
700ae7e8: 9801         	ldr	r0, [sp, #0x4]
700ae7ea: 7800         	ldrb	r0, [r0]
700ae7ec: 0740         	lsls	r0, r0, #0x1d
700ae7ee: 2800         	cmp	r0, #0x0
700ae7f0: d506         	bpl	0x700ae800 <Udma_chDisable+0x80> @ imm = #0xc
700ae7f2: e7ff         	b	0x700ae7f4 <Udma_chDisable+0x74> @ imm = #-0x2
700ae7f4: 9801         	ldr	r0, [sp, #0x4]
700ae7f6: 9904         	ldr	r1, [sp, #0x10]
700ae7f8: f7f7 ff12    	bl	0x700a6620 <Udma_chDisableBlkCpyChan> @ imm = #-0x81dc
700ae7fc: 9003         	str	r0, [sp, #0xc]
700ae7fe: e011         	b	0x700ae824 <Udma_chDisable+0xa4> @ imm = #0x22
700ae800: 9801         	ldr	r0, [sp, #0x4]
700ae802: 7800         	ldrb	r0, [r0]
700ae804: 07c0         	lsls	r0, r0, #0x1f
700ae806: b130         	cbz	r0, 0x700ae816 <Udma_chDisable+0x96> @ imm = #0xc
700ae808: e7ff         	b	0x700ae80a <Udma_chDisable+0x8a> @ imm = #-0x2
700ae80a: 9801         	ldr	r0, [sp, #0x4]
700ae80c: 9904         	ldr	r1, [sp, #0x10]
700ae80e: f7f3 feff    	bl	0x700a2610 <Udma_chDisableTxChan> @ imm = #-0xc202
700ae812: 9003         	str	r0, [sp, #0xc]
700ae814: e005         	b	0x700ae822 <Udma_chDisable+0xa2> @ imm = #0xa
700ae816: 9801         	ldr	r0, [sp, #0x4]
700ae818: 9904         	ldr	r1, [sp, #0x10]
700ae81a: f7f5 fb79    	bl	0x700a3f10 <Udma_chDisableRxChan> @ imm = #-0xa90e
700ae81e: 9003         	str	r0, [sp, #0xc]
700ae820: e7ff         	b	0x700ae822 <Udma_chDisable+0xa2> @ imm = #-0x2
700ae822: e7ff         	b	0x700ae824 <Udma_chDisable+0xa4> @ imm = #-0x2
700ae824: e7ff         	b	0x700ae826 <Udma_chDisable+0xa6> @ imm = #-0x2
700ae826: 9803         	ldr	r0, [sp, #0xc]
700ae828: b006         	add	sp, #0x18
700ae82a: bd80         	pop	{r7, pc}
700ae82c: 0000         	movs	r0, r0
700ae82e: 0000         	movs	r0, r0

700ae830 <_tx_mutex_create>:
700ae830: b580         	push	{r7, lr}
700ae832: b086         	sub	sp, #0x18
700ae834: 9005         	str	r0, [sp, #0x14]
700ae836: 9104         	str	r1, [sp, #0x10]
700ae838: 9203         	str	r2, [sp, #0xc]
700ae83a: 9805         	ldr	r0, [sp, #0x14]
700ae83c: 2134         	movs	r1, #0x34
700ae83e: f7f2 eb5a    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0xd94c
700ae842: 9804         	ldr	r0, [sp, #0x10]
700ae844: 9905         	ldr	r1, [sp, #0x14]
700ae846: 6048         	str	r0, [r1, #0x4]
700ae848: 9803         	ldr	r0, [sp, #0xc]
700ae84a: 9905         	ldr	r1, [sp, #0x14]
700ae84c: 6108         	str	r0, [r1, #0x10]
700ae84e: f7f4 eefa    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xb20c
700ae852: 9002         	str	r0, [sp, #0x8]
700ae854: 9905         	ldr	r1, [sp, #0x14]
700ae856: f245 4045    	movw	r0, #0x5445
700ae85a: f6c4 5055    	movt	r0, #0x4d55
700ae85e: 6008         	str	r0, [r1]
700ae860: f64a 2158    	movw	r1, #0xaa58
700ae864: f2c7 0108    	movt	r1, #0x7008
700ae868: f641 10a1    	movw	r0, #0x19a1
700ae86c: f2c7 000b    	movt	r0, #0x700b
700ae870: 6008         	str	r0, [r1]
700ae872: f64a 202c    	movw	r0, #0xaa2c
700ae876: f2c7 0008    	movt	r0, #0x7008
700ae87a: 6800         	ldr	r0, [r0]
700ae87c: b958         	cbnz	r0, 0x700ae896 <_tx_mutex_create+0x66> @ imm = #0x16
700ae87e: e7ff         	b	0x700ae880 <_tx_mutex_create+0x50> @ imm = #-0x2
700ae880: 9805         	ldr	r0, [sp, #0x14]
700ae882: f64a 2130    	movw	r1, #0xaa30
700ae886: f2c7 0108    	movt	r1, #0x7008
700ae88a: 6008         	str	r0, [r1]
700ae88c: 9805         	ldr	r0, [sp, #0x14]
700ae88e: 6200         	str	r0, [r0, #0x20]
700ae890: 9805         	ldr	r0, [sp, #0x14]
700ae892: 6240         	str	r0, [r0, #0x24]
700ae894: e015         	b	0x700ae8c2 <_tx_mutex_create+0x92> @ imm = #0x2a
700ae896: f64a 2030    	movw	r0, #0xaa30
700ae89a: f2c7 0008    	movt	r0, #0x7008
700ae89e: 6800         	ldr	r0, [r0]
700ae8a0: 9001         	str	r0, [sp, #0x4]
700ae8a2: 9801         	ldr	r0, [sp, #0x4]
700ae8a4: 6a40         	ldr	r0, [r0, #0x24]
700ae8a6: 9000         	str	r0, [sp]
700ae8a8: 9805         	ldr	r0, [sp, #0x14]
700ae8aa: 9901         	ldr	r1, [sp, #0x4]
700ae8ac: 6248         	str	r0, [r1, #0x24]
700ae8ae: 9805         	ldr	r0, [sp, #0x14]
700ae8b0: 9900         	ldr	r1, [sp]
700ae8b2: 6208         	str	r0, [r1, #0x20]
700ae8b4: 9800         	ldr	r0, [sp]
700ae8b6: 9905         	ldr	r1, [sp, #0x14]
700ae8b8: 6248         	str	r0, [r1, #0x24]
700ae8ba: 9801         	ldr	r0, [sp, #0x4]
700ae8bc: 9905         	ldr	r1, [sp, #0x14]
700ae8be: 6208         	str	r0, [r1, #0x20]
700ae8c0: e7ff         	b	0x700ae8c2 <_tx_mutex_create+0x92> @ imm = #-0x2
700ae8c2: f64a 212c    	movw	r1, #0xaa2c
700ae8c6: f2c7 0108    	movt	r1, #0x7008
700ae8ca: 6808         	ldr	r0, [r1]
700ae8cc: 3001         	adds	r0, #0x1
700ae8ce: 6008         	str	r0, [r1]
700ae8d0: 9802         	ldr	r0, [sp, #0x8]
700ae8d2: f7f3 ee9a    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xc2cc
700ae8d6: 2000         	movs	r0, #0x0
700ae8d8: b006         	add	sp, #0x18
700ae8da: bd80         	pop	{r7, pc}
700ae8dc: 0000         	movs	r0, r0
700ae8de: 0000         	movs	r0, r0

700ae8e0 <_tx_semaphore_ceiling_put>:
700ae8e0: b580         	push	{r7, lr}
700ae8e2: b088         	sub	sp, #0x20
700ae8e4: 9007         	str	r0, [sp, #0x1c]
700ae8e6: 9106         	str	r1, [sp, #0x18]
700ae8e8: 2000         	movs	r0, #0x0
700ae8ea: 9000         	str	r0, [sp]
700ae8ec: f7f4 eeaa    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xb2ac
700ae8f0: 9005         	str	r0, [sp, #0x14]
700ae8f2: 9807         	ldr	r0, [sp, #0x1c]
700ae8f4: 6900         	ldr	r0, [r0, #0x10]
700ae8f6: 9003         	str	r0, [sp, #0xc]
700ae8f8: 9803         	ldr	r0, [sp, #0xc]
700ae8fa: b9b8         	cbnz	r0, 0x700ae92c <_tx_semaphore_ceiling_put+0x4c> @ imm = #0x2e
700ae8fc: e7ff         	b	0x700ae8fe <_tx_semaphore_ceiling_put+0x1e> @ imm = #-0x2
700ae8fe: 9807         	ldr	r0, [sp, #0x1c]
700ae900: 6880         	ldr	r0, [r0, #0x8]
700ae902: 9906         	ldr	r1, [sp, #0x18]
700ae904: 4288         	cmp	r0, r1
700ae906: d306         	blo	0x700ae916 <_tx_semaphore_ceiling_put+0x36> @ imm = #0xc
700ae908: e7ff         	b	0x700ae90a <_tx_semaphore_ceiling_put+0x2a> @ imm = #-0x2
700ae90a: 9805         	ldr	r0, [sp, #0x14]
700ae90c: f7f3 ee7c    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xc308
700ae910: 2021         	movs	r0, #0x21
700ae912: 9000         	str	r0, [sp]
700ae914: e009         	b	0x700ae92a <_tx_semaphore_ceiling_put+0x4a> @ imm = #0x12
700ae916: 9907         	ldr	r1, [sp, #0x1c]
700ae918: 6888         	ldr	r0, [r1, #0x8]
700ae91a: 3001         	adds	r0, #0x1
700ae91c: 6088         	str	r0, [r1, #0x8]
700ae91e: 9805         	ldr	r0, [sp, #0x14]
700ae920: f7f3 ee72    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xc31c
700ae924: 2000         	movs	r0, #0x0
700ae926: 9000         	str	r0, [sp]
700ae928: e7ff         	b	0x700ae92a <_tx_semaphore_ceiling_put+0x4a> @ imm = #-0x2
700ae92a: e02c         	b	0x700ae986 <_tx_semaphore_ceiling_put+0xa6> @ imm = #0x58
700ae92c: 9807         	ldr	r0, [sp, #0x1c]
700ae92e: 68c0         	ldr	r0, [r0, #0xc]
700ae930: 9004         	str	r0, [sp, #0x10]
700ae932: 9803         	ldr	r0, [sp, #0xc]
700ae934: 3801         	subs	r0, #0x1
700ae936: 9003         	str	r0, [sp, #0xc]
700ae938: 9803         	ldr	r0, [sp, #0xc]
700ae93a: b920         	cbnz	r0, 0x700ae946 <_tx_semaphore_ceiling_put+0x66> @ imm = #0x8
700ae93c: e7ff         	b	0x700ae93e <_tx_semaphore_ceiling_put+0x5e> @ imm = #-0x2
700ae93e: 9907         	ldr	r1, [sp, #0x1c]
700ae940: 2000         	movs	r0, #0x0
700ae942: 60c8         	str	r0, [r1, #0xc]
700ae944: e00f         	b	0x700ae966 <_tx_semaphore_ceiling_put+0x86> @ imm = #0x1e
700ae946: 9804         	ldr	r0, [sp, #0x10]
700ae948: 6f40         	ldr	r0, [r0, #0x74]
700ae94a: 9002         	str	r0, [sp, #0x8]
700ae94c: 9802         	ldr	r0, [sp, #0x8]
700ae94e: 9907         	ldr	r1, [sp, #0x1c]
700ae950: 60c8         	str	r0, [r1, #0xc]
700ae952: 9804         	ldr	r0, [sp, #0x10]
700ae954: 6f80         	ldr	r0, [r0, #0x78]
700ae956: 9001         	str	r0, [sp, #0x4]
700ae958: 9801         	ldr	r0, [sp, #0x4]
700ae95a: 9902         	ldr	r1, [sp, #0x8]
700ae95c: 6788         	str	r0, [r1, #0x78]
700ae95e: 9802         	ldr	r0, [sp, #0x8]
700ae960: 9901         	ldr	r1, [sp, #0x4]
700ae962: 6748         	str	r0, [r1, #0x74]
700ae964: e7ff         	b	0x700ae966 <_tx_semaphore_ceiling_put+0x86> @ imm = #-0x2
700ae966: 9803         	ldr	r0, [sp, #0xc]
700ae968: 9907         	ldr	r1, [sp, #0x1c]
700ae96a: 6108         	str	r0, [r1, #0x10]
700ae96c: 9904         	ldr	r1, [sp, #0x10]
700ae96e: 2000         	movs	r0, #0x0
700ae970: 66c8         	str	r0, [r1, #0x6c]
700ae972: 9904         	ldr	r1, [sp, #0x10]
700ae974: f8c1 0088    	str.w	r0, [r1, #0x88]
700ae978: 9804         	ldr	r0, [sp, #0x10]
700ae97a: f7f9 fb31    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x699e
700ae97e: 9805         	ldr	r0, [sp, #0x14]
700ae980: f7f3 ee42    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xc37c
700ae984: e7ff         	b	0x700ae986 <_tx_semaphore_ceiling_put+0xa6> @ imm = #-0x2
700ae986: 9800         	ldr	r0, [sp]
700ae988: b008         	add	sp, #0x20
700ae98a: bd80         	pop	{r7, pc}
700ae98c: 0000         	movs	r0, r0
700ae98e: 0000         	movs	r0, r0

700ae990 <_tx_thread_relinquish>:
700ae990: b580         	push	{r7, lr}
700ae992: b084         	sub	sp, #0x10
700ae994: f64a 204c    	movw	r0, #0xaa4c
700ae998: f2c7 0008    	movt	r0, #0x7008
700ae99c: 6800         	ldr	r0, [r0]
700ae99e: 9001         	str	r0, [sp, #0x4]
700ae9a0: f7f4 ee50    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xb360
700ae9a4: 9003         	str	r0, [sp, #0xc]
700ae9a6: 9801         	ldr	r0, [sp, #0x4]
700ae9a8: 69c0         	ldr	r0, [r0, #0x1c]
700ae9aa: f64a 2184    	movw	r1, #0xaa84
700ae9ae: f2c7 0108    	movt	r1, #0x7008
700ae9b2: 6008         	str	r0, [r1]
700ae9b4: 9801         	ldr	r0, [sp, #0x4]
700ae9b6: 6b00         	ldr	r0, [r0, #0x30]
700ae9b8: 9002         	str	r0, [sp, #0x8]
700ae9ba: 9901         	ldr	r1, [sp, #0x4]
700ae9bc: 6a08         	ldr	r0, [r1, #0x20]
700ae9be: 4288         	cmp	r0, r1
700ae9c0: d011         	beq	0x700ae9e6 <_tx_thread_relinquish+0x56> @ imm = #0x22
700ae9c2: e7ff         	b	0x700ae9c4 <_tx_thread_relinquish+0x34> @ imm = #-0x2
700ae9c4: 9801         	ldr	r0, [sp, #0x4]
700ae9c6: 6a00         	ldr	r0, [r0, #0x20]
700ae9c8: 9a02         	ldr	r2, [sp, #0x8]
700ae9ca: f24a 71b4    	movw	r1, #0xa7b4
700ae9ce: f2c7 0108    	movt	r1, #0x7008
700ae9d2: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700ae9d6: 9801         	ldr	r0, [sp, #0x4]
700ae9d8: 6a00         	ldr	r0, [r0, #0x20]
700ae9da: f64a 2150    	movw	r1, #0xaa50
700ae9de: f2c7 0108    	movt	r1, #0x7008
700ae9e2: 6008         	str	r0, [r1]
700ae9e4: e7ff         	b	0x700ae9e6 <_tx_thread_relinquish+0x56> @ imm = #-0x2
700ae9e6: f64a 2054    	movw	r0, #0xaa54
700ae9ea: f2c7 0008    	movt	r0, #0x7008
700ae9ee: 6800         	ldr	r0, [r0]
700ae9f0: 9902         	ldr	r1, [sp, #0x8]
700ae9f2: 4288         	cmp	r0, r1
700ae9f4: d211         	bhs	0x700aea1a <_tx_thread_relinquish+0x8a> @ imm = #0x22
700ae9f6: e7ff         	b	0x700ae9f8 <_tx_thread_relinquish+0x68> @ imm = #-0x2
700ae9f8: f64a 2054    	movw	r0, #0xaa54
700ae9fc: f2c7 0008    	movt	r0, #0x7008
700aea00: 6801         	ldr	r1, [r0]
700aea02: f24a 70b4    	movw	r0, #0xa7b4
700aea06: f2c7 0008    	movt	r0, #0x7008
700aea0a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700aea0e: f64a 2150    	movw	r1, #0xaa50
700aea12: f2c7 0108    	movt	r1, #0x7008
700aea16: 6008         	str	r0, [r1]
700aea18: e7ff         	b	0x700aea1a <_tx_thread_relinquish+0x8a> @ imm = #-0x2
700aea1a: 9803         	ldr	r0, [sp, #0xc]
700aea1c: f7f3 edf4    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xc418
700aea20: f64a 2050    	movw	r0, #0xaa50
700aea24: f2c7 0008    	movt	r0, #0x7008
700aea28: 6800         	ldr	r0, [r0]
700aea2a: 9901         	ldr	r1, [sp, #0x4]
700aea2c: 4288         	cmp	r0, r1
700aea2e: d003         	beq	0x700aea38 <_tx_thread_relinquish+0xa8> @ imm = #0x6
700aea30: e7ff         	b	0x700aea32 <_tx_thread_relinquish+0xa2> @ imm = #-0x2
700aea32: f004 ea56    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #0x44ac
700aea36: e7ff         	b	0x700aea38 <_tx_thread_relinquish+0xa8> @ imm = #-0x2
700aea38: b004         	add	sp, #0x10
700aea3a: bd80         	pop	{r7, pc}
700aea3c: 0000         	movs	r0, r0
700aea3e: 0000         	movs	r0, r0

700aea40 <CSL_bcdmaChanOpSetChanPause>:
700aea40: b580         	push	{r7, lr}
700aea42: b086         	sub	sp, #0x18
700aea44: 9005         	str	r0, [sp, #0x14]
700aea46: 9104         	str	r1, [sp, #0x10]
700aea48: 9203         	str	r2, [sp, #0xc]
700aea4a: f88d 300b    	strb.w	r3, [sp, #0xb]
700aea4e: 2000         	movs	r0, #0x0
700aea50: 9001         	str	r0, [sp, #0x4]
700aea52: 9805         	ldr	r0, [sp, #0x14]
700aea54: 9904         	ldr	r1, [sp, #0x10]
700aea56: 9a03         	ldr	r2, [sp, #0xc]
700aea58: f002 f95a    	bl	0x700b0d10 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x22b4
700aea5c: b920         	cbnz	r0, 0x700aea68 <CSL_bcdmaChanOpSetChanPause+0x28> @ imm = #0x8
700aea5e: e7ff         	b	0x700aea60 <CSL_bcdmaChanOpSetChanPause+0x20> @ imm = #-0x2
700aea60: f04f 30ff    	mov.w	r0, #0xffffffff
700aea64: 9001         	str	r0, [sp, #0x4]
700aea66: e03d         	b	0x700aeae4 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #0x7a
700aea68: 9804         	ldr	r0, [sp, #0x10]
700aea6a: 9000         	str	r0, [sp]
700aea6c: b140         	cbz	r0, 0x700aea80 <CSL_bcdmaChanOpSetChanPause+0x40> @ imm = #0x10
700aea6e: e7ff         	b	0x700aea70 <CSL_bcdmaChanOpSetChanPause+0x30> @ imm = #-0x2
700aea70: 9800         	ldr	r0, [sp]
700aea72: 2801         	cmp	r0, #0x1
700aea74: d013         	beq	0x700aea9e <CSL_bcdmaChanOpSetChanPause+0x5e> @ imm = #0x26
700aea76: e7ff         	b	0x700aea78 <CSL_bcdmaChanOpSetChanPause+0x38> @ imm = #-0x2
700aea78: 9800         	ldr	r0, [sp]
700aea7a: 2802         	cmp	r0, #0x2
700aea7c: d01e         	beq	0x700aeabc <CSL_bcdmaChanOpSetChanPause+0x7c> @ imm = #0x3c
700aea7e: e02c         	b	0x700aeada <CSL_bcdmaChanOpSetChanPause+0x9a> @ imm = #0x58
700aea80: 9805         	ldr	r0, [sp, #0x14]
700aea82: 6880         	ldr	r0, [r0, #0x8]
700aea84: 9903         	ldr	r1, [sp, #0xc]
700aea86: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aea8a: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700aea8e: f001 0301    	and	r3, r1, #0x1
700aea92: f04f 5100    	mov.w	r1, #0x20000000
700aea96: 221d         	movs	r2, #0x1d
700aea98: f005 fc92    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x5924
700aea9c: e021         	b	0x700aeae2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x42
700aea9e: 9805         	ldr	r0, [sp, #0x14]
700aeaa0: 6900         	ldr	r0, [r0, #0x10]
700aeaa2: 9903         	ldr	r1, [sp, #0xc]
700aeaa4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeaa8: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700aeaac: f001 0301    	and	r3, r1, #0x1
700aeab0: f04f 5100    	mov.w	r1, #0x20000000
700aeab4: 221d         	movs	r2, #0x1d
700aeab6: f005 fc83    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x5906
700aeaba: e012         	b	0x700aeae2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x24
700aeabc: 9805         	ldr	r0, [sp, #0x14]
700aeabe: 6980         	ldr	r0, [r0, #0x18]
700aeac0: 9903         	ldr	r1, [sp, #0xc]
700aeac2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeac6: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700aeaca: f001 0301    	and	r3, r1, #0x1
700aeace: f04f 5100    	mov.w	r1, #0x20000000
700aead2: 221d         	movs	r2, #0x1d
700aead4: f005 fc74    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x58e8
700aead8: e003         	b	0x700aeae2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x6
700aeada: f06f 0001    	mvn	r0, #0x1
700aeade: 9001         	str	r0, [sp, #0x4]
700aeae0: e7ff         	b	0x700aeae2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #-0x2
700aeae2: e7ff         	b	0x700aeae4 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #-0x2
700aeae4: 9801         	ldr	r0, [sp, #0x4]
700aeae6: b006         	add	sp, #0x18
700aeae8: bd80         	pop	{r7, pc}
700aeaea: 0000         	movs	r0, r0
700aeaec: 0000         	movs	r0, r0
700aeaee: 0000         	movs	r0, r0

700aeaf0 <CSL_bcdmaChanOpSetChanRT>:
700aeaf0: b580         	push	{r7, lr}
700aeaf2: b088         	sub	sp, #0x20
700aeaf4: 9007         	str	r0, [sp, #0x1c]
700aeaf6: 9106         	str	r1, [sp, #0x18]
700aeaf8: 9205         	str	r2, [sp, #0x14]
700aeafa: 9304         	str	r3, [sp, #0x10]
700aeafc: 2000         	movs	r0, #0x0
700aeafe: 9003         	str	r0, [sp, #0xc]
700aeb00: 9804         	ldr	r0, [sp, #0x10]
700aeb02: b920         	cbnz	r0, 0x700aeb0e <CSL_bcdmaChanOpSetChanRT+0x1e> @ imm = #0x8
700aeb04: e7ff         	b	0x700aeb06 <CSL_bcdmaChanOpSetChanRT+0x16> @ imm = #-0x2
700aeb06: f06f 0001    	mvn	r0, #0x1
700aeb0a: 9003         	str	r0, [sp, #0xc]
700aeb0c: e042         	b	0x700aeb94 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #0x84
700aeb0e: 9804         	ldr	r0, [sp, #0x10]
700aeb10: 9001         	str	r0, [sp, #0x4]
700aeb12: 9801         	ldr	r0, [sp, #0x4]
700aeb14: 6803         	ldr	r3, [r0]
700aeb16: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700aeb1a: 6881         	ldr	r1, [r0, #0x8]
700aeb1c: 6902         	ldr	r2, [r0, #0x10]
700aeb1e: f04f 4080    	mov.w	r0, #0x40000000
700aeb22: ea00 708c    	and.w	r0, r0, r12, lsl #30
700aeb26: ea40 70c3    	orr.w	r0, r0, r3, lsl #31
700aeb2a: f002 0201    	and	r2, r2, #0x1
700aeb2e: ea40 7002    	orr.w	r0, r0, r2, lsl #28
700aeb32: f001 0101    	and	r1, r1, #0x1
700aeb36: ea40 7041    	orr.w	r0, r0, r1, lsl #29
700aeb3a: 9002         	str	r0, [sp, #0x8]
700aeb3c: 9806         	ldr	r0, [sp, #0x18]
700aeb3e: 9000         	str	r0, [sp]
700aeb40: b140         	cbz	r0, 0x700aeb54 <CSL_bcdmaChanOpSetChanRT+0x64> @ imm = #0x10
700aeb42: e7ff         	b	0x700aeb44 <CSL_bcdmaChanOpSetChanRT+0x54> @ imm = #-0x2
700aeb44: 9800         	ldr	r0, [sp]
700aeb46: 2801         	cmp	r0, #0x1
700aeb48: d00d         	beq	0x700aeb66 <CSL_bcdmaChanOpSetChanRT+0x76> @ imm = #0x1a
700aeb4a: e7ff         	b	0x700aeb4c <CSL_bcdmaChanOpSetChanRT+0x5c> @ imm = #-0x2
700aeb4c: 9800         	ldr	r0, [sp]
700aeb4e: 2802         	cmp	r0, #0x2
700aeb50: d012         	beq	0x700aeb78 <CSL_bcdmaChanOpSetChanRT+0x88> @ imm = #0x24
700aeb52: e01a         	b	0x700aeb8a <CSL_bcdmaChanOpSetChanRT+0x9a> @ imm = #0x34
700aeb54: 9807         	ldr	r0, [sp, #0x1c]
700aeb56: 6880         	ldr	r0, [r0, #0x8]
700aeb58: 9905         	ldr	r1, [sp, #0x14]
700aeb5a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeb5e: 9902         	ldr	r1, [sp, #0x8]
700aeb60: f006 fdee    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x6bdc
700aeb64: e015         	b	0x700aeb92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x2a
700aeb66: 9807         	ldr	r0, [sp, #0x1c]
700aeb68: 6900         	ldr	r0, [r0, #0x10]
700aeb6a: 9905         	ldr	r1, [sp, #0x14]
700aeb6c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeb70: 9902         	ldr	r1, [sp, #0x8]
700aeb72: f006 fde5    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x6bca
700aeb76: e00c         	b	0x700aeb92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x18
700aeb78: 9807         	ldr	r0, [sp, #0x1c]
700aeb7a: 6980         	ldr	r0, [r0, #0x18]
700aeb7c: 9905         	ldr	r1, [sp, #0x14]
700aeb7e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeb82: 9902         	ldr	r1, [sp, #0x8]
700aeb84: f006 fddc    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x6bb8
700aeb88: e003         	b	0x700aeb92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x6
700aeb8a: f06f 0001    	mvn	r0, #0x1
700aeb8e: 9003         	str	r0, [sp, #0xc]
700aeb90: e7ff         	b	0x700aeb92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #-0x2
700aeb92: e7ff         	b	0x700aeb94 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #-0x2
700aeb94: 9803         	ldr	r0, [sp, #0xc]
700aeb96: b008         	add	sp, #0x20
700aeb98: bd80         	pop	{r7, pc}
700aeb9a: 0000         	movs	r0, r0
700aeb9c: 0000         	movs	r0, r0
700aeb9e: 0000         	movs	r0, r0

700aeba0 <Sciclient_rmIrInpRomMapped>:
700aeba0: b082         	sub	sp, #0x8
700aeba2: 9001         	str	r0, [sp, #0x4]
700aeba4: f8ad 1002    	strh.w	r1, [sp, #0x2]
700aeba8: 2000         	movs	r0, #0x0
700aebaa: f88d 0001    	strb.w	r0, [sp, #0x1]
700aebae: 9801         	ldr	r0, [sp, #0x4]
700aebb0: 6900         	ldr	r0, [r0, #0x10]
700aebb2: 2800         	cmp	r0, #0x0
700aebb4: d042         	beq	0x700aec3c <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #0x84
700aebb6: e7ff         	b	0x700aebb8 <Sciclient_rmIrInpRomMapped+0x18> @ imm = #-0x2
700aebb8: 2000         	movs	r0, #0x0
700aebba: f88d 0000    	strb.w	r0, [sp]
700aebbe: e7ff         	b	0x700aebc0 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x2
700aebc0: f89d 0000    	ldrb.w	r0, [sp]
700aebc4: 9901         	ldr	r1, [sp, #0x4]
700aebc6: 7d09         	ldrb	r1, [r1, #0x14]
700aebc8: 4288         	cmp	r0, r1
700aebca: da36         	bge	0x700aec3a <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0x6c
700aebcc: e7ff         	b	0x700aebce <Sciclient_rmIrInpRomMapped+0x2e> @ imm = #-0x2
700aebce: 9801         	ldr	r0, [sp, #0x4]
700aebd0: 6900         	ldr	r0, [r0, #0x10]
700aebd2: f89d 1000    	ldrb.w	r1, [sp]
700aebd6: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700aebda: 7980         	ldrb	r0, [r0, #0x6]
700aebdc: 07c0         	lsls	r0, r0, #0x1f
700aebde: bb28         	cbnz	r0, 0x700aec2c <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x4a
700aebe0: e7ff         	b	0x700aebe2 <Sciclient_rmIrInpRomMapped+0x42> @ imm = #-0x2
700aebe2: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aebe6: 9901         	ldr	r1, [sp, #0x4]
700aebe8: 6909         	ldr	r1, [r1, #0x10]
700aebea: f89d 2000    	ldrb.w	r2, [sp]
700aebee: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700aebf2: 4288         	cmp	r0, r1
700aebf4: db1a         	blt	0x700aec2c <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x34
700aebf6: e7ff         	b	0x700aebf8 <Sciclient_rmIrInpRomMapped+0x58> @ imm = #-0x2
700aebf8: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aebfc: 9901         	ldr	r1, [sp, #0x4]
700aebfe: 6909         	ldr	r1, [r1, #0x10]
700aec00: f89d 3000    	ldrb.w	r3, [sp]
700aec04: eb01 02c3    	add.w	r2, r1, r3, lsl #3
700aec08: f831 1033    	ldrh.w	r1, [r1, r3, lsl #3]
700aec0c: 8892         	ldrh	r2, [r2, #0x4]
700aec0e: 4411         	add	r1, r2
700aec10: 4288         	cmp	r0, r1
700aec12: da0b         	bge	0x700aec2c <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x16
700aec14: e7ff         	b	0x700aec16 <Sciclient_rmIrInpRomMapped+0x76> @ imm = #-0x2
700aec16: 2001         	movs	r0, #0x1
700aec18: f88d 0001    	strb.w	r0, [sp, #0x1]
700aec1c: 9901         	ldr	r1, [sp, #0x4]
700aec1e: 6909         	ldr	r1, [r1, #0x10]
700aec20: f89d 2000    	ldrb.w	r2, [sp]
700aec24: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700aec28: 7188         	strb	r0, [r1, #0x6]
700aec2a: e006         	b	0x700aec3a <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0xc
700aec2c: e7ff         	b	0x700aec2e <Sciclient_rmIrInpRomMapped+0x8e> @ imm = #-0x2
700aec2e: f89d 0000    	ldrb.w	r0, [sp]
700aec32: 3001         	adds	r0, #0x1
700aec34: f88d 0000    	strb.w	r0, [sp]
700aec38: e7c2         	b	0x700aebc0 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x7c
700aec3a: e7ff         	b	0x700aec3c <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #-0x2
700aec3c: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700aec40: f000 0001    	and	r0, r0, #0x1
700aec44: b002         	add	sp, #0x8
700aec46: 4770         	bx	lr
		...

700aec50 <Sciclient_rmIrOutpRomMapped>:
700aec50: b082         	sub	sp, #0x8
700aec52: 9001         	str	r0, [sp, #0x4]
700aec54: f8ad 1002    	strh.w	r1, [sp, #0x2]
700aec58: 2000         	movs	r0, #0x0
700aec5a: f88d 0001    	strb.w	r0, [sp, #0x1]
700aec5e: 9801         	ldr	r0, [sp, #0x4]
700aec60: 6900         	ldr	r0, [r0, #0x10]
700aec62: 2800         	cmp	r0, #0x0
700aec64: d042         	beq	0x700aecec <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #0x84
700aec66: e7ff         	b	0x700aec68 <Sciclient_rmIrOutpRomMapped+0x18> @ imm = #-0x2
700aec68: 2000         	movs	r0, #0x0
700aec6a: f88d 0000    	strb.w	r0, [sp]
700aec6e: e7ff         	b	0x700aec70 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x2
700aec70: f89d 0000    	ldrb.w	r0, [sp]
700aec74: 9901         	ldr	r1, [sp, #0x4]
700aec76: 7d09         	ldrb	r1, [r1, #0x14]
700aec78: 4288         	cmp	r0, r1
700aec7a: da36         	bge	0x700aecea <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0x6c
700aec7c: e7ff         	b	0x700aec7e <Sciclient_rmIrOutpRomMapped+0x2e> @ imm = #-0x2
700aec7e: 9801         	ldr	r0, [sp, #0x4]
700aec80: 6900         	ldr	r0, [r0, #0x10]
700aec82: f89d 1000    	ldrb.w	r1, [sp]
700aec86: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700aec8a: 7980         	ldrb	r0, [r0, #0x6]
700aec8c: 07c0         	lsls	r0, r0, #0x1f
700aec8e: bb28         	cbnz	r0, 0x700aecdc <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x4a
700aec90: e7ff         	b	0x700aec92 <Sciclient_rmIrOutpRomMapped+0x42> @ imm = #-0x2
700aec92: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aec96: 9901         	ldr	r1, [sp, #0x4]
700aec98: 6909         	ldr	r1, [r1, #0x10]
700aec9a: f89d 2000    	ldrb.w	r2, [sp]
700aec9e: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700aeca2: 8849         	ldrh	r1, [r1, #0x2]
700aeca4: 4288         	cmp	r0, r1
700aeca6: db19         	blt	0x700aecdc <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x32
700aeca8: e7ff         	b	0x700aecaa <Sciclient_rmIrOutpRomMapped+0x5a> @ imm = #-0x2
700aecaa: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700aecae: 9901         	ldr	r1, [sp, #0x4]
700aecb0: 6909         	ldr	r1, [r1, #0x10]
700aecb2: f89d 2000    	ldrb.w	r2, [sp]
700aecb6: eb01 02c2    	add.w	r2, r1, r2, lsl #3
700aecba: 8851         	ldrh	r1, [r2, #0x2]
700aecbc: 8892         	ldrh	r2, [r2, #0x4]
700aecbe: 4411         	add	r1, r2
700aecc0: 4288         	cmp	r0, r1
700aecc2: da0b         	bge	0x700aecdc <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x16
700aecc4: e7ff         	b	0x700aecc6 <Sciclient_rmIrOutpRomMapped+0x76> @ imm = #-0x2
700aecc6: 2001         	movs	r0, #0x1
700aecc8: f88d 0001    	strb.w	r0, [sp, #0x1]
700aeccc: 9901         	ldr	r1, [sp, #0x4]
700aecce: 6909         	ldr	r1, [r1, #0x10]
700aecd0: f89d 2000    	ldrb.w	r2, [sp]
700aecd4: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700aecd8: 7188         	strb	r0, [r1, #0x6]
700aecda: e006         	b	0x700aecea <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0xc
700aecdc: e7ff         	b	0x700aecde <Sciclient_rmIrOutpRomMapped+0x8e> @ imm = #-0x2
700aecde: f89d 0000    	ldrb.w	r0, [sp]
700aece2: 3001         	adds	r0, #0x1
700aece4: f88d 0000    	strb.w	r0, [sp]
700aece8: e7c2         	b	0x700aec70 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x7c
700aecea: e7ff         	b	0x700aecec <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #-0x2
700aecec: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700aecf0: f000 0001    	and	r0, r0, #0x1
700aecf4: b002         	add	sp, #0x8
700aecf6: 4770         	bx	lr
		...

700aed00 <CycleCounterP_init>:
700aed00: b580         	push	{r7, lr}
700aed02: b082         	sub	sp, #0x8
700aed04: 9101         	str	r1, [sp, #0x4]
700aed06: 9000         	str	r0, [sp]
700aed08: 9800         	ldr	r0, [sp]
700aed0a: 9a01         	ldr	r2, [sp, #0x4]
700aed0c: f248 7160    	movw	r1, #0x8760
700aed10: f2c7 010b    	movt	r1, #0x700b
700aed14: 604a         	str	r2, [r1, #0x4]
700aed16: 6008         	str	r0, [r1]
700aed18: f000 f802    	bl	0x700aed20 <CycleCounterP_reset> @ imm = #0x4
700aed1c: b002         	add	sp, #0x8
700aed1e: bd80         	pop	{r7, pc}

700aed20 <CycleCounterP_reset>:
700aed20: b580         	push	{r7, lr}
700aed22: b082         	sub	sp, #0x8
700aed24: 2000         	movs	r0, #0x0
700aed26: 9001         	str	r0, [sp, #0x4]
700aed28: 9801         	ldr	r0, [sp, #0x4]
700aed2a: f040 0004    	orr	r0, r0, #0x4
700aed2e: 9001         	str	r0, [sp, #0x4]
700aed30: 9801         	ldr	r0, [sp, #0x4]
700aed32: f040 0002    	orr	r0, r0, #0x2
700aed36: 9001         	str	r0, [sp, #0x4]
700aed38: 9801         	ldr	r0, [sp, #0x4]
700aed3a: f040 0001    	orr	r0, r0, #0x1
700aed3e: 9001         	str	r0, [sp, #0x4]
700aed40: f04f 30ff    	mov.w	r0, #0xffffffff
700aed44: 9000         	str	r0, [sp]
700aed46: f005 ed68    	blx	0x700b4818 <PmuP_disableCounters> @ imm = #0x5ad0
700aed4a: 9800         	ldr	r0, [sp]
700aed4c: f005 ed6c    	blx	0x700b4828 <PmuP_clearOverflowStatus> @ imm = #0x5ad8
700aed50: 9801         	ldr	r0, [sp, #0x4]
700aed52: f005 ed5a    	blx	0x700b4808 <PmuP_setup> @ imm = #0x5ab4
700aed56: f04f 4000    	mov.w	r0, #0x80000000
700aed5a: f005 ed5a    	blx	0x700b4810 <PmuP_enableCounters> @ imm = #0x5ab4
700aed5e: b002         	add	sp, #0x8
700aed60: bd80         	pop	{r7, pc}
700aed62: bf00         	nop
700aed64: bf00         	nop
700aed66: bf00         	nop
700aed68: bf00         	nop
700aed6a: bf00         	nop
700aed6c: bf00         	nop
700aed6e: bf00         	nop

700aed70 <CycleCounterP_nsToTicks>:
700aed70: b580         	push	{r7, lr}
700aed72: b082         	sub	sp, #0x8
700aed74: 9101         	str	r1, [sp, #0x4]
700aed76: 9000         	str	r0, [sp]
700aed78: 9b00         	ldr	r3, [sp]
700aed7a: 9901         	ldr	r1, [sp, #0x4]
700aed7c: f248 7060    	movw	r0, #0x8760
700aed80: f2c7 000b    	movt	r0, #0x700b
700aed84: 6802         	ldr	r2, [r0]
700aed86: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700aed8a: fba3 0e02    	umull	r0, lr, r3, r2
700aed8e: fb03 e30c    	mla	r3, r3, r12, lr
700aed92: fb01 3102    	mla	r1, r1, r2, r3
700aed96: f64c 2200    	movw	r2, #0xca00
700aed9a: f6c3 329a    	movt	r2, #0x3b9a
700aed9e: 2300         	movs	r3, #0x0
700aeda0: f006 e888    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0x6110
700aeda4: b002         	add	sp, #0x8
700aeda6: bd80         	pop	{r7, pc}
		...

700aedb0 <Sciclient_pmGetModuleClkNumParent>:
700aedb0: b580         	push	{r7, lr}
700aedb2: b096         	sub	sp, #0x58
700aedb4: 9015         	str	r0, [sp, #0x54]
700aedb6: 9114         	str	r1, [sp, #0x50]
700aedb8: 9213         	str	r2, [sp, #0x4c]
700aedba: 9312         	str	r3, [sp, #0x48]
700aedbc: 2000         	movs	r0, #0x0
700aedbe: 9011         	str	r0, [sp, #0x44]
700aedc0: f88d 0040    	strb.w	r0, [sp, #0x40]
700aedc4: 900f         	str	r0, [sp, #0x3c]
700aedc6: 900e         	str	r0, [sp, #0x38]
700aedc8: 900d         	str	r0, [sp, #0x34]
700aedca: 900c         	str	r0, [sp, #0x30]
700aedcc: 9815         	ldr	r0, [sp, #0x54]
700aedce: 900e         	str	r0, [sp, #0x38]
700aedd0: 9814         	ldr	r0, [sp, #0x50]
700aedd2: 28ff         	cmp	r0, #0xff
700aedd4: d307         	blo	0x700aede6 <Sciclient_pmGetModuleClkNumParent+0x36> @ imm = #0xe
700aedd6: e7ff         	b	0x700aedd8 <Sciclient_pmGetModuleClkNumParent+0x28> @ imm = #-0x2
700aedd8: 9814         	ldr	r0, [sp, #0x50]
700aedda: f8cd 003d    	str.w	r0, [sp, #0x3d]
700aedde: 20ff         	movs	r0, #0xff
700aede0: f88d 003c    	strb.w	r0, [sp, #0x3c]
700aede4: e003         	b	0x700aedee <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #0x6
700aede6: 9814         	ldr	r0, [sp, #0x50]
700aede8: f88d 003c    	strb.w	r0, [sp, #0x3c]
700aedec: e7ff         	b	0x700aedee <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #-0x2
700aedee: 2000         	movs	r0, #0x0
700aedf0: f88d 002c    	strb.w	r0, [sp, #0x2c]
700aedf4: 900a         	str	r0, [sp, #0x28]
700aedf6: 9009         	str	r0, [sp, #0x24]
700aedf8: 9008         	str	r0, [sp, #0x20]
700aedfa: f44f 7182    	mov.w	r1, #0x104
700aedfe: f8ad 100c    	strh.w	r1, [sp, #0xc]
700aee02: 2102         	movs	r1, #0x2
700aee04: 9104         	str	r1, [sp, #0x10]
700aee06: a90c         	add	r1, sp, #0x30
700aee08: 9105         	str	r1, [sp, #0x14]
700aee0a: 2111         	movs	r1, #0x11
700aee0c: 9106         	str	r1, [sp, #0x18]
700aee0e: 9912         	ldr	r1, [sp, #0x48]
700aee10: 9107         	str	r1, [sp, #0x1c]
700aee12: 9000         	str	r0, [sp]
700aee14: a808         	add	r0, sp, #0x20
700aee16: 9001         	str	r0, [sp, #0x4]
700aee18: 200d         	movs	r0, #0xd
700aee1a: 9002         	str	r0, [sp, #0x8]
700aee1c: a803         	add	r0, sp, #0xc
700aee1e: 4669         	mov	r1, sp
700aee20: f7f4 ff0e    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xb1e4
700aee24: 9011         	str	r0, [sp, #0x44]
700aee26: 9811         	ldr	r0, [sp, #0x44]
700aee28: b930         	cbnz	r0, 0x700aee38 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #0xc
700aee2a: e7ff         	b	0x700aee2c <Sciclient_pmGetModuleClkNumParent+0x7c> @ imm = #-0x2
700aee2c: 9800         	ldr	r0, [sp]
700aee2e: f000 0002    	and	r0, r0, #0x2
700aee32: 2802         	cmp	r0, #0x2
700aee34: d004         	beq	0x700aee40 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #0x8
700aee36: e7ff         	b	0x700aee38 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #-0x2
700aee38: f04f 30ff    	mov.w	r0, #0xffffffff
700aee3c: 9011         	str	r0, [sp, #0x44]
700aee3e: e7ff         	b	0x700aee40 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #-0x2
700aee40: 9811         	ldr	r0, [sp, #0x44]
700aee42: b928         	cbnz	r0, 0x700aee50 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #0xa
700aee44: e7ff         	b	0x700aee46 <Sciclient_pmGetModuleClkNumParent+0x96> @ imm = #-0x2
700aee46: f89d 0028    	ldrb.w	r0, [sp, #0x28]
700aee4a: 9913         	ldr	r1, [sp, #0x4c]
700aee4c: 6008         	str	r0, [r1]
700aee4e: e7ff         	b	0x700aee50 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #-0x2
700aee50: 9811         	ldr	r0, [sp, #0x44]
700aee52: b016         	add	sp, #0x58
700aee54: bd80         	pop	{r7, pc}
		...
700aee5e: 0000         	movs	r0, r0

700aee60 <CSL_intaggrIsIntrPending>:
700aee60: b580         	push	{r7, lr}
700aee62: b088         	sub	sp, #0x20
700aee64: 9007         	str	r0, [sp, #0x1c]
700aee66: 9106         	str	r1, [sp, #0x18]
700aee68: f88d 2017    	strb.w	r2, [sp, #0x17]
700aee6c: 2000         	movs	r0, #0x0
700aee6e: f88d 0016    	strb.w	r0, [sp, #0x16]
700aee72: 9807         	ldr	r0, [sp, #0x1c]
700aee74: 9906         	ldr	r1, [sp, #0x18]
700aee76: f005 f8e3    	bl	0x700b4040 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x51c6
700aee7a: b3e8         	cbz	r0, 0x700aeef8 <CSL_intaggrIsIntrPending+0x98> @ imm = #0x7a
700aee7c: e7ff         	b	0x700aee7e <CSL_intaggrIsIntrPending+0x1e> @ imm = #-0x2
700aee7e: 9806         	ldr	r0, [sp, #0x18]
700aee80: 0980         	lsrs	r0, r0, #0x6
700aee82: 9001         	str	r0, [sp, #0x4]
700aee84: 9806         	ldr	r0, [sp, #0x18]
700aee86: f000 003f    	and	r0, r0, #0x3f
700aee8a: 9000         	str	r0, [sp]
700aee8c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700aee90: 07c0         	lsls	r0, r0, #0x1f
700aee92: b158         	cbz	r0, 0x700aeeac <CSL_intaggrIsIntrPending+0x4c> @ imm = #0x16
700aee94: e7ff         	b	0x700aee96 <CSL_intaggrIsIntrPending+0x36> @ imm = #-0x2
700aee96: 9807         	ldr	r0, [sp, #0x1c]
700aee98: 6880         	ldr	r0, [r0, #0x8]
700aee9a: 9901         	ldr	r1, [sp, #0x4]
700aee9c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeea0: 3020         	adds	r0, #0x20
700aeea2: f006 fcc5    	bl	0x700b5830 <CSL_REG64_RD_RAW> @ imm = #0x698a
700aeea6: 9103         	str	r1, [sp, #0xc]
700aeea8: 9002         	str	r0, [sp, #0x8]
700aeeaa: e00a         	b	0x700aeec2 <CSL_intaggrIsIntrPending+0x62> @ imm = #0x14
700aeeac: 9807         	ldr	r0, [sp, #0x1c]
700aeeae: 6880         	ldr	r0, [r0, #0x8]
700aeeb0: 9901         	ldr	r1, [sp, #0x4]
700aeeb2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aeeb6: 3010         	adds	r0, #0x10
700aeeb8: f006 fcba    	bl	0x700b5830 <CSL_REG64_RD_RAW> @ imm = #0x6974
700aeebc: 9103         	str	r1, [sp, #0xc]
700aeebe: 9002         	str	r0, [sp, #0x8]
700aeec0: e7ff         	b	0x700aeec2 <CSL_intaggrIsIntrPending+0x62> @ imm = #-0x2
700aeec2: 9802         	ldr	r0, [sp, #0x8]
700aeec4: 9903         	ldr	r1, [sp, #0xc]
700aeec6: 9a00         	ldr	r2, [sp]
700aeec8: 40d0         	lsrs	r0, r2
700aeeca: f1c2 0320    	rsb.w	r3, r2, #0x20
700aeece: fa01 f303    	lsl.w	r3, r1, r3
700aeed2: 4318         	orrs	r0, r3
700aeed4: 3a20         	subs	r2, #0x20
700aeed6: 40d1         	lsrs	r1, r2
700aeed8: 2a00         	cmp	r2, #0x0
700aeeda: bf58         	it	pl
700aeedc: 4608         	movpl	r0, r1
700aeede: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700aeee2: b920         	cbnz	r0, 0x700aeeee <CSL_intaggrIsIntrPending+0x8e> @ imm = #0x8
700aeee4: e7ff         	b	0x700aeee6 <CSL_intaggrIsIntrPending+0x86> @ imm = #-0x2
700aeee6: 2000         	movs	r0, #0x0
700aeee8: f88d 0016    	strb.w	r0, [sp, #0x16]
700aeeec: e003         	b	0x700aeef6 <CSL_intaggrIsIntrPending+0x96> @ imm = #0x6
700aeeee: 2001         	movs	r0, #0x1
700aeef0: f88d 0016    	strb.w	r0, [sp, #0x16]
700aeef4: e7ff         	b	0x700aeef6 <CSL_intaggrIsIntrPending+0x96> @ imm = #-0x2
700aeef6: e7ff         	b	0x700aeef8 <CSL_intaggrIsIntrPending+0x98> @ imm = #-0x2
700aeef8: f89d 0016    	ldrb.w	r0, [sp, #0x16]
700aeefc: f000 0001    	and	r0, r0, #0x1
700aef00: b008         	add	sp, #0x20
700aef02: bd80         	pop	{r7, pc}
		...

700aef10 <Sciclient_rmIrqCheckLoop>:
700aef10: b580         	push	{r7, lr}
700aef12: b088         	sub	sp, #0x20
700aef14: 9007         	str	r0, [sp, #0x1c]
700aef16: 2000         	movs	r0, #0x0
700aef18: f88d 001b    	strb.w	r0, [sp, #0x1b]
700aef1c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aef20: e7ff         	b	0x700aef22 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x2
700aef22: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aef26: 9002         	str	r0, [sp, #0x8]
700aef28: f006 fcca    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x6994
700aef2c: 4601         	mov	r1, r0
700aef2e: 9802         	ldr	r0, [sp, #0x8]
700aef30: 4288         	cmp	r0, r1
700aef32: da39         	bge	0x700aefa8 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0x72
700aef34: e7ff         	b	0x700aef36 <Sciclient_rmIrqCheckLoop+0x26> @ imm = #-0x2
700aef36: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aef3a: f006 f919    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0x6232
700aef3e: 9004         	str	r0, [sp, #0x10]
700aef40: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aef44: 3001         	adds	r0, #0x1
700aef46: f8ad 0016    	strh.w	r0, [sp, #0x16]
700aef4a: e7ff         	b	0x700aef4c <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x2
700aef4c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aef50: 9001         	str	r0, [sp, #0x4]
700aef52: f006 fcb5    	bl	0x700b58c0 <Sciclient_rmPsGetPsp> @ imm = #0x696a
700aef56: 4601         	mov	r1, r0
700aef58: 9801         	ldr	r0, [sp, #0x4]
700aef5a: 4288         	cmp	r0, r1
700aef5c: da17         	bge	0x700aef8e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0x2e
700aef5e: e7ff         	b	0x700aef60 <Sciclient_rmIrqCheckLoop+0x50> @ imm = #-0x2
700aef60: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aef64: f006 f904    	bl	0x700b5170 <Sciclient_rmPsGetIrqNode> @ imm = #0x6208
700aef68: 9003         	str	r0, [sp, #0xc]
700aef6a: 9804         	ldr	r0, [sp, #0x10]
700aef6c: 8800         	ldrh	r0, [r0]
700aef6e: 9903         	ldr	r1, [sp, #0xc]
700aef70: 8809         	ldrh	r1, [r1]
700aef72: 4288         	cmp	r0, r1
700aef74: d104         	bne	0x700aef80 <Sciclient_rmIrqCheckLoop+0x70> @ imm = #0x8
700aef76: e7ff         	b	0x700aef78 <Sciclient_rmIrqCheckLoop+0x68> @ imm = #-0x2
700aef78: 2001         	movs	r0, #0x1
700aef7a: f88d 001b    	strb.w	r0, [sp, #0x1b]
700aef7e: e006         	b	0x700aef8e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0xc
700aef80: e7ff         	b	0x700aef82 <Sciclient_rmIrqCheckLoop+0x72> @ imm = #-0x2
700aef82: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700aef86: 3001         	adds	r0, #0x1
700aef88: f8ad 0016    	strh.w	r0, [sp, #0x16]
700aef8c: e7de         	b	0x700aef4c <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x44
700aef8e: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700aef92: 07c0         	lsls	r0, r0, #0x1f
700aef94: b108         	cbz	r0, 0x700aef9a <Sciclient_rmIrqCheckLoop+0x8a> @ imm = #0x2
700aef96: e7ff         	b	0x700aef98 <Sciclient_rmIrqCheckLoop+0x88> @ imm = #-0x2
700aef98: e006         	b	0x700aefa8 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0xc
700aef9a: e7ff         	b	0x700aef9c <Sciclient_rmIrqCheckLoop+0x8c> @ imm = #-0x2
700aef9c: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aefa0: 3001         	adds	r0, #0x1
700aefa2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700aefa6: e7bc         	b	0x700aef22 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x88
700aefa8: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700aefac: f000 0001    	and	r0, r0, #0x1
700aefb0: b008         	add	sp, #0x20
700aefb2: bd80         	pop	{r7, pc}
		...

700aefc0 <UART_IsBaseAddrValid>:
700aefc0: b082         	sub	sp, #0x8
700aefc2: 9001         	str	r0, [sp, #0x4]
700aefc4: f06f 0002    	mvn	r0, #0x2
700aefc8: 9000         	str	r0, [sp]
700aefca: 9801         	ldr	r0, [sp, #0x4]
700aefcc: f1b0 7f20    	cmp.w	r0, #0x2800000
700aefd0: d042         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x84
700aefd2: e7ff         	b	0x700aefd4 <UART_IsBaseAddrValid+0x14> @ imm = #-0x2
700aefd4: 9801         	ldr	r0, [sp, #0x4]
700aefd6: 2100         	movs	r1, #0x0
700aefd8: f2c0 2181    	movt	r1, #0x281
700aefdc: 4288         	cmp	r0, r1
700aefde: d03b         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x76
700aefe0: e7ff         	b	0x700aefe2 <UART_IsBaseAddrValid+0x22> @ imm = #-0x2
700aefe2: 9801         	ldr	r0, [sp, #0x4]
700aefe4: 2100         	movs	r1, #0x0
700aefe6: f2c0 2182    	movt	r1, #0x282
700aefea: 4288         	cmp	r0, r1
700aefec: d034         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x68
700aefee: e7ff         	b	0x700aeff0 <UART_IsBaseAddrValid+0x30> @ imm = #-0x2
700aeff0: 9801         	ldr	r0, [sp, #0x4]
700aeff2: 2100         	movs	r1, #0x0
700aeff4: f2c0 2183    	movt	r1, #0x283
700aeff8: 4288         	cmp	r0, r1
700aeffa: d02d         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x5a
700aeffc: e7ff         	b	0x700aeffe <UART_IsBaseAddrValid+0x3e> @ imm = #-0x2
700aeffe: 9801         	ldr	r0, [sp, #0x4]
700af000: f1b0 7f21    	cmp.w	r0, #0x2840000
700af004: d028         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x50
700af006: e7ff         	b	0x700af008 <UART_IsBaseAddrValid+0x48> @ imm = #-0x2
700af008: 9801         	ldr	r0, [sp, #0x4]
700af00a: 2100         	movs	r1, #0x0
700af00c: f2c0 2185    	movt	r1, #0x285
700af010: 4288         	cmp	r0, r1
700af012: d021         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x42
700af014: e7ff         	b	0x700af016 <UART_IsBaseAddrValid+0x56> @ imm = #-0x2
700af016: 9801         	ldr	r0, [sp, #0x4]
700af018: 2100         	movs	r1, #0x0
700af01a: f2c0 2186    	movt	r1, #0x286
700af01e: 4288         	cmp	r0, r1
700af020: d01a         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x34
700af022: e7ff         	b	0x700af024 <UART_IsBaseAddrValid+0x64> @ imm = #-0x2
700af024: 9801         	ldr	r0, [sp, #0x4]
700af026: f1b0 6f94    	cmp.w	r0, #0x4a00000
700af02a: d015         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x2a
700af02c: e7ff         	b	0x700af02e <UART_IsBaseAddrValid+0x6e> @ imm = #-0x2
700af02e: 9801         	ldr	r0, [sp, #0x4]
700af030: 2100         	movs	r1, #0x0
700af032: f2c0 41a1    	movt	r1, #0x4a1
700af036: 4288         	cmp	r0, r1
700af038: d00e         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0x1c
700af03a: e7ff         	b	0x700af03c <UART_IsBaseAddrValid+0x7c> @ imm = #-0x2
700af03c: 9801         	ldr	r0, [sp, #0x4]
700af03e: 2100         	movs	r1, #0x0
700af040: f2c8 41a0    	movt	r1, #0x84a0
700af044: 4288         	cmp	r0, r1
700af046: d007         	beq	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #0xe
700af048: e7ff         	b	0x700af04a <UART_IsBaseAddrValid+0x8a> @ imm = #-0x2
700af04a: 9801         	ldr	r0, [sp, #0x4]
700af04c: 2100         	movs	r1, #0x0
700af04e: f2c8 41a1    	movt	r1, #0x84a1
700af052: 4288         	cmp	r0, r1
700af054: d103         	bne	0x700af05e <UART_IsBaseAddrValid+0x9e> @ imm = #0x6
700af056: e7ff         	b	0x700af058 <UART_IsBaseAddrValid+0x98> @ imm = #-0x2
700af058: 2000         	movs	r0, #0x0
700af05a: 9000         	str	r0, [sp]
700af05c: e7ff         	b	0x700af05e <UART_IsBaseAddrValid+0x9e> @ imm = #-0x2
700af05e: 9800         	ldr	r0, [sp]
700af060: b002         	add	sp, #0x8
700af062: 4770         	bx	lr
		...

700af070 <_tx_semaphore_create>:
700af070: b580         	push	{r7, lr}
700af072: b086         	sub	sp, #0x18
700af074: 9005         	str	r0, [sp, #0x14]
700af076: 9104         	str	r1, [sp, #0x10]
700af078: 9203         	str	r2, [sp, #0xc]
700af07a: 9905         	ldr	r1, [sp, #0x14]
700af07c: 2000         	movs	r0, #0x0
700af07e: 6188         	str	r0, [r1, #0x18]
700af080: 6148         	str	r0, [r1, #0x14]
700af082: 6108         	str	r0, [r1, #0x10]
700af084: 60c8         	str	r0, [r1, #0xc]
700af086: 6088         	str	r0, [r1, #0x8]
700af088: 6048         	str	r0, [r1, #0x4]
700af08a: 6008         	str	r0, [r1]
700af08c: 9804         	ldr	r0, [sp, #0x10]
700af08e: 9905         	ldr	r1, [sp, #0x14]
700af090: 6048         	str	r0, [r1, #0x4]
700af092: 9803         	ldr	r0, [sp, #0xc]
700af094: 9905         	ldr	r1, [sp, #0x14]
700af096: 6088         	str	r0, [r1, #0x8]
700af098: f7f4 ead4    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xba58
700af09c: 9002         	str	r0, [sp, #0x8]
700af09e: 9905         	ldr	r1, [sp, #0x14]
700af0a0: f644 5041    	movw	r0, #0x4d41
700af0a4: f2c5 3045    	movt	r0, #0x5345
700af0a8: 6008         	str	r0, [r1]
700af0aa: f64a 203c    	movw	r0, #0xaa3c
700af0ae: f2c7 0008    	movt	r0, #0x7008
700af0b2: 6800         	ldr	r0, [r0]
700af0b4: b958         	cbnz	r0, 0x700af0ce <_tx_semaphore_create+0x5e> @ imm = #0x16
700af0b6: e7ff         	b	0x700af0b8 <_tx_semaphore_create+0x48> @ imm = #-0x2
700af0b8: 9805         	ldr	r0, [sp, #0x14]
700af0ba: f64a 2140    	movw	r1, #0xaa40
700af0be: f2c7 0108    	movt	r1, #0x7008
700af0c2: 6008         	str	r0, [r1]
700af0c4: 9805         	ldr	r0, [sp, #0x14]
700af0c6: 6140         	str	r0, [r0, #0x14]
700af0c8: 9805         	ldr	r0, [sp, #0x14]
700af0ca: 6180         	str	r0, [r0, #0x18]
700af0cc: e015         	b	0x700af0fa <_tx_semaphore_create+0x8a> @ imm = #0x2a
700af0ce: f64a 2040    	movw	r0, #0xaa40
700af0d2: f2c7 0008    	movt	r0, #0x7008
700af0d6: 6800         	ldr	r0, [r0]
700af0d8: 9001         	str	r0, [sp, #0x4]
700af0da: 9801         	ldr	r0, [sp, #0x4]
700af0dc: 6980         	ldr	r0, [r0, #0x18]
700af0de: 9000         	str	r0, [sp]
700af0e0: 9805         	ldr	r0, [sp, #0x14]
700af0e2: 9901         	ldr	r1, [sp, #0x4]
700af0e4: 6188         	str	r0, [r1, #0x18]
700af0e6: 9805         	ldr	r0, [sp, #0x14]
700af0e8: 9900         	ldr	r1, [sp]
700af0ea: 6148         	str	r0, [r1, #0x14]
700af0ec: 9800         	ldr	r0, [sp]
700af0ee: 9905         	ldr	r1, [sp, #0x14]
700af0f0: 6188         	str	r0, [r1, #0x18]
700af0f2: 9801         	ldr	r0, [sp, #0x4]
700af0f4: 9905         	ldr	r1, [sp, #0x14]
700af0f6: 6148         	str	r0, [r1, #0x14]
700af0f8: e7ff         	b	0x700af0fa <_tx_semaphore_create+0x8a> @ imm = #-0x2
700af0fa: f64a 213c    	movw	r1, #0xaa3c
700af0fe: f2c7 0108    	movt	r1, #0x7008
700af102: 6808         	ldr	r0, [r1]
700af104: 3001         	adds	r0, #0x1
700af106: 6008         	str	r0, [r1]
700af108: 9802         	ldr	r0, [sp, #0x8]
700af10a: f7f3 ea7e    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xcb04
700af10e: 2000         	movs	r0, #0x0
700af110: b006         	add	sp, #0x18
700af112: bd80         	pop	{r7, pc}
		...

700af120 <Sciclient_getContext>:
700af120: b084         	sub	sp, #0x10
700af122: 9003         	str	r0, [sp, #0xc]
700af124: 9102         	str	r1, [sp, #0x8]
700af126: 200f         	movs	r0, #0xf
700af128: 9001         	str	r0, [sp, #0x4]
700af12a: 9802         	ldr	r0, [sp, #0x8]
700af12c: 9000         	str	r0, [sp]
700af12e: 2806         	cmp	r0, #0x6
700af130: d842         	bhi	0x700af1b8 <Sciclient_getContext+0x98> @ imm = #0x84
700af132: 9900         	ldr	r1, [sp]
700af134: e8df f001    	tbb	[pc, r1]
700af138: 04 0e 18 22  	.word	0x22180e04
700af13c: 2c 36 36 00  	.word	0x0036362c
700af140: 9803         	ldr	r0, [sp, #0xc]
700af142: b918         	cbnz	r0, 0x700af14c <Sciclient_getContext+0x2c> @ imm = #0x6
700af144: e7ff         	b	0x700af146 <Sciclient_getContext+0x26> @ imm = #-0x2
700af146: 200e         	movs	r0, #0xe
700af148: 9001         	str	r0, [sp, #0x4]
700af14a: e002         	b	0x700af152 <Sciclient_getContext+0x32> @ imm = #0x4
700af14c: 2008         	movs	r0, #0x8
700af14e: 9001         	str	r0, [sp, #0x4]
700af150: e7ff         	b	0x700af152 <Sciclient_getContext+0x32> @ imm = #-0x2
700af152: e032         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #0x64
700af154: 9803         	ldr	r0, [sp, #0xc]
700af156: b918         	cbnz	r0, 0x700af160 <Sciclient_getContext+0x40> @ imm = #0x6
700af158: e7ff         	b	0x700af15a <Sciclient_getContext+0x3a> @ imm = #-0x2
700af15a: 2000         	movs	r0, #0x0
700af15c: 9001         	str	r0, [sp, #0x4]
700af15e: e002         	b	0x700af166 <Sciclient_getContext+0x46> @ imm = #0x4
700af160: 2001         	movs	r0, #0x1
700af162: 9001         	str	r0, [sp, #0x4]
700af164: e7ff         	b	0x700af166 <Sciclient_getContext+0x46> @ imm = #-0x2
700af166: e028         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #0x50
700af168: 9803         	ldr	r0, [sp, #0xc]
700af16a: b918         	cbnz	r0, 0x700af174 <Sciclient_getContext+0x54> @ imm = #0x6
700af16c: e7ff         	b	0x700af16e <Sciclient_getContext+0x4e> @ imm = #-0x2
700af16e: 2002         	movs	r0, #0x2
700af170: 9001         	str	r0, [sp, #0x4]
700af172: e002         	b	0x700af17a <Sciclient_getContext+0x5a> @ imm = #0x4
700af174: 2003         	movs	r0, #0x3
700af176: 9001         	str	r0, [sp, #0x4]
700af178: e7ff         	b	0x700af17a <Sciclient_getContext+0x5a> @ imm = #-0x2
700af17a: e01e         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #0x3c
700af17c: 9803         	ldr	r0, [sp, #0xc]
700af17e: b918         	cbnz	r0, 0x700af188 <Sciclient_getContext+0x68> @ imm = #0x6
700af180: e7ff         	b	0x700af182 <Sciclient_getContext+0x62> @ imm = #-0x2
700af182: 2009         	movs	r0, #0x9
700af184: 9001         	str	r0, [sp, #0x4]
700af186: e002         	b	0x700af18e <Sciclient_getContext+0x6e> @ imm = #0x4
700af188: 200a         	movs	r0, #0xa
700af18a: 9001         	str	r0, [sp, #0x4]
700af18c: e7ff         	b	0x700af18e <Sciclient_getContext+0x6e> @ imm = #-0x2
700af18e: e014         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #0x28
700af190: 9803         	ldr	r0, [sp, #0xc]
700af192: b918         	cbnz	r0, 0x700af19c <Sciclient_getContext+0x7c> @ imm = #0x6
700af194: e7ff         	b	0x700af196 <Sciclient_getContext+0x76> @ imm = #-0x2
700af196: 200b         	movs	r0, #0xb
700af198: 9001         	str	r0, [sp, #0x4]
700af19a: e002         	b	0x700af1a2 <Sciclient_getContext+0x82> @ imm = #0x4
700af19c: 200c         	movs	r0, #0xc
700af19e: 9001         	str	r0, [sp, #0x4]
700af1a0: e7ff         	b	0x700af1a2 <Sciclient_getContext+0x82> @ imm = #-0x2
700af1a2: e00a         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #0x14
700af1a4: 9803         	ldr	r0, [sp, #0xc]
700af1a6: b918         	cbnz	r0, 0x700af1b0 <Sciclient_getContext+0x90> @ imm = #0x6
700af1a8: e7ff         	b	0x700af1aa <Sciclient_getContext+0x8a> @ imm = #-0x2
700af1aa: 2004         	movs	r0, #0x4
700af1ac: 9001         	str	r0, [sp, #0x4]
700af1ae: e002         	b	0x700af1b6 <Sciclient_getContext+0x96> @ imm = #0x4
700af1b0: 2006         	movs	r0, #0x6
700af1b2: 9001         	str	r0, [sp, #0x4]
700af1b4: e7ff         	b	0x700af1b6 <Sciclient_getContext+0x96> @ imm = #-0x2
700af1b6: e000         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #0x0
700af1b8: e7ff         	b	0x700af1ba <Sciclient_getContext+0x9a> @ imm = #-0x2
700af1ba: 9801         	ldr	r0, [sp, #0x4]
700af1bc: b004         	add	sp, #0x10
700af1be: 4770         	bx	lr

700af1c0 <Udma_rmAllocEvent>:
700af1c0: b580         	push	{r7, lr}
700af1c2: b088         	sub	sp, #0x20
700af1c4: 9007         	str	r0, [sp, #0x1c]
700af1c6: f64f 70ff    	movw	r0, #0xffff
700af1ca: 9006         	str	r0, [sp, #0x18]
700af1cc: 9807         	ldr	r0, [sp, #0x1c]
700af1ce: f500 70ea    	add.w	r0, r0, #0x1d4
700af1d2: 9001         	str	r0, [sp, #0x4]
700af1d4: 9807         	ldr	r0, [sp, #0x1c]
700af1d6: f500 609f    	add.w	r0, r0, #0x4f8
700af1da: f04f 31ff    	mov.w	r1, #0xffffffff
700af1de: f003 fbb7    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x376e
700af1e2: 2000         	movs	r0, #0x0
700af1e4: 9005         	str	r0, [sp, #0x14]
700af1e6: e7ff         	b	0x700af1e8 <Udma_rmAllocEvent+0x28> @ imm = #-0x2
700af1e8: 9805         	ldr	r0, [sp, #0x14]
700af1ea: 9901         	ldr	r1, [sp, #0x4]
700af1ec: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700af1f0: 4288         	cmp	r0, r1
700af1f2: d22d         	bhs	0x700af250 <Udma_rmAllocEvent+0x90> @ imm = #0x5a
700af1f4: e7ff         	b	0x700af1f6 <Udma_rmAllocEvent+0x36> @ imm = #-0x2
700af1f6: 9805         	ldr	r0, [sp, #0x14]
700af1f8: 0940         	lsrs	r0, r0, #0x5
700af1fa: 9004         	str	r0, [sp, #0x10]
700af1fc: 9805         	ldr	r0, [sp, #0x14]
700af1fe: 9904         	ldr	r1, [sp, #0x10]
700af200: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700af204: 9003         	str	r0, [sp, #0xc]
700af206: 9903         	ldr	r1, [sp, #0xc]
700af208: 2001         	movs	r0, #0x1
700af20a: 4088         	lsls	r0, r1
700af20c: 9002         	str	r0, [sp, #0x8]
700af20e: 9807         	ldr	r0, [sp, #0x1c]
700af210: 9904         	ldr	r1, [sp, #0x10]
700af212: eb00 0081    	add.w	r0, r0, r1, lsl #2
700af216: f8d0 0424    	ldr.w	r0, [r0, #0x424]
700af21a: 9902         	ldr	r1, [sp, #0x8]
700af21c: 4008         	ands	r0, r1
700af21e: 4288         	cmp	r0, r1
700af220: d111         	bne	0x700af246 <Udma_rmAllocEvent+0x86> @ imm = #0x22
700af222: e7ff         	b	0x700af224 <Udma_rmAllocEvent+0x64> @ imm = #-0x2
700af224: 9a02         	ldr	r2, [sp, #0x8]
700af226: 9807         	ldr	r0, [sp, #0x1c]
700af228: 9904         	ldr	r1, [sp, #0x10]
700af22a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700af22e: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700af232: 4390         	bics	r0, r2
700af234: f8c1 0424    	str.w	r0, [r1, #0x424]
700af238: 9805         	ldr	r0, [sp, #0x14]
700af23a: 9901         	ldr	r1, [sp, #0x4]
700af23c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700af240: 4408         	add	r0, r1
700af242: 9006         	str	r0, [sp, #0x18]
700af244: e004         	b	0x700af250 <Udma_rmAllocEvent+0x90> @ imm = #0x8
700af246: e7ff         	b	0x700af248 <Udma_rmAllocEvent+0x88> @ imm = #-0x2
700af248: 9805         	ldr	r0, [sp, #0x14]
700af24a: 3001         	adds	r0, #0x1
700af24c: 9005         	str	r0, [sp, #0x14]
700af24e: e7cb         	b	0x700af1e8 <Udma_rmAllocEvent+0x28> @ imm = #-0x6a
700af250: 9807         	ldr	r0, [sp, #0x1c]
700af252: f500 609f    	add.w	r0, r0, #0x4f8
700af256: f004 fc0b    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x4816
700af25a: 9806         	ldr	r0, [sp, #0x18]
700af25c: b008         	add	sp, #0x20
700af25e: bd80         	pop	{r7, pc}

700af260 <Udma_rmAllocVintr>:
700af260: b580         	push	{r7, lr}
700af262: b088         	sub	sp, #0x20
700af264: 9007         	str	r0, [sp, #0x1c]
700af266: f64f 70ff    	movw	r0, #0xffff
700af26a: 9002         	str	r0, [sp, #0x8]
700af26c: 9807         	ldr	r0, [sp, #0x1c]
700af26e: f500 70ea    	add.w	r0, r0, #0x1d4
700af272: 9001         	str	r0, [sp, #0x4]
700af274: 9807         	ldr	r0, [sp, #0x1c]
700af276: f500 609f    	add.w	r0, r0, #0x4f8
700af27a: f04f 31ff    	mov.w	r1, #0xffffffff
700af27e: f003 fb67    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x36ce
700af282: 2000         	movs	r0, #0x0
700af284: 9006         	str	r0, [sp, #0x18]
700af286: e7ff         	b	0x700af288 <Udma_rmAllocVintr+0x28> @ imm = #-0x2
700af288: 9806         	ldr	r0, [sp, #0x18]
700af28a: 9901         	ldr	r1, [sp, #0x4]
700af28c: f8d1 10e4    	ldr.w	r1, [r1, #0xe4]
700af290: 4288         	cmp	r0, r1
700af292: d22d         	bhs	0x700af2f0 <Udma_rmAllocVintr+0x90> @ imm = #0x5a
700af294: e7ff         	b	0x700af296 <Udma_rmAllocVintr+0x36> @ imm = #-0x2
700af296: 9806         	ldr	r0, [sp, #0x18]
700af298: 0940         	lsrs	r0, r0, #0x5
700af29a: 9005         	str	r0, [sp, #0x14]
700af29c: 9806         	ldr	r0, [sp, #0x18]
700af29e: 9905         	ldr	r1, [sp, #0x14]
700af2a0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700af2a4: 9004         	str	r0, [sp, #0x10]
700af2a6: 9904         	ldr	r1, [sp, #0x10]
700af2a8: 2001         	movs	r0, #0x1
700af2aa: 4088         	lsls	r0, r1
700af2ac: 9003         	str	r0, [sp, #0xc]
700af2ae: 9807         	ldr	r0, [sp, #0x1c]
700af2b0: 9905         	ldr	r1, [sp, #0x14]
700af2b2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700af2b6: f8d0 04a4    	ldr.w	r0, [r0, #0x4a4]
700af2ba: 9903         	ldr	r1, [sp, #0xc]
700af2bc: 4008         	ands	r0, r1
700af2be: 4288         	cmp	r0, r1
700af2c0: d111         	bne	0x700af2e6 <Udma_rmAllocVintr+0x86> @ imm = #0x22
700af2c2: e7ff         	b	0x700af2c4 <Udma_rmAllocVintr+0x64> @ imm = #-0x2
700af2c4: 9a03         	ldr	r2, [sp, #0xc]
700af2c6: 9807         	ldr	r0, [sp, #0x1c]
700af2c8: 9905         	ldr	r1, [sp, #0x14]
700af2ca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700af2ce: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700af2d2: 4390         	bics	r0, r2
700af2d4: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700af2d8: 9806         	ldr	r0, [sp, #0x18]
700af2da: 9901         	ldr	r1, [sp, #0x4]
700af2dc: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700af2e0: 4408         	add	r0, r1
700af2e2: 9002         	str	r0, [sp, #0x8]
700af2e4: e004         	b	0x700af2f0 <Udma_rmAllocVintr+0x90> @ imm = #0x8
700af2e6: e7ff         	b	0x700af2e8 <Udma_rmAllocVintr+0x88> @ imm = #-0x2
700af2e8: 9806         	ldr	r0, [sp, #0x18]
700af2ea: 3001         	adds	r0, #0x1
700af2ec: 9006         	str	r0, [sp, #0x18]
700af2ee: e7cb         	b	0x700af288 <Udma_rmAllocVintr+0x28> @ imm = #-0x6a
700af2f0: 9807         	ldr	r0, [sp, #0x1c]
700af2f2: f500 609f    	add.w	r0, r0, #0x4f8
700af2f6: f004 fbbb    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x4776
700af2fa: 9802         	ldr	r0, [sp, #0x8]
700af2fc: b008         	add	sp, #0x20
700af2fe: bd80         	pop	{r7, pc}

700af300 <Pinmux_config>:
700af300: b580         	push	{r7, lr}
700af302: b086         	sub	sp, #0x18
700af304: 9005         	str	r0, [sp, #0x14]
700af306: 9104         	str	r1, [sp, #0x10]
700af308: 2000         	movs	r0, #0x0
700af30a: 9001         	str	r0, [sp, #0x4]
700af30c: 9805         	ldr	r0, [sp, #0x14]
700af30e: 2800         	cmp	r0, #0x0
700af310: d042         	beq	0x700af398 <Pinmux_config+0x98> @ imm = #0x84
700af312: e7ff         	b	0x700af314 <Pinmux_config+0x14> @ imm = #-0x2
700af314: 9805         	ldr	r0, [sp, #0x14]
700af316: f9b0 0000    	ldrsh.w	r0, [r0]
700af31a: 3001         	adds	r0, #0x1
700af31c: b3e0         	cbz	r0, 0x700af398 <Pinmux_config+0x98> @ imm = #0x78
700af31e: e7ff         	b	0x700af320 <Pinmux_config+0x20> @ imm = #-0x2
700af320: 9804         	ldr	r0, [sp, #0x10]
700af322: b920         	cbnz	r0, 0x700af32e <Pinmux_config+0x2e> @ imm = #0x8
700af324: e7ff         	b	0x700af326 <Pinmux_config+0x26> @ imm = #-0x2
700af326: f44f 2074    	mov.w	r0, #0xf4000
700af32a: 9003         	str	r0, [sp, #0xc]
700af32c: e005         	b	0x700af33a <Pinmux_config+0x3a> @ imm = #0xa
700af32e: f244 0000    	movw	r0, #0x4000
700af332: f2c0 4008    	movt	r0, #0x408
700af336: 9003         	str	r0, [sp, #0xc]
700af338: e7ff         	b	0x700af33a <Pinmux_config+0x3a> @ imm = #-0x2
700af33a: 9803         	ldr	r0, [sp, #0xc]
700af33c: 2100         	movs	r1, #0x0
700af33e: f7fd f9a7    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x2cb2
700af342: 9003         	str	r0, [sp, #0xc]
700af344: 9805         	ldr	r0, [sp, #0x14]
700af346: f9b0 0000    	ldrsh.w	r0, [r0]
700af34a: 3001         	adds	r0, #0x1
700af34c: b130         	cbz	r0, 0x700af35c <Pinmux_config+0x5c> @ imm = #0xc
700af34e: e7ff         	b	0x700af350 <Pinmux_config+0x50> @ imm = #-0x2
700af350: 2001         	movs	r0, #0x1
700af352: 9001         	str	r0, [sp, #0x4]
700af354: 9804         	ldr	r0, [sp, #0x10]
700af356: f7fd ff73    	bl	0x700ad240 <Pinmux_unlockMMR> @ imm = #-0x211a
700af35a: e7ff         	b	0x700af35c <Pinmux_config+0x5c> @ imm = #-0x2
700af35c: e7ff         	b	0x700af35e <Pinmux_config+0x5e> @ imm = #-0x2
700af35e: 9805         	ldr	r0, [sp, #0x14]
700af360: f9b0 0000    	ldrsh.w	r0, [r0]
700af364: 3001         	adds	r0, #0x1
700af366: b178         	cbz	r0, 0x700af388 <Pinmux_config+0x88> @ imm = #0x1e
700af368: e7ff         	b	0x700af36a <Pinmux_config+0x6a> @ imm = #-0x2
700af36a: 9803         	ldr	r0, [sp, #0xc]
700af36c: 9905         	ldr	r1, [sp, #0x14]
700af36e: f9b1 1000    	ldrsh.w	r1, [r1]
700af372: 4408         	add	r0, r1
700af374: 9002         	str	r0, [sp, #0x8]
700af376: 9802         	ldr	r0, [sp, #0x8]
700af378: 9905         	ldr	r1, [sp, #0x14]
700af37a: 6849         	ldr	r1, [r1, #0x4]
700af37c: f006 f9f0    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x63e0
700af380: 9805         	ldr	r0, [sp, #0x14]
700af382: 3008         	adds	r0, #0x8
700af384: 9005         	str	r0, [sp, #0x14]
700af386: e7ea         	b	0x700af35e <Pinmux_config+0x5e> @ imm = #-0x2c
700af388: 9801         	ldr	r0, [sp, #0x4]
700af38a: b120         	cbz	r0, 0x700af396 <Pinmux_config+0x96> @ imm = #0x8
700af38c: e7ff         	b	0x700af38e <Pinmux_config+0x8e> @ imm = #-0x2
700af38e: 9804         	ldr	r0, [sp, #0x10]
700af390: f002 fbae    	bl	0x700b1af0 <Pinmux_lockMMR> @ imm = #0x275c
700af394: e7ff         	b	0x700af396 <Pinmux_config+0x96> @ imm = #-0x2
700af396: e7ff         	b	0x700af398 <Pinmux_config+0x98> @ imm = #-0x2
700af398: b006         	add	sp, #0x18
700af39a: bd80         	pop	{r7, pc}
700af39c: 0000         	movs	r0, r0
700af39e: 0000         	movs	r0, r0

700af3a0 <Sciclient_pmGetModuleClkFreq>:
700af3a0: b580         	push	{r7, lr}
700af3a2: b096         	sub	sp, #0x58
700af3a4: 9015         	str	r0, [sp, #0x54]
700af3a6: 9114         	str	r1, [sp, #0x50]
700af3a8: 9213         	str	r2, [sp, #0x4c]
700af3aa: 9312         	str	r3, [sp, #0x48]
700af3ac: 2000         	movs	r0, #0x0
700af3ae: 9011         	str	r0, [sp, #0x44]
700af3b0: 9815         	ldr	r0, [sp, #0x54]
700af3b2: f8cd 003b    	str.w	r0, [sp, #0x3b]
700af3b6: 9814         	ldr	r0, [sp, #0x50]
700af3b8: 28ff         	cmp	r0, #0xff
700af3ba: d306         	blo	0x700af3ca <Sciclient_pmGetModuleClkFreq+0x2a> @ imm = #0xc
700af3bc: e7ff         	b	0x700af3be <Sciclient_pmGetModuleClkFreq+0x1e> @ imm = #-0x2
700af3be: 9814         	ldr	r0, [sp, #0x50]
700af3c0: 9010         	str	r0, [sp, #0x40]
700af3c2: 20ff         	movs	r0, #0xff
700af3c4: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af3c8: e003         	b	0x700af3d2 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #0x6
700af3ca: 9814         	ldr	r0, [sp, #0x50]
700af3cc: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af3d0: e7ff         	b	0x700af3d2 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #-0x2
700af3d2: 2000         	movs	r0, #0x0
700af3d4: 900b         	str	r0, [sp, #0x2c]
700af3d6: 900a         	str	r0, [sp, #0x28]
700af3d8: 9009         	str	r0, [sp, #0x24]
700af3da: 9008         	str	r0, [sp, #0x20]
700af3dc: f44f 7187    	mov.w	r1, #0x10e
700af3e0: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af3e4: 2102         	movs	r1, #0x2
700af3e6: 9104         	str	r1, [sp, #0x10]
700af3e8: f10d 0133    	add.w	r1, sp, #0x33
700af3ec: 9105         	str	r1, [sp, #0x14]
700af3ee: 2111         	movs	r1, #0x11
700af3f0: 9106         	str	r1, [sp, #0x18]
700af3f2: 9912         	ldr	r1, [sp, #0x48]
700af3f4: 9107         	str	r1, [sp, #0x1c]
700af3f6: 9000         	str	r0, [sp]
700af3f8: a808         	add	r0, sp, #0x20
700af3fa: 9001         	str	r0, [sp, #0x4]
700af3fc: 2010         	movs	r0, #0x10
700af3fe: 9002         	str	r0, [sp, #0x8]
700af400: a803         	add	r0, sp, #0xc
700af402: 4669         	mov	r1, sp
700af404: f7f4 fc1c    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xb7c8
700af408: 9011         	str	r0, [sp, #0x44]
700af40a: 9811         	ldr	r0, [sp, #0x44]
700af40c: b930         	cbnz	r0, 0x700af41c <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #0xc
700af40e: e7ff         	b	0x700af410 <Sciclient_pmGetModuleClkFreq+0x70> @ imm = #-0x2
700af410: 9800         	ldr	r0, [sp]
700af412: f000 0002    	and	r0, r0, #0x2
700af416: 2802         	cmp	r0, #0x2
700af418: d004         	beq	0x700af424 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #0x8
700af41a: e7ff         	b	0x700af41c <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #-0x2
700af41c: f04f 30ff    	mov.w	r0, #0xffffffff
700af420: 9011         	str	r0, [sp, #0x44]
700af422: e7ff         	b	0x700af424 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #-0x2
700af424: 9811         	ldr	r0, [sp, #0x44]
700af426: b930         	cbnz	r0, 0x700af436 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #0xc
700af428: e7ff         	b	0x700af42a <Sciclient_pmGetModuleClkFreq+0x8a> @ imm = #-0x2
700af42a: 980a         	ldr	r0, [sp, #0x28]
700af42c: 9a0b         	ldr	r2, [sp, #0x2c]
700af42e: 9913         	ldr	r1, [sp, #0x4c]
700af430: 604a         	str	r2, [r1, #0x4]
700af432: 6008         	str	r0, [r1]
700af434: e7ff         	b	0x700af436 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #-0x2
700af436: 9811         	ldr	r0, [sp, #0x44]
700af438: b016         	add	sp, #0x58
700af43a: bd80         	pop	{r7, pc}
700af43c: 0000         	movs	r0, r0
700af43e: 0000         	movs	r0, r0

700af440 <Sciclient_pmGetModuleClkParent>:
700af440: b580         	push	{r7, lr}
700af442: b096         	sub	sp, #0x58
700af444: 9015         	str	r0, [sp, #0x54]
700af446: 9114         	str	r1, [sp, #0x50]
700af448: 9213         	str	r2, [sp, #0x4c]
700af44a: 9312         	str	r3, [sp, #0x48]
700af44c: 2000         	movs	r0, #0x0
700af44e: 9011         	str	r0, [sp, #0x44]
700af450: 9815         	ldr	r0, [sp, #0x54]
700af452: f8cd 003b    	str.w	r0, [sp, #0x3b]
700af456: 9814         	ldr	r0, [sp, #0x50]
700af458: 28ff         	cmp	r0, #0xff
700af45a: d306         	blo	0x700af46a <Sciclient_pmGetModuleClkParent+0x2a> @ imm = #0xc
700af45c: e7ff         	b	0x700af45e <Sciclient_pmGetModuleClkParent+0x1e> @ imm = #-0x2
700af45e: 9814         	ldr	r0, [sp, #0x50]
700af460: 9010         	str	r0, [sp, #0x40]
700af462: 20ff         	movs	r0, #0xff
700af464: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af468: e003         	b	0x700af472 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #0x6
700af46a: 9814         	ldr	r0, [sp, #0x50]
700af46c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700af470: e7ff         	b	0x700af472 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #-0x2
700af472: 2000         	movs	r0, #0x0
700af474: f88d 0030    	strb.w	r0, [sp, #0x30]
700af478: 900b         	str	r0, [sp, #0x2c]
700af47a: 900a         	str	r0, [sp, #0x28]
700af47c: 9009         	str	r0, [sp, #0x24]
700af47e: f240 1103    	movw	r1, #0x103
700af482: f8ad 1010    	strh.w	r1, [sp, #0x10]
700af486: 2102         	movs	r1, #0x2
700af488: 9105         	str	r1, [sp, #0x14]
700af48a: f10d 0133    	add.w	r1, sp, #0x33
700af48e: 9106         	str	r1, [sp, #0x18]
700af490: 2111         	movs	r1, #0x11
700af492: 9107         	str	r1, [sp, #0x1c]
700af494: 9912         	ldr	r1, [sp, #0x48]
700af496: 9108         	str	r1, [sp, #0x20]
700af498: 9001         	str	r0, [sp, #0x4]
700af49a: a809         	add	r0, sp, #0x24
700af49c: 9002         	str	r0, [sp, #0x8]
700af49e: 200d         	movs	r0, #0xd
700af4a0: 9003         	str	r0, [sp, #0xc]
700af4a2: a804         	add	r0, sp, #0x10
700af4a4: a901         	add	r1, sp, #0x4
700af4a6: f7f4 fbcb    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xb86a
700af4aa: 9011         	str	r0, [sp, #0x44]
700af4ac: 9811         	ldr	r0, [sp, #0x44]
700af4ae: b930         	cbnz	r0, 0x700af4be <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #0xc
700af4b0: e7ff         	b	0x700af4b2 <Sciclient_pmGetModuleClkParent+0x72> @ imm = #-0x2
700af4b2: 9801         	ldr	r0, [sp, #0x4]
700af4b4: f000 0002    	and	r0, r0, #0x2
700af4b8: 2802         	cmp	r0, #0x2
700af4ba: d004         	beq	0x700af4c6 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #0x8
700af4bc: e7ff         	b	0x700af4be <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #-0x2
700af4be: f04f 30ff    	mov.w	r0, #0xffffffff
700af4c2: 9011         	str	r0, [sp, #0x44]
700af4c4: e7ff         	b	0x700af4c6 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #-0x2
700af4c6: 9811         	ldr	r0, [sp, #0x44]
700af4c8: b928         	cbnz	r0, 0x700af4d6 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #0xa
700af4ca: e7ff         	b	0x700af4cc <Sciclient_pmGetModuleClkParent+0x8c> @ imm = #-0x2
700af4cc: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700af4d0: 9913         	ldr	r1, [sp, #0x4c]
700af4d2: 6008         	str	r0, [r1]
700af4d4: e7ff         	b	0x700af4d6 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #-0x2
700af4d6: 9811         	ldr	r0, [sp, #0x44]
700af4d8: b016         	add	sp, #0x58
700af4da: bd80         	pop	{r7, pc}
700af4dc: 0000         	movs	r0, r0
700af4de: 0000         	movs	r0, r0

700af4e0 <SOC_controlModuleUnlockMMR>:
700af4e0: b580         	push	{r7, lr}
700af4e2: b084         	sub	sp, #0x10
700af4e4: 9003         	str	r0, [sp, #0xc]
700af4e6: 9102         	str	r1, [sp, #0x8]
700af4e8: 9803         	ldr	r0, [sp, #0xc]
700af4ea: bb00         	cbnz	r0, 0x700af52e <SOC_controlModuleUnlockMMR+0x4e> @ imm = #0x40
700af4ec: e7ff         	b	0x700af4ee <SOC_controlModuleUnlockMMR+0xe> @ imm = #-0x2
700af4ee: f04f 4086    	mov.w	r0, #0x43000000
700af4f2: 2100         	movs	r1, #0x0
700af4f4: f7fd f8cc    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x2e68
700af4f8: 9001         	str	r0, [sp, #0x4]
700af4fa: 9801         	ldr	r0, [sp, #0x4]
700af4fc: 9902         	ldr	r1, [sp, #0x8]
700af4fe: eb00 3081    	add.w	r0, r0, r1, lsl #14
700af502: f241 0108    	movw	r1, #0x1008
700af506: 4408         	add	r0, r1
700af508: 9000         	str	r0, [sp]
700af50a: 9800         	ldr	r0, [sp]
700af50c: f243 4190    	movw	r1, #0x3490
700af510: f6c6 01ef    	movt	r1, #0x68ef
700af514: f006 f934    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x6268
700af518: 9800         	ldr	r0, [sp]
700af51a: 3004         	adds	r0, #0x4
700af51c: 9000         	str	r0, [sp]
700af51e: 9800         	ldr	r0, [sp]
700af520: f64b 415a    	movw	r1, #0xbc5a
700af524: f2cd 1172    	movt	r1, #0xd172
700af528: f006 f92a    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x6254
700af52c: e7ff         	b	0x700af52e <SOC_controlModuleUnlockMMR+0x4e> @ imm = #-0x2
700af52e: 9803         	ldr	r0, [sp, #0xc]
700af530: 2801         	cmp	r0, #0x1
700af532: d120         	bne	0x700af576 <SOC_controlModuleUnlockMMR+0x96> @ imm = #0x40
700af534: e7ff         	b	0x700af536 <SOC_controlModuleUnlockMMR+0x56> @ imm = #-0x2
700af536: f04f 608a    	mov.w	r0, #0x4500000
700af53a: 2100         	movs	r1, #0x0
700af53c: f7fd f8a8    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x2eb0
700af540: 9001         	str	r0, [sp, #0x4]
700af542: 9801         	ldr	r0, [sp, #0x4]
700af544: 9902         	ldr	r1, [sp, #0x8]
700af546: eb00 3081    	add.w	r0, r0, r1, lsl #14
700af54a: f241 0108    	movw	r1, #0x1008
700af54e: 4408         	add	r0, r1
700af550: 9000         	str	r0, [sp]
700af552: 9800         	ldr	r0, [sp]
700af554: f243 4190    	movw	r1, #0x3490
700af558: f6c6 01ef    	movt	r1, #0x68ef
700af55c: f006 f910    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x6220
700af560: 9800         	ldr	r0, [sp]
700af562: 3004         	adds	r0, #0x4
700af564: 9000         	str	r0, [sp]
700af566: 9800         	ldr	r0, [sp]
700af568: f64b 415a    	movw	r1, #0xbc5a
700af56c: f2cd 1172    	movt	r1, #0xd172
700af570: f006 f906    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x620c
700af574: e7ff         	b	0x700af576 <SOC_controlModuleUnlockMMR+0x96> @ imm = #-0x2
700af576: b004         	add	sp, #0x10
700af578: bd80         	pop	{r7, pc}
700af57a: 0000         	movs	r0, r0
700af57c: 0000         	movs	r0, r0
700af57e: 0000         	movs	r0, r0

700af580 <Sciclient_pmModuleGetClkStatus>:
700af580: b580         	push	{r7, lr}
700af582: b094         	sub	sp, #0x50
700af584: 9013         	str	r0, [sp, #0x4c]
700af586: 9112         	str	r1, [sp, #0x48]
700af588: 9211         	str	r2, [sp, #0x44]
700af58a: 9310         	str	r3, [sp, #0x40]
700af58c: 2000         	movs	r0, #0x0
700af58e: 900f         	str	r0, [sp, #0x3c]
700af590: 9813         	ldr	r0, [sp, #0x4c]
700af592: f8cd 0033    	str.w	r0, [sp, #0x33]
700af596: 9812         	ldr	r0, [sp, #0x48]
700af598: 28ff         	cmp	r0, #0xff
700af59a: d306         	blo	0x700af5aa <Sciclient_pmModuleGetClkStatus+0x2a> @ imm = #0xc
700af59c: e7ff         	b	0x700af59e <Sciclient_pmModuleGetClkStatus+0x1e> @ imm = #-0x2
700af59e: 9812         	ldr	r0, [sp, #0x48]
700af5a0: 900e         	str	r0, [sp, #0x38]
700af5a2: 20ff         	movs	r0, #0xff
700af5a4: f88d 0037    	strb.w	r0, [sp, #0x37]
700af5a8: e003         	b	0x700af5b2 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #0x6
700af5aa: 9812         	ldr	r0, [sp, #0x48]
700af5ac: f88d 0037    	strb.w	r0, [sp, #0x37]
700af5b0: e7ff         	b	0x700af5b2 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #-0x2
700af5b2: 2000         	movs	r0, #0x0
700af5b4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700af5b8: 9009         	str	r0, [sp, #0x24]
700af5ba: 9008         	str	r0, [sp, #0x20]
700af5bc: f240 1101    	movw	r1, #0x101
700af5c0: f8ad 100c    	strh.w	r1, [sp, #0xc]
700af5c4: 2102         	movs	r1, #0x2
700af5c6: 9104         	str	r1, [sp, #0x10]
700af5c8: f10d 012b    	add.w	r1, sp, #0x2b
700af5cc: 9105         	str	r1, [sp, #0x14]
700af5ce: 2111         	movs	r1, #0x11
700af5d0: 9106         	str	r1, [sp, #0x18]
700af5d2: 9910         	ldr	r1, [sp, #0x40]
700af5d4: 9107         	str	r1, [sp, #0x1c]
700af5d6: 9000         	str	r0, [sp]
700af5d8: a808         	add	r0, sp, #0x20
700af5da: 9001         	str	r0, [sp, #0x4]
700af5dc: 200a         	movs	r0, #0xa
700af5de: 9002         	str	r0, [sp, #0x8]
700af5e0: a803         	add	r0, sp, #0xc
700af5e2: 4669         	mov	r1, sp
700af5e4: f7f4 fb2c    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xb9a8
700af5e8: 900f         	str	r0, [sp, #0x3c]
700af5ea: 980f         	ldr	r0, [sp, #0x3c]
700af5ec: b930         	cbnz	r0, 0x700af5fc <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #0xc
700af5ee: e7ff         	b	0x700af5f0 <Sciclient_pmModuleGetClkStatus+0x70> @ imm = #-0x2
700af5f0: 9800         	ldr	r0, [sp]
700af5f2: f000 0002    	and	r0, r0, #0x2
700af5f6: 2802         	cmp	r0, #0x2
700af5f8: d004         	beq	0x700af604 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #0x8
700af5fa: e7ff         	b	0x700af5fc <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #-0x2
700af5fc: f04f 30ff    	mov.w	r0, #0xffffffff
700af600: 900f         	str	r0, [sp, #0x3c]
700af602: e7ff         	b	0x700af604 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #-0x2
700af604: 980f         	ldr	r0, [sp, #0x3c]
700af606: b928         	cbnz	r0, 0x700af614 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #0xa
700af608: e7ff         	b	0x700af60a <Sciclient_pmModuleGetClkStatus+0x8a> @ imm = #-0x2
700af60a: f89d 0029    	ldrb.w	r0, [sp, #0x29]
700af60e: 9911         	ldr	r1, [sp, #0x44]
700af610: 6008         	str	r0, [r1]
700af612: e7ff         	b	0x700af614 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #-0x2
700af614: 980f         	ldr	r0, [sp, #0x3c]
700af616: b014         	add	sp, #0x50
700af618: bd80         	pop	{r7, pc}
700af61a: 0000         	movs	r0, r0
700af61c: 0000         	movs	r0, r0
700af61e: 0000         	movs	r0, r0

700af620 <Sciclient_pmSetModuleClkParent>:
700af620: b580         	push	{r7, lr}
700af622: b094         	sub	sp, #0x50
700af624: 9013         	str	r0, [sp, #0x4c]
700af626: 9112         	str	r1, [sp, #0x48]
700af628: 9211         	str	r2, [sp, #0x44]
700af62a: 9310         	str	r3, [sp, #0x40]
700af62c: 2000         	movs	r0, #0x0
700af62e: 900f         	str	r0, [sp, #0x3c]
700af630: 9813         	ldr	r0, [sp, #0x4c]
700af632: f8cd 002e    	str.w	r0, [sp, #0x2e]
700af636: 9812         	ldr	r0, [sp, #0x48]
700af638: 28ff         	cmp	r0, #0xff
700af63a: d306         	blo	0x700af64a <Sciclient_pmSetModuleClkParent+0x2a> @ imm = #0xc
700af63c: e7ff         	b	0x700af63e <Sciclient_pmSetModuleClkParent+0x1e> @ imm = #-0x2
700af63e: 9812         	ldr	r0, [sp, #0x48]
700af640: 900d         	str	r0, [sp, #0x34]
700af642: 20ff         	movs	r0, #0xff
700af644: f88d 0032    	strb.w	r0, [sp, #0x32]
700af648: e003         	b	0x700af652 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #0x6
700af64a: 9812         	ldr	r0, [sp, #0x48]
700af64c: f88d 0032    	strb.w	r0, [sp, #0x32]
700af650: e7ff         	b	0x700af652 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #-0x2
700af652: 9811         	ldr	r0, [sp, #0x44]
700af654: 28ff         	cmp	r0, #0xff
700af656: d306         	blo	0x700af666 <Sciclient_pmSetModuleClkParent+0x46> @ imm = #0xc
700af658: e7ff         	b	0x700af65a <Sciclient_pmSetModuleClkParent+0x3a> @ imm = #-0x2
700af65a: 9811         	ldr	r0, [sp, #0x44]
700af65c: 900e         	str	r0, [sp, #0x38]
700af65e: 20ff         	movs	r0, #0xff
700af660: f88d 0033    	strb.w	r0, [sp, #0x33]
700af664: e003         	b	0x700af66e <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #0x6
700af666: 9811         	ldr	r0, [sp, #0x44]
700af668: f88d 0033    	strb.w	r0, [sp, #0x33]
700af66c: e7ff         	b	0x700af66e <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #-0x2
700af66e: f44f 7081    	mov.w	r0, #0x102
700af672: f8ad 0010    	strh.w	r0, [sp, #0x10]
700af676: 2002         	movs	r0, #0x2
700af678: 9005         	str	r0, [sp, #0x14]
700af67a: f10d 0026    	add.w	r0, sp, #0x26
700af67e: 9006         	str	r0, [sp, #0x18]
700af680: 2016         	movs	r0, #0x16
700af682: 9007         	str	r0, [sp, #0x1c]
700af684: 9810         	ldr	r0, [sp, #0x40]
700af686: 9008         	str	r0, [sp, #0x20]
700af688: 2000         	movs	r0, #0x0
700af68a: 9001         	str	r0, [sp, #0x4]
700af68c: 9002         	str	r0, [sp, #0x8]
700af68e: 9003         	str	r0, [sp, #0xc]
700af690: a804         	add	r0, sp, #0x10
700af692: a901         	add	r1, sp, #0x4
700af694: f7f4 fad4    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xba58
700af698: 900f         	str	r0, [sp, #0x3c]
700af69a: 980f         	ldr	r0, [sp, #0x3c]
700af69c: b930         	cbnz	r0, 0x700af6ac <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #0xc
700af69e: e7ff         	b	0x700af6a0 <Sciclient_pmSetModuleClkParent+0x80> @ imm = #-0x2
700af6a0: 9801         	ldr	r0, [sp, #0x4]
700af6a2: f000 0002    	and	r0, r0, #0x2
700af6a6: 2802         	cmp	r0, #0x2
700af6a8: d004         	beq	0x700af6b4 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #0x8
700af6aa: e7ff         	b	0x700af6ac <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #-0x2
700af6ac: f04f 30ff    	mov.w	r0, #0xffffffff
700af6b0: 900f         	str	r0, [sp, #0x3c]
700af6b2: e7ff         	b	0x700af6b4 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #-0x2
700af6b4: 980f         	ldr	r0, [sp, #0x3c]
700af6b6: b014         	add	sp, #0x50
700af6b8: bd80         	pop	{r7, pc}
700af6ba: 0000         	movs	r0, r0
700af6bc: 0000         	movs	r0, r0
700af6be: 0000         	movs	r0, r0

700af6c0 <Sciclient_rmIrOutpIsFree>:
700af6c0: b580         	push	{r7, lr}
700af6c2: b086         	sub	sp, #0x18
700af6c4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700af6c8: f8ad 1014    	strh.w	r1, [sp, #0x14]
700af6cc: 2000         	movs	r0, #0x0
700af6ce: 9004         	str	r0, [sp, #0x10]
700af6d0: 9003         	str	r0, [sp, #0xc]
700af6d2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700af6d6: f002 fc33    	bl	0x700b1f40 <Sciclient_rmIrGetInst> @ imm = #0x2866
700af6da: 9003         	str	r0, [sp, #0xc]
700af6dc: 9803         	ldr	r0, [sp, #0xc]
700af6de: b920         	cbnz	r0, 0x700af6ea <Sciclient_rmIrOutpIsFree+0x2a> @ imm = #0x8
700af6e0: e7ff         	b	0x700af6e2 <Sciclient_rmIrOutpIsFree+0x22> @ imm = #-0x2
700af6e2: f06f 0001    	mvn	r0, #0x1
700af6e6: 9004         	str	r0, [sp, #0x10]
700af6e8: e00b         	b	0x700af702 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #0x16
700af6ea: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700af6ee: 9903         	ldr	r1, [sp, #0xc]
700af6f0: 8949         	ldrh	r1, [r1, #0xa]
700af6f2: 4288         	cmp	r0, r1
700af6f4: db04         	blt	0x700af700 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #0x8
700af6f6: e7ff         	b	0x700af6f8 <Sciclient_rmIrOutpIsFree+0x38> @ imm = #-0x2
700af6f8: f06f 0001    	mvn	r0, #0x1
700af6fc: 9004         	str	r0, [sp, #0x10]
700af6fe: e7ff         	b	0x700af700 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #-0x2
700af700: e7ff         	b	0x700af702 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #-0x2
700af702: 9804         	ldr	r0, [sp, #0x10]
700af704: bb30         	cbnz	r0, 0x700af754 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #0x4c
700af706: e7ff         	b	0x700af708 <Sciclient_rmIrOutpIsFree+0x48> @ imm = #-0x2
700af708: 9803         	ldr	r0, [sp, #0xc]
700af70a: 6840         	ldr	r0, [r0, #0x4]
700af70c: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700af710: f005 f97e    	bl	0x700b4a10 <Sciclient_getIrAddr> @ imm = #0x52fc
700af714: 9002         	str	r0, [sp, #0x8]
700af716: 9802         	ldr	r0, [sp, #0x8]
700af718: f240 31ff    	movw	r1, #0x3ff
700af71c: 2200         	movs	r2, #0x0
700af71e: f005 fb87    	bl	0x700b4e30 <CSL_REG32_FEXT_RAW> @ imm = #0x570e
700af722: f8ad 0006    	strh.w	r0, [sp, #0x6]
700af726: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700af72a: b138         	cbz	r0, 0x700af73c <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #0xe
700af72c: e7ff         	b	0x700af72e <Sciclient_rmIrOutpIsFree+0x6e> @ imm = #-0x2
700af72e: 9803         	ldr	r0, [sp, #0xc]
700af730: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700af734: f7ff fa8c    	bl	0x700aec50 <Sciclient_rmIrOutpRomMapped> @ imm = #-0xae8
700af738: b138         	cbz	r0, 0x700af74a <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #0xe
700af73a: e7ff         	b	0x700af73c <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #-0x2
700af73c: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700af740: 9903         	ldr	r1, [sp, #0xc]
700af742: 8989         	ldrh	r1, [r1, #0xc]
700af744: 4288         	cmp	r0, r1
700af746: d104         	bne	0x700af752 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #0x8
700af748: e7ff         	b	0x700af74a <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #-0x2
700af74a: f04f 30ff    	mov.w	r0, #0xffffffff
700af74e: 9004         	str	r0, [sp, #0x10]
700af750: e7ff         	b	0x700af752 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #-0x2
700af752: e7ff         	b	0x700af754 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #-0x2
700af754: 9804         	ldr	r0, [sp, #0x10]
700af756: b006         	add	sp, #0x18
700af758: bd80         	pop	{r7, pc}
700af75a: 0000         	movs	r0, r0
700af75c: 0000         	movs	r0, r0
700af75e: 0000         	movs	r0, r0

700af760 <Udma_ringQueueRaw>:
700af760: b580         	push	{r7, lr}
700af762: b088         	sub	sp, #0x20
700af764: 9007         	str	r0, [sp, #0x1c]
700af766: 9305         	str	r3, [sp, #0x14]
700af768: 9204         	str	r2, [sp, #0x10]
700af76a: 2000         	movs	r0, #0x0
700af76c: 9003         	str	r0, [sp, #0xc]
700af76e: 9807         	ldr	r0, [sp, #0x1c]
700af770: 9000         	str	r0, [sp]
700af772: 9800         	ldr	r0, [sp]
700af774: b180         	cbz	r0, 0x700af798 <Udma_ringQueueRaw+0x38> @ imm = #0x20
700af776: e7ff         	b	0x700af778 <Udma_ringQueueRaw+0x18> @ imm = #-0x2
700af778: 9800         	ldr	r0, [sp]
700af77a: 6d80         	ldr	r0, [r0, #0x58]
700af77c: f64a 31cd    	movw	r1, #0xabcd
700af780: f6ca 31dc    	movt	r1, #0xabdc
700af784: 4288         	cmp	r0, r1
700af786: d107         	bne	0x700af798 <Udma_ringQueueRaw+0x38> @ imm = #0xe
700af788: e7ff         	b	0x700af78a <Udma_ringQueueRaw+0x2a> @ imm = #-0x2
700af78a: 9800         	ldr	r0, [sp]
700af78c: 8880         	ldrh	r0, [r0, #0x4]
700af78e: f64f 71ff    	movw	r1, #0xffff
700af792: 4288         	cmp	r0, r1
700af794: d104         	bne	0x700af7a0 <Udma_ringQueueRaw+0x40> @ imm = #0x8
700af796: e7ff         	b	0x700af798 <Udma_ringQueueRaw+0x38> @ imm = #-0x2
700af798: f06f 0001    	mvn	r0, #0x1
700af79c: 9003         	str	r0, [sp, #0xc]
700af79e: e7ff         	b	0x700af7a0 <Udma_ringQueueRaw+0x40> @ imm = #-0x2
700af7a0: 9803         	ldr	r0, [sp, #0xc]
700af7a2: b9a8         	cbnz	r0, 0x700af7d0 <Udma_ringQueueRaw+0x70> @ imm = #0x2a
700af7a4: e7ff         	b	0x700af7a6 <Udma_ringQueueRaw+0x46> @ imm = #-0x2
700af7a6: 9800         	ldr	r0, [sp]
700af7a8: 6800         	ldr	r0, [r0]
700af7aa: 9001         	str	r0, [sp, #0x4]
700af7ac: 9801         	ldr	r0, [sp, #0x4]
700af7ae: b150         	cbz	r0, 0x700af7c6 <Udma_ringQueueRaw+0x66> @ imm = #0x14
700af7b0: e7ff         	b	0x700af7b2 <Udma_ringQueueRaw+0x52> @ imm = #-0x2
700af7b2: 9801         	ldr	r0, [sp, #0x4]
700af7b4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af7b8: f64a 31cd    	movw	r1, #0xabcd
700af7bc: f6ca 31dc    	movt	r1, #0xabdc
700af7c0: 4288         	cmp	r0, r1
700af7c2: d004         	beq	0x700af7ce <Udma_ringQueueRaw+0x6e> @ imm = #0x8
700af7c4: e7ff         	b	0x700af7c6 <Udma_ringQueueRaw+0x66> @ imm = #-0x2
700af7c6: f04f 30ff    	mov.w	r0, #0xffffffff
700af7ca: 9003         	str	r0, [sp, #0xc]
700af7cc: e7ff         	b	0x700af7ce <Udma_ringQueueRaw+0x6e> @ imm = #-0x2
700af7ce: e7ff         	b	0x700af7d0 <Udma_ringQueueRaw+0x70> @ imm = #-0x2
700af7d0: 9803         	ldr	r0, [sp, #0xc]
700af7d2: b978         	cbnz	r0, 0x700af7f4 <Udma_ringQueueRaw+0x94> @ imm = #0x1e
700af7d4: e7ff         	b	0x700af7d6 <Udma_ringQueueRaw+0x76> @ imm = #-0x2
700af7d6: f006 edce    	blx	0x700b6374 <HwiP_disable> @ imm = #0x6b9c
700af7da: 9002         	str	r0, [sp, #0x8]
700af7dc: 9801         	ldr	r0, [sp, #0x4]
700af7de: f8d0 c594    	ldr.w	r12, [r0, #0x594]
700af7e2: 9900         	ldr	r1, [sp]
700af7e4: 9a04         	ldr	r2, [sp, #0x10]
700af7e6: 9b05         	ldr	r3, [sp, #0x14]
700af7e8: 47e0         	blx	r12
700af7ea: 9003         	str	r0, [sp, #0xc]
700af7ec: 9802         	ldr	r0, [sp, #0x8]
700af7ee: f006 ede2    	blx	0x700b63b4 <HwiP_restore> @ imm = #0x6bc4
700af7f2: e7ff         	b	0x700af7f4 <Udma_ringQueueRaw+0x94> @ imm = #-0x2
700af7f4: 9803         	ldr	r0, [sp, #0xc]
700af7f6: b008         	add	sp, #0x20
700af7f8: bd80         	pop	{r7, pc}
700af7fa: 0000         	movs	r0, r0
700af7fc: 0000         	movs	r0, r0
700af7fe: 0000         	movs	r0, r0

700af800 <_tx_thread_sleep>:
700af800: b580         	push	{r7, lr}
700af802: b084         	sub	sp, #0x10
700af804: 9003         	str	r0, [sp, #0xc]
700af806: f7f3 ef1e    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xc1c4
700af80a: 9002         	str	r0, [sp, #0x8]
700af80c: f64a 204c    	movw	r0, #0xaa4c
700af810: f2c7 0008    	movt	r0, #0x7008
700af814: 6800         	ldr	r0, [r0]
700af816: 9000         	str	r0, [sp]
700af818: 9800         	ldr	r0, [sp]
700af81a: b930         	cbnz	r0, 0x700af82a <_tx_thread_sleep+0x2a> @ imm = #0xc
700af81c: e7ff         	b	0x700af81e <_tx_thread_sleep+0x1e> @ imm = #-0x2
700af81e: 9802         	ldr	r0, [sp, #0x8]
700af820: f7f2 eef2    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xd21c
700af824: 2013         	movs	r0, #0x13
700af826: 9001         	str	r0, [sp, #0x4]
700af828: e034         	b	0x700af894 <_tx_thread_sleep+0x94> @ imm = #0x68
700af82a: f248 7068    	movw	r0, #0x8768
700af82e: f2c7 000b    	movt	r0, #0x700b
700af832: 6800         	ldr	r0, [r0]
700af834: b130         	cbz	r0, 0x700af844 <_tx_thread_sleep+0x44> @ imm = #0xc
700af836: e7ff         	b	0x700af838 <_tx_thread_sleep+0x38> @ imm = #-0x2
700af838: 9802         	ldr	r0, [sp, #0x8]
700af83a: f7f2 eee6    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xd234
700af83e: 2013         	movs	r0, #0x13
700af840: 9001         	str	r0, [sp, #0x4]
700af842: e026         	b	0x700af892 <_tx_thread_sleep+0x92> @ imm = #0x4c
700af844: 9803         	ldr	r0, [sp, #0xc]
700af846: b930         	cbnz	r0, 0x700af856 <_tx_thread_sleep+0x56> @ imm = #0xc
700af848: e7ff         	b	0x700af84a <_tx_thread_sleep+0x4a> @ imm = #-0x2
700af84a: 9802         	ldr	r0, [sp, #0x8]
700af84c: f7f2 eedc    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xd248
700af850: 2000         	movs	r0, #0x0
700af852: 9001         	str	r0, [sp, #0x4]
700af854: e01c         	b	0x700af890 <_tx_thread_sleep+0x90> @ imm = #0x38
700af856: f64a 205c    	movw	r0, #0xaa5c
700af85a: f2c7 0008    	movt	r0, #0x7008
700af85e: 6800         	ldr	r0, [r0]
700af860: b130         	cbz	r0, 0x700af870 <_tx_thread_sleep+0x70> @ imm = #0xc
700af862: e7ff         	b	0x700af864 <_tx_thread_sleep+0x64> @ imm = #-0x2
700af864: 9802         	ldr	r0, [sp, #0x8]
700af866: f7f2 eed0    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xd260
700af86a: 2013         	movs	r0, #0x13
700af86c: 9001         	str	r0, [sp, #0x4]
700af86e: e00e         	b	0x700af88e <_tx_thread_sleep+0x8e> @ imm = #0x1c
700af870: 9900         	ldr	r1, [sp]
700af872: 2004         	movs	r0, #0x4
700af874: 6348         	str	r0, [r1, #0x34]
700af876: 9800         	ldr	r0, [sp]
700af878: 9903         	ldr	r1, [sp, #0xc]
700af87a: f7f4 f869    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #-0xbf2e
700af87e: 9802         	ldr	r0, [sp, #0x8]
700af880: f7f2 eec2    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xd27c
700af884: 9800         	ldr	r0, [sp]
700af886: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700af88a: 9001         	str	r0, [sp, #0x4]
700af88c: e7ff         	b	0x700af88e <_tx_thread_sleep+0x8e> @ imm = #-0x2
700af88e: e7ff         	b	0x700af890 <_tx_thread_sleep+0x90> @ imm = #-0x2
700af890: e7ff         	b	0x700af892 <_tx_thread_sleep+0x92> @ imm = #-0x2
700af892: e7ff         	b	0x700af894 <_tx_thread_sleep+0x94> @ imm = #-0x2
700af894: 9801         	ldr	r0, [sp, #0x4]
700af896: b004         	add	sp, #0x10
700af898: bd80         	pop	{r7, pc}
700af89a: 0000         	movs	r0, r0
700af89c: 0000         	movs	r0, r0
700af89e: 0000         	movs	r0, r0

700af8a0 <_txe_mutex_get>:
700af8a0: b580         	push	{r7, lr}
700af8a2: b084         	sub	sp, #0x10
700af8a4: 9003         	str	r0, [sp, #0xc]
700af8a6: 9102         	str	r1, [sp, #0x8]
700af8a8: 2000         	movs	r0, #0x0
700af8aa: 9001         	str	r0, [sp, #0x4]
700af8ac: 9803         	ldr	r0, [sp, #0xc]
700af8ae: b918         	cbnz	r0, 0x700af8b8 <_txe_mutex_get+0x18> @ imm = #0x6
700af8b0: e7ff         	b	0x700af8b2 <_txe_mutex_get+0x12> @ imm = #-0x2
700af8b2: 201c         	movs	r0, #0x1c
700af8b4: 9001         	str	r0, [sp, #0x4]
700af8b6: e01b         	b	0x700af8f0 <_txe_mutex_get+0x50> @ imm = #0x36
700af8b8: 9803         	ldr	r0, [sp, #0xc]
700af8ba: 6800         	ldr	r0, [r0]
700af8bc: f245 4145    	movw	r1, #0x5445
700af8c0: f6c4 5155    	movt	r1, #0x4d55
700af8c4: 4288         	cmp	r0, r1
700af8c6: d003         	beq	0x700af8d0 <_txe_mutex_get+0x30> @ imm = #0x6
700af8c8: e7ff         	b	0x700af8ca <_txe_mutex_get+0x2a> @ imm = #-0x2
700af8ca: 201c         	movs	r0, #0x1c
700af8cc: 9001         	str	r0, [sp, #0x4]
700af8ce: e00e         	b	0x700af8ee <_txe_mutex_get+0x4e> @ imm = #0x1c
700af8d0: 9802         	ldr	r0, [sp, #0x8]
700af8d2: b158         	cbz	r0, 0x700af8ec <_txe_mutex_get+0x4c> @ imm = #0x16
700af8d4: e7ff         	b	0x700af8d6 <_txe_mutex_get+0x36> @ imm = #-0x2
700af8d6: f248 7068    	movw	r0, #0x8768
700af8da: f2c7 000b    	movt	r0, #0x700b
700af8de: 6800         	ldr	r0, [r0]
700af8e0: b118         	cbz	r0, 0x700af8ea <_txe_mutex_get+0x4a> @ imm = #0x6
700af8e2: e7ff         	b	0x700af8e4 <_txe_mutex_get+0x44> @ imm = #-0x2
700af8e4: 2004         	movs	r0, #0x4
700af8e6: 9001         	str	r0, [sp, #0x4]
700af8e8: e7ff         	b	0x700af8ea <_txe_mutex_get+0x4a> @ imm = #-0x2
700af8ea: e7ff         	b	0x700af8ec <_txe_mutex_get+0x4c> @ imm = #-0x2
700af8ec: e7ff         	b	0x700af8ee <_txe_mutex_get+0x4e> @ imm = #-0x2
700af8ee: e7ff         	b	0x700af8f0 <_txe_mutex_get+0x50> @ imm = #-0x2
700af8f0: 9801         	ldr	r0, [sp, #0x4]
700af8f2: b9b0         	cbnz	r0, 0x700af922 <_txe_mutex_get+0x82> @ imm = #0x2c
700af8f4: e7ff         	b	0x700af8f6 <_txe_mutex_get+0x56> @ imm = #-0x2
700af8f6: f248 7068    	movw	r0, #0x8768
700af8fa: f2c7 000b    	movt	r0, #0x700b
700af8fe: 6800         	ldr	r0, [r0]
700af900: b170         	cbz	r0, 0x700af920 <_txe_mutex_get+0x80> @ imm = #0x1c
700af902: e7ff         	b	0x700af904 <_txe_mutex_get+0x64> @ imm = #-0x2
700af904: f248 7068    	movw	r0, #0x8768
700af908: f2c7 000b    	movt	r0, #0x700b
700af90c: 6800         	ldr	r0, [r0]
700af90e: 0900         	lsrs	r0, r0, #0x4
700af910: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700af914: d203         	bhs	0x700af91e <_txe_mutex_get+0x7e> @ imm = #0x6
700af916: e7ff         	b	0x700af918 <_txe_mutex_get+0x78> @ imm = #-0x2
700af918: 2013         	movs	r0, #0x13
700af91a: 9001         	str	r0, [sp, #0x4]
700af91c: e7ff         	b	0x700af91e <_txe_mutex_get+0x7e> @ imm = #-0x2
700af91e: e7ff         	b	0x700af920 <_txe_mutex_get+0x80> @ imm = #-0x2
700af920: e7ff         	b	0x700af922 <_txe_mutex_get+0x82> @ imm = #-0x2
700af922: 9801         	ldr	r0, [sp, #0x4]
700af924: b930         	cbnz	r0, 0x700af934 <_txe_mutex_get+0x94> @ imm = #0xc
700af926: e7ff         	b	0x700af928 <_txe_mutex_get+0x88> @ imm = #-0x2
700af928: 9803         	ldr	r0, [sp, #0xc]
700af92a: 9902         	ldr	r1, [sp, #0x8]
700af92c: f7f7 f868    	bl	0x700a6a00 <_tx_mutex_get> @ imm = #-0x8f30
700af930: 9001         	str	r0, [sp, #0x4]
700af932: e7ff         	b	0x700af934 <_txe_mutex_get+0x94> @ imm = #-0x2
700af934: 9801         	ldr	r0, [sp, #0x4]
700af936: b004         	add	sp, #0x10
700af938: bd80         	pop	{r7, pc}
700af93a: 0000         	movs	r0, r0
700af93c: 0000         	movs	r0, r0
700af93e: 0000         	movs	r0, r0

700af940 <CSL_bcdmaChanOpSetChanEnable>:
700af940: b580         	push	{r7, lr}
700af942: b086         	sub	sp, #0x18
700af944: 9005         	str	r0, [sp, #0x14]
700af946: 9104         	str	r1, [sp, #0x10]
700af948: 9203         	str	r2, [sp, #0xc]
700af94a: f88d 300b    	strb.w	r3, [sp, #0xb]
700af94e: 2000         	movs	r0, #0x0
700af950: 9001         	str	r0, [sp, #0x4]
700af952: 9804         	ldr	r0, [sp, #0x10]
700af954: 9000         	str	r0, [sp]
700af956: b140         	cbz	r0, 0x700af96a <CSL_bcdmaChanOpSetChanEnable+0x2a> @ imm = #0x10
700af958: e7ff         	b	0x700af95a <CSL_bcdmaChanOpSetChanEnable+0x1a> @ imm = #-0x2
700af95a: 9800         	ldr	r0, [sp]
700af95c: 2801         	cmp	r0, #0x1
700af95e: d014         	beq	0x700af98a <CSL_bcdmaChanOpSetChanEnable+0x4a> @ imm = #0x28
700af960: e7ff         	b	0x700af962 <CSL_bcdmaChanOpSetChanEnable+0x22> @ imm = #-0x2
700af962: 9800         	ldr	r0, [sp]
700af964: 2802         	cmp	r0, #0x2
700af966: d020         	beq	0x700af9aa <CSL_bcdmaChanOpSetChanEnable+0x6a> @ imm = #0x40
700af968: e02f         	b	0x700af9ca <CSL_bcdmaChanOpSetChanEnable+0x8a> @ imm = #0x5e
700af96a: 9805         	ldr	r0, [sp, #0x14]
700af96c: 6880         	ldr	r0, [r0, #0x8]
700af96e: 9903         	ldr	r1, [sp, #0xc]
700af970: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af974: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af978: f001 0101    	and	r1, r1, #0x1
700af97c: 2900         	cmp	r1, #0x0
700af97e: bf18         	it	ne
700af980: f04f 4100    	movne.w	r1, #0x80000000
700af984: f005 fedc    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x5db8
700af988: e023         	b	0x700af9d2 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x46
700af98a: 9805         	ldr	r0, [sp, #0x14]
700af98c: 6900         	ldr	r0, [r0, #0x10]
700af98e: 9903         	ldr	r1, [sp, #0xc]
700af990: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af994: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af998: f001 0101    	and	r1, r1, #0x1
700af99c: 2900         	cmp	r1, #0x0
700af99e: bf18         	it	ne
700af9a0: f04f 4100    	movne.w	r1, #0x80000000
700af9a4: f005 fecc    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x5d98
700af9a8: e013         	b	0x700af9d2 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x26
700af9aa: 9805         	ldr	r0, [sp, #0x14]
700af9ac: 6980         	ldr	r0, [r0, #0x18]
700af9ae: 9903         	ldr	r1, [sp, #0xc]
700af9b0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af9b4: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700af9b8: f001 0101    	and	r1, r1, #0x1
700af9bc: 2900         	cmp	r1, #0x0
700af9be: bf18         	it	ne
700af9c0: f04f 4100    	movne.w	r1, #0x80000000
700af9c4: f005 febc    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x5d78
700af9c8: e003         	b	0x700af9d2 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x6
700af9ca: f06f 0001    	mvn	r0, #0x1
700af9ce: 9001         	str	r0, [sp, #0x4]
700af9d0: e7ff         	b	0x700af9d2 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #-0x2
700af9d2: 9801         	ldr	r0, [sp, #0x4]
700af9d4: b006         	add	sp, #0x18
700af9d6: bd80         	pop	{r7, pc}
		...

700af9e0 <PMU_profileStart>:
700af9e0: b580         	push	{r7, lr}
700af9e2: b088         	sub	sp, #0x20
700af9e4: 9006         	str	r0, [sp, #0x18]
700af9e6: f248 2000    	movw	r0, #0x8200
700af9ea: f2c7 0008    	movt	r0, #0x7008
700af9ee: 6801         	ldr	r1, [r0]
700af9f0: 9105         	str	r1, [sp, #0x14]
700af9f2: 6881         	ldr	r1, [r0, #0x8]
700af9f4: 9103         	str	r1, [sp, #0xc]
700af9f6: 6841         	ldr	r1, [r0, #0x4]
700af9f8: 9102         	str	r1, [sp, #0x8]
700af9fa: 6800         	ldr	r0, [r0]
700af9fc: 2840         	cmp	r0, #0x40
700af9fe: d304         	blo	0x700afa0a <PMU_profileStart+0x2a> @ imm = #0x8
700afa00: e7ff         	b	0x700afa02 <PMU_profileStart+0x22> @ imm = #-0x2
700afa02: f04f 30ff    	mov.w	r0, #0xffffffff
700afa06: 9007         	str	r0, [sp, #0x1c]
700afa08: e032         	b	0x700afa70 <PMU_profileStart+0x90> @ imm = #0x64
700afa0a: 9805         	ldr	r0, [sp, #0x14]
700afa0c: f248 2200    	movw	r2, #0x8200
700afa10: f2c7 0208    	movt	r2, #0x7008
700afa14: 2134         	movs	r1, #0x34
700afa16: fb00 2001    	mla	r0, r0, r1, r2
700afa1a: 300c         	adds	r0, #0xc
700afa1c: 9001         	str	r0, [sp, #0x4]
700afa1e: 9806         	ldr	r0, [sp, #0x18]
700afa20: 9901         	ldr	r1, [sp, #0x4]
700afa22: 6308         	str	r0, [r1, #0x30]
700afa24: f005 ff3c    	bl	0x700b58a0 <PMU_resetCounters> @ imm = #0x5e78
700afa28: 9802         	ldr	r0, [sp, #0x8]
700afa2a: 2801         	cmp	r0, #0x1
700afa2c: d106         	bne	0x700afa3c <PMU_profileStart+0x5c> @ imm = #0xc
700afa2e: e7ff         	b	0x700afa30 <PMU_profileStart+0x50> @ imm = #-0x2
700afa30: 201f         	movs	r0, #0x1f
700afa32: f7f9 ec8c    	blx	0x700a934c <CSL_armR5PmuReadCntr> @ imm = #-0x66e8
700afa36: 9901         	ldr	r1, [sp, #0x4]
700afa38: 62c8         	str	r0, [r1, #0x2c]
700afa3a: e7ff         	b	0x700afa3c <PMU_profileStart+0x5c> @ imm = #-0x2
700afa3c: 2000         	movs	r0, #0x0
700afa3e: 9004         	str	r0, [sp, #0x10]
700afa40: e7ff         	b	0x700afa42 <PMU_profileStart+0x62> @ imm = #-0x2
700afa42: 9804         	ldr	r0, [sp, #0x10]
700afa44: 9903         	ldr	r1, [sp, #0xc]
700afa46: 4288         	cmp	r0, r1
700afa48: d20f         	bhs	0x700afa6a <PMU_profileStart+0x8a> @ imm = #0x1e
700afa4a: e7ff         	b	0x700afa4c <PMU_profileStart+0x6c> @ imm = #-0x2
700afa4c: 9804         	ldr	r0, [sp, #0x10]
700afa4e: f7f9 ec7e    	blx	0x700a934c <CSL_armR5PmuReadCntr> @ imm = #-0x6704
700afa52: 9901         	ldr	r1, [sp, #0x4]
700afa54: 9a04         	ldr	r2, [sp, #0x10]
700afa56: eb02 0242    	add.w	r2, r2, r2, lsl #1
700afa5a: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afa5e: 6088         	str	r0, [r1, #0x8]
700afa60: e7ff         	b	0x700afa62 <PMU_profileStart+0x82> @ imm = #-0x2
700afa62: 9804         	ldr	r0, [sp, #0x10]
700afa64: 3001         	adds	r0, #0x1
700afa66: 9004         	str	r0, [sp, #0x10]
700afa68: e7eb         	b	0x700afa42 <PMU_profileStart+0x62> @ imm = #-0x2a
700afa6a: 2000         	movs	r0, #0x0
700afa6c: 9007         	str	r0, [sp, #0x1c]
700afa6e: e7ff         	b	0x700afa70 <PMU_profileStart+0x90> @ imm = #-0x2
700afa70: 9807         	ldr	r0, [sp, #0x1c]
700afa72: b008         	add	sp, #0x20
700afa74: bd80         	pop	{r7, pc}
		...
700afa7e: 0000         	movs	r0, r0

700afa80 <Sciclient_init>:
700afa80: b580         	push	{r7, lr}
700afa82: b086         	sub	sp, #0x18
700afa84: 9005         	str	r0, [sp, #0x14]
700afa86: 2100         	movs	r1, #0x0
700afa88: 9101         	str	r1, [sp, #0x4]
700afa8a: 9104         	str	r1, [sp, #0x10]
700afa8c: f248 6070    	movw	r0, #0x8670
700afa90: f2c7 000b    	movt	r0, #0x700b
700afa94: 9002         	str	r0, [sp, #0x8]
700afa96: 6800         	ldr	r0, [r0]
700afa98: f7fc fdfa    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x340c
700afa9c: 9901         	ldr	r1, [sp, #0x4]
700afa9e: 4602         	mov	r2, r0
700afaa0: 9802         	ldr	r0, [sp, #0x8]
700afaa2: 6002         	str	r2, [r0]
700afaa4: 6840         	ldr	r0, [r0, #0x4]
700afaa6: f7fc fdf3    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x341a
700afaaa: 9901         	ldr	r1, [sp, #0x4]
700afaac: 4602         	mov	r2, r0
700afaae: 9802         	ldr	r0, [sp, #0x8]
700afab0: 6042         	str	r2, [r0, #0x4]
700afab2: 6880         	ldr	r0, [r0, #0x8]
700afab4: f7fc fdec    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x3428
700afab8: 9902         	ldr	r1, [sp, #0x8]
700afaba: 6088         	str	r0, [r1, #0x8]
700afabc: 6908         	ldr	r0, [r1, #0x10]
700afabe: 6949         	ldr	r1, [r1, #0x14]
700afac0: f7fc fde6    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x3434
700afac4: 9a02         	ldr	r2, [sp, #0x8]
700afac6: 4601         	mov	r1, r0
700afac8: 9801         	ldr	r0, [sp, #0x4]
700afaca: 6150         	str	r0, [r2, #0x14]
700afacc: 6111         	str	r1, [r2, #0x10]
700aface: f248 61f8    	movw	r1, #0x86f8
700afad2: f2c7 010b    	movt	r1, #0x700b
700afad6: 9103         	str	r1, [sp, #0xc]
700afad8: 6008         	str	r0, [r1]
700afada: 9805         	ldr	r0, [sp, #0x14]
700afadc: 6048         	str	r0, [r1, #0x4]
700afade: 9805         	ldr	r0, [sp, #0x14]
700afae0: f003 fc96    	bl	0x700b3410 <Sciclient_getDevId> @ imm = #0x392c
700afae4: 9a03         	ldr	r2, [sp, #0xc]
700afae6: 4601         	mov	r1, r0
700afae8: 9801         	ldr	r0, [sp, #0x4]
700afaea: 6091         	str	r1, [r2, #0x8]
700afaec: 9905         	ldr	r1, [sp, #0x14]
700afaee: f7ff fb17    	bl	0x700af120 <Sciclient_getContext> @ imm = #-0x9d2
700afaf2: 9903         	ldr	r1, [sp, #0xc]
700afaf4: 60c8         	str	r0, [r1, #0xc]
700afaf6: 9905         	ldr	r1, [sp, #0x14]
700afaf8: 2001         	movs	r0, #0x1
700afafa: f7ff fb11    	bl	0x700af120 <Sciclient_getContext> @ imm = #-0x9de
700afafe: 9a03         	ldr	r2, [sp, #0xc]
700afb00: 4601         	mov	r1, r0
700afb02: 9802         	ldr	r0, [sp, #0x8]
700afb04: 6111         	str	r1, [r2, #0x10]
700afb06: f004 fe93    	bl	0x700b4830 <CSL_secProxyGetMaxMsgSize> @ imm = #0x4d26
700afb0a: 9903         	ldr	r1, [sp, #0xc]
700afb0c: 3804         	subs	r0, #0x4
700afb0e: 6148         	str	r0, [r1, #0x14]
700afb10: 9804         	ldr	r0, [sp, #0x10]
700afb12: b006         	add	sp, #0x18
700afb14: bd80         	pop	{r7, pc}
		...
700afb1e: 0000         	movs	r0, r0

700afb20 <UART_subConfigTCRTLRModeEn>:
700afb20: b580         	push	{r7, lr}
700afb22: b088         	sub	sp, #0x20
700afb24: 9007         	str	r0, [sp, #0x1c]
700afb26: 9807         	ldr	r0, [sp, #0x1c]
700afb28: 21bf         	movs	r1, #0xbf
700afb2a: 9101         	str	r1, [sp, #0x4]
700afb2c: f003 f800    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x3000
700afb30: 9004         	str	r0, [sp, #0x10]
700afb32: 9807         	ldr	r0, [sp, #0x1c]
700afb34: 3008         	adds	r0, #0x8
700afb36: 2110         	movs	r1, #0x10
700afb38: 9102         	str	r1, [sp, #0x8]
700afb3a: 2204         	movs	r2, #0x4
700afb3c: 9203         	str	r2, [sp, #0xc]
700afb3e: f005 fab7    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x556e
700afb42: 9902         	ldr	r1, [sp, #0x8]
700afb44: 9a03         	ldr	r2, [sp, #0xc]
700afb46: 9006         	str	r0, [sp, #0x18]
700afb48: 9807         	ldr	r0, [sp, #0x1c]
700afb4a: 3008         	adds	r0, #0x8
700afb4c: 2301         	movs	r3, #0x1
700afb4e: 9300         	str	r3, [sp]
700afb50: f004 fd96    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x4b2c
700afb54: 9807         	ldr	r0, [sp, #0x1c]
700afb56: 300c         	adds	r0, #0xc
700afb58: 9904         	ldr	r1, [sp, #0x10]
700afb5a: f005 fe51    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x5ca2
700afb5e: 9807         	ldr	r0, [sp, #0x1c]
700afb60: 2180         	movs	r1, #0x80
700afb62: f002 ffe5    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x2fca
700afb66: 9004         	str	r0, [sp, #0x10]
700afb68: 9807         	ldr	r0, [sp, #0x1c]
700afb6a: 3010         	adds	r0, #0x10
700afb6c: f005 fe40    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x5c80
700afb70: 9b00         	ldr	r3, [sp]
700afb72: f000 0040    	and	r0, r0, #0x40
700afb76: 9005         	str	r0, [sp, #0x14]
700afb78: 9807         	ldr	r0, [sp, #0x1c]
700afb7a: 3010         	adds	r0, #0x10
700afb7c: 2140         	movs	r1, #0x40
700afb7e: 2206         	movs	r2, #0x6
700afb80: f004 fd7e    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x4afc
700afb84: 9807         	ldr	r0, [sp, #0x1c]
700afb86: 300c         	adds	r0, #0xc
700afb88: 9904         	ldr	r1, [sp, #0x10]
700afb8a: f005 fe39    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x5c72
700afb8e: 9901         	ldr	r1, [sp, #0x4]
700afb90: 9807         	ldr	r0, [sp, #0x1c]
700afb92: f002 ffcd    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x2f9a
700afb96: 9902         	ldr	r1, [sp, #0x8]
700afb98: 9a03         	ldr	r2, [sp, #0xc]
700afb9a: 9004         	str	r0, [sp, #0x10]
700afb9c: 9807         	ldr	r0, [sp, #0x1c]
700afb9e: 3008         	adds	r0, #0x8
700afba0: 9b06         	ldr	r3, [sp, #0x18]
700afba2: f004 fd6d    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x4ada
700afba6: 9807         	ldr	r0, [sp, #0x1c]
700afba8: 300c         	adds	r0, #0xc
700afbaa: 9904         	ldr	r1, [sp, #0x10]
700afbac: f005 fe28    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x5c50
700afbb0: 9805         	ldr	r0, [sp, #0x14]
700afbb2: b008         	add	sp, #0x20
700afbb4: bd80         	pop	{r7, pc}
		...
700afbbe: 0000         	movs	r0, r0

700afbc0 <UART_udmaIsrRx>:
700afbc0: b580         	push	{r7, lr}
700afbc2: b08a         	sub	sp, #0x28
700afbc4: 9009         	str	r0, [sp, #0x24]
700afbc6: 9108         	str	r1, [sp, #0x20]
700afbc8: 9207         	str	r2, [sp, #0x1c]
700afbca: 9807         	ldr	r0, [sp, #0x1c]
700afbcc: 2800         	cmp	r0, #0x0
700afbce: d040         	beq	0x700afc52 <UART_udmaIsrRx+0x92> @ imm = #0x80
700afbd0: e7ff         	b	0x700afbd2 <UART_udmaIsrRx+0x12> @ imm = #-0x2
700afbd2: 9807         	ldr	r0, [sp, #0x1c]
700afbd4: 9000         	str	r0, [sp]
700afbd6: 9800         	ldr	r0, [sp]
700afbd8: 6840         	ldr	r0, [r0, #0x4]
700afbda: 6cc0         	ldr	r0, [r0, #0x4c]
700afbdc: 9001         	str	r0, [sp, #0x4]
700afbde: 9801         	ldr	r0, [sp, #0x4]
700afbe0: 6880         	ldr	r0, [r0, #0x8]
700afbe2: 9002         	str	r0, [sp, #0x8]
700afbe4: 9808         	ldr	r0, [sp, #0x20]
700afbe6: 2801         	cmp	r0, #0x1
700afbe8: d12e         	bne	0x700afc48 <UART_udmaIsrRx+0x88> @ imm = #0x5c
700afbea: e7ff         	b	0x700afbec <UART_udmaIsrRx+0x2c> @ imm = #-0x2
700afbec: 9901         	ldr	r1, [sp, #0x4]
700afbee: 6988         	ldr	r0, [r1, #0x18]
700afbf0: 69c9         	ldr	r1, [r1, #0x1c]
700afbf2: 220a         	movs	r2, #0xa
700afbf4: f007 f834    	bl	0x700b6c60 <CacheP_inv> @ imm = #0x7068
700afbf8: 9802         	ldr	r0, [sp, #0x8]
700afbfa: f001 fb89    	bl	0x700b1310 <Udma_chGetCqRingHandle> @ imm = #0x1712
700afbfe: a904         	add	r1, sp, #0x10
700afc00: f000 f87e    	bl	0x700afd00 <Udma_ringDequeueRaw> @ imm = #0xfc
700afc04: 9006         	str	r0, [sp, #0x18]
700afc06: 9806         	ldr	r0, [sp, #0x18]
700afc08: b988         	cbnz	r0, 0x700afc2e <UART_udmaIsrRx+0x6e> @ imm = #0x22
700afc0a: e7ff         	b	0x700afc0c <UART_udmaIsrRx+0x4c> @ imm = #-0x2
700afc0c: 9804         	ldr	r0, [sp, #0x10]
700afc0e: 9905         	ldr	r1, [sp, #0x14]
700afc10: 4308         	orrs	r0, r1
700afc12: b160         	cbz	r0, 0x700afc2e <UART_udmaIsrRx+0x6e> @ imm = #0x18
700afc14: e7ff         	b	0x700afc16 <UART_udmaIsrRx+0x56> @ imm = #-0x2
700afc16: 9804         	ldr	r0, [sp, #0x10]
700afc18: 9003         	str	r0, [sp, #0xc]
700afc1a: 9803         	ldr	r0, [sp, #0xc]
700afc1c: 6800         	ldr	r0, [r0]
700afc1e: f36f 509f    	bfc	r0, #22, #10
700afc22: 9900         	ldr	r1, [sp]
700afc24: 62c8         	str	r0, [r1, #0x2c]
700afc26: 9900         	ldr	r1, [sp]
700afc28: 2000         	movs	r0, #0x0
700afc2a: 6348         	str	r0, [r1, #0x34]
700afc2c: e003         	b	0x700afc36 <UART_udmaIsrRx+0x76> @ imm = #0x6
700afc2e: 9900         	ldr	r1, [sp]
700afc30: 200a         	movs	r0, #0xa
700afc32: 6348         	str	r0, [r1, #0x34]
700afc34: e7ff         	b	0x700afc36 <UART_udmaIsrRx+0x76> @ imm = #-0x2
700afc36: 9800         	ldr	r0, [sp]
700afc38: 6841         	ldr	r1, [r0, #0x4]
700afc3a: 6dc9         	ldr	r1, [r1, #0x5c]
700afc3c: 4788         	blx	r1
700afc3e: 9800         	ldr	r0, [sp]
700afc40: 3028         	adds	r0, #0x28
700afc42: f005 fac5    	bl	0x700b51d0 <UART_lld_Transaction_deInit> @ imm = #0x558a
700afc46: e003         	b	0x700afc50 <UART_udmaIsrRx+0x90> @ imm = #0x6
700afc48: 9900         	ldr	r1, [sp]
700afc4a: 200a         	movs	r0, #0xa
700afc4c: 6488         	str	r0, [r1, #0x48]
700afc4e: e7ff         	b	0x700afc50 <UART_udmaIsrRx+0x90> @ imm = #-0x2
700afc50: e7ff         	b	0x700afc52 <UART_udmaIsrRx+0x92> @ imm = #-0x2
700afc52: b00a         	add	sp, #0x28
700afc54: bd80         	pop	{r7, pc}
		...
700afc5e: 0000         	movs	r0, r0

700afc60 <UdmaFlowPrms_init>:
700afc60: b084         	sub	sp, #0x10
700afc62: 9003         	str	r0, [sp, #0xc]
700afc64: 9102         	str	r1, [sp, #0x8]
700afc66: 9803         	ldr	r0, [sp, #0xc]
700afc68: 2800         	cmp	r0, #0x0
700afc6a: d042         	beq	0x700afcf2 <UdmaFlowPrms_init+0x92> @ imm = #0x84
700afc6c: e7ff         	b	0x700afc6e <UdmaFlowPrms_init+0xe> @ imm = #-0x2
700afc6e: 9803         	ldr	r0, [sp, #0xc]
700afc70: 2100         	movs	r1, #0x0
700afc72: 9100         	str	r1, [sp]
700afc74: 6001         	str	r1, [r0]
700afc76: 9803         	ldr	r0, [sp, #0xc]
700afc78: 7101         	strb	r1, [r0, #0x4]
700afc7a: 9803         	ldr	r0, [sp, #0xc]
700afc7c: 7141         	strb	r1, [r0, #0x5]
700afc7e: 9a03         	ldr	r2, [sp, #0xc]
700afc80: 2001         	movs	r0, #0x1
700afc82: 7190         	strb	r0, [r2, #0x6]
700afc84: 9803         	ldr	r0, [sp, #0xc]
700afc86: 71c1         	strb	r1, [r0, #0x7]
700afc88: 9803         	ldr	r0, [sp, #0xc]
700afc8a: 7201         	strb	r1, [r0, #0x8]
700afc8c: 9803         	ldr	r0, [sp, #0xc]
700afc8e: 8141         	strh	r1, [r0, #0xa]
700afc90: 9a03         	ldr	r2, [sp, #0xc]
700afc92: f64f 70ff    	movw	r0, #0xffff
700afc96: 9001         	str	r0, [sp, #0x4]
700afc98: 8190         	strh	r0, [r2, #0xc]
700afc9a: 9a03         	ldr	r2, [sp, #0xc]
700afc9c: 73d1         	strb	r1, [r2, #0xf]
700afc9e: 9b03         	ldr	r3, [sp, #0xc]
700afca0: 2204         	movs	r2, #0x4
700afca2: 745a         	strb	r2, [r3, #0x11]
700afca4: 9b03         	ldr	r3, [sp, #0xc]
700afca6: 7399         	strb	r1, [r3, #0xe]
700afca8: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700afcac: 2302         	movs	r3, #0x2
700afcae: f88c 3010    	strb.w	r3, [r12, #0x10]
700afcb2: 9b03         	ldr	r3, [sp, #0xc]
700afcb4: 74d9         	strb	r1, [r3, #0x13]
700afcb6: 9b03         	ldr	r3, [sp, #0xc]
700afcb8: 755a         	strb	r2, [r3, #0x15]
700afcba: 9a03         	ldr	r2, [sp, #0xc]
700afcbc: 7491         	strb	r1, [r2, #0x12]
700afcbe: 9b03         	ldr	r3, [sp, #0xc]
700afcc0: 2205         	movs	r2, #0x5
700afcc2: 751a         	strb	r2, [r3, #0x14]
700afcc4: 9a03         	ldr	r2, [sp, #0xc]
700afcc6: 7591         	strb	r1, [r2, #0x16]
700afcc8: 9a03         	ldr	r2, [sp, #0xc]
700afcca: 8310         	strh	r0, [r2, #0x18]
700afccc: 9a03         	ldr	r2, [sp, #0xc]
700afcce: 8350         	strh	r0, [r2, #0x1a]
700afcd0: 9a03         	ldr	r2, [sp, #0xc]
700afcd2: 8390         	strh	r0, [r2, #0x1c]
700afcd4: 9a03         	ldr	r2, [sp, #0xc]
700afcd6: 83d0         	strh	r0, [r2, #0x1e]
700afcd8: 9a03         	ldr	r2, [sp, #0xc]
700afcda: 8411         	strh	r1, [r2, #0x20]
700afcdc: 9a03         	ldr	r2, [sp, #0xc]
700afcde: 8451         	strh	r1, [r2, #0x22]
700afce0: 9a03         	ldr	r2, [sp, #0xc]
700afce2: 8491         	strh	r1, [r2, #0x24]
700afce4: 9903         	ldr	r1, [sp, #0xc]
700afce6: 84c8         	strh	r0, [r1, #0x26]
700afce8: 9903         	ldr	r1, [sp, #0xc]
700afcea: 8508         	strh	r0, [r1, #0x28]
700afcec: 9903         	ldr	r1, [sp, #0xc]
700afcee: 8548         	strh	r0, [r1, #0x2a]
700afcf0: e7ff         	b	0x700afcf2 <UdmaFlowPrms_init+0x92> @ imm = #-0x2
700afcf2: b004         	add	sp, #0x10
700afcf4: 4770         	bx	lr
		...
700afcfe: 0000         	movs	r0, r0

700afd00 <Udma_ringDequeueRaw>:
700afd00: b580         	push	{r7, lr}
700afd02: b086         	sub	sp, #0x18
700afd04: 9005         	str	r0, [sp, #0x14]
700afd06: 9104         	str	r1, [sp, #0x10]
700afd08: 2000         	movs	r0, #0x0
700afd0a: 9003         	str	r0, [sp, #0xc]
700afd0c: 9805         	ldr	r0, [sp, #0x14]
700afd0e: 9000         	str	r0, [sp]
700afd10: 9800         	ldr	r0, [sp]
700afd12: b180         	cbz	r0, 0x700afd36 <Udma_ringDequeueRaw+0x36> @ imm = #0x20
700afd14: e7ff         	b	0x700afd16 <Udma_ringDequeueRaw+0x16> @ imm = #-0x2
700afd16: 9800         	ldr	r0, [sp]
700afd18: 6d80         	ldr	r0, [r0, #0x58]
700afd1a: f64a 31cd    	movw	r1, #0xabcd
700afd1e: f6ca 31dc    	movt	r1, #0xabdc
700afd22: 4288         	cmp	r0, r1
700afd24: d107         	bne	0x700afd36 <Udma_ringDequeueRaw+0x36> @ imm = #0xe
700afd26: e7ff         	b	0x700afd28 <Udma_ringDequeueRaw+0x28> @ imm = #-0x2
700afd28: 9800         	ldr	r0, [sp]
700afd2a: 8880         	ldrh	r0, [r0, #0x4]
700afd2c: f64f 71ff    	movw	r1, #0xffff
700afd30: 4288         	cmp	r0, r1
700afd32: d104         	bne	0x700afd3e <Udma_ringDequeueRaw+0x3e> @ imm = #0x8
700afd34: e7ff         	b	0x700afd36 <Udma_ringDequeueRaw+0x36> @ imm = #-0x2
700afd36: f06f 0001    	mvn	r0, #0x1
700afd3a: 9003         	str	r0, [sp, #0xc]
700afd3c: e7ff         	b	0x700afd3e <Udma_ringDequeueRaw+0x3e> @ imm = #-0x2
700afd3e: 9803         	ldr	r0, [sp, #0xc]
700afd40: b9a8         	cbnz	r0, 0x700afd6e <Udma_ringDequeueRaw+0x6e> @ imm = #0x2a
700afd42: e7ff         	b	0x700afd44 <Udma_ringDequeueRaw+0x44> @ imm = #-0x2
700afd44: 9800         	ldr	r0, [sp]
700afd46: 6800         	ldr	r0, [r0]
700afd48: 9001         	str	r0, [sp, #0x4]
700afd4a: 9801         	ldr	r0, [sp, #0x4]
700afd4c: b150         	cbz	r0, 0x700afd64 <Udma_ringDequeueRaw+0x64> @ imm = #0x14
700afd4e: e7ff         	b	0x700afd50 <Udma_ringDequeueRaw+0x50> @ imm = #-0x2
700afd50: 9801         	ldr	r0, [sp, #0x4]
700afd52: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700afd56: f64a 31cd    	movw	r1, #0xabcd
700afd5a: f6ca 31dc    	movt	r1, #0xabdc
700afd5e: 4288         	cmp	r0, r1
700afd60: d004         	beq	0x700afd6c <Udma_ringDequeueRaw+0x6c> @ imm = #0x8
700afd62: e7ff         	b	0x700afd64 <Udma_ringDequeueRaw+0x64> @ imm = #-0x2
700afd64: f04f 30ff    	mov.w	r0, #0xffffffff
700afd68: 9003         	str	r0, [sp, #0xc]
700afd6a: e7ff         	b	0x700afd6c <Udma_ringDequeueRaw+0x6c> @ imm = #-0x2
700afd6c: e7ff         	b	0x700afd6e <Udma_ringDequeueRaw+0x6e> @ imm = #-0x2
700afd6e: 9803         	ldr	r0, [sp, #0xc]
700afd70: b970         	cbnz	r0, 0x700afd90 <Udma_ringDequeueRaw+0x90> @ imm = #0x1c
700afd72: e7ff         	b	0x700afd74 <Udma_ringDequeueRaw+0x74> @ imm = #-0x2
700afd74: f006 eafe    	blx	0x700b6374 <HwiP_disable> @ imm = #0x65fc
700afd78: 9002         	str	r0, [sp, #0x8]
700afd7a: 9801         	ldr	r0, [sp, #0x4]
700afd7c: f8d0 3590    	ldr.w	r3, [r0, #0x590]
700afd80: 9900         	ldr	r1, [sp]
700afd82: 9a04         	ldr	r2, [sp, #0x10]
700afd84: 4798         	blx	r3
700afd86: 9003         	str	r0, [sp, #0xc]
700afd88: 9802         	ldr	r0, [sp, #0x8]
700afd8a: f006 eb14    	blx	0x700b63b4 <HwiP_restore> @ imm = #0x6628
700afd8e: e7ff         	b	0x700afd90 <Udma_ringDequeueRaw+0x90> @ imm = #-0x2
700afd90: 9803         	ldr	r0, [sp, #0xc]
700afd92: b006         	add	sp, #0x18
700afd94: bd80         	pop	{r7, pc}
		...
700afd9e: 0000         	movs	r0, r0

700afda0 <_tx_thread_time_slice>:
700afda0: b580         	push	{r7, lr}
700afda2: b082         	sub	sp, #0x8
700afda4: f64a 204c    	movw	r0, #0xaa4c
700afda8: f2c7 0008    	movt	r0, #0x7008
700afdac: 6800         	ldr	r0, [r0]
700afdae: 9000         	str	r0, [sp]
700afdb0: f7f3 ec48    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xc770
700afdb4: 9001         	str	r0, [sp, #0x4]
700afdb6: f64a 216c    	movw	r1, #0xaa6c
700afdba: f2c7 0108    	movt	r1, #0x7008
700afdbe: 2000         	movs	r0, #0x0
700afdc0: 6008         	str	r0, [r1]
700afdc2: 9800         	ldr	r0, [sp]
700afdc4: b390         	cbz	r0, 0x700afe2c <_tx_thread_time_slice+0x8c> @ imm = #0x64
700afdc6: e7ff         	b	0x700afdc8 <_tx_thread_time_slice+0x28> @ imm = #-0x2
700afdc8: 9800         	ldr	r0, [sp]
700afdca: 6b40         	ldr	r0, [r0, #0x34]
700afdcc: bb68         	cbnz	r0, 0x700afe2a <_tx_thread_time_slice+0x8a> @ imm = #0x5a
700afdce: e7ff         	b	0x700afdd0 <_tx_thread_time_slice+0x30> @ imm = #-0x2
700afdd0: 9900         	ldr	r1, [sp]
700afdd2: 69c8         	ldr	r0, [r1, #0x1c]
700afdd4: 6188         	str	r0, [r1, #0x18]
700afdd6: 9800         	ldr	r0, [sp]
700afdd8: 6980         	ldr	r0, [r0, #0x18]
700afdda: f64a 2184    	movw	r1, #0xaa84
700afdde: f2c7 0108    	movt	r1, #0x7008
700afde2: 6008         	str	r0, [r1]
700afde4: 9900         	ldr	r1, [sp]
700afde6: 6a08         	ldr	r0, [r1, #0x20]
700afde8: 4288         	cmp	r0, r1
700afdea: d01d         	beq	0x700afe28 <_tx_thread_time_slice+0x88> @ imm = #0x3a
700afdec: e7ff         	b	0x700afdee <_tx_thread_time_slice+0x4e> @ imm = #-0x2
700afdee: 9900         	ldr	r1, [sp]
700afdf0: 6b08         	ldr	r0, [r1, #0x30]
700afdf2: 6c09         	ldr	r1, [r1, #0x40]
700afdf4: 4288         	cmp	r0, r1
700afdf6: d116         	bne	0x700afe26 <_tx_thread_time_slice+0x86> @ imm = #0x2c
700afdf8: e7ff         	b	0x700afdfa <_tx_thread_time_slice+0x5a> @ imm = #-0x2
700afdfa: 9800         	ldr	r0, [sp]
700afdfc: 6a01         	ldr	r1, [r0, #0x20]
700afdfe: 6b02         	ldr	r2, [r0, #0x30]
700afe00: f24a 70b4    	movw	r0, #0xa7b4
700afe04: f2c7 0008    	movt	r0, #0x7008
700afe08: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700afe0c: f64a 2154    	movw	r1, #0xaa54
700afe10: f2c7 0108    	movt	r1, #0x7008
700afe14: 6809         	ldr	r1, [r1]
700afe16: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700afe1a: f64a 2150    	movw	r1, #0xaa50
700afe1e: f2c7 0108    	movt	r1, #0x7008
700afe22: 6008         	str	r0, [r1]
700afe24: e7ff         	b	0x700afe26 <_tx_thread_time_slice+0x86> @ imm = #-0x2
700afe26: e7ff         	b	0x700afe28 <_tx_thread_time_slice+0x88> @ imm = #-0x2
700afe28: e7ff         	b	0x700afe2a <_tx_thread_time_slice+0x8a> @ imm = #-0x2
700afe2a: e7ff         	b	0x700afe2c <_tx_thread_time_slice+0x8c> @ imm = #-0x2
700afe2c: 9801         	ldr	r0, [sp, #0x4]
700afe2e: f7f2 ebec    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xd828
700afe32: b002         	add	sp, #0x8
700afe34: bd80         	pop	{r7, pc}
		...
700afe3e: 0000         	movs	r0, r0

700afe40 <UART_lld_dmaDisableChannel>:
700afe40: b580         	push	{r7, lr}
700afe42: b08a         	sub	sp, #0x28
700afe44: 9009         	str	r0, [sp, #0x24]
700afe46: 9108         	str	r1, [sp, #0x20]
700afe48: 2000         	movs	r0, #0x0
700afe4a: 9007         	str	r0, [sp, #0x1c]
700afe4c: 2001         	movs	r0, #0x1
700afe4e: 9006         	str	r0, [sp, #0x18]
700afe50: 9809         	ldr	r0, [sp, #0x24]
700afe52: 6840         	ldr	r0, [r0, #0x4]
700afe54: 6cc0         	ldr	r0, [r0, #0x4c]
700afe56: 9005         	str	r0, [sp, #0x14]
700afe58: 9808         	ldr	r0, [sp, #0x20]
700afe5a: 2801         	cmp	r0, #0x1
700afe5c: d104         	bne	0x700afe68 <UART_lld_dmaDisableChannel+0x28> @ imm = #0x8
700afe5e: e7ff         	b	0x700afe60 <UART_lld_dmaDisableChannel+0x20> @ imm = #-0x2
700afe60: 9805         	ldr	r0, [sp, #0x14]
700afe62: 6840         	ldr	r0, [r0, #0x4]
700afe64: 9004         	str	r0, [sp, #0x10]
700afe66: e003         	b	0x700afe70 <UART_lld_dmaDisableChannel+0x30> @ imm = #0x6
700afe68: 9805         	ldr	r0, [sp, #0x14]
700afe6a: 6880         	ldr	r0, [r0, #0x8]
700afe6c: 9004         	str	r0, [sp, #0x10]
700afe6e: e7ff         	b	0x700afe70 <UART_lld_dmaDisableChannel+0x30> @ imm = #-0x2
700afe70: 9804         	ldr	r0, [sp, #0x10]
700afe72: 2164         	movs	r1, #0x64
700afe74: f7fe fc84    	bl	0x700ae780 <Udma_chDisable> @ imm = #-0x16f8
700afe78: 9007         	str	r0, [sp, #0x1c]
700afe7a: 9807         	ldr	r0, [sp, #0x1c]
700afe7c: fab0 f080    	clz	r0, r0
700afe80: 0940         	lsrs	r0, r0, #0x5
700afe82: f647 517a    	movw	r1, #0x7d7a
700afe86: f2c7 010b    	movt	r1, #0x700b
700afe8a: 466a         	mov	r2, sp
700afe8c: 6011         	str	r1, [r2]
700afe8e: f647 11fc    	movw	r1, #0x79fc
700afe92: f2c7 010b    	movt	r1, #0x700b
700afe96: f647 425b    	movw	r2, #0x7c5b
700afe9a: f2c7 020b    	movt	r2, #0x700b
700afe9e: f240 137b    	movw	r3, #0x17b
700afea2: f001 f875    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0x10ea
700afea6: e7ff         	b	0x700afea8 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x2
700afea8: 9806         	ldr	r0, [sp, #0x18]
700afeaa: 2801         	cmp	r0, #0x1
700afeac: d10f         	bne	0x700afece <UART_lld_dmaDisableChannel+0x8e> @ imm = #0x1e
700afeae: e7ff         	b	0x700afeb0 <UART_lld_dmaDisableChannel+0x70> @ imm = #-0x2
700afeb0: 9804         	ldr	r0, [sp, #0x10]
700afeb2: f001 fa6d    	bl	0x700b1390 <Udma_chGetFqRingHandle> @ imm = #0x14da
700afeb6: a902         	add	r1, sp, #0x8
700afeb8: f000 fb92    	bl	0x700b05e0 <Udma_ringFlushRaw> @ imm = #0x724
700afebc: 9001         	str	r0, [sp, #0x4]
700afebe: 9801         	ldr	r0, [sp, #0x4]
700afec0: 3004         	adds	r0, #0x4
700afec2: b918         	cbnz	r0, 0x700afecc <UART_lld_dmaDisableChannel+0x8c> @ imm = #0x6
700afec4: e7ff         	b	0x700afec6 <UART_lld_dmaDisableChannel+0x86> @ imm = #-0x2
700afec6: 2000         	movs	r0, #0x0
700afec8: 9006         	str	r0, [sp, #0x18]
700afeca: e7ff         	b	0x700afecc <UART_lld_dmaDisableChannel+0x8c> @ imm = #-0x2
700afecc: e7ec         	b	0x700afea8 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x28
700afece: 9807         	ldr	r0, [sp, #0x1c]
700afed0: b00a         	add	sp, #0x28
700afed2: bd80         	pop	{r7, pc}
		...

700afee0 <SOC_moduleClockEnable>:
700afee0: b580         	push	{r7, lr}
700afee2: b088         	sub	sp, #0x20
700afee4: 9007         	str	r0, [sp, #0x1c]
700afee6: 9106         	str	r1, [sp, #0x18]
700afee8: 2000         	movs	r0, #0x0
700afeea: 9005         	str	r0, [sp, #0x14]
700afeec: 2102         	movs	r1, #0x2
700afeee: 9104         	str	r1, [sp, #0x10]
700afef0: 9003         	str	r0, [sp, #0xc]
700afef2: 9002         	str	r0, [sp, #0x8]
700afef4: 9807         	ldr	r0, [sp, #0x1c]
700afef6: 466a         	mov	r2, sp
700afef8: f04f 31ff    	mov.w	r1, #0xffffffff
700afefc: 6011         	str	r1, [r2]
700afefe: a904         	add	r1, sp, #0x10
700aff00: aa03         	add	r2, sp, #0xc
700aff02: ab02         	add	r3, sp, #0x8
700aff04: f000 fa04    	bl	0x700b0310 <Sciclient_pmGetModuleState> @ imm = #0x408
700aff08: 9005         	str	r0, [sp, #0x14]
700aff0a: 9805         	ldr	r0, [sp, #0x14]
700aff0c: bb70         	cbnz	r0, 0x700aff6c <SOC_moduleClockEnable+0x8c> @ imm = #0x5c
700aff0e: e7ff         	b	0x700aff10 <SOC_moduleClockEnable+0x30> @ imm = #-0x2
700aff10: 9804         	ldr	r0, [sp, #0x10]
700aff12: b9c8         	cbnz	r0, 0x700aff48 <SOC_moduleClockEnable+0x68> @ imm = #0x32
700aff14: e7ff         	b	0x700aff16 <SOC_moduleClockEnable+0x36> @ imm = #-0x2
700aff16: 9806         	ldr	r0, [sp, #0x18]
700aff18: 2801         	cmp	r0, #0x1
700aff1a: d115         	bne	0x700aff48 <SOC_moduleClockEnable+0x68> @ imm = #0x2a
700aff1c: e7ff         	b	0x700aff1e <SOC_moduleClockEnable+0x3e> @ imm = #-0x2
700aff1e: 9807         	ldr	r0, [sp, #0x1c]
700aff20: 2102         	movs	r1, #0x2
700aff22: f240 2202    	movw	r2, #0x202
700aff26: f04f 33ff    	mov.w	r3, #0xffffffff
700aff2a: f000 f829    	bl	0x700aff80 <Sciclient_pmSetModuleState> @ imm = #0x52
700aff2e: 9005         	str	r0, [sp, #0x14]
700aff30: 9805         	ldr	r0, [sp, #0x14]
700aff32: b940         	cbnz	r0, 0x700aff46 <SOC_moduleClockEnable+0x66> @ imm = #0x10
700aff34: e7ff         	b	0x700aff36 <SOC_moduleClockEnable+0x56> @ imm = #-0x2
700aff36: 9807         	ldr	r0, [sp, #0x1c]
700aff38: 2100         	movs	r1, #0x0
700aff3a: f04f 32ff    	mov.w	r2, #0xffffffff
700aff3e: f002 fc77    	bl	0x700b2830 <Sciclient_pmSetModuleRst> @ imm = #0x28ee
700aff42: 9005         	str	r0, [sp, #0x14]
700aff44: e7ff         	b	0x700aff46 <SOC_moduleClockEnable+0x66> @ imm = #-0x2
700aff46: e010         	b	0x700aff6a <SOC_moduleClockEnable+0x8a> @ imm = #0x20
700aff48: 9804         	ldr	r0, [sp, #0x10]
700aff4a: 2801         	cmp	r0, #0x1
700aff4c: d10c         	bne	0x700aff68 <SOC_moduleClockEnable+0x88> @ imm = #0x18
700aff4e: e7ff         	b	0x700aff50 <SOC_moduleClockEnable+0x70> @ imm = #-0x2
700aff50: 9806         	ldr	r0, [sp, #0x18]
700aff52: b948         	cbnz	r0, 0x700aff68 <SOC_moduleClockEnable+0x88> @ imm = #0x12
700aff54: e7ff         	b	0x700aff56 <SOC_moduleClockEnable+0x76> @ imm = #-0x2
700aff56: 9807         	ldr	r0, [sp, #0x1c]
700aff58: 2100         	movs	r1, #0x0
700aff5a: 2202         	movs	r2, #0x2
700aff5c: f04f 33ff    	mov.w	r3, #0xffffffff
700aff60: f000 f80e    	bl	0x700aff80 <Sciclient_pmSetModuleState> @ imm = #0x1c
700aff64: 9005         	str	r0, [sp, #0x14]
700aff66: e7ff         	b	0x700aff68 <SOC_moduleClockEnable+0x88> @ imm = #-0x2
700aff68: e7ff         	b	0x700aff6a <SOC_moduleClockEnable+0x8a> @ imm = #-0x2
700aff6a: e7ff         	b	0x700aff6c <SOC_moduleClockEnable+0x8c> @ imm = #-0x2
700aff6c: 9805         	ldr	r0, [sp, #0x14]
700aff6e: b008         	add	sp, #0x20
700aff70: bd80         	pop	{r7, pc}
		...
700aff7e: 0000         	movs	r0, r0

700aff80 <Sciclient_pmSetModuleState>:
700aff80: b580         	push	{r7, lr}
700aff82: b092         	sub	sp, #0x48
700aff84: 9011         	str	r0, [sp, #0x44]
700aff86: 9110         	str	r1, [sp, #0x40]
700aff88: 920f         	str	r2, [sp, #0x3c]
700aff8a: 930e         	str	r3, [sp, #0x38]
700aff8c: 2000         	movs	r0, #0x0
700aff8e: 900d         	str	r0, [sp, #0x34]
700aff90: 9911         	ldr	r1, [sp, #0x44]
700aff92: f8cd 102b    	str.w	r1, [sp, #0x2b]
700aff96: f8cd 002f    	str.w	r0, [sp, #0x2f]
700aff9a: 9910         	ldr	r1, [sp, #0x40]
700aff9c: f88d 1033    	strb.w	r1, [sp, #0x33]
700affa0: f44f 7100    	mov.w	r1, #0x200
700affa4: f8ad 100c    	strh.w	r1, [sp, #0xc]
700affa8: 990f         	ldr	r1, [sp, #0x3c]
700affaa: 9104         	str	r1, [sp, #0x10]
700affac: f10d 0123    	add.w	r1, sp, #0x23
700affb0: 9105         	str	r1, [sp, #0x14]
700affb2: 2111         	movs	r1, #0x11
700affb4: 9106         	str	r1, [sp, #0x18]
700affb6: 990e         	ldr	r1, [sp, #0x38]
700affb8: 9107         	str	r1, [sp, #0x1c]
700affba: 9000         	str	r0, [sp]
700affbc: 9001         	str	r0, [sp, #0x4]
700affbe: 9002         	str	r0, [sp, #0x8]
700affc0: 980f         	ldr	r0, [sp, #0x3c]
700affc2: f000 0002    	and	r0, r0, #0x2
700affc6: 2802         	cmp	r0, #0x2
700affc8: d007         	beq	0x700affda <Sciclient_pmSetModuleState+0x5a> @ imm = #0xe
700affca: e7ff         	b	0x700affcc <Sciclient_pmSetModuleState+0x4c> @ imm = #-0x2
700affcc: 980f         	ldr	r0, [sp, #0x3c]
700affce: b120         	cbz	r0, 0x700affda <Sciclient_pmSetModuleState+0x5a> @ imm = #0x8
700affd0: e7ff         	b	0x700affd2 <Sciclient_pmSetModuleState+0x52> @ imm = #-0x2
700affd2: f04f 30ff    	mov.w	r0, #0xffffffff
700affd6: 900d         	str	r0, [sp, #0x34]
700affd8: e7ff         	b	0x700affda <Sciclient_pmSetModuleState+0x5a> @ imm = #-0x2
700affda: 980d         	ldr	r0, [sp, #0x34]
700affdc: b930         	cbnz	r0, 0x700affec <Sciclient_pmSetModuleState+0x6c> @ imm = #0xc
700affde: e7ff         	b	0x700affe0 <Sciclient_pmSetModuleState+0x60> @ imm = #-0x2
700affe0: a803         	add	r0, sp, #0xc
700affe2: 4669         	mov	r1, sp
700affe4: f7f3 fe2c    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xc3a8
700affe8: 900d         	str	r0, [sp, #0x34]
700affea: e7ff         	b	0x700affec <Sciclient_pmSetModuleState+0x6c> @ imm = #-0x2
700affec: 980d         	ldr	r0, [sp, #0x34]
700affee: b948         	cbnz	r0, 0x700b0004 <Sciclient_pmSetModuleState+0x84> @ imm = #0x12
700afff0: e7ff         	b	0x700afff2 <Sciclient_pmSetModuleState+0x72> @ imm = #-0x2
700afff2: 980f         	ldr	r0, [sp, #0x3c]
700afff4: b150         	cbz	r0, 0x700b000c <Sciclient_pmSetModuleState+0x8c> @ imm = #0x14
700afff6: e7ff         	b	0x700afff8 <Sciclient_pmSetModuleState+0x78> @ imm = #-0x2
700afff8: 9800         	ldr	r0, [sp]
700afffa: f000 0002    	and	r0, r0, #0x2
700afffe: 2802         	cmp	r0, #0x2
700b0000: d004         	beq	0x700b000c <Sciclient_pmSetModuleState+0x8c> @ imm = #0x8
700b0002: e7ff         	b	0x700b0004 <Sciclient_pmSetModuleState+0x84> @ imm = #-0x2
700b0004: f04f 30ff    	mov.w	r0, #0xffffffff
700b0008: 900d         	str	r0, [sp, #0x34]
700b000a: e7ff         	b	0x700b000c <Sciclient_pmSetModuleState+0x8c> @ imm = #-0x2
700b000c: 980d         	ldr	r0, [sp, #0x34]
700b000e: b012         	add	sp, #0x48
700b0010: bd80         	pop	{r7, pc}
		...
700b001e: 0000         	movs	r0, r0

700b0020 <Sciclient_rmPsPop>:
700b0020: b084         	sub	sp, #0x10
700b0022: 9003         	str	r0, [sp, #0xc]
700b0024: 9102         	str	r1, [sp, #0x8]
700b0026: 2000         	movs	r0, #0x0
700b0028: 9001         	str	r0, [sp, #0x4]
700b002a: f64a 10a8    	movw	r0, #0xa9a8
700b002e: f2c7 0008    	movt	r0, #0x7008
700b0032: 8c80         	ldrh	r0, [r0, #0x24]
700b0034: b3b0         	cbz	r0, 0x700b00a4 <Sciclient_rmPsPop+0x84> @ imm = #0x6c
700b0036: e7ff         	b	0x700b0038 <Sciclient_rmPsPop+0x18> @ imm = #-0x2
700b0038: 9803         	ldr	r0, [sp, #0xc]
700b003a: b398         	cbz	r0, 0x700b00a4 <Sciclient_rmPsPop+0x84> @ imm = #0x66
700b003c: e7ff         	b	0x700b003e <Sciclient_rmPsPop+0x1e> @ imm = #-0x2
700b003e: 9802         	ldr	r0, [sp, #0x8]
700b0040: b380         	cbz	r0, 0x700b00a4 <Sciclient_rmPsPop+0x84> @ imm = #0x60
700b0042: e7ff         	b	0x700b0044 <Sciclient_rmPsPop+0x24> @ imm = #-0x2
700b0044: f64a 11a8    	movw	r1, #0xa9a8
700b0048: f2c7 0108    	movt	r1, #0x7008
700b004c: 9100         	str	r1, [sp]
700b004e: 8c88         	ldrh	r0, [r1, #0x24]
700b0050: 3801         	subs	r0, #0x1
700b0052: 8488         	strh	r0, [r1, #0x24]
700b0054: 8c88         	ldrh	r0, [r1, #0x24]
700b0056: eb00 0040    	add.w	r0, r0, r0, lsl #1
700b005a: f851 0020    	ldr.w	r0, [r1, r0, lsl #2]
700b005e: 9a03         	ldr	r2, [sp, #0xc]
700b0060: 6010         	str	r0, [r2]
700b0062: 8c88         	ldrh	r0, [r1, #0x24]
700b0064: eb00 0040    	add.w	r0, r0, r0, lsl #1
700b0068: eb01 0080    	add.w	r0, r1, r0, lsl #2
700b006c: 8880         	ldrh	r0, [r0, #0x4]
700b006e: 9a02         	ldr	r2, [sp, #0x8]
700b0070: 8010         	strh	r0, [r2]
700b0072: 8c88         	ldrh	r0, [r1, #0x24]
700b0074: eb00 0240    	add.w	r2, r0, r0, lsl #1
700b0078: 2000         	movs	r0, #0x0
700b007a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b007e: 8c8a         	ldrh	r2, [r1, #0x24]
700b0080: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b0084: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b0088: 8090         	strh	r0, [r2, #0x4]
700b008a: 8c8a         	ldrh	r2, [r1, #0x24]
700b008c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b0090: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b0094: 80d0         	strh	r0, [r2, #0x6]
700b0096: 8c8a         	ldrh	r2, [r1, #0x24]
700b0098: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b009c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b00a0: 8108         	strh	r0, [r1, #0x8]
700b00a2: e003         	b	0x700b00ac <Sciclient_rmPsPop+0x8c> @ imm = #0x6
700b00a4: f04f 30ff    	mov.w	r0, #0xffffffff
700b00a8: 9001         	str	r0, [sp, #0x4]
700b00aa: e7ff         	b	0x700b00ac <Sciclient_rmPsPop+0x8c> @ imm = #-0x2
700b00ac: 9801         	ldr	r0, [sp, #0x4]
700b00ae: b004         	add	sp, #0x10
700b00b0: 4770         	bx	lr
		...
700b00be: 0000         	movs	r0, r0

700b00c0 <_DebugP_logZone>:
700b00c0: b082         	sub	sp, #0x8
700b00c2: b580         	push	{r7, lr}
700b00c4: b086         	sub	sp, #0x18
700b00c6: 9309         	str	r3, [sp, #0x24]
700b00c8: 9208         	str	r2, [sp, #0x20]
700b00ca: 9005         	str	r0, [sp, #0x14]
700b00cc: 9104         	str	r1, [sp, #0x10]
700b00ce: f005 ff67    	bl	0x700b5fa0 <HwiP_inISR> @ imm = #0x5ece
700b00d2: bbc8         	cbnz	r0, 0x700b0148 <_DebugP_logZone+0x88> @ imm = #0x72
700b00d4: e7ff         	b	0x700b00d6 <_DebugP_logZone+0x16> @ imm = #-0x2
700b00d6: f248 706c    	movw	r0, #0x876c
700b00da: f2c7 000b    	movt	r0, #0x700b
700b00de: 6800         	ldr	r0, [r0]
700b00e0: b9a0         	cbnz	r0, 0x700b010c <_DebugP_logZone+0x4c> @ imm = #0x28
700b00e2: e7ff         	b	0x700b00e4 <_DebugP_logZone+0x24> @ imm = #-0x2
700b00e4: f24a 701c    	movw	r0, #0xa71c
700b00e8: f2c7 0008    	movt	r0, #0x7008
700b00ec: f000 fa30    	bl	0x700b0550 <SemaphoreP_constructMutex> @ imm = #0x460
700b00f0: 9003         	str	r0, [sp, #0xc]
700b00f2: 9803         	ldr	r0, [sp, #0xc]
700b00f4: fab0 f080    	clz	r0, r0
700b00f8: 0940         	lsrs	r0, r0, #0x5
700b00fa: f006 ffe1    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x6fc2
700b00fe: f248 716c    	movw	r1, #0x876c
700b0102: f2c7 010b    	movt	r1, #0x700b
700b0106: 2001         	movs	r0, #0x1
700b0108: 6008         	str	r0, [r1]
700b010a: e7ff         	b	0x700b010c <_DebugP_logZone+0x4c> @ imm = #-0x2
700b010c: f248 7070    	movw	r0, #0x8770
700b0110: f2c7 000b    	movt	r0, #0x700b
700b0114: 6800         	ldr	r0, [r0]
700b0116: 9905         	ldr	r1, [sp, #0x14]
700b0118: 4008         	ands	r0, r1
700b011a: 4288         	cmp	r0, r1
700b011c: d113         	bne	0x700b0146 <_DebugP_logZone+0x86> @ imm = #0x26
700b011e: e7ff         	b	0x700b0120 <_DebugP_logZone+0x60> @ imm = #-0x2
700b0120: f24a 701c    	movw	r0, #0xa71c
700b0124: f2c7 0008    	movt	r0, #0x7008
700b0128: 9001         	str	r0, [sp, #0x4]
700b012a: f04f 31ff    	mov.w	r1, #0xffffffff
700b012e: f002 fc0f    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x281e
700b0132: a808         	add	r0, sp, #0x20
700b0134: 9002         	str	r0, [sp, #0x8]
700b0136: 9804         	ldr	r0, [sp, #0x10]
700b0138: 9902         	ldr	r1, [sp, #0x8]
700b013a: f004 fda1    	bl	0x700b4c80 <vprintf_>   @ imm = #0x4b42
700b013e: 9801         	ldr	r0, [sp, #0x4]
700b0140: f003 fc96    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x392c
700b0144: e7ff         	b	0x700b0146 <_DebugP_logZone+0x86> @ imm = #-0x2
700b0146: e7ff         	b	0x700b0148 <_DebugP_logZone+0x88> @ imm = #-0x2
700b0148: b006         	add	sp, #0x18
700b014a: e8bd 4080    	pop.w	{r7, lr}
700b014e: b002         	add	sp, #0x8
700b0150: 4770         	bx	lr
		...
700b015e: 0000         	movs	r0, r0

700b0160 <_tx_queue_cleanup>:
700b0160: b580         	push	{r7, lr}
700b0162: b086         	sub	sp, #0x18
700b0164: 9005         	str	r0, [sp, #0x14]
700b0166: 9104         	str	r1, [sp, #0x10]
700b0168: 9805         	ldr	r0, [sp, #0x14]
700b016a: 6f00         	ldr	r0, [r0, #0x70]
700b016c: 9003         	str	r0, [sp, #0xc]
700b016e: 9905         	ldr	r1, [sp, #0x14]
700b0170: 2000         	movs	r0, #0x0
700b0172: 66c8         	str	r0, [r1, #0x6c]
700b0174: 9903         	ldr	r1, [sp, #0xc]
700b0176: 6ac8         	ldr	r0, [r1, #0x2c]
700b0178: 3801         	subs	r0, #0x1
700b017a: 62c8         	str	r0, [r1, #0x2c]
700b017c: 9803         	ldr	r0, [sp, #0xc]
700b017e: 6ac0         	ldr	r0, [r0, #0x2c]
700b0180: 9002         	str	r0, [sp, #0x8]
700b0182: 9802         	ldr	r0, [sp, #0x8]
700b0184: b920         	cbnz	r0, 0x700b0190 <_tx_queue_cleanup+0x30> @ imm = #0x8
700b0186: e7ff         	b	0x700b0188 <_tx_queue_cleanup+0x28> @ imm = #-0x2
700b0188: 9903         	ldr	r1, [sp, #0xc]
700b018a: 2000         	movs	r0, #0x0
700b018c: 6288         	str	r0, [r1, #0x28]
700b018e: e016         	b	0x700b01be <_tx_queue_cleanup+0x5e> @ imm = #0x2c
700b0190: 9805         	ldr	r0, [sp, #0x14]
700b0192: 6f40         	ldr	r0, [r0, #0x74]
700b0194: 9001         	str	r0, [sp, #0x4]
700b0196: 9805         	ldr	r0, [sp, #0x14]
700b0198: 6f80         	ldr	r0, [r0, #0x78]
700b019a: 9000         	str	r0, [sp]
700b019c: 9800         	ldr	r0, [sp]
700b019e: 9901         	ldr	r1, [sp, #0x4]
700b01a0: 6788         	str	r0, [r1, #0x78]
700b01a2: 9801         	ldr	r0, [sp, #0x4]
700b01a4: 9900         	ldr	r1, [sp]
700b01a6: 6748         	str	r0, [r1, #0x74]
700b01a8: 9803         	ldr	r0, [sp, #0xc]
700b01aa: 6a80         	ldr	r0, [r0, #0x28]
700b01ac: 9905         	ldr	r1, [sp, #0x14]
700b01ae: 4288         	cmp	r0, r1
700b01b0: d104         	bne	0x700b01bc <_tx_queue_cleanup+0x5c> @ imm = #0x8
700b01b2: e7ff         	b	0x700b01b4 <_tx_queue_cleanup+0x54> @ imm = #-0x2
700b01b4: 9801         	ldr	r0, [sp, #0x4]
700b01b6: 9903         	ldr	r1, [sp, #0xc]
700b01b8: 6288         	str	r0, [r1, #0x28]
700b01ba: e7ff         	b	0x700b01bc <_tx_queue_cleanup+0x5c> @ imm = #-0x2
700b01bc: e7ff         	b	0x700b01be <_tx_queue_cleanup+0x5e> @ imm = #-0x2
700b01be: 9805         	ldr	r0, [sp, #0x14]
700b01c0: 6b40         	ldr	r0, [r0, #0x34]
700b01c2: 2805         	cmp	r0, #0x5
700b01c4: d112         	bne	0x700b01ec <_tx_queue_cleanup+0x8c> @ imm = #0x24
700b01c6: e7ff         	b	0x700b01c8 <_tx_queue_cleanup+0x68> @ imm = #-0x2
700b01c8: 9803         	ldr	r0, [sp, #0xc]
700b01ca: 6900         	ldr	r0, [r0, #0x10]
700b01cc: b128         	cbz	r0, 0x700b01da <_tx_queue_cleanup+0x7a> @ imm = #0xa
700b01ce: e7ff         	b	0x700b01d0 <_tx_queue_cleanup+0x70> @ imm = #-0x2
700b01d0: 9905         	ldr	r1, [sp, #0x14]
700b01d2: 200b         	movs	r0, #0xb
700b01d4: f8c1 0088    	str.w	r0, [r1, #0x88]
700b01d8: e004         	b	0x700b01e4 <_tx_queue_cleanup+0x84> @ imm = #0x8
700b01da: 9905         	ldr	r1, [sp, #0x14]
700b01dc: 200a         	movs	r0, #0xa
700b01de: f8c1 0088    	str.w	r0, [r1, #0x88]
700b01e2: e7ff         	b	0x700b01e4 <_tx_queue_cleanup+0x84> @ imm = #-0x2
700b01e4: 9805         	ldr	r0, [sp, #0x14]
700b01e6: f7f7 fefb    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x820a
700b01ea: e7ff         	b	0x700b01ec <_tx_queue_cleanup+0x8c> @ imm = #-0x2
700b01ec: b006         	add	sp, #0x18
700b01ee: bd80         	pop	{r7, pc}

700b01f0 <Sciclient_pmModuleClkRequest>:
700b01f0: b580         	push	{r7, lr}
700b01f2: b092         	sub	sp, #0x48
700b01f4: f8dd c050    	ldr.w	r12, [sp, #0x50]
700b01f8: 9011         	str	r0, [sp, #0x44]
700b01fa: 9110         	str	r1, [sp, #0x40]
700b01fc: 920f         	str	r2, [sp, #0x3c]
700b01fe: 930e         	str	r3, [sp, #0x38]
700b0200: 2000         	movs	r0, #0x0
700b0202: 900d         	str	r0, [sp, #0x34]
700b0204: 9811         	ldr	r0, [sp, #0x44]
700b0206: f8cd 002a    	str.w	r0, [sp, #0x2a]
700b020a: 9810         	ldr	r0, [sp, #0x40]
700b020c: f5b0 7f80    	cmp.w	r0, #0x100
700b0210: d306         	blo	0x700b0220 <Sciclient_pmModuleClkRequest+0x30> @ imm = #0xc
700b0212: e7ff         	b	0x700b0214 <Sciclient_pmModuleClkRequest+0x24> @ imm = #-0x2
700b0214: 20ff         	movs	r0, #0xff
700b0216: f88d 002e    	strb.w	r0, [sp, #0x2e]
700b021a: 9810         	ldr	r0, [sp, #0x40]
700b021c: 900c         	str	r0, [sp, #0x30]
700b021e: e003         	b	0x700b0228 <Sciclient_pmModuleClkRequest+0x38> @ imm = #0x6
700b0220: 9810         	ldr	r0, [sp, #0x40]
700b0222: f88d 002e    	strb.w	r0, [sp, #0x2e]
700b0226: e7ff         	b	0x700b0228 <Sciclient_pmModuleClkRequest+0x38> @ imm = #-0x2
700b0228: 980f         	ldr	r0, [sp, #0x3c]
700b022a: f88d 002f    	strb.w	r0, [sp, #0x2f]
700b022e: f44f 7080    	mov.w	r0, #0x100
700b0232: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b0236: 980e         	ldr	r0, [sp, #0x38]
700b0238: f040 0002    	orr	r0, r0, #0x2
700b023c: 9004         	str	r0, [sp, #0x10]
700b023e: f10d 0022    	add.w	r0, sp, #0x22
700b0242: 9005         	str	r0, [sp, #0x14]
700b0244: 2012         	movs	r0, #0x12
700b0246: 9006         	str	r0, [sp, #0x18]
700b0248: 9814         	ldr	r0, [sp, #0x50]
700b024a: 9007         	str	r0, [sp, #0x1c]
700b024c: 2000         	movs	r0, #0x0
700b024e: 9000         	str	r0, [sp]
700b0250: 9001         	str	r0, [sp, #0x4]
700b0252: 9002         	str	r0, [sp, #0x8]
700b0254: a803         	add	r0, sp, #0xc
700b0256: 4669         	mov	r1, sp
700b0258: f7f3 fcf2    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xc61c
700b025c: 900d         	str	r0, [sp, #0x34]
700b025e: 980d         	ldr	r0, [sp, #0x34]
700b0260: b930         	cbnz	r0, 0x700b0270 <Sciclient_pmModuleClkRequest+0x80> @ imm = #0xc
700b0262: e7ff         	b	0x700b0264 <Sciclient_pmModuleClkRequest+0x74> @ imm = #-0x2
700b0264: 9800         	ldr	r0, [sp]
700b0266: f000 0002    	and	r0, r0, #0x2
700b026a: 2802         	cmp	r0, #0x2
700b026c: d004         	beq	0x700b0278 <Sciclient_pmModuleClkRequest+0x88> @ imm = #0x8
700b026e: e7ff         	b	0x700b0270 <Sciclient_pmModuleClkRequest+0x80> @ imm = #-0x2
700b0270: f04f 30ff    	mov.w	r0, #0xffffffff
700b0274: 900d         	str	r0, [sp, #0x34]
700b0276: e7ff         	b	0x700b0278 <Sciclient_pmModuleClkRequest+0x88> @ imm = #-0x2
700b0278: 980d         	ldr	r0, [sp, #0x34]
700b027a: b012         	add	sp, #0x48
700b027c: bd80         	pop	{r7, pc}
700b027e: 0000         	movs	r0, r0

700b0280 <Udma_rmFreeMappedRing>:
700b0280: b580         	push	{r7, lr}
700b0282: b08e         	sub	sp, #0x38
700b0284: 900d         	str	r0, [sp, #0x34]
700b0286: 910c         	str	r1, [sp, #0x30]
700b0288: 920b         	str	r2, [sp, #0x2c]
700b028a: 930a         	str	r3, [sp, #0x28]
700b028c: 980c         	ldr	r0, [sp, #0x30]
700b028e: f500 70ea    	add.w	r0, r0, #0x1d4
700b0292: 9005         	str	r0, [sp, #0x14]
700b0294: 980c         	ldr	r0, [sp, #0x30]
700b0296: 990b         	ldr	r1, [sp, #0x2c]
700b0298: 9a0a         	ldr	r2, [sp, #0x28]
700b029a: ab02         	add	r3, sp, #0x8
700b029c: f7fe f968    	bl	0x700ae570 <Udma_getMappedChRingAttributes> @ imm = #-0x1d30
700b02a0: 9001         	str	r0, [sp, #0x4]
700b02a2: 980d         	ldr	r0, [sp, #0x34]
700b02a4: 9902         	ldr	r1, [sp, #0x8]
700b02a6: 4288         	cmp	r0, r1
700b02a8: d02f         	beq	0x700b030a <Udma_rmFreeMappedRing+0x8a> @ imm = #0x5e
700b02aa: e7ff         	b	0x700b02ac <Udma_rmFreeMappedRing+0x2c> @ imm = #-0x2
700b02ac: 980c         	ldr	r0, [sp, #0x30]
700b02ae: f500 609f    	add.w	r0, r0, #0x4f8
700b02b2: f04f 31ff    	mov.w	r1, #0xffffffff
700b02b6: f002 fb4b    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x2696
700b02ba: 980d         	ldr	r0, [sp, #0x34]
700b02bc: 9905         	ldr	r1, [sp, #0x14]
700b02be: 9a0b         	ldr	r2, [sp, #0x2c]
700b02c0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b02c4: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700b02c8: 1a40         	subs	r0, r0, r1
700b02ca: 9009         	str	r0, [sp, #0x24]
700b02cc: 9809         	ldr	r0, [sp, #0x24]
700b02ce: 0940         	lsrs	r0, r0, #0x5
700b02d0: 9008         	str	r0, [sp, #0x20]
700b02d2: 9809         	ldr	r0, [sp, #0x24]
700b02d4: 9908         	ldr	r1, [sp, #0x20]
700b02d6: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b02da: 9007         	str	r0, [sp, #0x1c]
700b02dc: 9907         	ldr	r1, [sp, #0x1c]
700b02de: 2001         	movs	r0, #0x1
700b02e0: 4088         	lsls	r0, r1
700b02e2: 9006         	str	r0, [sp, #0x18]
700b02e4: 9a06         	ldr	r2, [sp, #0x18]
700b02e6: 980c         	ldr	r0, [sp, #0x30]
700b02e8: 990b         	ldr	r1, [sp, #0x2c]
700b02ea: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b02ee: 9908         	ldr	r1, [sp, #0x20]
700b02f0: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b02f4: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700b02f8: 4310         	orrs	r0, r2
700b02fa: f8c1 0344    	str.w	r0, [r1, #0x344]
700b02fe: 980c         	ldr	r0, [sp, #0x30]
700b0300: f500 609f    	add.w	r0, r0, #0x4f8
700b0304: f003 fbb4    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x3768
700b0308: e7ff         	b	0x700b030a <Udma_rmFreeMappedRing+0x8a> @ imm = #-0x2
700b030a: b00e         	add	sp, #0x38
700b030c: bd80         	pop	{r7, pc}
700b030e: 0000         	movs	r0, r0

700b0310 <Sciclient_pmGetModuleState>:
700b0310: b580         	push	{r7, lr}
700b0312: b096         	sub	sp, #0x58
700b0314: f8dd c060    	ldr.w	r12, [sp, #0x60]
700b0318: 9015         	str	r0, [sp, #0x54]
700b031a: 9114         	str	r1, [sp, #0x50]
700b031c: 9213         	str	r2, [sp, #0x4c]
700b031e: 9312         	str	r3, [sp, #0x48]
700b0320: 2000         	movs	r0, #0x0
700b0322: 9011         	str	r0, [sp, #0x44]
700b0324: f8ad 0034    	strh.w	r0, [sp, #0x34]
700b0328: 900c         	str	r0, [sp, #0x30]
700b032a: 900b         	str	r0, [sp, #0x2c]
700b032c: 900a         	str	r0, [sp, #0x28]
700b032e: 9009         	str	r0, [sp, #0x24]
700b0330: 9915         	ldr	r1, [sp, #0x54]
700b0332: 9110         	str	r1, [sp, #0x40]
700b0334: f240 2101    	movw	r1, #0x201
700b0338: f8ad 1010    	strh.w	r1, [sp, #0x10]
700b033c: 2102         	movs	r1, #0x2
700b033e: 9105         	str	r1, [sp, #0x14]
700b0340: a90e         	add	r1, sp, #0x38
700b0342: 9106         	str	r1, [sp, #0x18]
700b0344: 210c         	movs	r1, #0xc
700b0346: 9107         	str	r1, [sp, #0x1c]
700b0348: 9918         	ldr	r1, [sp, #0x60]
700b034a: 9108         	str	r1, [sp, #0x20]
700b034c: 9001         	str	r0, [sp, #0x4]
700b034e: a809         	add	r0, sp, #0x24
700b0350: 9002         	str	r0, [sp, #0x8]
700b0352: 2012         	movs	r0, #0x12
700b0354: 9003         	str	r0, [sp, #0xc]
700b0356: a804         	add	r0, sp, #0x10
700b0358: a901         	add	r1, sp, #0x4
700b035a: f7f3 fc71    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xc71e
700b035e: 9011         	str	r0, [sp, #0x44]
700b0360: 9811         	ldr	r0, [sp, #0x44]
700b0362: b930         	cbnz	r0, 0x700b0372 <Sciclient_pmGetModuleState+0x62> @ imm = #0xc
700b0364: e7ff         	b	0x700b0366 <Sciclient_pmGetModuleState+0x56> @ imm = #-0x2
700b0366: 9801         	ldr	r0, [sp, #0x4]
700b0368: f000 0002    	and	r0, r0, #0x2
700b036c: 2802         	cmp	r0, #0x2
700b036e: d004         	beq	0x700b037a <Sciclient_pmGetModuleState+0x6a> @ imm = #0x8
700b0370: e7ff         	b	0x700b0372 <Sciclient_pmGetModuleState+0x62> @ imm = #-0x2
700b0372: f04f 30ff    	mov.w	r0, #0xffffffff
700b0376: 9011         	str	r0, [sp, #0x44]
700b0378: e7ff         	b	0x700b037a <Sciclient_pmGetModuleState+0x6a> @ imm = #-0x2
700b037a: 9811         	ldr	r0, [sp, #0x44]
700b037c: b958         	cbnz	r0, 0x700b0396 <Sciclient_pmGetModuleState+0x86> @ imm = #0x16
700b037e: e7ff         	b	0x700b0380 <Sciclient_pmGetModuleState+0x70> @ imm = #-0x2
700b0380: f89d 0035    	ldrb.w	r0, [sp, #0x35]
700b0384: 9914         	ldr	r1, [sp, #0x50]
700b0386: 6008         	str	r0, [r1]
700b0388: 980c         	ldr	r0, [sp, #0x30]
700b038a: 9913         	ldr	r1, [sp, #0x4c]
700b038c: 6008         	str	r0, [r1]
700b038e: 980b         	ldr	r0, [sp, #0x2c]
700b0390: 9912         	ldr	r1, [sp, #0x48]
700b0392: 6008         	str	r0, [r1]
700b0394: e7ff         	b	0x700b0396 <Sciclient_pmGetModuleState+0x86> @ imm = #-0x2
700b0396: 9811         	ldr	r0, [sp, #0x44]
700b0398: b016         	add	sp, #0x58
700b039a: bd80         	pop	{r7, pc}
700b039c: 0000         	movs	r0, r0
700b039e: 0000         	movs	r0, r0

700b03a0 <Sciclient_rmIaEvtRomMapped>:
700b03a0: b082         	sub	sp, #0x8
700b03a2: 9001         	str	r0, [sp, #0x4]
700b03a4: f8ad 1002    	strh.w	r1, [sp, #0x2]
700b03a8: 2000         	movs	r0, #0x0
700b03aa: f88d 0001    	strb.w	r0, [sp, #0x1]
700b03ae: 9801         	ldr	r0, [sp, #0x4]
700b03b0: 6980         	ldr	r0, [r0, #0x18]
700b03b2: b3a8         	cbz	r0, 0x700b0420 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #0x6a
700b03b4: e7ff         	b	0x700b03b6 <Sciclient_rmIaEvtRomMapped+0x16> @ imm = #-0x2
700b03b6: 2000         	movs	r0, #0x0
700b03b8: f88d 0000    	strb.w	r0, [sp]
700b03bc: e7ff         	b	0x700b03be <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x2
700b03be: f89d 0000    	ldrb.w	r0, [sp]
700b03c2: 9901         	ldr	r1, [sp, #0x4]
700b03c4: 7f09         	ldrb	r1, [r1, #0x1c]
700b03c6: 4288         	cmp	r0, r1
700b03c8: da29         	bge	0x700b041e <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0x52
700b03ca: e7ff         	b	0x700b03cc <Sciclient_rmIaEvtRomMapped+0x2c> @ imm = #-0x2
700b03cc: 9801         	ldr	r0, [sp, #0x4]
700b03ce: 6980         	ldr	r0, [r0, #0x18]
700b03d0: f89d 1000    	ldrb.w	r1, [sp]
700b03d4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b03d8: 7880         	ldrb	r0, [r0, #0x2]
700b03da: 07c0         	lsls	r0, r0, #0x1f
700b03dc: b9c0         	cbnz	r0, 0x700b0410 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x30
700b03de: e7ff         	b	0x700b03e0 <Sciclient_rmIaEvtRomMapped+0x40> @ imm = #-0x2
700b03e0: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b03e4: 9a01         	ldr	r2, [sp, #0x4]
700b03e6: 6991         	ldr	r1, [r2, #0x18]
700b03e8: f89d 3000    	ldrb.w	r3, [sp]
700b03ec: f831 1023    	ldrh.w	r1, [r1, r3, lsl #2]
700b03f0: 8912         	ldrh	r2, [r2, #0x8]
700b03f2: 1a89         	subs	r1, r1, r2
700b03f4: 4288         	cmp	r0, r1
700b03f6: d10b         	bne	0x700b0410 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x16
700b03f8: e7ff         	b	0x700b03fa <Sciclient_rmIaEvtRomMapped+0x5a> @ imm = #-0x2
700b03fa: 2001         	movs	r0, #0x1
700b03fc: f88d 0001    	strb.w	r0, [sp, #0x1]
700b0400: 9901         	ldr	r1, [sp, #0x4]
700b0402: 6989         	ldr	r1, [r1, #0x18]
700b0404: f89d 2000    	ldrb.w	r2, [sp]
700b0408: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b040c: 7088         	strb	r0, [r1, #0x2]
700b040e: e006         	b	0x700b041e <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0xc
700b0410: e7ff         	b	0x700b0412 <Sciclient_rmIaEvtRomMapped+0x72> @ imm = #-0x2
700b0412: f89d 0000    	ldrb.w	r0, [sp]
700b0416: 3001         	adds	r0, #0x1
700b0418: f88d 0000    	strb.w	r0, [sp]
700b041c: e7cf         	b	0x700b03be <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x62
700b041e: e7ff         	b	0x700b0420 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #-0x2
700b0420: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700b0424: f000 0001    	and	r0, r0, #0x1
700b0428: b002         	add	sp, #0x8
700b042a: 4770         	bx	lr
700b042c: 0000         	movs	r0, r0
700b042e: 0000         	movs	r0, r0

700b0430 <SemaphoreP_constructBinary>:
700b0430: b580         	push	{r7, lr}
700b0432: b086         	sub	sp, #0x18
700b0434: 9005         	str	r0, [sp, #0x14]
700b0436: 9104         	str	r1, [sp, #0x10]
700b0438: 2000         	movs	r0, #0x0
700b043a: 9003         	str	r0, [sp, #0xc]
700b043c: f04f 30ff    	mov.w	r0, #0xffffffff
700b0440: 9002         	str	r0, [sp, #0x8]
700b0442: f647 007b    	movw	r0, #0x787b
700b0446: f2c7 000b    	movt	r0, #0x700b
700b044a: 4669         	mov	r1, sp
700b044c: 6008         	str	r0, [r1]
700b044e: f247 614c    	movw	r1, #0x764c
700b0452: f2c7 010b    	movt	r1, #0x700b
700b0456: f647 4240    	movw	r2, #0x7c40
700b045a: f2c7 020b    	movt	r2, #0x700b
700b045e: 2001         	movs	r0, #0x1
700b0460: 2334         	movs	r3, #0x34
700b0462: f000 fd95    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xb2a
700b0466: 9805         	ldr	r0, [sp, #0x14]
700b0468: b128         	cbz	r0, 0x700b0476 <SemaphoreP_constructBinary+0x46> @ imm = #0xa
700b046a: e7ff         	b	0x700b046c <SemaphoreP_constructBinary+0x3c> @ imm = #-0x2
700b046c: 9805         	ldr	r0, [sp, #0x14]
700b046e: 9003         	str	r0, [sp, #0xc]
700b0470: 2000         	movs	r0, #0x0
700b0472: 9002         	str	r0, [sp, #0x8]
700b0474: e7ff         	b	0x700b0476 <SemaphoreP_constructBinary+0x46> @ imm = #-0x2
700b0476: 9802         	ldr	r0, [sp, #0x8]
700b0478: b9e8         	cbnz	r0, 0x700b04b6 <SemaphoreP_constructBinary+0x86> @ imm = #0x3a
700b047a: e7ff         	b	0x700b047c <SemaphoreP_constructBinary+0x4c> @ imm = #-0x2
700b047c: 9903         	ldr	r1, [sp, #0xc]
700b047e: 2000         	movs	r0, #0x0
700b0480: 6508         	str	r0, [r1, #0x50]
700b0482: 9903         	ldr	r1, [sp, #0xc]
700b0484: 6548         	str	r0, [r1, #0x54]
700b0486: 9903         	ldr	r1, [sp, #0xc]
700b0488: 2001         	movs	r0, #0x1
700b048a: 6588         	str	r0, [r1, #0x58]
700b048c: 9803         	ldr	r0, [sp, #0xc]
700b048e: 9a04         	ldr	r2, [sp, #0x10]
700b0490: f647 6164    	movw	r1, #0x7e64
700b0494: f2c7 010b    	movt	r1, #0x700b
700b0498: 231c         	movs	r3, #0x1c
700b049a: f7fb fe09    	bl	0x700ac0b0 <_txe_semaphore_create> @ imm = #-0x43ee
700b049e: 9001         	str	r0, [sp, #0x4]
700b04a0: 9801         	ldr	r0, [sp, #0x4]
700b04a2: b120         	cbz	r0, 0x700b04ae <SemaphoreP_constructBinary+0x7e> @ imm = #0x8
700b04a4: e7ff         	b	0x700b04a6 <SemaphoreP_constructBinary+0x76> @ imm = #-0x2
700b04a6: f04f 30ff    	mov.w	r0, #0xffffffff
700b04aa: 9002         	str	r0, [sp, #0x8]
700b04ac: e002         	b	0x700b04b4 <SemaphoreP_constructBinary+0x84> @ imm = #0x4
700b04ae: 2000         	movs	r0, #0x0
700b04b0: 9002         	str	r0, [sp, #0x8]
700b04b2: e7ff         	b	0x700b04b4 <SemaphoreP_constructBinary+0x84> @ imm = #-0x2
700b04b4: e7ff         	b	0x700b04b6 <SemaphoreP_constructBinary+0x86> @ imm = #-0x2
700b04b6: 9802         	ldr	r0, [sp, #0x8]
700b04b8: b006         	add	sp, #0x18
700b04ba: bd80         	pop	{r7, pc}
700b04bc: 0000         	movs	r0, r0
700b04be: 0000         	movs	r0, r0

700b04c0 <UART_writeCancelNoCB>:
700b04c0: b580         	push	{r7, lr}
700b04c2: b084         	sub	sp, #0x10
700b04c4: 9003         	str	r0, [sp, #0xc]
700b04c6: 2000         	movs	r0, #0x0
700b04c8: 9001         	str	r0, [sp, #0x4]
700b04ca: 9803         	ldr	r0, [sp, #0xc]
700b04cc: 6840         	ldr	r0, [r0, #0x4]
700b04ce: 9000         	str	r0, [sp]
700b04d0: 9803         	ldr	r0, [sp, #0xc]
700b04d2: 6800         	ldr	r0, [r0]
700b04d4: 2102         	movs	r1, #0x2
700b04d6: f7fc fd63    	bl	0x700acfa0 <UART_intrDisable> @ imm = #-0x353a
700b04da: f005 ef4c    	blx	0x700b6374 <HwiP_disable> @ imm = #0x5e98
700b04de: 9002         	str	r0, [sp, #0x8]
700b04e0: 9803         	ldr	r0, [sp, #0xc]
700b04e2: 6900         	ldr	r0, [r0, #0x10]
700b04e4: b920         	cbnz	r0, 0x700b04f0 <UART_writeCancelNoCB+0x30> @ imm = #0x8
700b04e6: e7ff         	b	0x700b04e8 <UART_writeCancelNoCB+0x28> @ imm = #-0x2
700b04e8: f04f 30ff    	mov.w	r0, #0xffffffff
700b04ec: 9001         	str	r0, [sp, #0x4]
700b04ee: e027         	b	0x700b0540 <UART_writeCancelNoCB+0x80> @ imm = #0x4e
700b04f0: 9800         	ldr	r0, [sp]
700b04f2: 6a00         	ldr	r0, [r0, #0x20]
700b04f4: 2803         	cmp	r0, #0x3
700b04f6: d111         	bne	0x700b051c <UART_writeCancelNoCB+0x5c> @ imm = #0x22
700b04f8: e7ff         	b	0x700b04fa <UART_writeCancelNoCB+0x3a> @ imm = #-0x2
700b04fa: 9803         	ldr	r0, [sp, #0xc]
700b04fc: 2101         	movs	r1, #0x1
700b04fe: f7ff fc9f    	bl	0x700afe40 <UART_lld_dmaDisableChannel> @ imm = #-0x6c2
700b0502: 9803         	ldr	r0, [sp, #0xc]
700b0504: 6bc0         	ldr	r0, [r0, #0x3c]
700b0506: b120         	cbz	r0, 0x700b0512 <UART_writeCancelNoCB+0x52> @ imm = #0x8
700b0508: e7ff         	b	0x700b050a <UART_writeCancelNoCB+0x4a> @ imm = #-0x2
700b050a: 9903         	ldr	r1, [sp, #0xc]
700b050c: 2000         	movs	r0, #0x0
700b050e: 6408         	str	r0, [r1, #0x40]
700b0510: e003         	b	0x700b051a <UART_writeCancelNoCB+0x5a> @ imm = #0x6
700b0512: 9903         	ldr	r1, [sp, #0xc]
700b0514: 2000         	movs	r0, #0x0
700b0516: 60c8         	str	r0, [r1, #0xc]
700b0518: e7ff         	b	0x700b051a <UART_writeCancelNoCB+0x5a> @ imm = #-0x2
700b051a: e010         	b	0x700b053e <UART_writeCancelNoCB+0x7e> @ imm = #0x20
700b051c: 9903         	ldr	r1, [sp, #0xc]
700b051e: 6888         	ldr	r0, [r1, #0x8]
700b0520: 68ca         	ldr	r2, [r1, #0xc]
700b0522: 1a80         	subs	r0, r0, r2
700b0524: 6088         	str	r0, [r1, #0x8]
700b0526: 9803         	ldr	r0, [sp, #0xc]
700b0528: 6bc0         	ldr	r0, [r0, #0x3c]
700b052a: b120         	cbz	r0, 0x700b0536 <UART_writeCancelNoCB+0x76> @ imm = #0x8
700b052c: e7ff         	b	0x700b052e <UART_writeCancelNoCB+0x6e> @ imm = #-0x2
700b052e: 9903         	ldr	r1, [sp, #0xc]
700b0530: 68c8         	ldr	r0, [r1, #0xc]
700b0532: 6408         	str	r0, [r1, #0x40]
700b0534: e7ff         	b	0x700b0536 <UART_writeCancelNoCB+0x76> @ imm = #-0x2
700b0536: 9903         	ldr	r1, [sp, #0xc]
700b0538: 2000         	movs	r0, #0x0
700b053a: 6108         	str	r0, [r1, #0x10]
700b053c: e7ff         	b	0x700b053e <UART_writeCancelNoCB+0x7e> @ imm = #-0x2
700b053e: e7ff         	b	0x700b0540 <UART_writeCancelNoCB+0x80> @ imm = #-0x2
700b0540: 9802         	ldr	r0, [sp, #0x8]
700b0542: f005 ef38    	blx	0x700b63b4 <HwiP_restore> @ imm = #0x5e70
700b0546: 9801         	ldr	r0, [sp, #0x4]
700b0548: b004         	add	sp, #0x10
700b054a: bd80         	pop	{r7, pc}
700b054c: 0000         	movs	r0, r0
700b054e: 0000         	movs	r0, r0

700b0550 <SemaphoreP_constructMutex>:
700b0550: b580         	push	{r7, lr}
700b0552: b086         	sub	sp, #0x18
700b0554: 9005         	str	r0, [sp, #0x14]
700b0556: 2000         	movs	r0, #0x0
700b0558: 9004         	str	r0, [sp, #0x10]
700b055a: f04f 30ff    	mov.w	r0, #0xffffffff
700b055e: 9003         	str	r0, [sp, #0xc]
700b0560: f647 007b    	movw	r0, #0x787b
700b0564: f2c7 000b    	movt	r0, #0x700b
700b0568: 4669         	mov	r1, sp
700b056a: 6008         	str	r0, [r1]
700b056c: f247 614c    	movw	r1, #0x764c
700b0570: f2c7 010b    	movt	r1, #0x700b
700b0574: f647 4290    	movw	r2, #0x7c90
700b0578: f2c7 020b    	movt	r2, #0x700b
700b057c: 2001         	movs	r0, #0x1
700b057e: 2376         	movs	r3, #0x76
700b0580: f000 fd06    	bl	0x700b0f90 <_DebugP_assert> @ imm = #0xa0c
700b0584: 9805         	ldr	r0, [sp, #0x14]
700b0586: b128         	cbz	r0, 0x700b0594 <SemaphoreP_constructMutex+0x44> @ imm = #0xa
700b0588: e7ff         	b	0x700b058a <SemaphoreP_constructMutex+0x3a> @ imm = #-0x2
700b058a: 9805         	ldr	r0, [sp, #0x14]
700b058c: 9004         	str	r0, [sp, #0x10]
700b058e: 2000         	movs	r0, #0x0
700b0590: 9003         	str	r0, [sp, #0xc]
700b0592: e7ff         	b	0x700b0594 <SemaphoreP_constructMutex+0x44> @ imm = #-0x2
700b0594: 9803         	ldr	r0, [sp, #0xc]
700b0596: b9e8         	cbnz	r0, 0x700b05d4 <SemaphoreP_constructMutex+0x84> @ imm = #0x3a
700b0598: e7ff         	b	0x700b059a <SemaphoreP_constructMutex+0x4a> @ imm = #-0x2
700b059a: 9804         	ldr	r0, [sp, #0x10]
700b059c: 2201         	movs	r2, #0x1
700b059e: 6502         	str	r2, [r0, #0x50]
700b05a0: 9804         	ldr	r0, [sp, #0x10]
700b05a2: 6542         	str	r2, [r0, #0x54]
700b05a4: 9904         	ldr	r1, [sp, #0x10]
700b05a6: 2000         	movs	r0, #0x0
700b05a8: 6588         	str	r0, [r1, #0x58]
700b05aa: 9804         	ldr	r0, [sp, #0x10]
700b05ac: 301c         	adds	r0, #0x1c
700b05ae: f647 61e7    	movw	r1, #0x7ee7
700b05b2: f2c7 010b    	movt	r1, #0x700b
700b05b6: 2334         	movs	r3, #0x34
700b05b8: f7fb f892    	bl	0x700ab6e0 <_txe_mutex_create> @ imm = #-0x4edc
700b05bc: 9002         	str	r0, [sp, #0x8]
700b05be: 9802         	ldr	r0, [sp, #0x8]
700b05c0: b120         	cbz	r0, 0x700b05cc <SemaphoreP_constructMutex+0x7c> @ imm = #0x8
700b05c2: e7ff         	b	0x700b05c4 <SemaphoreP_constructMutex+0x74> @ imm = #-0x2
700b05c4: f04f 30ff    	mov.w	r0, #0xffffffff
700b05c8: 9003         	str	r0, [sp, #0xc]
700b05ca: e002         	b	0x700b05d2 <SemaphoreP_constructMutex+0x82> @ imm = #0x4
700b05cc: 2000         	movs	r0, #0x0
700b05ce: 9003         	str	r0, [sp, #0xc]
700b05d0: e7ff         	b	0x700b05d2 <SemaphoreP_constructMutex+0x82> @ imm = #-0x2
700b05d2: e7ff         	b	0x700b05d4 <SemaphoreP_constructMutex+0x84> @ imm = #-0x2
700b05d4: 9803         	ldr	r0, [sp, #0xc]
700b05d6: b006         	add	sp, #0x18
700b05d8: bd80         	pop	{r7, pc}
700b05da: 0000         	movs	r0, r0
700b05dc: 0000         	movs	r0, r0
700b05de: 0000         	movs	r0, r0

700b05e0 <Udma_ringFlushRaw>:
700b05e0: b580         	push	{r7, lr}
700b05e2: b086         	sub	sp, #0x18
700b05e4: 9005         	str	r0, [sp, #0x14]
700b05e6: 9104         	str	r1, [sp, #0x10]
700b05e8: 2000         	movs	r0, #0x0
700b05ea: 9003         	str	r0, [sp, #0xc]
700b05ec: 9805         	ldr	r0, [sp, #0x14]
700b05ee: 9001         	str	r0, [sp, #0x4]
700b05f0: 9801         	ldr	r0, [sp, #0x4]
700b05f2: b180         	cbz	r0, 0x700b0616 <Udma_ringFlushRaw+0x36> @ imm = #0x20
700b05f4: e7ff         	b	0x700b05f6 <Udma_ringFlushRaw+0x16> @ imm = #-0x2
700b05f6: 9801         	ldr	r0, [sp, #0x4]
700b05f8: 6d80         	ldr	r0, [r0, #0x58]
700b05fa: f64a 31cd    	movw	r1, #0xabcd
700b05fe: f6ca 31dc    	movt	r1, #0xabdc
700b0602: 4288         	cmp	r0, r1
700b0604: d107         	bne	0x700b0616 <Udma_ringFlushRaw+0x36> @ imm = #0xe
700b0606: e7ff         	b	0x700b0608 <Udma_ringFlushRaw+0x28> @ imm = #-0x2
700b0608: 9801         	ldr	r0, [sp, #0x4]
700b060a: 8880         	ldrh	r0, [r0, #0x4]
700b060c: f64f 71ff    	movw	r1, #0xffff
700b0610: 4288         	cmp	r0, r1
700b0612: d104         	bne	0x700b061e <Udma_ringFlushRaw+0x3e> @ imm = #0x8
700b0614: e7ff         	b	0x700b0616 <Udma_ringFlushRaw+0x36> @ imm = #-0x2
700b0616: f06f 0001    	mvn	r0, #0x1
700b061a: 9003         	str	r0, [sp, #0xc]
700b061c: e7ff         	b	0x700b061e <Udma_ringFlushRaw+0x3e> @ imm = #-0x2
700b061e: 9803         	ldr	r0, [sp, #0xc]
700b0620: b9a8         	cbnz	r0, 0x700b064e <Udma_ringFlushRaw+0x6e> @ imm = #0x2a
700b0622: e7ff         	b	0x700b0624 <Udma_ringFlushRaw+0x44> @ imm = #-0x2
700b0624: 9801         	ldr	r0, [sp, #0x4]
700b0626: 6800         	ldr	r0, [r0]
700b0628: 9002         	str	r0, [sp, #0x8]
700b062a: 9802         	ldr	r0, [sp, #0x8]
700b062c: b150         	cbz	r0, 0x700b0644 <Udma_ringFlushRaw+0x64> @ imm = #0x14
700b062e: e7ff         	b	0x700b0630 <Udma_ringFlushRaw+0x50> @ imm = #-0x2
700b0630: 9802         	ldr	r0, [sp, #0x8]
700b0632: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b0636: f64a 31cd    	movw	r1, #0xabcd
700b063a: f6ca 31dc    	movt	r1, #0xabdc
700b063e: 4288         	cmp	r0, r1
700b0640: d004         	beq	0x700b064c <Udma_ringFlushRaw+0x6c> @ imm = #0x8
700b0642: e7ff         	b	0x700b0644 <Udma_ringFlushRaw+0x64> @ imm = #-0x2
700b0644: f04f 30ff    	mov.w	r0, #0xffffffff
700b0648: 9003         	str	r0, [sp, #0xc]
700b064a: e7ff         	b	0x700b064c <Udma_ringFlushRaw+0x6c> @ imm = #-0x2
700b064c: e7ff         	b	0x700b064e <Udma_ringFlushRaw+0x6e> @ imm = #-0x2
700b064e: 9803         	ldr	r0, [sp, #0xc]
700b0650: b940         	cbnz	r0, 0x700b0664 <Udma_ringFlushRaw+0x84> @ imm = #0x10
700b0652: e7ff         	b	0x700b0654 <Udma_ringFlushRaw+0x74> @ imm = #-0x2
700b0654: 9802         	ldr	r0, [sp, #0x8]
700b0656: f8d0 3598    	ldr.w	r3, [r0, #0x598]
700b065a: 9901         	ldr	r1, [sp, #0x4]
700b065c: 9a04         	ldr	r2, [sp, #0x10]
700b065e: 4798         	blx	r3
700b0660: 9003         	str	r0, [sp, #0xc]
700b0662: e7ff         	b	0x700b0664 <Udma_ringFlushRaw+0x84> @ imm = #-0x2
700b0664: 9803         	ldr	r0, [sp, #0xc]
700b0666: b006         	add	sp, #0x18
700b0668: bd80         	pop	{r7, pc}
700b066a: 0000         	movs	r0, r0
700b066c: 0000         	movs	r0, r0
700b066e: 0000         	movs	r0, r0

700b0670 <CSL_bcdmaGetCfg>:
700b0670: b580         	push	{r7, lr}
700b0672: b082         	sub	sp, #0x8
700b0674: 9001         	str	r0, [sp, #0x4]
700b0676: 9801         	ldr	r0, [sp, #0x4]
700b0678: b3e0         	cbz	r0, 0x700b06f4 <CSL_bcdmaGetCfg+0x84> @ imm = #0x78
700b067a: e7ff         	b	0x700b067c <CSL_bcdmaGetCfg+0xc> @ imm = #-0x2
700b067c: 9801         	ldr	r0, [sp, #0x4]
700b067e: 6800         	ldr	r0, [r0]
700b0680: b3c0         	cbz	r0, 0x700b06f4 <CSL_bcdmaGetCfg+0x84> @ imm = #0x70
700b0682: e7ff         	b	0x700b0684 <CSL_bcdmaGetCfg+0x14> @ imm = #-0x2
700b0684: 9801         	ldr	r0, [sp, #0x4]
700b0686: 6800         	ldr	r0, [r0]
700b0688: 3020         	adds	r0, #0x20
700b068a: f005 f8d9    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x51b2
700b068e: 9901         	ldr	r1, [sp, #0x4]
700b0690: 61c8         	str	r0, [r1, #0x1c]
700b0692: 9801         	ldr	r0, [sp, #0x4]
700b0694: 6800         	ldr	r0, [r0]
700b0696: 3024         	adds	r0, #0x24
700b0698: f005 f8d2    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x51a4
700b069c: 9901         	ldr	r1, [sp, #0x4]
700b069e: 6208         	str	r0, [r1, #0x20]
700b06a0: 9801         	ldr	r0, [sp, #0x4]
700b06a2: 6800         	ldr	r0, [r0]
700b06a4: 3028         	adds	r0, #0x28
700b06a6: f005 f8cb    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x5196
700b06aa: 9000         	str	r0, [sp]
700b06ac: 9800         	ldr	r0, [sp]
700b06ae: f36f 205f    	bfc	r0, #9, #23
700b06b2: 9901         	ldr	r1, [sp, #0x4]
700b06b4: 6248         	str	r0, [r1, #0x24]
700b06b6: 9800         	ldr	r0, [sp]
700b06b8: f3c0 2048    	ubfx	r0, r0, #0x9, #0x9
700b06bc: 9901         	ldr	r1, [sp, #0x4]
700b06be: 62c8         	str	r0, [r1, #0x2c]
700b06c0: 9800         	ldr	r0, [sp]
700b06c2: f3c0 4088    	ubfx	r0, r0, #0x12, #0x9
700b06c6: 9901         	ldr	r1, [sp, #0x4]
700b06c8: 6288         	str	r0, [r1, #0x28]
700b06ca: 9901         	ldr	r1, [sp, #0x4]
700b06cc: 2000         	movs	r0, #0x0
700b06ce: 6308         	str	r0, [r1, #0x30]
700b06d0: 9a01         	ldr	r2, [sp, #0x4]
700b06d2: 6a51         	ldr	r1, [r2, #0x24]
700b06d4: 6ad3         	ldr	r3, [r2, #0x2c]
700b06d6: 4419         	add	r1, r3
700b06d8: 6351         	str	r1, [r2, #0x34]
700b06da: 9a01         	ldr	r2, [sp, #0x4]
700b06dc: 6a91         	ldr	r1, [r2, #0x28]
700b06de: 6391         	str	r1, [r2, #0x38]
700b06e0: 9a01         	ldr	r2, [sp, #0x4]
700b06e2: 6b11         	ldr	r1, [r2, #0x30]
700b06e4: 63d1         	str	r1, [r2, #0x3c]
700b06e6: 9901         	ldr	r1, [sp, #0x4]
700b06e8: 6408         	str	r0, [r1, #0x40]
700b06ea: 9901         	ldr	r1, [sp, #0x4]
700b06ec: 6448         	str	r0, [r1, #0x44]
700b06ee: 9901         	ldr	r1, [sp, #0x4]
700b06f0: 6488         	str	r0, [r1, #0x48]
700b06f2: e7ff         	b	0x700b06f4 <CSL_bcdmaGetCfg+0x84> @ imm = #-0x2
700b06f4: b002         	add	sp, #0x8
700b06f6: bd80         	pop	{r7, pc}
		...

700b0700 <Udma_rmFreeVintrBit>:
700b0700: b580         	push	{r7, lr}
700b0702: b088         	sub	sp, #0x20
700b0704: 9007         	str	r0, [sp, #0x1c]
700b0706: 9106         	str	r1, [sp, #0x18]
700b0708: 9205         	str	r2, [sp, #0x14]
700b070a: 9805         	ldr	r0, [sp, #0x14]
700b070c: 9001         	str	r0, [sp, #0x4]
700b070e: 9805         	ldr	r0, [sp, #0x14]
700b0710: 3008         	adds	r0, #0x8
700b0712: 9000         	str	r0, [sp]
700b0714: 9800         	ldr	r0, [sp]
700b0716: 6900         	ldr	r0, [r0, #0x10]
700b0718: b120         	cbz	r0, 0x700b0724 <Udma_rmFreeVintrBit+0x24> @ imm = #0x8
700b071a: e7ff         	b	0x700b071c <Udma_rmFreeVintrBit+0x1c> @ imm = #-0x2
700b071c: 9800         	ldr	r0, [sp]
700b071e: 6900         	ldr	r0, [r0, #0x10]
700b0720: 9001         	str	r0, [sp, #0x4]
700b0722: e7ff         	b	0x700b0724 <Udma_rmFreeVintrBit+0x24> @ imm = #-0x2
700b0724: 9806         	ldr	r0, [sp, #0x18]
700b0726: f500 609f    	add.w	r0, r0, #0x4f8
700b072a: f04f 31ff    	mov.w	r1, #0xffffffff
700b072e: f002 f90f    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x221e
700b0732: 9b07         	ldr	r3, [sp, #0x1c]
700b0734: f1a3 0220    	sub.w	r2, r3, #0x20
700b0738: 2101         	movs	r1, #0x1
700b073a: fa01 fc02    	lsl.w	r12, r1, r2
700b073e: f1c3 0020    	rsb.w	r0, r3, #0x20
700b0742: fa21 f000    	lsr.w	r0, r1, r0
700b0746: 2a00         	cmp	r2, #0x0
700b0748: bf58         	it	pl
700b074a: 4660         	movpl	r0, r12
700b074c: fa01 f103    	lsl.w	r1, r1, r3
700b0750: 2a00         	cmp	r2, #0x0
700b0752: bf58         	it	pl
700b0754: 2100         	movpl	r1, #0x0
700b0756: 9102         	str	r1, [sp, #0x8]
700b0758: 9003         	str	r0, [sp, #0xc]
700b075a: f8dd c008    	ldr.w	r12, [sp, #0x8]
700b075e: 9b03         	ldr	r3, [sp, #0xc]
700b0760: 9901         	ldr	r1, [sp, #0x4]
700b0762: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700b0766: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700b076a: ea20 000c    	bic.w	r0, r0, r12
700b076e: ea22 0203    	bic.w	r2, r2, r3
700b0772: f8c1 208c    	str.w	r2, [r1, #0x8c]
700b0776: f8c1 0088    	str.w	r0, [r1, #0x88]
700b077a: 9806         	ldr	r0, [sp, #0x18]
700b077c: f500 609f    	add.w	r0, r0, #0x4f8
700b0780: f003 f976    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x32ec
700b0784: b008         	add	sp, #0x20
700b0786: bd80         	pop	{r7, pc}
		...

700b0790 <_tx_semaphore_put>:
700b0790: b580         	push	{r7, lr}
700b0792: b086         	sub	sp, #0x18
700b0794: 9005         	str	r0, [sp, #0x14]
700b0796: f7f2 ef56    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xd154
700b079a: 9004         	str	r0, [sp, #0x10]
700b079c: 9805         	ldr	r0, [sp, #0x14]
700b079e: 6900         	ldr	r0, [r0, #0x10]
700b07a0: 9002         	str	r0, [sp, #0x8]
700b07a2: 9802         	ldr	r0, [sp, #0x8]
700b07a4: b940         	cbnz	r0, 0x700b07b8 <_tx_semaphore_put+0x28> @ imm = #0x10
700b07a6: e7ff         	b	0x700b07a8 <_tx_semaphore_put+0x18> @ imm = #-0x2
700b07a8: 9905         	ldr	r1, [sp, #0x14]
700b07aa: 6888         	ldr	r0, [r1, #0x8]
700b07ac: 3001         	adds	r0, #0x1
700b07ae: 6088         	str	r0, [r1, #0x8]
700b07b0: 9804         	ldr	r0, [sp, #0x10]
700b07b2: f7f1 ef2a    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xe1ac
700b07b6: e02c         	b	0x700b0812 <_tx_semaphore_put+0x82> @ imm = #0x58
700b07b8: 9805         	ldr	r0, [sp, #0x14]
700b07ba: 68c0         	ldr	r0, [r0, #0xc]
700b07bc: 9003         	str	r0, [sp, #0xc]
700b07be: 9802         	ldr	r0, [sp, #0x8]
700b07c0: 3801         	subs	r0, #0x1
700b07c2: 9002         	str	r0, [sp, #0x8]
700b07c4: 9802         	ldr	r0, [sp, #0x8]
700b07c6: b920         	cbnz	r0, 0x700b07d2 <_tx_semaphore_put+0x42> @ imm = #0x8
700b07c8: e7ff         	b	0x700b07ca <_tx_semaphore_put+0x3a> @ imm = #-0x2
700b07ca: 9905         	ldr	r1, [sp, #0x14]
700b07cc: 2000         	movs	r0, #0x0
700b07ce: 60c8         	str	r0, [r1, #0xc]
700b07d0: e00f         	b	0x700b07f2 <_tx_semaphore_put+0x62> @ imm = #0x1e
700b07d2: 9803         	ldr	r0, [sp, #0xc]
700b07d4: 6f40         	ldr	r0, [r0, #0x74]
700b07d6: 9001         	str	r0, [sp, #0x4]
700b07d8: 9801         	ldr	r0, [sp, #0x4]
700b07da: 9905         	ldr	r1, [sp, #0x14]
700b07dc: 60c8         	str	r0, [r1, #0xc]
700b07de: 9803         	ldr	r0, [sp, #0xc]
700b07e0: 6f80         	ldr	r0, [r0, #0x78]
700b07e2: 9000         	str	r0, [sp]
700b07e4: 9800         	ldr	r0, [sp]
700b07e6: 9901         	ldr	r1, [sp, #0x4]
700b07e8: 6788         	str	r0, [r1, #0x78]
700b07ea: 9801         	ldr	r0, [sp, #0x4]
700b07ec: 9900         	ldr	r1, [sp]
700b07ee: 6748         	str	r0, [r1, #0x74]
700b07f0: e7ff         	b	0x700b07f2 <_tx_semaphore_put+0x62> @ imm = #-0x2
700b07f2: 9802         	ldr	r0, [sp, #0x8]
700b07f4: 9905         	ldr	r1, [sp, #0x14]
700b07f6: 6108         	str	r0, [r1, #0x10]
700b07f8: 9903         	ldr	r1, [sp, #0xc]
700b07fa: 2000         	movs	r0, #0x0
700b07fc: 66c8         	str	r0, [r1, #0x6c]
700b07fe: 9903         	ldr	r1, [sp, #0xc]
700b0800: f8c1 0088    	str.w	r0, [r1, #0x88]
700b0804: 9803         	ldr	r0, [sp, #0xc]
700b0806: f7f7 fbeb    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x882a
700b080a: 9804         	ldr	r0, [sp, #0x10]
700b080c: f7f1 eefc    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xe208
700b0810: e7ff         	b	0x700b0812 <_tx_semaphore_put+0x82> @ imm = #-0x2
700b0812: 2000         	movs	r0, #0x0
700b0814: b006         	add	sp, #0x18
700b0816: bd80         	pop	{r7, pc}
		...

700b0820 <SOC_controlModuleLockMMR>:
700b0820: b580         	push	{r7, lr}
700b0822: b086         	sub	sp, #0x18
700b0824: 9005         	str	r0, [sp, #0x14]
700b0826: 9104         	str	r1, [sp, #0x10]
700b0828: 9805         	ldr	r0, [sp, #0x14]
700b082a: b9d8         	cbnz	r0, 0x700b0864 <SOC_controlModuleLockMMR+0x44> @ imm = #0x36
700b082c: e7ff         	b	0x700b082e <SOC_controlModuleLockMMR+0xe> @ imm = #-0x2
700b082e: f04f 4086    	mov.w	r0, #0x43000000
700b0832: 2100         	movs	r1, #0x0
700b0834: 9101         	str	r1, [sp, #0x4]
700b0836: f7fb ff2b    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x41aa
700b083a: 9901         	ldr	r1, [sp, #0x4]
700b083c: 9003         	str	r0, [sp, #0xc]
700b083e: 9803         	ldr	r0, [sp, #0xc]
700b0840: 9a04         	ldr	r2, [sp, #0x10]
700b0842: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0846: f241 0208    	movw	r2, #0x1008
700b084a: 4410         	add	r0, r2
700b084c: 9002         	str	r0, [sp, #0x8]
700b084e: 9802         	ldr	r0, [sp, #0x8]
700b0850: f004 ff96    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x4f2c
700b0854: 9901         	ldr	r1, [sp, #0x4]
700b0856: 9802         	ldr	r0, [sp, #0x8]
700b0858: 3004         	adds	r0, #0x4
700b085a: 9002         	str	r0, [sp, #0x8]
700b085c: 9802         	ldr	r0, [sp, #0x8]
700b085e: f004 ff8f    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x4f1e
700b0862: e7ff         	b	0x700b0864 <SOC_controlModuleLockMMR+0x44> @ imm = #-0x2
700b0864: 9805         	ldr	r0, [sp, #0x14]
700b0866: 2801         	cmp	r0, #0x1
700b0868: d11b         	bne	0x700b08a2 <SOC_controlModuleLockMMR+0x82> @ imm = #0x36
700b086a: e7ff         	b	0x700b086c <SOC_controlModuleLockMMR+0x4c> @ imm = #-0x2
700b086c: f04f 608a    	mov.w	r0, #0x4500000
700b0870: 2100         	movs	r1, #0x0
700b0872: 9100         	str	r1, [sp]
700b0874: f7fb ff0c    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x41e8
700b0878: 9900         	ldr	r1, [sp]
700b087a: 9003         	str	r0, [sp, #0xc]
700b087c: 9803         	ldr	r0, [sp, #0xc]
700b087e: 9a04         	ldr	r2, [sp, #0x10]
700b0880: eb00 3082    	add.w	r0, r0, r2, lsl #14
700b0884: f241 0208    	movw	r2, #0x1008
700b0888: 4410         	add	r0, r2
700b088a: 9002         	str	r0, [sp, #0x8]
700b088c: 9802         	ldr	r0, [sp, #0x8]
700b088e: f004 ff77    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x4eee
700b0892: 9900         	ldr	r1, [sp]
700b0894: 9802         	ldr	r0, [sp, #0x8]
700b0896: 3004         	adds	r0, #0x4
700b0898: 9002         	str	r0, [sp, #0x8]
700b089a: 9802         	ldr	r0, [sp, #0x8]
700b089c: f004 ff70    	bl	0x700b5780 <CSL_REG32_WR_RAW> @ imm = #0x4ee0
700b08a0: e7ff         	b	0x700b08a2 <SOC_controlModuleLockMMR+0x82> @ imm = #-0x2
700b08a2: b006         	add	sp, #0x18
700b08a4: bd80         	pop	{r7, pc}
		...
700b08ae: 0000         	movs	r0, r0

700b08b0 <UART_lld_flushTxFifo>:
700b08b0: b580         	push	{r7, lr}
700b08b2: b088         	sub	sp, #0x20
700b08b4: 9007         	str	r0, [sp, #0x1c]
700b08b6: 2000         	movs	r0, #0x0
700b08b8: 9006         	str	r0, [sp, #0x18]
700b08ba: f640 31b8    	movw	r1, #0xbb8
700b08be: 9102         	str	r1, [sp, #0x8]
700b08c0: 9001         	str	r0, [sp, #0x4]
700b08c2: 9807         	ldr	r0, [sp, #0x1c]
700b08c4: b380         	cbz	r0, 0x700b0928 <UART_lld_flushTxFifo+0x78> @ imm = #0x60
700b08c6: e7ff         	b	0x700b08c8 <UART_lld_flushTxFifo+0x18> @ imm = #-0x2
700b08c8: 9807         	ldr	r0, [sp, #0x1c]
700b08ca: 6840         	ldr	r0, [r0, #0x4]
700b08cc: 9000         	str	r0, [sp]
700b08ce: 9800         	ldr	r0, [sp]
700b08d0: 6d40         	ldr	r0, [r0, #0x54]
700b08d2: 4780         	blx	r0
700b08d4: 9004         	str	r0, [sp, #0x10]
700b08d6: e7ff         	b	0x700b08d8 <UART_lld_flushTxFifo+0x28> @ imm = #-0x2
700b08d8: 9801         	ldr	r0, [sp, #0x4]
700b08da: b9e0         	cbnz	r0, 0x700b0916 <UART_lld_flushTxFifo+0x66> @ imm = #0x38
700b08dc: e7ff         	b	0x700b08de <UART_lld_flushTxFifo+0x2e> @ imm = #-0x2
700b08de: 9807         	ldr	r0, [sp, #0x1c]
700b08e0: 6800         	ldr	r0, [r0]
700b08e2: f003 fb6d    	bl	0x700b3fc0 <UART_spaceAvail> @ imm = #0x36da
700b08e6: 9005         	str	r0, [sp, #0x14]
700b08e8: 9805         	ldr	r0, [sp, #0x14]
700b08ea: 2801         	cmp	r0, #0x1
700b08ec: d101         	bne	0x700b08f2 <UART_lld_flushTxFifo+0x42> @ imm = #0x2
700b08ee: e7ff         	b	0x700b08f0 <UART_lld_flushTxFifo+0x40> @ imm = #-0x2
700b08f0: e011         	b	0x700b0916 <UART_lld_flushTxFifo+0x66> @ imm = #0x22
700b08f2: 9800         	ldr	r0, [sp]
700b08f4: 6d40         	ldr	r0, [r0, #0x54]
700b08f6: 4780         	blx	r0
700b08f8: 9904         	ldr	r1, [sp, #0x10]
700b08fa: 1a40         	subs	r0, r0, r1
700b08fc: 9003         	str	r0, [sp, #0xc]
700b08fe: 9803         	ldr	r0, [sp, #0xc]
700b0900: 9902         	ldr	r1, [sp, #0x8]
700b0902: 4288         	cmp	r0, r1
700b0904: d303         	blo	0x700b090e <UART_lld_flushTxFifo+0x5e> @ imm = #0x6
700b0906: e7ff         	b	0x700b0908 <UART_lld_flushTxFifo+0x58> @ imm = #-0x2
700b0908: 2001         	movs	r0, #0x1
700b090a: 9001         	str	r0, [sp, #0x4]
700b090c: e002         	b	0x700b0914 <UART_lld_flushTxFifo+0x64> @ imm = #0x4
700b090e: f005 f807    	bl	0x700b5920 <TaskP_yield> @ imm = #0x500e
700b0912: e7ff         	b	0x700b0914 <UART_lld_flushTxFifo+0x64> @ imm = #-0x2
700b0914: e7e0         	b	0x700b08d8 <UART_lld_flushTxFifo+0x28> @ imm = #-0x40
700b0916: 9801         	ldr	r0, [sp, #0x4]
700b0918: 2801         	cmp	r0, #0x1
700b091a: d104         	bne	0x700b0926 <UART_lld_flushTxFifo+0x76> @ imm = #0x8
700b091c: e7ff         	b	0x700b091e <UART_lld_flushTxFifo+0x6e> @ imm = #-0x2
700b091e: f06f 0001    	mvn	r0, #0x1
700b0922: 9006         	str	r0, [sp, #0x18]
700b0924: e7ff         	b	0x700b0926 <UART_lld_flushTxFifo+0x76> @ imm = #-0x2
700b0926: e003         	b	0x700b0930 <UART_lld_flushTxFifo+0x80> @ imm = #0x6
700b0928: f06f 0002    	mvn	r0, #0x2
700b092c: 9006         	str	r0, [sp, #0x18]
700b092e: e7ff         	b	0x700b0930 <UART_lld_flushTxFifo+0x80> @ imm = #-0x2
700b0930: 9806         	ldr	r0, [sp, #0x18]
700b0932: b008         	add	sp, #0x20
700b0934: bd80         	pop	{r7, pc}
		...
700b093e: 0000         	movs	r0, r0

700b0940 <UART_tcrTlrBitValRestore>:
700b0940: b580         	push	{r7, lr}
700b0942: b088         	sub	sp, #0x20
700b0944: 9007         	str	r0, [sp, #0x1c]
700b0946: 9106         	str	r1, [sp, #0x18]
700b0948: 9807         	ldr	r0, [sp, #0x1c]
700b094a: 21bf         	movs	r1, #0xbf
700b094c: 9101         	str	r1, [sp, #0x4]
700b094e: f002 f8ef    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x21de
700b0952: 9004         	str	r0, [sp, #0x10]
700b0954: 9807         	ldr	r0, [sp, #0x1c]
700b0956: 3008         	adds	r0, #0x8
700b0958: 2110         	movs	r1, #0x10
700b095a: 9102         	str	r1, [sp, #0x8]
700b095c: 2204         	movs	r2, #0x4
700b095e: 9203         	str	r2, [sp, #0xc]
700b0960: f004 fba6    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x474c
700b0964: 9902         	ldr	r1, [sp, #0x8]
700b0966: 9a03         	ldr	r2, [sp, #0xc]
700b0968: 9005         	str	r0, [sp, #0x14]
700b096a: 9807         	ldr	r0, [sp, #0x1c]
700b096c: 3008         	adds	r0, #0x8
700b096e: 2301         	movs	r3, #0x1
700b0970: f003 fe86    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x3d0c
700b0974: 9807         	ldr	r0, [sp, #0x1c]
700b0976: 300c         	adds	r0, #0xc
700b0978: 9904         	ldr	r1, [sp, #0x10]
700b097a: f004 ff41    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x4e82
700b097e: 9807         	ldr	r0, [sp, #0x1c]
700b0980: 2180         	movs	r1, #0x80
700b0982: f002 f8d5    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x21aa
700b0986: 9004         	str	r0, [sp, #0x10]
700b0988: 9807         	ldr	r0, [sp, #0x1c]
700b098a: 3010         	adds	r0, #0x10
700b098c: 9b06         	ldr	r3, [sp, #0x18]
700b098e: 2140         	movs	r1, #0x40
700b0990: 2206         	movs	r2, #0x6
700b0992: f003 fe75    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x3cea
700b0996: 9807         	ldr	r0, [sp, #0x1c]
700b0998: 300c         	adds	r0, #0xc
700b099a: 9904         	ldr	r1, [sp, #0x10]
700b099c: f004 ff30    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x4e60
700b09a0: 9901         	ldr	r1, [sp, #0x4]
700b09a2: 9807         	ldr	r0, [sp, #0x1c]
700b09a4: f002 f8c4    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0x2188
700b09a8: 9902         	ldr	r1, [sp, #0x8]
700b09aa: 9a03         	ldr	r2, [sp, #0xc]
700b09ac: 9004         	str	r0, [sp, #0x10]
700b09ae: 9807         	ldr	r0, [sp, #0x1c]
700b09b0: 3008         	adds	r0, #0x8
700b09b2: 9b05         	ldr	r3, [sp, #0x14]
700b09b4: f003 fe64    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x3cc8
700b09b8: 9807         	ldr	r0, [sp, #0x1c]
700b09ba: 300c         	adds	r0, #0xc
700b09bc: 9904         	ldr	r1, [sp, #0x10]
700b09be: f004 ff1f    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x4e3e
700b09c2: b008         	add	sp, #0x20
700b09c4: bd80         	pop	{r7, pc}
		...
700b09ce: 0000         	movs	r0, r0

700b09d0 <PowerClock_init>:
; {
700b09d0: b570         	push	{r4, r5, r6, lr}
700b09d2: b082         	sub	sp, #0x8
;     while(gSocModules[i]!=SOC_MODULES_END)
700b09d4: f248 7144    	movw	r1, #0x8744
700b09d8: f2c7 010b    	movt	r1, #0x700b
700b09dc: 6808         	ldr	r0, [r1]
700b09de: 1c42         	adds	r2, r0, #0x1
700b09e0: d013         	beq	0x700b0a0a <PowerClock_init+0x3a> @ imm = #0x26
700b09e2: 1d0c         	adds	r4, r1, #0x4
700b09e4: bf00         	nop
700b09e6: bf00         	nop
700b09e8: bf00         	nop
700b09ea: bf00         	nop
700b09ec: bf00         	nop
700b09ee: bf00         	nop
;         status = SOC_moduleClockEnable(gSocModules[i], 1);
700b09f0: f04f 0101    	mov.w	r1, #0x1
700b09f4: f7ff fa74    	bl	0x700afee0 <SOC_moduleClockEnable> @ imm = #-0xb18
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b09f8: fab0 f080    	clz	r0, r0
700b09fc: 0940         	lsrs	r0, r0, #0x5
700b09fe: f006 fb5f    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x66be
;     while(gSocModules[i]!=SOC_MODULES_END)
700b0a02: f854 0b04    	ldr	r0, [r4], #4
700b0a06: 1c41         	adds	r1, r0, #0x1
700b0a08: d1f2         	bne	0x700b09f0 <PowerClock_init+0x20> @ imm = #-0x1c
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b0a0a: f248 6190    	movw	r1, #0x8690
700b0a0e: f2c7 010b    	movt	r1, #0x700b
700b0a12: 6808         	ldr	r0, [r1]
700b0a14: 1c42         	adds	r2, r0, #0x1
700b0a16: d01b         	beq	0x700b0a50 <PowerClock_init+0x80> @ imm = #0x36
700b0a18: f101 0408    	add.w	r4, r1, #0x8
700b0a1c: 2600         	movs	r6, #0x0
700b0a1e: e00c         	b	0x700b0a3a <PowerClock_init+0x6a> @ imm = #0x18
;             status = SOC_moduleSetClockFrequency(
700b0a20: 461a         	mov	r2, r3
700b0a22: 2300         	movs	r3, #0x0
700b0a24: f7f6 faa4    	bl	0x700a6f70 <SOC_moduleSetClockFrequency> @ imm = #-0x9ab8
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700b0a28: fab0 f080    	clz	r0, r0
700b0a2c: 0940         	lsrs	r0, r0, #0x5
700b0a2e: f006 fb47    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x668e
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700b0a32: 68a0         	ldr	r0, [r4, #0x8]
700b0a34: 3410         	adds	r4, #0x10
700b0a36: 1c41         	adds	r1, r0, #0x1
700b0a38: d00a         	beq	0x700b0a50 <PowerClock_init+0x80> @ imm = #0x14
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b0a3a: 6862         	ldr	r2, [r4, #0x4]
700b0a3c: f854 1c04    	ldr	r1, [r4, #-4]
700b0a40: 6823         	ldr	r3, [r4]
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700b0a42: 1c55         	adds	r5, r2, #0x1
700b0a44: d0ec         	beq	0x700b0a20 <PowerClock_init+0x50> @ imm = #-0x28
;             status = SOC_moduleSetClockFrequencyWithParent(
700b0a46: e9cd 3600    	strd	r3, r6, [sp]
700b0a4a: f7f6 fb71    	bl	0x700a7130 <SOC_moduleSetClockFrequencyWithParent> @ imm = #-0x991e
700b0a4e: e7eb         	b	0x700b0a28 <PowerClock_init+0x58> @ imm = #-0x2a
; }
700b0a50: b002         	add	sp, #0x8
700b0a52: bd70         	pop	{r4, r5, r6, pc}

700b0a54 <_tx_thread_schedule>:
700b0a54: f1080080     	cpsie	i
700b0a58: e59f106c     	ldr	r1, [pc, #0x6c]         @ 0x700b0acc <_tx_solicited_return+0x1c>

700b0a5c <__tx_thread_schedule_loop>:
700b0a5c: e5910000     	ldr	r0, [r1]
700b0a60: e3500000     	cmp	r0, #0
700b0a64: 0afffffc     	beq	0x700b0a5c <__tx_thread_schedule_loop> @ imm = #-0x10
700b0a68: f10c0080     	cpsid	i
700b0a6c: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b0ad0 <_tx_solicited_return+0x20>
700b0a70: e5810000     	str	r0, [r1]
700b0a74: e5902004     	ldr	r2, [r0, #0x4]
700b0a78: e5903018     	ldr	r3, [r0, #0x18]
700b0a7c: e2822001     	add	r2, r2, #1
700b0a80: e5802004     	str	r2, [r0, #0x4]
700b0a84: e59f2048     	ldr	r2, [pc, #0x48]         @ 0x700b0ad4 <_tx_solicited_return+0x24>
700b0a88: e590d008     	ldr	sp, [r0, #0x8]
700b0a8c: e5823000     	str	r3, [r2]
700b0a90: e8bd0010     	ldm	sp!, {r4}
700b0a94: e3540000     	cmp	r4, #0
700b0a98: 0a000004     	beq	0x700b0ab0 <_tx_solicited_return> @ imm = #0x10
700b0a9c: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0aa0: e49d4004     	ldr	r4, [sp], #4
700b0aa4: eee14a10     	vmsr	fpscr, r4
700b0aa8: e8bd5fff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700b0aac: f8bd0a00     	rfeia	sp!

700b0ab0 <_tx_solicited_return>:
700b0ab0: e8bd0001     	ldm	sp!, {r0}
700b0ab4: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b0ab8: e49d4004     	ldr	r4, [sp], #4
700b0abc: eee14a10     	vmsr	fpscr, r4
700b0ac0: e8bd4ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b0ac4: e12ff000     	msr	CPSR_fsxc, r0
700b0ac8: e12fff1e     	bx	lr
700b0acc: 50 aa 08 70  	.word	0x7008aa50
700b0ad0: 4c aa 08 70  	.word	0x7008aa4c
700b0ad4: 84 aa 08 70  	.word	0x7008aa84
700b0ad8: 00 00 00 00  	.word	0x00000000
700b0adc: 00 00 00 00  	.word	0x00000000

700b0ae0 <CSL_udmapCppi5SetReturnPolicy>:
700b0ae0: b085         	sub	sp, #0x14
700b0ae2: f8dd c018    	ldr.w	r12, [sp, #0x18]
700b0ae6: f8dd c014    	ldr.w	r12, [sp, #0x14]
700b0aea: 9004         	str	r0, [sp, #0x10]
700b0aec: 9103         	str	r1, [sp, #0xc]
700b0aee: 9202         	str	r2, [sp, #0x8]
700b0af0: 9301         	str	r3, [sp, #0x4]
700b0af2: 9803         	ldr	r0, [sp, #0xc]
700b0af4: 2803         	cmp	r0, #0x3
700b0af6: d108         	bne	0x700b0b0a <CSL_udmapCppi5SetReturnPolicy+0x2a> @ imm = #0x10
700b0af8: e7ff         	b	0x700b0afa <CSL_udmapCppi5SetReturnPolicy+0x1a> @ imm = #-0x2
700b0afa: 9905         	ldr	r1, [sp, #0x14]
700b0afc: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700b0b00: f361 4010    	bfi	r0, r1, #16, #1
700b0b04: 9904         	ldr	r1, [sp, #0x10]
700b0b06: 6088         	str	r0, [r1, #0x8]
700b0b08: e029         	b	0x700b0b5e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #0x52
700b0b0a: 9804         	ldr	r0, [sp, #0x10]
700b0b0c: 6880         	ldr	r0, [r0, #0x8]
700b0b0e: 9000         	str	r0, [sp]
700b0b10: 9803         	ldr	r0, [sp, #0xc]
700b0b12: 2802         	cmp	r0, #0x2
700b0b14: d105         	bne	0x700b0b22 <CSL_udmapCppi5SetReturnPolicy+0x42> @ imm = #0xa
700b0b16: e7ff         	b	0x700b0b18 <CSL_udmapCppi5SetReturnPolicy+0x38> @ imm = #-0x2
700b0b18: 9800         	ldr	r0, [sp]
700b0b1a: f36f 0011    	bfc	r0, #0, #18
700b0b1e: 9000         	str	r0, [sp]
700b0b20: e00b         	b	0x700b0b3a <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #0x16
700b0b22: 9800         	ldr	r0, [sp]
700b0b24: f000 4078    	and	r0, r0, #0xf8000000
700b0b28: 9000         	str	r0, [sp]
700b0b2a: 9802         	ldr	r0, [sp, #0x8]
700b0b2c: f000 0101    	and	r1, r0, #0x1
700b0b30: 9800         	ldr	r0, [sp]
700b0b32: ea40 4081    	orr.w	r0, r0, r1, lsl #18
700b0b36: 9000         	str	r0, [sp]
700b0b38: e7ff         	b	0x700b0b3a <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #-0x2
700b0b3a: 9901         	ldr	r1, [sp, #0x4]
700b0b3c: 9a05         	ldr	r2, [sp, #0x14]
700b0b3e: f44f 3080    	mov.w	r0, #0x10000
700b0b42: ea00 4002    	and.w	r0, r0, r2, lsl #16
700b0b46: f361 4051    	bfi	r0, r1, #17, #1
700b0b4a: f8bd 1018    	ldrh.w	r1, [sp, #0x18]
700b0b4e: 4401         	add	r1, r0
700b0b50: 9800         	ldr	r0, [sp]
700b0b52: 4308         	orrs	r0, r1
700b0b54: 9000         	str	r0, [sp]
700b0b56: 9800         	ldr	r0, [sp]
700b0b58: 9904         	ldr	r1, [sp, #0x10]
700b0b5a: 6088         	str	r0, [r1, #0x8]
700b0b5c: e7ff         	b	0x700b0b5e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #-0x2
700b0b5e: b005         	add	sp, #0x14
700b0b60: 4770         	bx	lr
		...
700b0b6e: 0000         	movs	r0, r0

700b0b70 <Udma_chPair>:
700b0b70: b580         	push	{r7, lr}
700b0b72: b088         	sub	sp, #0x20
700b0b74: 9007         	str	r0, [sp, #0x1c]
700b0b76: 2000         	movs	r0, #0x0
700b0b78: 9006         	str	r0, [sp, #0x18]
700b0b7a: 9807         	ldr	r0, [sp, #0x1c]
700b0b7c: 6e80         	ldr	r0, [r0, #0x68]
700b0b7e: 9005         	str	r0, [sp, #0x14]
700b0b80: 9805         	ldr	r0, [sp, #0x14]
700b0b82: 6800         	ldr	r0, [r0]
700b0b84: 2801         	cmp	r0, #0x1
700b0b86: d107         	bne	0x700b0b98 <Udma_chPair+0x28> @ imm = #0xe
700b0b88: e7ff         	b	0x700b0b8a <Udma_chPair+0x1a> @ imm = #-0x2
700b0b8a: 9807         	ldr	r0, [sp, #0x1c]
700b0b8c: 7800         	ldrb	r0, [r0]
700b0b8e: 0740         	lsls	r0, r0, #0x1d
700b0b90: 2800         	cmp	r0, #0x0
700b0b92: d501         	bpl	0x700b0b98 <Udma_chPair+0x28> @ imm = #0x2
700b0b94: e7ff         	b	0x700b0b96 <Udma_chPair+0x26> @ imm = #-0x2
700b0b96: e029         	b	0x700b0bec <Udma_chPair+0x7c> @ imm = #0x52
700b0b98: 9805         	ldr	r0, [sp, #0x14]
700b0b9a: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b0b9e: 9002         	str	r0, [sp, #0x8]
700b0ba0: 9807         	ldr	r0, [sp, #0x1c]
700b0ba2: 7800         	ldrb	r0, [r0]
700b0ba4: 07c0         	lsls	r0, r0, #0x1f
700b0ba6: b158         	cbz	r0, 0x700b0bc0 <Udma_chPair+0x50> @ imm = #0x16
700b0ba8: e7ff         	b	0x700b0baa <Udma_chPair+0x3a> @ imm = #-0x2
700b0baa: 9807         	ldr	r0, [sp, #0x1c]
700b0bac: 6ec0         	ldr	r0, [r0, #0x6c]
700b0bae: 9905         	ldr	r1, [sp, #0x14]
700b0bb0: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0bb4: 4408         	add	r0, r1
700b0bb6: 9003         	str	r0, [sp, #0xc]
700b0bb8: 9807         	ldr	r0, [sp, #0x1c]
700b0bba: 6fc0         	ldr	r0, [r0, #0x7c]
700b0bbc: 9004         	str	r0, [sp, #0x10]
700b0bbe: e00a         	b	0x700b0bd6 <Udma_chPair+0x66> @ imm = #0x14
700b0bc0: 9807         	ldr	r0, [sp, #0x1c]
700b0bc2: 6fc0         	ldr	r0, [r0, #0x7c]
700b0bc4: 9003         	str	r0, [sp, #0xc]
700b0bc6: 9807         	ldr	r0, [sp, #0x1c]
700b0bc8: 6f00         	ldr	r0, [r0, #0x70]
700b0bca: 9905         	ldr	r1, [sp, #0x14]
700b0bcc: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0bd0: 4408         	add	r0, r1
700b0bd2: 9004         	str	r0, [sp, #0x10]
700b0bd4: e7ff         	b	0x700b0bd6 <Udma_chPair+0x66> @ imm = #-0x2
700b0bd6: 4668         	mov	r0, sp
700b0bd8: f04f 31ff    	mov.w	r1, #0xffffffff
700b0bdc: f002 f9e0    	bl	0x700b2fa0 <Sciclient_rmPsilPair> @ imm = #0x23c0
700b0be0: 9006         	str	r0, [sp, #0x18]
700b0be2: 9806         	ldr	r0, [sp, #0x18]
700b0be4: b108         	cbz	r0, 0x700b0bea <Udma_chPair+0x7a> @ imm = #0x2
700b0be6: e7ff         	b	0x700b0be8 <Udma_chPair+0x78> @ imm = #-0x2
700b0be8: e7ff         	b	0x700b0bea <Udma_chPair+0x7a> @ imm = #-0x2
700b0bea: e7ff         	b	0x700b0bec <Udma_chPair+0x7c> @ imm = #-0x2
700b0bec: 9806         	ldr	r0, [sp, #0x18]
700b0bee: b008         	add	sp, #0x20
700b0bf0: bd80         	pop	{r7, pc}
		...
700b0bfe: 0000         	movs	r0, r0

700b0c00 <Udma_chUnpair>:
700b0c00: b580         	push	{r7, lr}
700b0c02: b088         	sub	sp, #0x20
700b0c04: 9007         	str	r0, [sp, #0x1c]
700b0c06: 2000         	movs	r0, #0x0
700b0c08: 9006         	str	r0, [sp, #0x18]
700b0c0a: 9807         	ldr	r0, [sp, #0x1c]
700b0c0c: 6e80         	ldr	r0, [r0, #0x68]
700b0c0e: 9005         	str	r0, [sp, #0x14]
700b0c10: 9805         	ldr	r0, [sp, #0x14]
700b0c12: 6800         	ldr	r0, [r0]
700b0c14: 2801         	cmp	r0, #0x1
700b0c16: d107         	bne	0x700b0c28 <Udma_chUnpair+0x28> @ imm = #0xe
700b0c18: e7ff         	b	0x700b0c1a <Udma_chUnpair+0x1a> @ imm = #-0x2
700b0c1a: 9807         	ldr	r0, [sp, #0x1c]
700b0c1c: 7800         	ldrb	r0, [r0]
700b0c1e: 0740         	lsls	r0, r0, #0x1d
700b0c20: 2800         	cmp	r0, #0x0
700b0c22: d501         	bpl	0x700b0c28 <Udma_chUnpair+0x28> @ imm = #0x2
700b0c24: e7ff         	b	0x700b0c26 <Udma_chUnpair+0x26> @ imm = #-0x2
700b0c26: e029         	b	0x700b0c7c <Udma_chUnpair+0x7c> @ imm = #0x52
700b0c28: 9805         	ldr	r0, [sp, #0x14]
700b0c2a: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700b0c2e: 9002         	str	r0, [sp, #0x8]
700b0c30: 9807         	ldr	r0, [sp, #0x1c]
700b0c32: 7800         	ldrb	r0, [r0]
700b0c34: 07c0         	lsls	r0, r0, #0x1f
700b0c36: b158         	cbz	r0, 0x700b0c50 <Udma_chUnpair+0x50> @ imm = #0x16
700b0c38: e7ff         	b	0x700b0c3a <Udma_chUnpair+0x3a> @ imm = #-0x2
700b0c3a: 9807         	ldr	r0, [sp, #0x1c]
700b0c3c: 6ec0         	ldr	r0, [r0, #0x6c]
700b0c3e: 9905         	ldr	r1, [sp, #0x14]
700b0c40: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700b0c44: 4408         	add	r0, r1
700b0c46: 9003         	str	r0, [sp, #0xc]
700b0c48: 9807         	ldr	r0, [sp, #0x1c]
700b0c4a: 6fc0         	ldr	r0, [r0, #0x7c]
700b0c4c: 9004         	str	r0, [sp, #0x10]
700b0c4e: e00a         	b	0x700b0c66 <Udma_chUnpair+0x66> @ imm = #0x14
700b0c50: 9807         	ldr	r0, [sp, #0x1c]
700b0c52: 6fc0         	ldr	r0, [r0, #0x7c]
700b0c54: 9003         	str	r0, [sp, #0xc]
700b0c56: 9807         	ldr	r0, [sp, #0x1c]
700b0c58: 6f00         	ldr	r0, [r0, #0x70]
700b0c5a: 9905         	ldr	r1, [sp, #0x14]
700b0c5c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0c60: 4408         	add	r0, r1
700b0c62: 9004         	str	r0, [sp, #0x10]
700b0c64: e7ff         	b	0x700b0c66 <Udma_chUnpair+0x66> @ imm = #-0x2
700b0c66: 4668         	mov	r0, sp
700b0c68: f04f 31ff    	mov.w	r1, #0xffffffff
700b0c6c: f002 f9c8    	bl	0x700b3000 <Sciclient_rmPsilUnpair> @ imm = #0x2390
700b0c70: 9006         	str	r0, [sp, #0x18]
700b0c72: 9806         	ldr	r0, [sp, #0x18]
700b0c74: b108         	cbz	r0, 0x700b0c7a <Udma_chUnpair+0x7a> @ imm = #0x2
700b0c76: e7ff         	b	0x700b0c78 <Udma_chUnpair+0x78> @ imm = #-0x2
700b0c78: e7ff         	b	0x700b0c7a <Udma_chUnpair+0x7a> @ imm = #-0x2
700b0c7a: e7ff         	b	0x700b0c7c <Udma_chUnpair+0x7c> @ imm = #-0x2
700b0c7c: 9806         	ldr	r0, [sp, #0x18]
700b0c7e: b008         	add	sp, #0x20
700b0c80: bd80         	pop	{r7, pc}
		...
700b0c8e: 0000         	movs	r0, r0

700b0c90 <UART_moduleReset>:
700b0c90: b580         	push	{r7, lr}
700b0c92: b088         	sub	sp, #0x20
700b0c94: 9007         	str	r0, [sp, #0x1c]
700b0c96: 2000         	movs	r0, #0x0
700b0c98: 9005         	str	r0, [sp, #0x14]
700b0c9a: 9807         	ldr	r0, [sp, #0x1c]
700b0c9c: 6840         	ldr	r0, [r0, #0x4]
700b0c9e: 9004         	str	r0, [sp, #0x10]
700b0ca0: 9807         	ldr	r0, [sp, #0x1c]
700b0ca2: 6800         	ldr	r0, [r0]
700b0ca4: 3054         	adds	r0, #0x54
700b0ca6: 2102         	movs	r1, #0x2
700b0ca8: 2301         	movs	r3, #0x1
700b0caa: 461a         	mov	r2, r3
700b0cac: f003 fce8    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x39d0
700b0cb0: 9804         	ldr	r0, [sp, #0x10]
700b0cb2: 6d40         	ldr	r0, [r0, #0x54]
700b0cb4: 4780         	blx	r0
700b0cb6: 9006         	str	r0, [sp, #0x18]
700b0cb8: e7ff         	b	0x700b0cba <UART_moduleReset+0x2a> @ imm = #-0x2
700b0cba: 9807         	ldr	r0, [sp, #0x1c]
700b0cbc: 6800         	ldr	r0, [r0]
700b0cbe: 3058         	adds	r0, #0x58
700b0cc0: 2101         	movs	r1, #0x1
700b0cc2: 2200         	movs	r2, #0x0
700b0cc4: 9202         	str	r2, [sp, #0x8]
700b0cc6: f004 f9f3    	bl	0x700b50b0 <HW_RD_FIELD32_RAW> @ imm = #0x43e6
700b0cca: 4601         	mov	r1, r0
700b0ccc: 9802         	ldr	r0, [sp, #0x8]
700b0cce: 9003         	str	r0, [sp, #0xc]
700b0cd0: b989         	cbnz	r1, 0x700b0cf6 <UART_moduleReset+0x66> @ imm = #0x22
700b0cd2: e7ff         	b	0x700b0cd4 <UART_moduleReset+0x44> @ imm = #-0x2
700b0cd4: 9805         	ldr	r0, [sp, #0x14]
700b0cd6: 9000         	str	r0, [sp]
700b0cd8: 9804         	ldr	r0, [sp, #0x10]
700b0cda: 6d82         	ldr	r2, [r0, #0x58]
700b0cdc: f44f 70fa    	mov.w	r0, #0x1f4
700b0ce0: 2100         	movs	r1, #0x0
700b0ce2: 9101         	str	r1, [sp, #0x4]
700b0ce4: 4790         	blx	r2
700b0ce6: 9900         	ldr	r1, [sp]
700b0ce8: 4602         	mov	r2, r0
700b0cea: 9801         	ldr	r0, [sp, #0x4]
700b0cec: 4291         	cmp	r1, r2
700b0cee: bf38         	it	lo
700b0cf0: 2001         	movlo	r0, #0x1
700b0cf2: 9003         	str	r0, [sp, #0xc]
700b0cf4: e7ff         	b	0x700b0cf6 <UART_moduleReset+0x66> @ imm = #-0x2
700b0cf6: 9803         	ldr	r0, [sp, #0xc]
700b0cf8: 07c0         	lsls	r0, r0, #0x1f
700b0cfa: b138         	cbz	r0, 0x700b0d0c <UART_moduleReset+0x7c> @ imm = #0xe
700b0cfc: e7ff         	b	0x700b0cfe <UART_moduleReset+0x6e> @ imm = #-0x2
700b0cfe: 9804         	ldr	r0, [sp, #0x10]
700b0d00: 6d40         	ldr	r0, [r0, #0x54]
700b0d02: 4780         	blx	r0
700b0d04: 9906         	ldr	r1, [sp, #0x18]
700b0d06: 1a40         	subs	r0, r0, r1
700b0d08: 9005         	str	r0, [sp, #0x14]
700b0d0a: e7d6         	b	0x700b0cba <UART_moduleReset+0x2a> @ imm = #-0x54
700b0d0c: b008         	add	sp, #0x20
700b0d0e: bd80         	pop	{r7, pc}

700b0d10 <CSL_bcdmaChanOpIsChanEnabled>:
700b0d10: b580         	push	{r7, lr}
700b0d12: b086         	sub	sp, #0x18
700b0d14: 9005         	str	r0, [sp, #0x14]
700b0d16: 9104         	str	r1, [sp, #0x10]
700b0d18: 9203         	str	r2, [sp, #0xc]
700b0d1a: 9804         	ldr	r0, [sp, #0x10]
700b0d1c: 9001         	str	r0, [sp, #0x4]
700b0d1e: b140         	cbz	r0, 0x700b0d32 <CSL_bcdmaChanOpIsChanEnabled+0x22> @ imm = #0x10
700b0d20: e7ff         	b	0x700b0d22 <CSL_bcdmaChanOpIsChanEnabled+0x12> @ imm = #-0x2
700b0d22: 9801         	ldr	r0, [sp, #0x4]
700b0d24: 2801         	cmp	r0, #0x1
700b0d26: d010         	beq	0x700b0d4a <CSL_bcdmaChanOpIsChanEnabled+0x3a> @ imm = #0x20
700b0d28: e7ff         	b	0x700b0d2a <CSL_bcdmaChanOpIsChanEnabled+0x1a> @ imm = #-0x2
700b0d2a: 9801         	ldr	r0, [sp, #0x4]
700b0d2c: 2802         	cmp	r0, #0x2
700b0d2e: d018         	beq	0x700b0d62 <CSL_bcdmaChanOpIsChanEnabled+0x52> @ imm = #0x30
700b0d30: e023         	b	0x700b0d7a <CSL_bcdmaChanOpIsChanEnabled+0x6a> @ imm = #0x46
700b0d32: 9805         	ldr	r0, [sp, #0x14]
700b0d34: 6880         	ldr	r0, [r0, #0x8]
700b0d36: 9903         	ldr	r1, [sp, #0xc]
700b0d38: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0d3c: f04f 4100    	mov.w	r1, #0x80000000
700b0d40: 221f         	movs	r2, #0x1f
700b0d42: f004 f815    	bl	0x700b4d70 <CSL_REG32_FEXT_RAW> @ imm = #0x402a
700b0d46: 9002         	str	r0, [sp, #0x8]
700b0d48: e01a         	b	0x700b0d80 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x34
700b0d4a: 9805         	ldr	r0, [sp, #0x14]
700b0d4c: 6900         	ldr	r0, [r0, #0x10]
700b0d4e: 9903         	ldr	r1, [sp, #0xc]
700b0d50: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0d54: f04f 4100    	mov.w	r1, #0x80000000
700b0d58: 221f         	movs	r2, #0x1f
700b0d5a: f004 f809    	bl	0x700b4d70 <CSL_REG32_FEXT_RAW> @ imm = #0x4012
700b0d5e: 9002         	str	r0, [sp, #0x8]
700b0d60: e00e         	b	0x700b0d80 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x1c
700b0d62: 9805         	ldr	r0, [sp, #0x14]
700b0d64: 6980         	ldr	r0, [r0, #0x18]
700b0d66: 9903         	ldr	r1, [sp, #0xc]
700b0d68: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b0d6c: f04f 4100    	mov.w	r1, #0x80000000
700b0d70: 221f         	movs	r2, #0x1f
700b0d72: f003 fffd    	bl	0x700b4d70 <CSL_REG32_FEXT_RAW> @ imm = #0x3ffa
700b0d76: 9002         	str	r0, [sp, #0x8]
700b0d78: e002         	b	0x700b0d80 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x4
700b0d7a: 2000         	movs	r0, #0x0
700b0d7c: 9002         	str	r0, [sp, #0x8]
700b0d7e: e7ff         	b	0x700b0d80 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #-0x2
700b0d80: 9802         	ldr	r0, [sp, #0x8]
700b0d82: 3801         	subs	r0, #0x1
700b0d84: fab0 f080    	clz	r0, r0
700b0d88: 0940         	lsrs	r0, r0, #0x5
700b0d8a: b006         	add	sp, #0x18
700b0d8c: bd80         	pop	{r7, pc}
700b0d8e: 0000         	movs	r0, r0

700b0d90 <CSL_bcdmaChanOpIsValidChanIdx>:
700b0d90: b084         	sub	sp, #0x10
700b0d92: 9003         	str	r0, [sp, #0xc]
700b0d94: 9102         	str	r1, [sp, #0x8]
700b0d96: 9201         	str	r2, [sp, #0x4]
700b0d98: 2001         	movs	r0, #0x1
700b0d9a: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0d9e: 9802         	ldr	r0, [sp, #0x8]
700b0da0: b958         	cbnz	r0, 0x700b0dba <CSL_bcdmaChanOpIsValidChanIdx+0x2a> @ imm = #0x16
700b0da2: e7ff         	b	0x700b0da4 <CSL_bcdmaChanOpIsValidChanIdx+0x14> @ imm = #-0x2
700b0da4: 9801         	ldr	r0, [sp, #0x4]
700b0da6: 9903         	ldr	r1, [sp, #0xc]
700b0da8: 6a49         	ldr	r1, [r1, #0x24]
700b0daa: 4288         	cmp	r0, r1
700b0dac: d904         	bls	0x700b0db8 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #0x8
700b0dae: e7ff         	b	0x700b0db0 <CSL_bcdmaChanOpIsValidChanIdx+0x20> @ imm = #-0x2
700b0db0: 2000         	movs	r0, #0x0
700b0db2: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0db6: e7ff         	b	0x700b0db8 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #-0x2
700b0db8: e023         	b	0x700b0e02 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #0x46
700b0dba: 9802         	ldr	r0, [sp, #0x8]
700b0dbc: 2802         	cmp	r0, #0x2
700b0dbe: d10b         	bne	0x700b0dd8 <CSL_bcdmaChanOpIsValidChanIdx+0x48> @ imm = #0x16
700b0dc0: e7ff         	b	0x700b0dc2 <CSL_bcdmaChanOpIsValidChanIdx+0x32> @ imm = #-0x2
700b0dc2: 9801         	ldr	r0, [sp, #0x4]
700b0dc4: 9903         	ldr	r1, [sp, #0xc]
700b0dc6: 6a89         	ldr	r1, [r1, #0x28]
700b0dc8: 4288         	cmp	r0, r1
700b0dca: d904         	bls	0x700b0dd6 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #0x8
700b0dcc: e7ff         	b	0x700b0dce <CSL_bcdmaChanOpIsValidChanIdx+0x3e> @ imm = #-0x2
700b0dce: 2000         	movs	r0, #0x0
700b0dd0: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0dd4: e7ff         	b	0x700b0dd6 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #-0x2
700b0dd6: e013         	b	0x700b0e00 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #0x26
700b0dd8: 9802         	ldr	r0, [sp, #0x8]
700b0dda: 2801         	cmp	r0, #0x1
700b0ddc: d10b         	bne	0x700b0df6 <CSL_bcdmaChanOpIsValidChanIdx+0x66> @ imm = #0x16
700b0dde: e7ff         	b	0x700b0de0 <CSL_bcdmaChanOpIsValidChanIdx+0x50> @ imm = #-0x2
700b0de0: 9801         	ldr	r0, [sp, #0x4]
700b0de2: 9903         	ldr	r1, [sp, #0xc]
700b0de4: 6ac9         	ldr	r1, [r1, #0x2c]
700b0de6: 4288         	cmp	r0, r1
700b0de8: d904         	bls	0x700b0df4 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #0x8
700b0dea: e7ff         	b	0x700b0dec <CSL_bcdmaChanOpIsValidChanIdx+0x5c> @ imm = #-0x2
700b0dec: 2000         	movs	r0, #0x0
700b0dee: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0df2: e7ff         	b	0x700b0df4 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #-0x2
700b0df4: e003         	b	0x700b0dfe <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #0x6
700b0df6: 2000         	movs	r0, #0x0
700b0df8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b0dfc: e7ff         	b	0x700b0dfe <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #-0x2
700b0dfe: e7ff         	b	0x700b0e00 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #-0x2
700b0e00: e7ff         	b	0x700b0e02 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #-0x2
700b0e02: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b0e06: f000 0001    	and	r0, r0, #0x1
700b0e0a: b004         	add	sp, #0x10
700b0e0c: 4770         	bx	lr
700b0e0e: 0000         	movs	r0, r0

700b0e10 <CSL_bcdmaMapChanIdx>:
700b0e10: b084         	sub	sp, #0x10
700b0e12: 9003         	str	r0, [sp, #0xc]
700b0e14: 9102         	str	r1, [sp, #0x8]
700b0e16: 9201         	str	r2, [sp, #0x4]
700b0e18: 9802         	ldr	r0, [sp, #0x8]
700b0e1a: 9903         	ldr	r1, [sp, #0xc]
700b0e1c: 6a49         	ldr	r1, [r1, #0x24]
700b0e1e: 4288         	cmp	r0, r1
700b0e20: d206         	bhs	0x700b0e30 <CSL_bcdmaMapChanIdx+0x20> @ imm = #0xc
700b0e22: e7ff         	b	0x700b0e24 <CSL_bcdmaMapChanIdx+0x14> @ imm = #-0x2
700b0e24: 9901         	ldr	r1, [sp, #0x4]
700b0e26: 2000         	movs	r0, #0x0
700b0e28: 6008         	str	r0, [r1]
700b0e2a: 9802         	ldr	r0, [sp, #0x8]
700b0e2c: 9000         	str	r0, [sp]
700b0e2e: e02b         	b	0x700b0e88 <CSL_bcdmaMapChanIdx+0x78> @ imm = #0x56
700b0e30: 9802         	ldr	r0, [sp, #0x8]
700b0e32: 9a03         	ldr	r2, [sp, #0xc]
700b0e34: 6a51         	ldr	r1, [r2, #0x24]
700b0e36: 6ad2         	ldr	r2, [r2, #0x2c]
700b0e38: 4411         	add	r1, r2
700b0e3a: 4288         	cmp	r0, r1
700b0e3c: d209         	bhs	0x700b0e52 <CSL_bcdmaMapChanIdx+0x42> @ imm = #0x12
700b0e3e: e7ff         	b	0x700b0e40 <CSL_bcdmaMapChanIdx+0x30> @ imm = #-0x2
700b0e40: 9901         	ldr	r1, [sp, #0x4]
700b0e42: 2001         	movs	r0, #0x1
700b0e44: 6008         	str	r0, [r1]
700b0e46: 9802         	ldr	r0, [sp, #0x8]
700b0e48: 9903         	ldr	r1, [sp, #0xc]
700b0e4a: 6a49         	ldr	r1, [r1, #0x24]
700b0e4c: 1a40         	subs	r0, r0, r1
700b0e4e: 9000         	str	r0, [sp]
700b0e50: e019         	b	0x700b0e86 <CSL_bcdmaMapChanIdx+0x76> @ imm = #0x32
700b0e52: 9802         	ldr	r0, [sp, #0x8]
700b0e54: 9b03         	ldr	r3, [sp, #0xc]
700b0e56: 6a59         	ldr	r1, [r3, #0x24]
700b0e58: 6a9a         	ldr	r2, [r3, #0x28]
700b0e5a: 6adb         	ldr	r3, [r3, #0x2c]
700b0e5c: 4419         	add	r1, r3
700b0e5e: 4411         	add	r1, r2
700b0e60: 4288         	cmp	r0, r1
700b0e62: d20b         	bhs	0x700b0e7c <CSL_bcdmaMapChanIdx+0x6c> @ imm = #0x16
700b0e64: e7ff         	b	0x700b0e66 <CSL_bcdmaMapChanIdx+0x56> @ imm = #-0x2
700b0e66: 9901         	ldr	r1, [sp, #0x4]
700b0e68: 2002         	movs	r0, #0x2
700b0e6a: 6008         	str	r0, [r1]
700b0e6c: 9802         	ldr	r0, [sp, #0x8]
700b0e6e: 9903         	ldr	r1, [sp, #0xc]
700b0e70: 6a4a         	ldr	r2, [r1, #0x24]
700b0e72: 6ac9         	ldr	r1, [r1, #0x2c]
700b0e74: 1a80         	subs	r0, r0, r2
700b0e76: 1a40         	subs	r0, r0, r1
700b0e78: 9000         	str	r0, [sp]
700b0e7a: e003         	b	0x700b0e84 <CSL_bcdmaMapChanIdx+0x74> @ imm = #0x6
700b0e7c: f04f 30ff    	mov.w	r0, #0xffffffff
700b0e80: 9000         	str	r0, [sp]
700b0e82: e7ff         	b	0x700b0e84 <CSL_bcdmaMapChanIdx+0x74> @ imm = #-0x2
700b0e84: e7ff         	b	0x700b0e86 <CSL_bcdmaMapChanIdx+0x76> @ imm = #-0x2
700b0e86: e7ff         	b	0x700b0e88 <CSL_bcdmaMapChanIdx+0x78> @ imm = #-0x2
700b0e88: 9800         	ldr	r0, [sp]
700b0e8a: b004         	add	sp, #0x10
700b0e8c: 4770         	bx	lr
700b0e8e: 0000         	movs	r0, r0

700b0e90 <ClockP_getTimeUsec>:
700b0e90: b580         	push	{r7, lr}
700b0e92: b08a         	sub	sp, #0x28
700b0e94: 2000         	movs	r0, #0x0
700b0e96: 9009         	str	r0, [sp, #0x24]
700b0e98: 9008         	str	r0, [sp, #0x20]
700b0e9a: e7ff         	b	0x700b0e9c <ClockP_getTimeUsec+0xc> @ imm = #-0x2
700b0e9c: f64a 1070    	movw	r0, #0xa970
700b0ea0: f2c7 0008    	movt	r0, #0x7008
700b0ea4: 9001         	str	r0, [sp, #0x4]
700b0ea6: 6801         	ldr	r1, [r0]
700b0ea8: 6842         	ldr	r2, [r0, #0x4]
700b0eaa: 9205         	str	r2, [sp, #0x14]
700b0eac: 9104         	str	r1, [sp, #0x10]
700b0eae: 6ac0         	ldr	r0, [r0, #0x2c]
700b0eb0: f004 fc86    	bl	0x700b57c0 <ClockP_getTimerCount> @ imm = #0x490c
700b0eb4: 9901         	ldr	r1, [sp, #0x4]
700b0eb6: 9007         	str	r0, [sp, #0x1c]
700b0eb8: 6808         	ldr	r0, [r1]
700b0eba: 6849         	ldr	r1, [r1, #0x4]
700b0ebc: 9103         	str	r1, [sp, #0xc]
700b0ebe: 9002         	str	r0, [sp, #0x8]
700b0ec0: e7ff         	b	0x700b0ec2 <ClockP_getTimeUsec+0x32> @ imm = #-0x2
700b0ec2: 9804         	ldr	r0, [sp, #0x10]
700b0ec4: 9905         	ldr	r1, [sp, #0x14]
700b0ec6: 9a02         	ldr	r2, [sp, #0x8]
700b0ec8: 9b03         	ldr	r3, [sp, #0xc]
700b0eca: 4059         	eors	r1, r3
700b0ecc: ea80 0002    	eor.w	r0, r0, r2
700b0ed0: 4308         	orrs	r0, r1
700b0ed2: 2800         	cmp	r0, #0x0
700b0ed4: d1e2         	bne	0x700b0e9c <ClockP_getTimeUsec+0xc> @ imm = #-0x3c
700b0ed6: e7ff         	b	0x700b0ed8 <ClockP_getTimeUsec+0x48> @ imm = #-0x2
700b0ed8: 9a02         	ldr	r2, [sp, #0x8]
700b0eda: 9803         	ldr	r0, [sp, #0xc]
700b0edc: f64a 1170    	movw	r1, #0xa970
700b0ee0: f2c7 0108    	movt	r1, #0x7008
700b0ee4: 688b         	ldr	r3, [r1, #0x8]
700b0ee6: f8d1 c030    	ldr.w	r12, [r1, #0x30]
700b0eea: fb00 f103    	mul	r1, r0, r3
700b0eee: 9807         	ldr	r0, [sp, #0x1c]
700b0ef0: eba0 000c    	sub.w	r0, r0, r12
700b0ef4: 4358         	muls	r0, r3, r0
700b0ef6: ea6f 0c0c    	mvn.w	r12, r12
700b0efa: fbb0 f0fc    	udiv	r0, r0, r12
700b0efe: fbe2 0103    	umlal	r0, r1, r2, r3
700b0f02: 9109         	str	r1, [sp, #0x24]
700b0f04: 9008         	str	r0, [sp, #0x20]
700b0f06: 9808         	ldr	r0, [sp, #0x20]
700b0f08: 9909         	ldr	r1, [sp, #0x24]
700b0f0a: b00a         	add	sp, #0x28
700b0f0c: bd80         	pop	{r7, pc}
700b0f0e: 0000         	movs	r0, r0

700b0f10 <UART_readData>:
700b0f10: b580         	push	{r7, lr}
700b0f12: b086         	sub	sp, #0x18
700b0f14: 9005         	str	r0, [sp, #0x14]
700b0f16: 9104         	str	r1, [sp, #0x10]
700b0f18: 2000         	movs	r0, #0x0
700b0f1a: f88d 000f    	strb.w	r0, [sp, #0xf]
700b0f1e: 9804         	ldr	r0, [sp, #0x10]
700b0f20: 9001         	str	r0, [sp, #0x4]
700b0f22: 9805         	ldr	r0, [sp, #0x14]
700b0f24: 6800         	ldr	r0, [r0]
700b0f26: f10d 010f    	add.w	r1, sp, #0xf
700b0f2a: f001 fbc1    	bl	0x700b26b0 <UART_getChar> @ imm = #0x1782
700b0f2e: 9002         	str	r0, [sp, #0x8]
700b0f30: e7ff         	b	0x700b0f32 <UART_readData+0x22> @ imm = #-0x2
700b0f32: 9901         	ldr	r1, [sp, #0x4]
700b0f34: 2000         	movs	r0, #0x0
700b0f36: 9000         	str	r0, [sp]
700b0f38: b131         	cbz	r1, 0x700b0f48 <UART_readData+0x38> @ imm = #0xc
700b0f3a: e7ff         	b	0x700b0f3c <UART_readData+0x2c> @ imm = #-0x2
700b0f3c: 9802         	ldr	r0, [sp, #0x8]
700b0f3e: 2800         	cmp	r0, #0x0
700b0f40: bf18         	it	ne
700b0f42: 2001         	movne	r0, #0x1
700b0f44: 9000         	str	r0, [sp]
700b0f46: e7ff         	b	0x700b0f48 <UART_readData+0x38> @ imm = #-0x2
700b0f48: 9800         	ldr	r0, [sp]
700b0f4a: 07c0         	lsls	r0, r0, #0x1f
700b0f4c: b1e0         	cbz	r0, 0x700b0f88 <UART_readData+0x78> @ imm = #0x38
700b0f4e: e7ff         	b	0x700b0f50 <UART_readData+0x40> @ imm = #-0x2
700b0f50: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b0f54: 9905         	ldr	r1, [sp, #0x14]
700b0f56: 6949         	ldr	r1, [r1, #0x14]
700b0f58: 7008         	strb	r0, [r1]
700b0f5a: 9905         	ldr	r1, [sp, #0x14]
700b0f5c: 6948         	ldr	r0, [r1, #0x14]
700b0f5e: 3001         	adds	r0, #0x1
700b0f60: 6148         	str	r0, [r1, #0x14]
700b0f62: 9905         	ldr	r1, [sp, #0x14]
700b0f64: 6988         	ldr	r0, [r1, #0x18]
700b0f66: 3001         	adds	r0, #0x1
700b0f68: 6188         	str	r0, [r1, #0x18]
700b0f6a: 9801         	ldr	r0, [sp, #0x4]
700b0f6c: 3801         	subs	r0, #0x1
700b0f6e: 9001         	str	r0, [sp, #0x4]
700b0f70: 9801         	ldr	r0, [sp, #0x4]
700b0f72: b140         	cbz	r0, 0x700b0f86 <UART_readData+0x76> @ imm = #0x10
700b0f74: e7ff         	b	0x700b0f76 <UART_readData+0x66> @ imm = #-0x2
700b0f76: 9805         	ldr	r0, [sp, #0x14]
700b0f78: 6800         	ldr	r0, [r0]
700b0f7a: f10d 010f    	add.w	r1, sp, #0xf
700b0f7e: f001 fb97    	bl	0x700b26b0 <UART_getChar> @ imm = #0x172e
700b0f82: 9002         	str	r0, [sp, #0x8]
700b0f84: e7ff         	b	0x700b0f86 <UART_readData+0x76> @ imm = #-0x2
700b0f86: e7d4         	b	0x700b0f32 <UART_readData+0x22> @ imm = #-0x58
700b0f88: 9801         	ldr	r0, [sp, #0x4]
700b0f8a: b006         	add	sp, #0x18
700b0f8c: bd80         	pop	{r7, pc}
700b0f8e: 0000         	movs	r0, r0

700b0f90 <_DebugP_assert>:
700b0f90: b5b0         	push	{r4, r5, r7, lr}
700b0f92: b08e         	sub	sp, #0x38
700b0f94: f8dd c048    	ldr.w	r12, [sp, #0x48]
700b0f98: 900d         	str	r0, [sp, #0x34]
700b0f9a: 910c         	str	r1, [sp, #0x30]
700b0f9c: 920b         	str	r2, [sp, #0x2c]
700b0f9e: 930a         	str	r3, [sp, #0x28]
700b0fa0: 980d         	ldr	r0, [sp, #0x34]
700b0fa2: bb88         	cbnz	r0, 0x700b1008 <_DebugP_assert+0x78> @ imm = #0x62
700b0fa4: e7ff         	b	0x700b0fa6 <_DebugP_assert+0x16> @ imm = #-0x2
700b0fa6: 2001         	movs	r0, #0x1
700b0fa8: 9004         	str	r0, [sp, #0x10]
700b0faa: 9009         	str	r0, [sp, #0x24]
700b0fac: f7ff ff70    	bl	0x700b0e90 <ClockP_getTimeUsec> @ imm = #-0x120
700b0fb0: 9107         	str	r1, [sp, #0x1c]
700b0fb2: 9006         	str	r0, [sp, #0x18]
700b0fb4: 9806         	ldr	r0, [sp, #0x18]
700b0fb6: 9907         	ldr	r1, [sp, #0x1c]
700b0fb8: f244 2240    	movw	r2, #0x4240
700b0fbc: f2c0 020f    	movt	r2, #0xf
700b0fc0: 2300         	movs	r3, #0x0
700b0fc2: f003 ef78    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #0x3ef0
700b0fc6: 4603         	mov	r3, r0
700b0fc8: 9804         	ldr	r0, [sp, #0x10]
700b0fca: 9305         	str	r3, [sp, #0x14]
700b0fcc: 4613         	mov	r3, r2
700b0fce: 9a05         	ldr	r2, [sp, #0x14]
700b0fd0: 990c         	ldr	r1, [sp, #0x30]
700b0fd2: f8dd e02c    	ldr.w	lr, [sp, #0x2c]
700b0fd6: 9c0a         	ldr	r4, [sp, #0x28]
700b0fd8: 9d12         	ldr	r5, [sp, #0x48]
700b0fda: 46ec         	mov	r12, sp
700b0fdc: f8cc 500c    	str.w	r5, [r12, #0xc]
700b0fe0: f8cc 4008    	str.w	r4, [r12, #0x8]
700b0fe4: f8cc e004    	str.w	lr, [r12, #0x4]
700b0fe8: f8cc 1000    	str.w	r1, [r12]
700b0fec: f647 11ab    	movw	r1, #0x79ab
700b0ff0: f2c7 010b    	movt	r1, #0x700b
700b0ff4: f7ff f864    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #-0xf38
700b0ff8: f005 e9bc    	blx	0x700b6374 <HwiP_disable> @ imm = #0x5378
700b0ffc: e7ff         	b	0x700b0ffe <_DebugP_assert+0x6e> @ imm = #-0x2
700b0ffe: 9809         	ldr	r0, [sp, #0x24]
700b1000: b108         	cbz	r0, 0x700b1006 <_DebugP_assert+0x76> @ imm = #0x2
700b1002: e7ff         	b	0x700b1004 <_DebugP_assert+0x74> @ imm = #-0x2
700b1004: e7fb         	b	0x700b0ffe <_DebugP_assert+0x6e> @ imm = #-0xa
700b1006: e7ff         	b	0x700b1008 <_DebugP_assert+0x78> @ imm = #-0x2
700b1008: b00e         	add	sp, #0x38
700b100a: bdb0         	pop	{r4, r5, r7, pc}
700b100c: 0000         	movs	r0, r0
700b100e: 0000         	movs	r0, r0

700b1010 <_tx_mutex_cleanup>:
700b1010: b580         	push	{r7, lr}
700b1012: b086         	sub	sp, #0x18
700b1014: 9005         	str	r0, [sp, #0x14]
700b1016: 9104         	str	r1, [sp, #0x10]
700b1018: 9805         	ldr	r0, [sp, #0x14]
700b101a: 6f00         	ldr	r0, [r0, #0x70]
700b101c: 9003         	str	r0, [sp, #0xc]
700b101e: 9905         	ldr	r1, [sp, #0x14]
700b1020: 2000         	movs	r0, #0x0
700b1022: 66c8         	str	r0, [r1, #0x6c]
700b1024: 9903         	ldr	r1, [sp, #0xc]
700b1026: 69c8         	ldr	r0, [r1, #0x1c]
700b1028: 3801         	subs	r0, #0x1
700b102a: 61c8         	str	r0, [r1, #0x1c]
700b102c: 9803         	ldr	r0, [sp, #0xc]
700b102e: 69c0         	ldr	r0, [r0, #0x1c]
700b1030: 9002         	str	r0, [sp, #0x8]
700b1032: 9802         	ldr	r0, [sp, #0x8]
700b1034: b920         	cbnz	r0, 0x700b1040 <_tx_mutex_cleanup+0x30> @ imm = #0x8
700b1036: e7ff         	b	0x700b1038 <_tx_mutex_cleanup+0x28> @ imm = #-0x2
700b1038: 9903         	ldr	r1, [sp, #0xc]
700b103a: 2000         	movs	r0, #0x0
700b103c: 6188         	str	r0, [r1, #0x18]
700b103e: e016         	b	0x700b106e <_tx_mutex_cleanup+0x5e> @ imm = #0x2c
700b1040: 9805         	ldr	r0, [sp, #0x14]
700b1042: 6f40         	ldr	r0, [r0, #0x74]
700b1044: 9001         	str	r0, [sp, #0x4]
700b1046: 9805         	ldr	r0, [sp, #0x14]
700b1048: 6f80         	ldr	r0, [r0, #0x78]
700b104a: 9000         	str	r0, [sp]
700b104c: 9800         	ldr	r0, [sp]
700b104e: 9901         	ldr	r1, [sp, #0x4]
700b1050: 6788         	str	r0, [r1, #0x78]
700b1052: 9801         	ldr	r0, [sp, #0x4]
700b1054: 9900         	ldr	r1, [sp]
700b1056: 6748         	str	r0, [r1, #0x74]
700b1058: 9803         	ldr	r0, [sp, #0xc]
700b105a: 6980         	ldr	r0, [r0, #0x18]
700b105c: 9905         	ldr	r1, [sp, #0x14]
700b105e: 4288         	cmp	r0, r1
700b1060: d104         	bne	0x700b106c <_tx_mutex_cleanup+0x5c> @ imm = #0x8
700b1062: e7ff         	b	0x700b1064 <_tx_mutex_cleanup+0x54> @ imm = #-0x2
700b1064: 9801         	ldr	r0, [sp, #0x4]
700b1066: 9903         	ldr	r1, [sp, #0xc]
700b1068: 6188         	str	r0, [r1, #0x18]
700b106a: e7ff         	b	0x700b106c <_tx_mutex_cleanup+0x5c> @ imm = #-0x2
700b106c: e7ff         	b	0x700b106e <_tx_mutex_cleanup+0x5e> @ imm = #-0x2
700b106e: 9805         	ldr	r0, [sp, #0x14]
700b1070: 6b40         	ldr	r0, [r0, #0x34]
700b1072: 280d         	cmp	r0, #0xd
700b1074: d108         	bne	0x700b1088 <_tx_mutex_cleanup+0x78> @ imm = #0x10
700b1076: e7ff         	b	0x700b1078 <_tx_mutex_cleanup+0x68> @ imm = #-0x2
700b1078: 9905         	ldr	r1, [sp, #0x14]
700b107a: 201d         	movs	r0, #0x1d
700b107c: f8c1 0088    	str.w	r0, [r1, #0x88]
700b1080: 9805         	ldr	r0, [sp, #0x14]
700b1082: f7f6 ffad    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x90a6
700b1086: e7ff         	b	0x700b1088 <_tx_mutex_cleanup+0x78> @ imm = #-0x2
700b1088: b006         	add	sp, #0x18
700b108a: bd80         	pop	{r7, pc}
700b108c: 0000         	movs	r0, r0
700b108e: 0000         	movs	r0, r0

700b1090 <_tx_semaphore_cleanup>:
700b1090: b580         	push	{r7, lr}
700b1092: b086         	sub	sp, #0x18
700b1094: 9005         	str	r0, [sp, #0x14]
700b1096: 9104         	str	r1, [sp, #0x10]
700b1098: 9805         	ldr	r0, [sp, #0x14]
700b109a: 6f00         	ldr	r0, [r0, #0x70]
700b109c: 9003         	str	r0, [sp, #0xc]
700b109e: 9905         	ldr	r1, [sp, #0x14]
700b10a0: 2000         	movs	r0, #0x0
700b10a2: 66c8         	str	r0, [r1, #0x6c]
700b10a4: 9903         	ldr	r1, [sp, #0xc]
700b10a6: 6908         	ldr	r0, [r1, #0x10]
700b10a8: 3801         	subs	r0, #0x1
700b10aa: 6108         	str	r0, [r1, #0x10]
700b10ac: 9803         	ldr	r0, [sp, #0xc]
700b10ae: 6900         	ldr	r0, [r0, #0x10]
700b10b0: 9002         	str	r0, [sp, #0x8]
700b10b2: 9802         	ldr	r0, [sp, #0x8]
700b10b4: b920         	cbnz	r0, 0x700b10c0 <_tx_semaphore_cleanup+0x30> @ imm = #0x8
700b10b6: e7ff         	b	0x700b10b8 <_tx_semaphore_cleanup+0x28> @ imm = #-0x2
700b10b8: 9903         	ldr	r1, [sp, #0xc]
700b10ba: 2000         	movs	r0, #0x0
700b10bc: 60c8         	str	r0, [r1, #0xc]
700b10be: e016         	b	0x700b10ee <_tx_semaphore_cleanup+0x5e> @ imm = #0x2c
700b10c0: 9805         	ldr	r0, [sp, #0x14]
700b10c2: 6f40         	ldr	r0, [r0, #0x74]
700b10c4: 9001         	str	r0, [sp, #0x4]
700b10c6: 9805         	ldr	r0, [sp, #0x14]
700b10c8: 6f80         	ldr	r0, [r0, #0x78]
700b10ca: 9000         	str	r0, [sp]
700b10cc: 9800         	ldr	r0, [sp]
700b10ce: 9901         	ldr	r1, [sp, #0x4]
700b10d0: 6788         	str	r0, [r1, #0x78]
700b10d2: 9801         	ldr	r0, [sp, #0x4]
700b10d4: 9900         	ldr	r1, [sp]
700b10d6: 6748         	str	r0, [r1, #0x74]
700b10d8: 9803         	ldr	r0, [sp, #0xc]
700b10da: 68c0         	ldr	r0, [r0, #0xc]
700b10dc: 9905         	ldr	r1, [sp, #0x14]
700b10de: 4288         	cmp	r0, r1
700b10e0: d104         	bne	0x700b10ec <_tx_semaphore_cleanup+0x5c> @ imm = #0x8
700b10e2: e7ff         	b	0x700b10e4 <_tx_semaphore_cleanup+0x54> @ imm = #-0x2
700b10e4: 9801         	ldr	r0, [sp, #0x4]
700b10e6: 9903         	ldr	r1, [sp, #0xc]
700b10e8: 60c8         	str	r0, [r1, #0xc]
700b10ea: e7ff         	b	0x700b10ec <_tx_semaphore_cleanup+0x5c> @ imm = #-0x2
700b10ec: e7ff         	b	0x700b10ee <_tx_semaphore_cleanup+0x5e> @ imm = #-0x2
700b10ee: 9805         	ldr	r0, [sp, #0x14]
700b10f0: 6b40         	ldr	r0, [r0, #0x34]
700b10f2: 2806         	cmp	r0, #0x6
700b10f4: d108         	bne	0x700b1108 <_tx_semaphore_cleanup+0x78> @ imm = #0x10
700b10f6: e7ff         	b	0x700b10f8 <_tx_semaphore_cleanup+0x68> @ imm = #-0x2
700b10f8: 9905         	ldr	r1, [sp, #0x14]
700b10fa: 200d         	movs	r0, #0xd
700b10fc: f8c1 0088    	str.w	r0, [r1, #0x88]
700b1100: 9805         	ldr	r0, [sp, #0x14]
700b1102: f7f6 ff6d    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0x9126
700b1106: e7ff         	b	0x700b1108 <_tx_semaphore_cleanup+0x78> @ imm = #-0x2
700b1108: b006         	add	sp, #0x18
700b110a: bd80         	pop	{r7, pc}
700b110c: 0000         	movs	r0, r0
700b110e: 0000         	movs	r0, r0

700b1110 <UART_Params_init>:
700b1110: b082         	sub	sp, #0x8
700b1112: 9001         	str	r0, [sp, #0x4]
700b1114: 9801         	ldr	r0, [sp, #0x4]
700b1116: b3b0         	cbz	r0, 0x700b1186 <UART_Params_init+0x76> @ imm = #0x6c
700b1118: e7ff         	b	0x700b111a <UART_Params_init+0xa> @ imm = #-0x2
700b111a: 9901         	ldr	r1, [sp, #0x4]
700b111c: f44f 30e1    	mov.w	r0, #0x1c200
700b1120: 6008         	str	r0, [r1]
700b1122: 9901         	ldr	r1, [sp, #0x4]
700b1124: 2003         	movs	r0, #0x3
700b1126: 6048         	str	r0, [r1, #0x4]
700b1128: 9901         	ldr	r1, [sp, #0x4]
700b112a: 2000         	movs	r0, #0x0
700b112c: 9000         	str	r0, [sp]
700b112e: 6088         	str	r0, [r1, #0x8]
700b1130: 9901         	ldr	r1, [sp, #0x4]
700b1132: 60c8         	str	r0, [r1, #0xc]
700b1134: 9901         	ldr	r1, [sp, #0x4]
700b1136: 6108         	str	r0, [r1, #0x10]
700b1138: 9901         	ldr	r1, [sp, #0x4]
700b113a: 6148         	str	r0, [r1, #0x14]
700b113c: 9901         	ldr	r1, [sp, #0x4]
700b113e: 6188         	str	r0, [r1, #0x18]
700b1140: 9901         	ldr	r1, [sp, #0x4]
700b1142: 61c8         	str	r0, [r1, #0x1c]
700b1144: 9901         	ldr	r1, [sp, #0x4]
700b1146: 6208         	str	r0, [r1, #0x20]
700b1148: 9901         	ldr	r1, [sp, #0x4]
700b114a: 6248         	str	r0, [r1, #0x24]
700b114c: 9a01         	ldr	r2, [sp, #0x4]
700b114e: 2110         	movs	r1, #0x10
700b1150: 6291         	str	r1, [r2, #0x28]
700b1152: 9a01         	ldr	r2, [sp, #0x4]
700b1154: f64f 71ff    	movw	r1, #0xffff
700b1158: 6311         	str	r1, [r2, #0x30]
700b115a: 9a01         	ldr	r2, [sp, #0x4]
700b115c: 2101         	movs	r1, #0x1
700b115e: 62d1         	str	r1, [r2, #0x2c]
700b1160: 9a01         	ldr	r2, [sp, #0x4]
700b1162: 2104         	movs	r1, #0x4
700b1164: f882 1034    	strb.w	r1, [r2, #0x34]
700b1168: 9901         	ldr	r1, [sp, #0x4]
700b116a: 6388         	str	r0, [r1, #0x38]
700b116c: 9a01         	ldr	r2, [sp, #0x4]
700b116e: f04f 31ff    	mov.w	r1, #0xffffffff
700b1172: 63d1         	str	r1, [r2, #0x3c]
700b1174: 9901         	ldr	r1, [sp, #0x4]
700b1176: 6408         	str	r0, [r1, #0x40]
700b1178: 9901         	ldr	r1, [sp, #0x4]
700b117a: 2008         	movs	r0, #0x8
700b117c: 6448         	str	r0, [r1, #0x44]
700b117e: 9901         	ldr	r1, [sp, #0x4]
700b1180: 2020         	movs	r0, #0x20
700b1182: 6488         	str	r0, [r1, #0x48]
700b1184: e7ff         	b	0x700b1186 <UART_Params_init+0x76> @ imm = #-0x2
700b1186: b002         	add	sp, #0x8
700b1188: 4770         	bx	lr
700b118a: 0000         	movs	r0, r0

700b118c <snprintf>:
700b118c: e24dd004     	sub	sp, sp, #4
700b1190: e92d4070     	push	{r4, r5, r6, lr}
700b1194: e24dd01c     	sub	sp, sp, #28
700b1198: e3a06000     	mov	r6, #0
700b119c: e1a04001     	mov	r4, r1
700b11a0: e2511001     	subs	r1, r1, #1
700b11a4: e58d302c     	str	r3, [sp, #0x2c]
700b11a8: e59f3050     	ldr	r3, [pc, #0x50]         @ 0x700b1200 <snprintf+0x74>
700b11ac: 31a01006     	movlo	r1, r6
700b11b0: e59f5044     	ldr	r5, [pc, #0x44]         @ 0x700b11fc <snprintf+0x70>
700b11b4: e58d2014     	str	r2, [sp, #0x14]
700b11b8: e28d2008     	add	r2, sp, #8
700b11bc: e58d0008     	str	r0, [sp, #0x8]
700b11c0: e28d0014     	add	r0, sp, #20
700b11c4: e58d100c     	str	r1, [sp, #0xc]
700b11c8: e28d102c     	add	r1, sp, #44
700b11cc: e58d6010     	str	r6, [sp, #0x10]
700b11d0: e58d5000     	str	r5, [sp]
700b11d4: e58d1018     	str	r1, [sp, #0x18]
700b11d8: ebffb648     	bl	0x7009eb00 <__TI_printfi_nofloat> @ imm = #-0x126e0
700b11dc: e3540000     	cmp	r4, #0
700b11e0: 0a000001     	beq	0x700b11ec <snprintf+0x60> @ imm = #0x4
700b11e4: e59d1008     	ldr	r1, [sp, #0x8]
700b11e8: e5c16000     	strb	r6, [r1]
700b11ec: e28dd01c     	add	sp, sp, #28
700b11f0: e8bd4070     	pop	{r4, r5, r6, lr}
700b11f4: e28dd004     	add	sp, sp, #4
700b11f8: e12fff1e     	bx	lr
700b11fc: 88 2e 0b 70  	.word	0x700b2e88
700b1200: 6c 4a 0b 70  	.word	0x700b4a6c
700b1204: 00 00 00 00  	.word	0x00000000
700b1208: 00 00 00 00  	.word	0x00000000
700b120c: 00 00 00 00  	.word	0x00000000

700b1210 <CSL_bcdmaChanOpClearError>:
700b1210: b580         	push	{r7, lr}
700b1212: b086         	sub	sp, #0x18
700b1214: 9005         	str	r0, [sp, #0x14]
700b1216: 9104         	str	r1, [sp, #0x10]
700b1218: 9203         	str	r2, [sp, #0xc]
700b121a: 2000         	movs	r0, #0x0
700b121c: 9002         	str	r0, [sp, #0x8]
700b121e: 9804         	ldr	r0, [sp, #0x10]
700b1220: 9001         	str	r0, [sp, #0x4]
700b1222: b140         	cbz	r0, 0x700b1236 <CSL_bcdmaChanOpClearError+0x26> @ imm = #0x10
700b1224: e7ff         	b	0x700b1226 <CSL_bcdmaChanOpClearError+0x16> @ imm = #-0x2
700b1226: 9801         	ldr	r0, [sp, #0x4]
700b1228: 2801         	cmp	r0, #0x1
700b122a: d00f         	beq	0x700b124c <CSL_bcdmaChanOpClearError+0x3c> @ imm = #0x1e
700b122c: e7ff         	b	0x700b122e <CSL_bcdmaChanOpClearError+0x1e> @ imm = #-0x2
700b122e: 9801         	ldr	r0, [sp, #0x4]
700b1230: 2802         	cmp	r0, #0x2
700b1232: d016         	beq	0x700b1262 <CSL_bcdmaChanOpClearError+0x52> @ imm = #0x2c
700b1234: e020         	b	0x700b1278 <CSL_bcdmaChanOpClearError+0x68> @ imm = #0x40
700b1236: 9805         	ldr	r0, [sp, #0x14]
700b1238: 6880         	ldr	r0, [r0, #0x8]
700b123a: 9903         	ldr	r1, [sp, #0xc]
700b123c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1240: 2101         	movs	r1, #0x1
700b1242: 2300         	movs	r3, #0x0
700b1244: 461a         	mov	r2, r3
700b1246: f003 f8bb    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x3176
700b124a: e019         	b	0x700b1280 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x32
700b124c: 9805         	ldr	r0, [sp, #0x14]
700b124e: 6900         	ldr	r0, [r0, #0x10]
700b1250: 9903         	ldr	r1, [sp, #0xc]
700b1252: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1256: 2101         	movs	r1, #0x1
700b1258: 2300         	movs	r3, #0x0
700b125a: 461a         	mov	r2, r3
700b125c: f003 f8b0    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x3160
700b1260: e00e         	b	0x700b1280 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x1c
700b1262: 9805         	ldr	r0, [sp, #0x14]
700b1264: 6980         	ldr	r0, [r0, #0x18]
700b1266: 9903         	ldr	r1, [sp, #0xc]
700b1268: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b126c: 2101         	movs	r1, #0x1
700b126e: 2300         	movs	r3, #0x0
700b1270: 461a         	mov	r2, r3
700b1272: f003 f8a5    	bl	0x700b43c0 <CSL_REG32_FINS_RAW> @ imm = #0x314a
700b1276: e003         	b	0x700b1280 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x6
700b1278: f06f 0001    	mvn	r0, #0x1
700b127c: 9002         	str	r0, [sp, #0x8]
700b127e: e7ff         	b	0x700b1280 <CSL_bcdmaChanOpClearError+0x70> @ imm = #-0x2
700b1280: 9802         	ldr	r0, [sp, #0x8]
700b1282: b006         	add	sp, #0x18
700b1284: bd80         	pop	{r7, pc}
		...
700b128e: 0000         	movs	r0, r0

700b1290 <CSL_bcdmaDoChanOp>:
700b1290: b580         	push	{r7, lr}
700b1292: b088         	sub	sp, #0x20
700b1294: 9007         	str	r0, [sp, #0x1c]
700b1296: 9106         	str	r1, [sp, #0x18]
700b1298: 9205         	str	r2, [sp, #0x14]
700b129a: 9304         	str	r3, [sp, #0x10]
700b129c: f04f 30ff    	mov.w	r0, #0xffffffff
700b12a0: 9003         	str	r0, [sp, #0xc]
700b12a2: 9807         	ldr	r0, [sp, #0x1c]
700b12a4: b920         	cbnz	r0, 0x700b12b0 <CSL_bcdmaDoChanOp+0x20> @ imm = #0x8
700b12a6: e7ff         	b	0x700b12a8 <CSL_bcdmaDoChanOp+0x18> @ imm = #-0x2
700b12a8: f06f 0001    	mvn	r0, #0x1
700b12ac: 9003         	str	r0, [sp, #0xc]
700b12ae: e027         	b	0x700b1300 <CSL_bcdmaDoChanOp+0x70> @ imm = #0x4e
700b12b0: 9807         	ldr	r0, [sp, #0x1c]
700b12b2: 6a40         	ldr	r0, [r0, #0x24]
700b12b4: b140         	cbz	r0, 0x700b12c8 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x10
700b12b6: e7ff         	b	0x700b12b8 <CSL_bcdmaDoChanOp+0x28> @ imm = #-0x2
700b12b8: 9807         	ldr	r0, [sp, #0x1c]
700b12ba: 6ac0         	ldr	r0, [r0, #0x2c]
700b12bc: b120         	cbz	r0, 0x700b12c8 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x8
700b12be: e7ff         	b	0x700b12c0 <CSL_bcdmaDoChanOp+0x30> @ imm = #-0x2
700b12c0: 9807         	ldr	r0, [sp, #0x1c]
700b12c2: 6a80         	ldr	r0, [r0, #0x28]
700b12c4: b920         	cbnz	r0, 0x700b12d0 <CSL_bcdmaDoChanOp+0x40> @ imm = #0x8
700b12c6: e7ff         	b	0x700b12c8 <CSL_bcdmaDoChanOp+0x38> @ imm = #-0x2
700b12c8: 9807         	ldr	r0, [sp, #0x1c]
700b12ca: f7ff f9d1    	bl	0x700b0670 <CSL_bcdmaGetCfg> @ imm = #-0xc5e
700b12ce: e7ff         	b	0x700b12d0 <CSL_bcdmaDoChanOp+0x40> @ imm = #-0x2
700b12d0: 9807         	ldr	r0, [sp, #0x1c]
700b12d2: 9905         	ldr	r1, [sp, #0x14]
700b12d4: aa01         	add	r2, sp, #0x4
700b12d6: f7ff fd9b    	bl	0x700b0e10 <CSL_bcdmaMapChanIdx> @ imm = #-0x4ca
700b12da: 9002         	str	r0, [sp, #0x8]
700b12dc: 9802         	ldr	r0, [sp, #0x8]
700b12de: 3001         	adds	r0, #0x1
700b12e0: b168         	cbz	r0, 0x700b12fe <CSL_bcdmaDoChanOp+0x6e> @ imm = #0x1a
700b12e2: e7ff         	b	0x700b12e4 <CSL_bcdmaDoChanOp+0x54> @ imm = #-0x2
700b12e4: 9807         	ldr	r0, [sp, #0x1c]
700b12e6: 9906         	ldr	r1, [sp, #0x18]
700b12e8: 9a01         	ldr	r2, [sp, #0x4]
700b12ea: 9b02         	ldr	r3, [sp, #0x8]
700b12ec: f8dd c010    	ldr.w	r12, [sp, #0x10]
700b12f0: 46ee         	mov	lr, sp
700b12f2: f8ce c000    	str.w	r12, [lr]
700b12f6: f7f7 f97b    	bl	0x700a85f0 <CSL_bcdmaChanOp> @ imm = #-0x8d0a
700b12fa: 9003         	str	r0, [sp, #0xc]
700b12fc: e7ff         	b	0x700b12fe <CSL_bcdmaDoChanOp+0x6e> @ imm = #-0x2
700b12fe: e7ff         	b	0x700b1300 <CSL_bcdmaDoChanOp+0x70> @ imm = #-0x2
700b1300: 9803         	ldr	r0, [sp, #0xc]
700b1302: b008         	add	sp, #0x20
700b1304: bd80         	pop	{r7, pc}
		...
700b130e: 0000         	movs	r0, r0

700b1310 <Udma_chGetCqRingHandle>:
700b1310: b085         	sub	sp, #0x14
700b1312: 9004         	str	r0, [sp, #0x10]
700b1314: 2000         	movs	r0, #0x0
700b1316: 9003         	str	r0, [sp, #0xc]
700b1318: 9002         	str	r0, [sp, #0x8]
700b131a: 9804         	ldr	r0, [sp, #0x10]
700b131c: 9000         	str	r0, [sp]
700b131e: 9800         	ldr	r0, [sp]
700b1320: b150         	cbz	r0, 0x700b1338 <Udma_chGetCqRingHandle+0x28> @ imm = #0x14
700b1322: e7ff         	b	0x700b1324 <Udma_chGetCqRingHandle+0x14> @ imm = #-0x2
700b1324: 9800         	ldr	r0, [sp]
700b1326: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b132a: f64a 31cd    	movw	r1, #0xabcd
700b132e: f6ca 31dc    	movt	r1, #0xabdc
700b1332: 4288         	cmp	r0, r1
700b1334: d004         	beq	0x700b1340 <Udma_chGetCqRingHandle+0x30> @ imm = #0x8
700b1336: e7ff         	b	0x700b1338 <Udma_chGetCqRingHandle+0x28> @ imm = #-0x2
700b1338: f06f 0001    	mvn	r0, #0x1
700b133c: 9003         	str	r0, [sp, #0xc]
700b133e: e7ff         	b	0x700b1340 <Udma_chGetCqRingHandle+0x30> @ imm = #-0x2
700b1340: 9803         	ldr	r0, [sp, #0xc]
700b1342: b9a8         	cbnz	r0, 0x700b1370 <Udma_chGetCqRingHandle+0x60> @ imm = #0x2a
700b1344: e7ff         	b	0x700b1346 <Udma_chGetCqRingHandle+0x36> @ imm = #-0x2
700b1346: 9800         	ldr	r0, [sp]
700b1348: 6e80         	ldr	r0, [r0, #0x68]
700b134a: 9001         	str	r0, [sp, #0x4]
700b134c: 9801         	ldr	r0, [sp, #0x4]
700b134e: b150         	cbz	r0, 0x700b1366 <Udma_chGetCqRingHandle+0x56> @ imm = #0x14
700b1350: e7ff         	b	0x700b1352 <Udma_chGetCqRingHandle+0x42> @ imm = #-0x2
700b1352: 9801         	ldr	r0, [sp, #0x4]
700b1354: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1358: f64a 31cd    	movw	r1, #0xabcd
700b135c: f6ca 31dc    	movt	r1, #0xabdc
700b1360: 4288         	cmp	r0, r1
700b1362: d004         	beq	0x700b136e <Udma_chGetCqRingHandle+0x5e> @ imm = #0x8
700b1364: e7ff         	b	0x700b1366 <Udma_chGetCqRingHandle+0x56> @ imm = #-0x2
700b1366: f04f 30ff    	mov.w	r0, #0xffffffff
700b136a: 9003         	str	r0, [sp, #0xc]
700b136c: e7ff         	b	0x700b136e <Udma_chGetCqRingHandle+0x5e> @ imm = #-0x2
700b136e: e7ff         	b	0x700b1370 <Udma_chGetCqRingHandle+0x60> @ imm = #-0x2
700b1370: 9803         	ldr	r0, [sp, #0xc]
700b1372: b928         	cbnz	r0, 0x700b1380 <Udma_chGetCqRingHandle+0x70> @ imm = #0xa
700b1374: e7ff         	b	0x700b1376 <Udma_chGetCqRingHandle+0x66> @ imm = #-0x2
700b1376: 9800         	ldr	r0, [sp]
700b1378: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b137c: 9002         	str	r0, [sp, #0x8]
700b137e: e7ff         	b	0x700b1380 <Udma_chGetCqRingHandle+0x70> @ imm = #-0x2
700b1380: 9802         	ldr	r0, [sp, #0x8]
700b1382: b005         	add	sp, #0x14
700b1384: 4770         	bx	lr
		...
700b138e: 0000         	movs	r0, r0

700b1390 <Udma_chGetFqRingHandle>:
700b1390: b085         	sub	sp, #0x14
700b1392: 9004         	str	r0, [sp, #0x10]
700b1394: 2000         	movs	r0, #0x0
700b1396: 9003         	str	r0, [sp, #0xc]
700b1398: 9002         	str	r0, [sp, #0x8]
700b139a: 9804         	ldr	r0, [sp, #0x10]
700b139c: 9000         	str	r0, [sp]
700b139e: 9800         	ldr	r0, [sp]
700b13a0: b150         	cbz	r0, 0x700b13b8 <Udma_chGetFqRingHandle+0x28> @ imm = #0x14
700b13a2: e7ff         	b	0x700b13a4 <Udma_chGetFqRingHandle+0x14> @ imm = #-0x2
700b13a4: 9800         	ldr	r0, [sp]
700b13a6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b13aa: f64a 31cd    	movw	r1, #0xabcd
700b13ae: f6ca 31dc    	movt	r1, #0xabdc
700b13b2: 4288         	cmp	r0, r1
700b13b4: d004         	beq	0x700b13c0 <Udma_chGetFqRingHandle+0x30> @ imm = #0x8
700b13b6: e7ff         	b	0x700b13b8 <Udma_chGetFqRingHandle+0x28> @ imm = #-0x2
700b13b8: f06f 0001    	mvn	r0, #0x1
700b13bc: 9003         	str	r0, [sp, #0xc]
700b13be: e7ff         	b	0x700b13c0 <Udma_chGetFqRingHandle+0x30> @ imm = #-0x2
700b13c0: 9803         	ldr	r0, [sp, #0xc]
700b13c2: b9a8         	cbnz	r0, 0x700b13f0 <Udma_chGetFqRingHandle+0x60> @ imm = #0x2a
700b13c4: e7ff         	b	0x700b13c6 <Udma_chGetFqRingHandle+0x36> @ imm = #-0x2
700b13c6: 9800         	ldr	r0, [sp]
700b13c8: 6e80         	ldr	r0, [r0, #0x68]
700b13ca: 9001         	str	r0, [sp, #0x4]
700b13cc: 9801         	ldr	r0, [sp, #0x4]
700b13ce: b150         	cbz	r0, 0x700b13e6 <Udma_chGetFqRingHandle+0x56> @ imm = #0x14
700b13d0: e7ff         	b	0x700b13d2 <Udma_chGetFqRingHandle+0x42> @ imm = #-0x2
700b13d2: 9801         	ldr	r0, [sp, #0x4]
700b13d4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b13d8: f64a 31cd    	movw	r1, #0xabcd
700b13dc: f6ca 31dc    	movt	r1, #0xabdc
700b13e0: 4288         	cmp	r0, r1
700b13e2: d004         	beq	0x700b13ee <Udma_chGetFqRingHandle+0x5e> @ imm = #0x8
700b13e4: e7ff         	b	0x700b13e6 <Udma_chGetFqRingHandle+0x56> @ imm = #-0x2
700b13e6: f04f 30ff    	mov.w	r0, #0xffffffff
700b13ea: 9003         	str	r0, [sp, #0xc]
700b13ec: e7ff         	b	0x700b13ee <Udma_chGetFqRingHandle+0x5e> @ imm = #-0x2
700b13ee: e7ff         	b	0x700b13f0 <Udma_chGetFqRingHandle+0x60> @ imm = #-0x2
700b13f0: 9803         	ldr	r0, [sp, #0xc]
700b13f2: b928         	cbnz	r0, 0x700b1400 <Udma_chGetFqRingHandle+0x70> @ imm = #0xa
700b13f4: e7ff         	b	0x700b13f6 <Udma_chGetFqRingHandle+0x66> @ imm = #-0x2
700b13f6: 9800         	ldr	r0, [sp]
700b13f8: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700b13fc: 9002         	str	r0, [sp, #0x8]
700b13fe: e7ff         	b	0x700b1400 <Udma_chGetFqRingHandle+0x70> @ imm = #-0x2
700b1400: 9802         	ldr	r0, [sp, #0x8]
700b1402: b005         	add	sp, #0x14
700b1404: 4770         	bx	lr
		...
700b140e: 0000         	movs	r0, r0

700b1410 <rtos_main_threadx>:
; {
700b1410: b510         	push	{r4, lr}
700b1412: b08e         	sub	sp, #0x38
;    System_init();
700b1414: f003 fa6c    	bl	0x700b48f0 <System_init> @ imm = #0x34d8
;    Board_init();
700b1418: f004 fada    	bl	0x700b59d0 <Board_init> @ imm = #0x45b4
;    Drivers_open();
700b141c: f001 ffc8    	bl	0x700b33b0 <Drivers_open> @ imm = #0x1f90
;    Board_driversOpen();
700b1420: f004 fa9e    	bl	0x700b5960 <Board_driversOpen> @ imm = #0x453c
;    test_interrupt_handler = tm_isr_message_handler;
700b1424: f242 70d1    	movw	r0, #0x27d1
700b1428: f248 7198    	movw	r1, #0x8798
700b142c: f2c7 000b    	movt	r0, #0x700b
700b1430: ac09         	add	r4, sp, #0x24
700b1432: f2c7 010b    	movt	r1, #0x700b
700b1436: 6008         	str	r0, [r1]
;    HwiP_Params_init(&hwiParams);
700b1438: 4620         	mov	r0, r4
700b143a: f004 fb89    	bl	0x700b5b50 <HwiP_Params_init> @ imm = #0x4712
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b143e: f245 7101    	movw	r1, #0x5701
700b1442: 200a         	movs	r0, #0xa
700b1444: f2c7 010b    	movt	r1, #0x700b
;    hwiParams.intNum = SOFTWARE_INTERRUPT_ID;  /* Chosen interrupt ID */
700b1448: 9009         	str	r0, [sp, #0x24]
700b144a: 2001         	movs	r0, #0x1
;    hwiParams.priority = 1;                    /* Set a valid priority */
700b144c: f8ad 0032    	strh.w	r0, [sp, #0x32]
700b1450: a801         	add	r0, sp, #0x4
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700b1452: 910a         	str	r1, [sp, #0x28]
;    if (HwiP_construct(&hwiObj, &hwiParams) != SystemP_SUCCESS)
700b1454: 4621         	mov	r1, r4
700b1456: f004 fb93    	bl	0x700b5b80 <HwiP_construct> @ imm = #0x4726
700b145a: b150         	cbz	r0, 0x700b1472 <rtos_main_threadx+0x62> @ imm = #0x14
;       printf("Failed to register interrupt\r\n");
700b145c: f647 3192    	movw	r1, #0x7b92
700b1460: 2001         	movs	r0, #0x1
700b1462: f2c7 010b    	movt	r1, #0x700b
700b1466: f7fe fe2b    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #-0x13aa
700b146a: bf00         	nop
700b146c: bf00         	nop
700b146e: bf00         	nop
;       while (1)
700b1470: e7fe         	b	0x700b1470 <rtos_main_threadx+0x60> @ imm = #-0x4
;    HwiP_enableInt(SOFTWARE_INTERRUPT_ID); /* Enable this interrupt */
700b1472: 200a         	movs	r0, #0xa
700b1474: f004 fac4    	bl	0x700b5a00 <HwiP_enableInt> @ imm = #0x4588
;    HwiP_enable();                         /* Enable global interrupts */
700b1478: f004 ef8c    	blx	0x700b6394 <HwiP_enable> @ imm = #0x4f18
;    tx_kernel_enter();
700b147c: f001 fb88    	bl	0x700b2b90 <_tx_initialize_kernel_enter> @ imm = #0x1710
;    return 0;
700b1480: 2000         	movs	r0, #0x0
700b1482: b00e         	add	sp, #0x38
700b1484: bd10         	pop	{r4, pc}
		...
700b148e: 0000         	movs	r0, r0

700b1490 <ClockP_usleep>:
700b1490: b580         	push	{r7, lr}
700b1492: b088         	sub	sp, #0x20
700b1494: 9007         	str	r0, [sp, #0x1c]
700b1496: f7ff fcfb    	bl	0x700b0e90 <ClockP_getTimeUsec> @ imm = #-0x60a
700b149a: 9105         	str	r1, [sp, #0x14]
700b149c: 9004         	str	r0, [sp, #0x10]
700b149e: 9904         	ldr	r1, [sp, #0x10]
700b14a0: 9805         	ldr	r0, [sp, #0x14]
700b14a2: 9a07         	ldr	r2, [sp, #0x1c]
700b14a4: 1889         	adds	r1, r1, r2
700b14a6: f140 0000    	adc	r0, r0, #0x0
700b14aa: 9102         	str	r1, [sp, #0x8]
700b14ac: 9003         	str	r0, [sp, #0xc]
700b14ae: 9807         	ldr	r0, [sp, #0x1c]
700b14b0: f64a 1170    	movw	r1, #0xa970
700b14b4: f2c7 0108    	movt	r1, #0x7008
700b14b8: 6889         	ldr	r1, [r1, #0x8]
700b14ba: 4288         	cmp	r0, r1
700b14bc: d30d         	blo	0x700b14da <ClockP_usleep+0x4a> @ imm = #0x1a
700b14be: e7ff         	b	0x700b14c0 <ClockP_usleep+0x30> @ imm = #-0x2
700b14c0: 9807         	ldr	r0, [sp, #0x1c]
700b14c2: f64a 1170    	movw	r1, #0xa970
700b14c6: f2c7 0108    	movt	r1, #0x7008
700b14ca: 6889         	ldr	r1, [r1, #0x8]
700b14cc: fbb0 f0f1    	udiv	r0, r0, r1
700b14d0: 9001         	str	r0, [sp, #0x4]
700b14d2: 9801         	ldr	r0, [sp, #0x4]
700b14d4: f004 f97c    	bl	0x700b57d0 <ClockP_sleepTicks> @ imm = #0x42f8
700b14d8: e012         	b	0x700b1500 <ClockP_usleep+0x70> @ imm = #0x24
700b14da: f7ff fcd9    	bl	0x700b0e90 <ClockP_getTimeUsec> @ imm = #-0x64e
700b14de: 9105         	str	r1, [sp, #0x14]
700b14e0: 9004         	str	r0, [sp, #0x10]
700b14e2: e7ff         	b	0x700b14e4 <ClockP_usleep+0x54> @ imm = #-0x2
700b14e4: 9a04         	ldr	r2, [sp, #0x10]
700b14e6: 9805         	ldr	r0, [sp, #0x14]
700b14e8: 9b02         	ldr	r3, [sp, #0x8]
700b14ea: 9903         	ldr	r1, [sp, #0xc]
700b14ec: 1ad2         	subs	r2, r2, r3
700b14ee: 4188         	sbcs	r0, r1
700b14f0: d205         	bhs	0x700b14fe <ClockP_usleep+0x6e> @ imm = #0xa
700b14f2: e7ff         	b	0x700b14f4 <ClockP_usleep+0x64> @ imm = #-0x2
700b14f4: f7ff fccc    	bl	0x700b0e90 <ClockP_getTimeUsec> @ imm = #-0x668
700b14f8: 9105         	str	r1, [sp, #0x14]
700b14fa: 9004         	str	r0, [sp, #0x10]
700b14fc: e7f2         	b	0x700b14e4 <ClockP_usleep+0x54> @ imm = #-0x1c
700b14fe: e7ff         	b	0x700b1500 <ClockP_usleep+0x70> @ imm = #-0x2
700b1500: b008         	add	sp, #0x20
700b1502: bd80         	pop	{r7, pc}
		...

700b1510 <Udma_chEnable>:
700b1510: b580         	push	{r7, lr}
700b1512: b084         	sub	sp, #0x10
700b1514: 9003         	str	r0, [sp, #0xc]
700b1516: 2000         	movs	r0, #0x0
700b1518: 9002         	str	r0, [sp, #0x8]
700b151a: 9803         	ldr	r0, [sp, #0xc]
700b151c: 9000         	str	r0, [sp]
700b151e: 9800         	ldr	r0, [sp]
700b1520: b150         	cbz	r0, 0x700b1538 <Udma_chEnable+0x28> @ imm = #0x14
700b1522: e7ff         	b	0x700b1524 <Udma_chEnable+0x14> @ imm = #-0x2
700b1524: 9800         	ldr	r0, [sp]
700b1526: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700b152a: f64a 31cd    	movw	r1, #0xabcd
700b152e: f6ca 31dc    	movt	r1, #0xabdc
700b1532: 4288         	cmp	r0, r1
700b1534: d004         	beq	0x700b1540 <Udma_chEnable+0x30> @ imm = #0x8
700b1536: e7ff         	b	0x700b1538 <Udma_chEnable+0x28> @ imm = #-0x2
700b1538: f06f 0001    	mvn	r0, #0x1
700b153c: 9002         	str	r0, [sp, #0x8]
700b153e: e7ff         	b	0x700b1540 <Udma_chEnable+0x30> @ imm = #-0x2
700b1540: 9802         	ldr	r0, [sp, #0x8]
700b1542: b9a8         	cbnz	r0, 0x700b1570 <Udma_chEnable+0x60> @ imm = #0x2a
700b1544: e7ff         	b	0x700b1546 <Udma_chEnable+0x36> @ imm = #-0x2
700b1546: 9800         	ldr	r0, [sp]
700b1548: 6e80         	ldr	r0, [r0, #0x68]
700b154a: 9001         	str	r0, [sp, #0x4]
700b154c: 9801         	ldr	r0, [sp, #0x4]
700b154e: b150         	cbz	r0, 0x700b1566 <Udma_chEnable+0x56> @ imm = #0x14
700b1550: e7ff         	b	0x700b1552 <Udma_chEnable+0x42> @ imm = #-0x2
700b1552: 9801         	ldr	r0, [sp, #0x4]
700b1554: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1558: f64a 31cd    	movw	r1, #0xabcd
700b155c: f6ca 31dc    	movt	r1, #0xabdc
700b1560: 4288         	cmp	r0, r1
700b1562: d004         	beq	0x700b156e <Udma_chEnable+0x5e> @ imm = #0x8
700b1564: e7ff         	b	0x700b1566 <Udma_chEnable+0x56> @ imm = #-0x2
700b1566: f04f 30ff    	mov.w	r0, #0xffffffff
700b156a: 9002         	str	r0, [sp, #0x8]
700b156c: e7ff         	b	0x700b156e <Udma_chEnable+0x5e> @ imm = #-0x2
700b156e: e7ff         	b	0x700b1570 <Udma_chEnable+0x60> @ imm = #-0x2
700b1570: 9802         	ldr	r0, [sp, #0x8]
700b1572: b920         	cbnz	r0, 0x700b157e <Udma_chEnable+0x6e> @ imm = #0x8
700b1574: e7ff         	b	0x700b1576 <Udma_chEnable+0x66> @ imm = #-0x2
700b1576: 9800         	ldr	r0, [sp]
700b1578: f7f6 fdfa    	bl	0x700a8170 <Udma_chEnableLocal> @ imm = #-0x940c
700b157c: e7ff         	b	0x700b157e <Udma_chEnable+0x6e> @ imm = #-0x2
700b157e: 9802         	ldr	r0, [sp, #0x8]
700b1580: b004         	add	sp, #0x10
700b1582: bd80         	pop	{r7, pc}
		...

700b1590 <CSL_bcdmaChanOpTriggerChan>:
700b1590: b580         	push	{r7, lr}
700b1592: b084         	sub	sp, #0x10
700b1594: 9003         	str	r0, [sp, #0xc]
700b1596: 9102         	str	r1, [sp, #0x8]
700b1598: 9201         	str	r2, [sp, #0x4]
700b159a: 2000         	movs	r0, #0x0
700b159c: 9000         	str	r0, [sp]
700b159e: 9802         	ldr	r0, [sp, #0x8]
700b15a0: b950         	cbnz	r0, 0x700b15b8 <CSL_bcdmaChanOpTriggerChan+0x28> @ imm = #0x14
700b15a2: e7ff         	b	0x700b15a4 <CSL_bcdmaChanOpTriggerChan+0x14> @ imm = #-0x2
700b15a4: 9803         	ldr	r0, [sp, #0xc]
700b15a6: 6880         	ldr	r0, [r0, #0x8]
700b15a8: 9901         	ldr	r1, [sp, #0x4]
700b15aa: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b15ae: 3008         	adds	r0, #0x8
700b15b0: 2101         	movs	r1, #0x1
700b15b2: f004 f8c5    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x418a
700b15b6: e021         	b	0x700b15fc <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #0x42
700b15b8: 9802         	ldr	r0, [sp, #0x8]
700b15ba: 2801         	cmp	r0, #0x1
700b15bc: d10a         	bne	0x700b15d4 <CSL_bcdmaChanOpTriggerChan+0x44> @ imm = #0x14
700b15be: e7ff         	b	0x700b15c0 <CSL_bcdmaChanOpTriggerChan+0x30> @ imm = #-0x2
700b15c0: 9803         	ldr	r0, [sp, #0xc]
700b15c2: 6900         	ldr	r0, [r0, #0x10]
700b15c4: 9901         	ldr	r1, [sp, #0x4]
700b15c6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b15ca: 3008         	adds	r0, #0x8
700b15cc: 2101         	movs	r1, #0x1
700b15ce: f004 f8b7    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x416e
700b15d2: e012         	b	0x700b15fa <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #0x24
700b15d4: 9802         	ldr	r0, [sp, #0x8]
700b15d6: 2802         	cmp	r0, #0x2
700b15d8: d10a         	bne	0x700b15f0 <CSL_bcdmaChanOpTriggerChan+0x60> @ imm = #0x14
700b15da: e7ff         	b	0x700b15dc <CSL_bcdmaChanOpTriggerChan+0x4c> @ imm = #-0x2
700b15dc: 9803         	ldr	r0, [sp, #0xc]
700b15de: 6980         	ldr	r0, [r0, #0x18]
700b15e0: 9901         	ldr	r1, [sp, #0x4]
700b15e2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b15e6: 3008         	adds	r0, #0x8
700b15e8: 2101         	movs	r1, #0x1
700b15ea: f004 f8a9    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x4152
700b15ee: e003         	b	0x700b15f8 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #0x6
700b15f0: f04f 30ff    	mov.w	r0, #0xffffffff
700b15f4: 9000         	str	r0, [sp]
700b15f6: e7ff         	b	0x700b15f8 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #-0x2
700b15f8: e7ff         	b	0x700b15fa <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #-0x2
700b15fa: e7ff         	b	0x700b15fc <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #-0x2
700b15fc: 9800         	ldr	r0, [sp]
700b15fe: b004         	add	sp, #0x10
700b1600: bd80         	pop	{r7, pc}
		...
700b160e: 0000         	movs	r0, r0

700b1610 <_txe_mutex_put>:
700b1610: b580         	push	{r7, lr}
700b1612: b082         	sub	sp, #0x8
700b1614: 9001         	str	r0, [sp, #0x4]
700b1616: 2000         	movs	r0, #0x0
700b1618: 9000         	str	r0, [sp]
700b161a: 9801         	ldr	r0, [sp, #0x4]
700b161c: b918         	cbnz	r0, 0x700b1626 <_txe_mutex_put+0x16> @ imm = #0x6
700b161e: e7ff         	b	0x700b1620 <_txe_mutex_put+0x10> @ imm = #-0x2
700b1620: 201c         	movs	r0, #0x1c
700b1622: 9000         	str	r0, [sp]
700b1624: e022         	b	0x700b166c <_txe_mutex_put+0x5c> @ imm = #0x44
700b1626: 9801         	ldr	r0, [sp, #0x4]
700b1628: 6800         	ldr	r0, [r0]
700b162a: f245 4145    	movw	r1, #0x5445
700b162e: f6c4 5155    	movt	r1, #0x4d55
700b1632: 4288         	cmp	r0, r1
700b1634: d003         	beq	0x700b163e <_txe_mutex_put+0x2e> @ imm = #0x6
700b1636: e7ff         	b	0x700b1638 <_txe_mutex_put+0x28> @ imm = #-0x2
700b1638: 201c         	movs	r0, #0x1c
700b163a: 9000         	str	r0, [sp]
700b163c: e015         	b	0x700b166a <_txe_mutex_put+0x5a> @ imm = #0x2a
700b163e: f248 7068    	movw	r0, #0x8768
700b1642: f2c7 000b    	movt	r0, #0x700b
700b1646: 6800         	ldr	r0, [r0]
700b1648: b170         	cbz	r0, 0x700b1668 <_txe_mutex_put+0x58> @ imm = #0x1c
700b164a: e7ff         	b	0x700b164c <_txe_mutex_put+0x3c> @ imm = #-0x2
700b164c: f248 7068    	movw	r0, #0x8768
700b1650: f2c7 000b    	movt	r0, #0x700b
700b1654: 6800         	ldr	r0, [r0]
700b1656: 0900         	lsrs	r0, r0, #0x4
700b1658: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700b165c: d203         	bhs	0x700b1666 <_txe_mutex_put+0x56> @ imm = #0x6
700b165e: e7ff         	b	0x700b1660 <_txe_mutex_put+0x50> @ imm = #-0x2
700b1660: 2013         	movs	r0, #0x13
700b1662: 9000         	str	r0, [sp]
700b1664: e7ff         	b	0x700b1666 <_txe_mutex_put+0x56> @ imm = #-0x2
700b1666: e7ff         	b	0x700b1668 <_txe_mutex_put+0x58> @ imm = #-0x2
700b1668: e7ff         	b	0x700b166a <_txe_mutex_put+0x5a> @ imm = #-0x2
700b166a: e7ff         	b	0x700b166c <_txe_mutex_put+0x5c> @ imm = #-0x2
700b166c: 9800         	ldr	r0, [sp]
700b166e: b928         	cbnz	r0, 0x700b167c <_txe_mutex_put+0x6c> @ imm = #0xa
700b1670: e7ff         	b	0x700b1672 <_txe_mutex_put+0x62> @ imm = #-0x2
700b1672: 9801         	ldr	r0, [sp, #0x4]
700b1674: f7f1 fb2c    	bl	0x700a2cd0 <_tx_mutex_put> @ imm = #-0xe9a8
700b1678: 9000         	str	r0, [sp]
700b167a: e7ff         	b	0x700b167c <_txe_mutex_put+0x6c> @ imm = #-0x2
700b167c: 9800         	ldr	r0, [sp]
700b167e: b002         	add	sp, #0x8
700b1680: bd80         	pop	{r7, pc}
		...
700b168e: 0000         	movs	r0, r0

700b1690 <CSL_intaggrClrIntr>:
700b1690: b580         	push	{r7, lr}
700b1692: b088         	sub	sp, #0x20
700b1694: 9007         	str	r0, [sp, #0x1c]
700b1696: 9106         	str	r1, [sp, #0x18]
700b1698: f04f 30ff    	mov.w	r0, #0xffffffff
700b169c: 9005         	str	r0, [sp, #0x14]
700b169e: 9807         	ldr	r0, [sp, #0x1c]
700b16a0: 9906         	ldr	r1, [sp, #0x18]
700b16a2: f002 fccd    	bl	0x700b4040 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x299a
700b16a6: b340         	cbz	r0, 0x700b16fa <CSL_intaggrClrIntr+0x6a> @ imm = #0x50
700b16a8: e7ff         	b	0x700b16aa <CSL_intaggrClrIntr+0x1a> @ imm = #-0x2
700b16aa: 9806         	ldr	r0, [sp, #0x18]
700b16ac: 0980         	lsrs	r0, r0, #0x6
700b16ae: 9001         	str	r0, [sp, #0x4]
700b16b0: 9806         	ldr	r0, [sp, #0x18]
700b16b2: f000 003f    	and	r0, r0, #0x3f
700b16b6: 9000         	str	r0, [sp]
700b16b8: 9b00         	ldr	r3, [sp]
700b16ba: f1a3 0220    	sub.w	r2, r3, #0x20
700b16be: 2101         	movs	r1, #0x1
700b16c0: fa01 fc02    	lsl.w	r12, r1, r2
700b16c4: f1c3 0020    	rsb.w	r0, r3, #0x20
700b16c8: fa21 f000    	lsr.w	r0, r1, r0
700b16cc: 2a00         	cmp	r2, #0x0
700b16ce: bf58         	it	pl
700b16d0: 4660         	movpl	r0, r12
700b16d2: fa01 f103    	lsl.w	r1, r1, r3
700b16d6: 2a00         	cmp	r2, #0x0
700b16d8: bf58         	it	pl
700b16da: 2100         	movpl	r1, #0x0
700b16dc: 9102         	str	r1, [sp, #0x8]
700b16de: 9003         	str	r0, [sp, #0xc]
700b16e0: 9807         	ldr	r0, [sp, #0x1c]
700b16e2: 6880         	ldr	r0, [r0, #0x8]
700b16e4: 9901         	ldr	r1, [sp, #0x4]
700b16e6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b16ea: 3018         	adds	r0, #0x18
700b16ec: 9a02         	ldr	r2, [sp, #0x8]
700b16ee: 9b03         	ldr	r3, [sp, #0xc]
700b16f0: f003 fec6    	bl	0x700b5480 <CSL_REG64_WR_RAW> @ imm = #0x3d8c
700b16f4: 2000         	movs	r0, #0x0
700b16f6: 9005         	str	r0, [sp, #0x14]
700b16f8: e7ff         	b	0x700b16fa <CSL_intaggrClrIntr+0x6a> @ imm = #-0x2
700b16fa: 9805         	ldr	r0, [sp, #0x14]
700b16fc: b008         	add	sp, #0x20
700b16fe: bd80         	pop	{r7, pc}

700b1700 <Sciclient_rmGetResourceRange>:
700b1700: b580         	push	{r7, lr}
700b1702: b090         	sub	sp, #0x40
700b1704: 900f         	str	r0, [sp, #0x3c]
700b1706: 910e         	str	r1, [sp, #0x38]
700b1708: 920d         	str	r2, [sp, #0x34]
700b170a: 2000         	movs	r0, #0x0
700b170c: 900c         	str	r0, [sp, #0x30]
700b170e: f44f 51a8    	mov.w	r1, #0x1500
700b1712: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700b1716: 2102         	movs	r1, #0x2
700b1718: 9108         	str	r1, [sp, #0x20]
700b171a: a904         	add	r1, sp, #0x10
700b171c: 9109         	str	r1, [sp, #0x24]
700b171e: 210c         	movs	r1, #0xc
700b1720: 910a         	str	r1, [sp, #0x28]
700b1722: 990d         	ldr	r1, [sp, #0x34]
700b1724: 910b         	str	r1, [sp, #0x2c]
700b1726: 9001         	str	r0, [sp, #0x4]
700b1728: 980e         	ldr	r0, [sp, #0x38]
700b172a: 9002         	str	r0, [sp, #0x8]
700b172c: 2010         	movs	r0, #0x10
700b172e: 9003         	str	r0, [sp, #0xc]
700b1730: 9a0f         	ldr	r2, [sp, #0x3c]
700b1732: 6810         	ldr	r0, [r2]
700b1734: 6851         	ldr	r1, [r2, #0x4]
700b1736: 6892         	ldr	r2, [r2, #0x8]
700b1738: 9206         	str	r2, [sp, #0x18]
700b173a: 9105         	str	r1, [sp, #0x14]
700b173c: 9004         	str	r0, [sp, #0x10]
700b173e: 980c         	ldr	r0, [sp, #0x30]
700b1740: b930         	cbnz	r0, 0x700b1750 <Sciclient_rmGetResourceRange+0x50> @ imm = #0xc
700b1742: e7ff         	b	0x700b1744 <Sciclient_rmGetResourceRange+0x44> @ imm = #-0x2
700b1744: a807         	add	r0, sp, #0x1c
700b1746: a901         	add	r1, sp, #0x4
700b1748: f7f2 fa7a    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xdb0c
700b174c: 900c         	str	r0, [sp, #0x30]
700b174e: e7ff         	b	0x700b1750 <Sciclient_rmGetResourceRange+0x50> @ imm = #-0x2
700b1750: 980c         	ldr	r0, [sp, #0x30]
700b1752: b930         	cbnz	r0, 0x700b1762 <Sciclient_rmGetResourceRange+0x62> @ imm = #0xc
700b1754: e7ff         	b	0x700b1756 <Sciclient_rmGetResourceRange+0x56> @ imm = #-0x2
700b1756: 9801         	ldr	r0, [sp, #0x4]
700b1758: f000 0002    	and	r0, r0, #0x2
700b175c: 2802         	cmp	r0, #0x2
700b175e: d004         	beq	0x700b176a <Sciclient_rmGetResourceRange+0x6a> @ imm = #0x8
700b1760: e7ff         	b	0x700b1762 <Sciclient_rmGetResourceRange+0x62> @ imm = #-0x2
700b1762: f04f 30ff    	mov.w	r0, #0xffffffff
700b1766: 900c         	str	r0, [sp, #0x30]
700b1768: e7ff         	b	0x700b176a <Sciclient_rmGetResourceRange+0x6a> @ imm = #-0x2
700b176a: 980c         	ldr	r0, [sp, #0x30]
700b176c: b010         	add	sp, #0x40
700b176e: bd80         	pop	{r7, pc}

700b1770 <Udma_rmFreeMappedRxCh>:
700b1770: b580         	push	{r7, lr}
700b1772: b088         	sub	sp, #0x20
700b1774: 9007         	str	r0, [sp, #0x1c]
700b1776: 9106         	str	r1, [sp, #0x18]
700b1778: 9205         	str	r2, [sp, #0x14]
700b177a: 9806         	ldr	r0, [sp, #0x18]
700b177c: f500 70ea    	add.w	r0, r0, #0x1d4
700b1780: 9000         	str	r0, [sp]
700b1782: 9806         	ldr	r0, [sp, #0x18]
700b1784: f500 609f    	add.w	r0, r0, #0x4f8
700b1788: f04f 31ff    	mov.w	r1, #0xffffffff
700b178c: f001 f8e0    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x11c0
700b1790: 9807         	ldr	r0, [sp, #0x1c]
700b1792: 9900         	ldr	r1, [sp]
700b1794: 9a05         	ldr	r2, [sp, #0x14]
700b1796: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b179a: 6e89         	ldr	r1, [r1, #0x68]
700b179c: 1a40         	subs	r0, r0, r1
700b179e: 9004         	str	r0, [sp, #0x10]
700b17a0: 9804         	ldr	r0, [sp, #0x10]
700b17a2: 0940         	lsrs	r0, r0, #0x5
700b17a4: 9003         	str	r0, [sp, #0xc]
700b17a6: 9804         	ldr	r0, [sp, #0x10]
700b17a8: 9903         	ldr	r1, [sp, #0xc]
700b17aa: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b17ae: 9002         	str	r0, [sp, #0x8]
700b17b0: 9902         	ldr	r1, [sp, #0x8]
700b17b2: 2001         	movs	r0, #0x1
700b17b4: 4088         	lsls	r0, r1
700b17b6: 9001         	str	r0, [sp, #0x4]
700b17b8: 9a01         	ldr	r2, [sp, #0x4]
700b17ba: 9806         	ldr	r0, [sp, #0x18]
700b17bc: 9905         	ldr	r1, [sp, #0x14]
700b17be: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b17c2: 9903         	ldr	r1, [sp, #0xc]
700b17c4: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b17c8: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700b17cc: 4310         	orrs	r0, r2
700b17ce: f8c1 0334    	str.w	r0, [r1, #0x334]
700b17d2: 9806         	ldr	r0, [sp, #0x18]
700b17d4: f500 609f    	add.w	r0, r0, #0x4f8
700b17d8: f002 f94a    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x2294
700b17dc: b008         	add	sp, #0x20
700b17de: bd80         	pop	{r7, pc}

700b17e0 <Udma_rmFreeMappedTxCh>:
700b17e0: b580         	push	{r7, lr}
700b17e2: b088         	sub	sp, #0x20
700b17e4: 9007         	str	r0, [sp, #0x1c]
700b17e6: 9106         	str	r1, [sp, #0x18]
700b17e8: 9205         	str	r2, [sp, #0x14]
700b17ea: 9806         	ldr	r0, [sp, #0x18]
700b17ec: f500 70ea    	add.w	r0, r0, #0x1d4
700b17f0: 9000         	str	r0, [sp]
700b17f2: 9806         	ldr	r0, [sp, #0x18]
700b17f4: f500 609f    	add.w	r0, r0, #0x4f8
700b17f8: f04f 31ff    	mov.w	r1, #0xffffffff
700b17fc: f001 f8a8    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x1150
700b1800: 9807         	ldr	r0, [sp, #0x1c]
700b1802: 9900         	ldr	r1, [sp]
700b1804: 9a05         	ldr	r2, [sp, #0x14]
700b1806: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b180a: 6c89         	ldr	r1, [r1, #0x48]
700b180c: 1a40         	subs	r0, r0, r1
700b180e: 9004         	str	r0, [sp, #0x10]
700b1810: 9804         	ldr	r0, [sp, #0x10]
700b1812: 0940         	lsrs	r0, r0, #0x5
700b1814: 9003         	str	r0, [sp, #0xc]
700b1816: 9804         	ldr	r0, [sp, #0x10]
700b1818: 9903         	ldr	r1, [sp, #0xc]
700b181a: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b181e: 9002         	str	r0, [sp, #0x8]
700b1820: 9902         	ldr	r1, [sp, #0x8]
700b1822: 2001         	movs	r0, #0x1
700b1824: 4088         	lsls	r0, r1
700b1826: 9001         	str	r0, [sp, #0x4]
700b1828: 9a01         	ldr	r2, [sp, #0x4]
700b182a: 9806         	ldr	r0, [sp, #0x18]
700b182c: 9905         	ldr	r1, [sp, #0x14]
700b182e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b1832: 9903         	ldr	r1, [sp, #0xc]
700b1834: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b1838: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700b183c: 4310         	orrs	r0, r2
700b183e: f8c1 0324    	str.w	r0, [r1, #0x324]
700b1842: 9806         	ldr	r0, [sp, #0x18]
700b1844: f500 609f    	add.w	r0, r0, #0x4f8
700b1848: f002 f912    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x2224
700b184c: b008         	add	sp, #0x20
700b184e: bd80         	pop	{r7, pc}

700b1850 <_tx_timer_system_deactivate>:
700b1850: b084         	sub	sp, #0x10
700b1852: 9003         	str	r0, [sp, #0xc]
700b1854: 9803         	ldr	r0, [sp, #0xc]
700b1856: 6980         	ldr	r0, [r0, #0x18]
700b1858: 9002         	str	r0, [sp, #0x8]
700b185a: 9802         	ldr	r0, [sp, #0x8]
700b185c: b370         	cbz	r0, 0x700b18bc <_tx_timer_system_deactivate+0x6c> @ imm = #0x5c
700b185e: e7ff         	b	0x700b1860 <_tx_timer_system_deactivate+0x10> @ imm = #-0x2
700b1860: 9803         	ldr	r0, [sp, #0xc]
700b1862: 6900         	ldr	r0, [r0, #0x10]
700b1864: 9001         	str	r0, [sp, #0x4]
700b1866: 9803         	ldr	r0, [sp, #0xc]
700b1868: 9901         	ldr	r1, [sp, #0x4]
700b186a: 4288         	cmp	r0, r1
700b186c: d10b         	bne	0x700b1886 <_tx_timer_system_deactivate+0x36> @ imm = #0x16
700b186e: e7ff         	b	0x700b1870 <_tx_timer_system_deactivate+0x20> @ imm = #-0x2
700b1870: 9802         	ldr	r0, [sp, #0x8]
700b1872: 6800         	ldr	r0, [r0]
700b1874: 9903         	ldr	r1, [sp, #0xc]
700b1876: 4288         	cmp	r0, r1
700b1878: d104         	bne	0x700b1884 <_tx_timer_system_deactivate+0x34> @ imm = #0x8
700b187a: e7ff         	b	0x700b187c <_tx_timer_system_deactivate+0x2c> @ imm = #-0x2
700b187c: 9902         	ldr	r1, [sp, #0x8]
700b187e: 2000         	movs	r0, #0x0
700b1880: 6008         	str	r0, [r1]
700b1882: e7ff         	b	0x700b1884 <_tx_timer_system_deactivate+0x34> @ imm = #-0x2
700b1884: e016         	b	0x700b18b4 <_tx_timer_system_deactivate+0x64> @ imm = #0x2c
700b1886: 9803         	ldr	r0, [sp, #0xc]
700b1888: 6940         	ldr	r0, [r0, #0x14]
700b188a: 9000         	str	r0, [sp]
700b188c: 9800         	ldr	r0, [sp]
700b188e: 9901         	ldr	r1, [sp, #0x4]
700b1890: 6148         	str	r0, [r1, #0x14]
700b1892: 9801         	ldr	r0, [sp, #0x4]
700b1894: 9900         	ldr	r1, [sp]
700b1896: 6108         	str	r0, [r1, #0x10]
700b1898: 9802         	ldr	r0, [sp, #0x8]
700b189a: 6800         	ldr	r0, [r0]
700b189c: 9903         	ldr	r1, [sp, #0xc]
700b189e: 4288         	cmp	r0, r1
700b18a0: d107         	bne	0x700b18b2 <_tx_timer_system_deactivate+0x62> @ imm = #0xe
700b18a2: e7ff         	b	0x700b18a4 <_tx_timer_system_deactivate+0x54> @ imm = #-0x2
700b18a4: 9802         	ldr	r0, [sp, #0x8]
700b18a6: 9901         	ldr	r1, [sp, #0x4]
700b18a8: 6188         	str	r0, [r1, #0x18]
700b18aa: 9801         	ldr	r0, [sp, #0x4]
700b18ac: 9902         	ldr	r1, [sp, #0x8]
700b18ae: 6008         	str	r0, [r1]
700b18b0: e7ff         	b	0x700b18b2 <_tx_timer_system_deactivate+0x62> @ imm = #-0x2
700b18b2: e7ff         	b	0x700b18b4 <_tx_timer_system_deactivate+0x64> @ imm = #-0x2
700b18b4: 9903         	ldr	r1, [sp, #0xc]
700b18b6: 2000         	movs	r0, #0x0
700b18b8: 6188         	str	r0, [r1, #0x18]
700b18ba: e7ff         	b	0x700b18bc <_tx_timer_system_deactivate+0x6c> @ imm = #-0x2
700b18bc: b004         	add	sp, #0x10
700b18be: 4770         	bx	lr

700b18c0 <_tx_thread_context_save>:
700b18c0: e92d000f     	push	{r0, r1, r2, r3}
700b18c4: e59f305c     	ldr	r3, [pc, #0x5c]         @ 0x700b1928 <__tx_thread_idle_system_save+0xc>
700b18c8: e5932000     	ldr	r2, [r3]
700b18cc: e3520000     	cmp	r2, #0
700b18d0: 0a000006     	beq	0x700b18f0 <__tx_thread_not_nested_save> @ imm = #0x18
700b18d4: e2822001     	add	r2, r2, #1
700b18d8: e5832000     	str	r2, [r3]
700b18dc: e14f0000     	mrs	r0, spsr
700b18e0: e24ee004     	sub	lr, lr, #4
700b18e4: e92d5401     	push	{r0, r10, r12, lr}
700b18e8: e3a0a000     	mov	r10, #0
700b18ec: ea001304     	b	0x700b6504 <__tx_irq_processing_return> @ imm = #0x4c10

700b18f0 <__tx_thread_not_nested_save>:
700b18f0: e2822001     	add	r2, r2, #1
700b18f4: e5832000     	str	r2, [r3]
700b18f8: e59f102c     	ldr	r1, [pc, #0x2c]         @ 0x700b192c <__tx_thread_idle_system_save+0x10>
700b18fc: e5910000     	ldr	r0, [r1]
700b1900: e3500000     	cmp	r0, #0
700b1904: 0a000004     	beq	0x700b191c <__tx_thread_idle_system_save> @ imm = #0x10
700b1908: e14f2000     	mrs	r2, spsr
700b190c: e24ee004     	sub	lr, lr, #4
700b1910: e92d5404     	push	{r2, r10, r12, lr}
700b1914: e3a0a000     	mov	r10, #0
700b1918: ea0012f9     	b	0x700b6504 <__tx_irq_processing_return> @ imm = #0x4be4

700b191c <__tx_thread_idle_system_save>:
700b191c: e3a0a000     	mov	r10, #0
700b1920: e28dd010     	add	sp, sp, #16
700b1924: ea0012f6     	b	0x700b6504 <__tx_irq_processing_return> @ imm = #0x4bd8
700b1928: 68 87 0b 70  	.word	0x700b8768
700b192c: 4c aa 08 70  	.word	0x7008aa4c

700b1930 <Sciclient_rmIaVintGetInfo>:
700b1930: b580         	push	{r7, lr}
700b1932: b084         	sub	sp, #0x10
700b1934: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b1938: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b193c: 9202         	str	r2, [sp, #0x8]
700b193e: 2000         	movs	r0, #0x0
700b1940: 9001         	str	r0, [sp, #0x4]
700b1942: 9802         	ldr	r0, [sp, #0x8]
700b1944: b920         	cbnz	r0, 0x700b1950 <Sciclient_rmIaVintGetInfo+0x20> @ imm = #0x8
700b1946: e7ff         	b	0x700b1948 <Sciclient_rmIaVintGetInfo+0x18> @ imm = #-0x2
700b1948: f06f 0001    	mvn	r0, #0x1
700b194c: 9001         	str	r0, [sp, #0x4]
700b194e: e018         	b	0x700b1982 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #0x30
700b1950: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700b1954: f000 ff9c    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #0xf38
700b1958: 9000         	str	r0, [sp]
700b195a: 9800         	ldr	r0, [sp]
700b195c: b920         	cbnz	r0, 0x700b1968 <Sciclient_rmIaVintGetInfo+0x38> @ imm = #0x8
700b195e: e7ff         	b	0x700b1960 <Sciclient_rmIaVintGetInfo+0x30> @ imm = #-0x2
700b1960: f06f 0001    	mvn	r0, #0x1
700b1964: 9001         	str	r0, [sp, #0x4]
700b1966: e00b         	b	0x700b1980 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #0x16
700b1968: f8bd 000c    	ldrh.w	r0, [sp, #0xc]
700b196c: 9900         	ldr	r1, [sp]
700b196e: 8989         	ldrh	r1, [r1, #0xc]
700b1970: 4288         	cmp	r0, r1
700b1972: db04         	blt	0x700b197e <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #0x8
700b1974: e7ff         	b	0x700b1976 <Sciclient_rmIaVintGetInfo+0x46> @ imm = #-0x2
700b1976: f06f 0001    	mvn	r0, #0x1
700b197a: 9001         	str	r0, [sp, #0x4]
700b197c: e7ff         	b	0x700b197e <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #-0x2
700b197e: e7ff         	b	0x700b1980 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #-0x2
700b1980: e7ff         	b	0x700b1982 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #-0x2
700b1982: 9801         	ldr	r0, [sp, #0x4]
700b1984: b940         	cbnz	r0, 0x700b1998 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #0x10
700b1986: e7ff         	b	0x700b1988 <Sciclient_rmIaVintGetInfo+0x58> @ imm = #-0x2
700b1988: 9800         	ldr	r0, [sp]
700b198a: 6900         	ldr	r0, [r0, #0x10]
700b198c: f8bd 100c    	ldrh.w	r1, [sp, #0xc]
700b1990: 5c40         	ldrb	r0, [r0, r1]
700b1992: 9902         	ldr	r1, [sp, #0x8]
700b1994: 7008         	strb	r0, [r1]
700b1996: e7ff         	b	0x700b1998 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #-0x2
700b1998: 9801         	ldr	r0, [sp, #0x4]
700b199a: b004         	add	sp, #0x10
700b199c: bd80         	pop	{r7, pc}
700b199e: 0000         	movs	r0, r0

700b19a0 <_tx_mutex_thread_release>:
700b19a0: b580         	push	{r7, lr}
700b19a2: b084         	sub	sp, #0x10
700b19a4: 9003         	str	r0, [sp, #0xc]
700b19a6: f7f1 ee4e    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xe364
700b19aa: 9002         	str	r0, [sp, #0x8]
700b19ac: f64a 215c    	movw	r1, #0xaa5c
700b19b0: f2c7 0108    	movt	r1, #0x7008
700b19b4: 6808         	ldr	r0, [r1]
700b19b6: 3001         	adds	r0, #0x1
700b19b8: 6008         	str	r0, [r1]
700b19ba: e7ff         	b	0x700b19bc <_tx_mutex_thread_release+0x1c> @ imm = #-0x2
700b19bc: 9803         	ldr	r0, [sp, #0xc]
700b19be: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b19c2: 9001         	str	r0, [sp, #0x4]
700b19c4: 9801         	ldr	r0, [sp, #0x4]
700b19c6: b188         	cbz	r0, 0x700b19ec <_tx_mutex_thread_release+0x4c> @ imm = #0x22
700b19c8: e7ff         	b	0x700b19ca <_tx_mutex_thread_release+0x2a> @ imm = #-0x2
700b19ca: 9901         	ldr	r1, [sp, #0x4]
700b19cc: 2001         	movs	r0, #0x1
700b19ce: 6088         	str	r0, [r1, #0x8]
700b19d0: 9802         	ldr	r0, [sp, #0x8]
700b19d2: f7f0 ee1a    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xf3cc
700b19d6: 9801         	ldr	r0, [sp, #0x4]
700b19d8: f7f1 f97a    	bl	0x700a2cd0 <_tx_mutex_put> @ imm = #-0xed0c
700b19dc: f7f1 ee32    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xe39c
700b19e0: 9002         	str	r0, [sp, #0x8]
700b19e2: 9803         	ldr	r0, [sp, #0xc]
700b19e4: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700b19e8: 9001         	str	r0, [sp, #0x4]
700b19ea: e7ff         	b	0x700b19ec <_tx_mutex_thread_release+0x4c> @ imm = #-0x2
700b19ec: e7ff         	b	0x700b19ee <_tx_mutex_thread_release+0x4e> @ imm = #-0x2
700b19ee: 9801         	ldr	r0, [sp, #0x4]
700b19f0: 2800         	cmp	r0, #0x0
700b19f2: d1e3         	bne	0x700b19bc <_tx_mutex_thread_release+0x1c> @ imm = #-0x3a
700b19f4: e7ff         	b	0x700b19f6 <_tx_mutex_thread_release+0x56> @ imm = #-0x2
700b19f6: f64a 215c    	movw	r1, #0xaa5c
700b19fa: f2c7 0108    	movt	r1, #0x7008
700b19fe: 6808         	ldr	r0, [r1]
700b1a00: 3801         	subs	r0, #0x1
700b1a02: 6008         	str	r0, [r1]
700b1a04: 9802         	ldr	r0, [sp, #0x8]
700b1a06: f7f0 ee00    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0xf400
700b1a0a: b004         	add	sp, #0x10
700b1a0c: bd80         	pop	{r7, pc}
700b1a0e: 0000         	movs	r0, r0

700b1a10 <tx_application_define>:
; {
700b1a10: b510         	push	{r4, lr}
700b1a12: b088         	sub	sp, #0x20
;    printf("Initializing ThreadX system...\r\n");
700b1a14: f647 21d0    	movw	r1, #0x7ad0
700b1a18: 2001         	movs	r0, #0x1
700b1a1a: f2c7 010b    	movt	r1, #0x700b
700b1a1e: 2401         	movs	r4, #0x1
700b1a20: f7fe fb4e    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #-0x1964
;    printf("Starting Main Thread...\r\n");
700b1a24: f647 4176    	movw	r1, #0x7c76
700b1a28: 2001         	movs	r0, #0x1
700b1a2a: f2c7 010b    	movt	r1, #0x700b
700b1a2e: f7fe fb47    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #-0x1972
;    status = tx_thread_create(&main_thread,         /* Pointer to the main thread object. */
700b1a32: f245 10e0    	movw	r0, #0x51e0
700b1a36: f44f 5100    	mov.w	r1, #0x2000
700b1a3a: f2c7 0008    	movt	r0, #0x7008
700b1a3e: f645 1291    	movw	r2, #0x5991
700b1a42: e9cd 1401    	strd	r1, r4, [sp, #4]
700b1a46: f647 61ff    	movw	r1, #0x7eff
700b1a4a: f2c7 010b    	movt	r1, #0x700b
700b1a4e: f2c7 020b    	movt	r2, #0x700b
700b1a52: 2300         	movs	r3, #0x0
700b1a54: f04f 0cb4    	mov.w	r12, #0xb4
700b1a58: 9000         	str	r0, [sp]
700b1a5a: f24a 6068    	movw	r0, #0xa668
700b1a5e: f2c7 0008    	movt	r0, #0x7008
700b1a62: e9cd 4303    	strd	r4, r3, [sp, #12]
700b1a66: e9cd 4c05    	strd	r4, r12, [sp, #20]
700b1a6a: f7f4 fac1    	bl	0x700a5ff0 <_txe_thread_create> @ imm = #-0xba7e
;    DebugP_assertNoLog(status == TX_SUCCESS);
700b1a6e: fab0 f080    	clz	r0, r0
700b1a72: 0940         	lsrs	r0, r0, #0x5
700b1a74: b008         	add	sp, #0x20
700b1a76: e8bd 4010    	pop.w	{r4, lr}
700b1a7a: f005 bb21    	b.w	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x5642
700b1a7e: 0000         	movs	r0, r0

700b1a80 <UdmaChPrms_init>:
700b1a80: b580         	push	{r7, lr}
700b1a82: b082         	sub	sp, #0x8
700b1a84: 9001         	str	r0, [sp, #0x4]
700b1a86: 9100         	str	r1, [sp]
700b1a88: 9801         	ldr	r0, [sp, #0x4]
700b1a8a: b368         	cbz	r0, 0x700b1ae8 <UdmaChPrms_init+0x68> @ imm = #0x5a
700b1a8c: e7ff         	b	0x700b1a8e <UdmaChPrms_init+0xe> @ imm = #-0x2
700b1a8e: 9901         	ldr	r1, [sp, #0x4]
700b1a90: 2001         	movs	r0, #0x1
700b1a92: f6cf 70ff    	movt	r0, #0xffff
700b1a96: 6008         	str	r0, [r1]
700b1a98: 9901         	ldr	r1, [sp, #0x4]
700b1a9a: 2000         	movs	r0, #0x0
700b1a9c: f6cf 70ff    	movt	r0, #0xffff
700b1aa0: 6048         	str	r0, [r1, #0x4]
700b1aa2: 9800         	ldr	r0, [sp]
700b1aa4: 2807         	cmp	r0, #0x7
700b1aa6: d106         	bne	0x700b1ab6 <UdmaChPrms_init+0x36> @ imm = #0xc
700b1aa8: e7ff         	b	0x700b1aaa <UdmaChPrms_init+0x2a> @ imm = #-0x2
700b1aaa: 9901         	ldr	r1, [sp, #0x4]
700b1aac: 2002         	movs	r0, #0x2
700b1aae: f6cf 70ff    	movt	r0, #0xffff
700b1ab2: 6048         	str	r0, [r1, #0x4]
700b1ab4: e7ff         	b	0x700b1ab6 <UdmaChPrms_init+0x36> @ imm = #-0x2
700b1ab6: 9901         	ldr	r1, [sp, #0x4]
700b1ab8: 2004         	movs	r0, #0x4
700b1aba: f6cf 70ff    	movt	r0, #0xffff
700b1abe: 6088         	str	r0, [r1, #0x8]
700b1ac0: 9901         	ldr	r1, [sp, #0x4]
700b1ac2: 2000         	movs	r0, #0x0
700b1ac4: 60c8         	str	r0, [r1, #0xc]
700b1ac6: 9801         	ldr	r0, [sp, #0x4]
700b1ac8: 3010         	adds	r0, #0x10
700b1aca: f001 fbb9    	bl	0x700b3240 <UdmaRingPrms_init> @ imm = #0x1772
700b1ace: 9801         	ldr	r0, [sp, #0x4]
700b1ad0: 302c         	adds	r0, #0x2c
700b1ad2: f001 fbb5    	bl	0x700b3240 <UdmaRingPrms_init> @ imm = #0x176a
700b1ad6: 9801         	ldr	r0, [sp, #0x4]
700b1ad8: 3048         	adds	r0, #0x48
700b1ada: f001 fbb1    	bl	0x700b3240 <UdmaRingPrms_init> @ imm = #0x1762
700b1ade: 9901         	ldr	r1, [sp, #0x4]
700b1ae0: 2001         	movs	r0, #0x1
700b1ae2: f881 0058    	strb.w	r0, [r1, #0x58]
700b1ae6: e7ff         	b	0x700b1ae8 <UdmaChPrms_init+0x68> @ imm = #-0x2
700b1ae8: b002         	add	sp, #0x8
700b1aea: bd80         	pop	{r7, pc}
700b1aec: 0000         	movs	r0, r0
700b1aee: 0000         	movs	r0, r0

700b1af0 <Pinmux_lockMMR>:
700b1af0: b580         	push	{r7, lr}
700b1af2: b084         	sub	sp, #0x10
700b1af4: 9003         	str	r0, [sp, #0xc]
700b1af6: 9803         	ldr	r0, [sp, #0xc]
700b1af8: b908         	cbnz	r0, 0x700b1afe <Pinmux_lockMMR+0xe> @ imm = #0x2
700b1afa: e7ff         	b	0x700b1afc <Pinmux_lockMMR+0xc> @ imm = #-0x2
700b1afc: e7ff         	b	0x700b1afe <Pinmux_lockMMR+0xe> @ imm = #-0x2
700b1afe: 9803         	ldr	r0, [sp, #0xc]
700b1b00: 2801         	cmp	r0, #0x1
700b1b02: d128         	bne	0x700b1b56 <Pinmux_lockMMR+0x66> @ imm = #0x50
700b1b04: e7ff         	b	0x700b1b06 <Pinmux_lockMMR+0x16> @ imm = #-0x2
700b1b06: f04f 6081    	mov.w	r0, #0x4080000
700b1b0a: 2100         	movs	r1, #0x0
700b1b0c: 9100         	str	r1, [sp]
700b1b0e: f7fa fdbf    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x5482
700b1b12: 9900         	ldr	r1, [sp]
700b1b14: 9002         	str	r0, [sp, #0x8]
700b1b16: 9802         	ldr	r0, [sp, #0x8]
700b1b18: f241 0208    	movw	r2, #0x1008
700b1b1c: 4410         	add	r0, r2
700b1b1e: 9001         	str	r0, [sp, #0x4]
700b1b20: 9801         	ldr	r0, [sp, #0x4]
700b1b22: f003 fe1d    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x3c3a
700b1b26: 9900         	ldr	r1, [sp]
700b1b28: 9801         	ldr	r0, [sp, #0x4]
700b1b2a: 3004         	adds	r0, #0x4
700b1b2c: 9001         	str	r0, [sp, #0x4]
700b1b2e: 9801         	ldr	r0, [sp, #0x4]
700b1b30: f003 fe16    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x3c2c
700b1b34: 9900         	ldr	r1, [sp]
700b1b36: 9802         	ldr	r0, [sp, #0x8]
700b1b38: f245 0208    	movw	r2, #0x5008
700b1b3c: 4410         	add	r0, r2
700b1b3e: 9001         	str	r0, [sp, #0x4]
700b1b40: 9801         	ldr	r0, [sp, #0x4]
700b1b42: f003 fe0d    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x3c1a
700b1b46: 9900         	ldr	r1, [sp]
700b1b48: 9801         	ldr	r0, [sp, #0x4]
700b1b4a: 3004         	adds	r0, #0x4
700b1b4c: 9001         	str	r0, [sp, #0x4]
700b1b4e: 9801         	ldr	r0, [sp, #0x4]
700b1b50: f003 fe06    	bl	0x700b5760 <CSL_REG32_WR_RAW> @ imm = #0x3c0c
700b1b54: e7ff         	b	0x700b1b56 <Pinmux_lockMMR+0x66> @ imm = #-0x2
700b1b56: b004         	add	sp, #0x10
700b1b58: bd80         	pop	{r7, pc}
700b1b5a: 0000         	movs	r0, r0
700b1b5c: 0000         	movs	r0, r0
700b1b5e: 0000         	movs	r0, r0

700b1b60 <Sciclient_rmIrqCfgIsDirectEvent>:
700b1b60: b580         	push	{r7, lr}
700b1b62: b082         	sub	sp, #0x8
700b1b64: 9001         	str	r0, [sp, #0x4]
700b1b66: 2000         	movs	r0, #0x0
700b1b68: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1b6c: 9801         	ldr	r0, [sp, #0x4]
700b1b6e: 2101         	movs	r1, #0x1
700b1b70: f002 ff96    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2f2c
700b1b74: b310         	cbz	r0, 0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x44
700b1b76: e7ff         	b	0x700b1b78 <Sciclient_rmIrqCfgIsDirectEvent+0x18> @ imm = #-0x2
700b1b78: 9801         	ldr	r0, [sp, #0x4]
700b1b7a: 2102         	movs	r1, #0x2
700b1b7c: f002 ff90    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2f20
700b1b80: b1e0         	cbz	r0, 0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x38
700b1b82: e7ff         	b	0x700b1b84 <Sciclient_rmIrqCfgIsDirectEvent+0x24> @ imm = #-0x2
700b1b84: 9801         	ldr	r0, [sp, #0x4]
700b1b86: 2104         	movs	r1, #0x4
700b1b88: f002 ff8a    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2f14
700b1b8c: b1b0         	cbz	r0, 0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x2c
700b1b8e: e7ff         	b	0x700b1b90 <Sciclient_rmIrqCfgIsDirectEvent+0x30> @ imm = #-0x2
700b1b90: 9801         	ldr	r0, [sp, #0x4]
700b1b92: 2108         	movs	r1, #0x8
700b1b94: f002 ff84    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2f08
700b1b98: b180         	cbz	r0, 0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x20
700b1b9a: e7ff         	b	0x700b1b9c <Sciclient_rmIrqCfgIsDirectEvent+0x3c> @ imm = #-0x2
700b1b9c: 9801         	ldr	r0, [sp, #0x4]
700b1b9e: 2110         	movs	r1, #0x10
700b1ba0: f002 ff7e    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2efc
700b1ba4: b150         	cbz	r0, 0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x14
700b1ba6: e7ff         	b	0x700b1ba8 <Sciclient_rmIrqCfgIsDirectEvent+0x48> @ imm = #-0x2
700b1ba8: 9801         	ldr	r0, [sp, #0x4]
700b1baa: 2120         	movs	r1, #0x20
700b1bac: f002 ff78    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2ef0
700b1bb0: b120         	cbz	r0, 0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x8
700b1bb2: e7ff         	b	0x700b1bb4 <Sciclient_rmIrqCfgIsDirectEvent+0x54> @ imm = #-0x2
700b1bb4: 2001         	movs	r0, #0x1
700b1bb6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1bba: e7ff         	b	0x700b1bbc <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #-0x2
700b1bbc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1bc0: f000 0001    	and	r0, r0, #0x1
700b1bc4: b002         	add	sp, #0x8
700b1bc6: bd80         	pop	{r7, pc}
		...

700b1bd0 <Sciclient_rmIrqCfgIsDirectNonEvent>:
700b1bd0: b580         	push	{r7, lr}
700b1bd2: b082         	sub	sp, #0x8
700b1bd4: 9001         	str	r0, [sp, #0x4]
700b1bd6: 2000         	movs	r0, #0x0
700b1bd8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1bdc: 9801         	ldr	r0, [sp, #0x4]
700b1bde: 2101         	movs	r1, #0x1
700b1be0: f002 ff5e    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2ebc
700b1be4: b310         	cbz	r0, 0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x44
700b1be6: e7ff         	b	0x700b1be8 <Sciclient_rmIrqCfgIsDirectNonEvent+0x18> @ imm = #-0x2
700b1be8: 9801         	ldr	r0, [sp, #0x4]
700b1bea: 2102         	movs	r1, #0x2
700b1bec: f002 ff58    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2eb0
700b1bf0: b1e0         	cbz	r0, 0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x38
700b1bf2: e7ff         	b	0x700b1bf4 <Sciclient_rmIrqCfgIsDirectNonEvent+0x24> @ imm = #-0x2
700b1bf4: 9801         	ldr	r0, [sp, #0x4]
700b1bf6: 2104         	movs	r1, #0x4
700b1bf8: f002 ff52    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2ea4
700b1bfc: b9b0         	cbnz	r0, 0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x2c
700b1bfe: e7ff         	b	0x700b1c00 <Sciclient_rmIrqCfgIsDirectNonEvent+0x30> @ imm = #-0x2
700b1c00: 9801         	ldr	r0, [sp, #0x4]
700b1c02: 2108         	movs	r1, #0x8
700b1c04: f002 ff4c    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e98
700b1c08: b980         	cbnz	r0, 0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x20
700b1c0a: e7ff         	b	0x700b1c0c <Sciclient_rmIrqCfgIsDirectNonEvent+0x3c> @ imm = #-0x2
700b1c0c: 9801         	ldr	r0, [sp, #0x4]
700b1c0e: 2110         	movs	r1, #0x10
700b1c10: f002 ff46    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e8c
700b1c14: b950         	cbnz	r0, 0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x14
700b1c16: e7ff         	b	0x700b1c18 <Sciclient_rmIrqCfgIsDirectNonEvent+0x48> @ imm = #-0x2
700b1c18: 9801         	ldr	r0, [sp, #0x4]
700b1c1a: 2120         	movs	r1, #0x20
700b1c1c: f002 ff40    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e80
700b1c20: b920         	cbnz	r0, 0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x8
700b1c22: e7ff         	b	0x700b1c24 <Sciclient_rmIrqCfgIsDirectNonEvent+0x54> @ imm = #-0x2
700b1c24: 2001         	movs	r0, #0x1
700b1c26: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1c2a: e7ff         	b	0x700b1c2c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #-0x2
700b1c2c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1c30: f000 0001    	and	r0, r0, #0x1
700b1c34: b002         	add	sp, #0x8
700b1c36: bd80         	pop	{r7, pc}
		...

700b1c40 <Sciclient_rmIrqCfgIsEventToVintMappingOnly>:
700b1c40: b580         	push	{r7, lr}
700b1c42: b082         	sub	sp, #0x8
700b1c44: 9001         	str	r0, [sp, #0x4]
700b1c46: 2000         	movs	r0, #0x0
700b1c48: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1c4c: 9801         	ldr	r0, [sp, #0x4]
700b1c4e: 2101         	movs	r1, #0x1
700b1c50: f002 ff26    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e4c
700b1c54: bb10         	cbnz	r0, 0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x44
700b1c56: e7ff         	b	0x700b1c58 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x18> @ imm = #-0x2
700b1c58: 9801         	ldr	r0, [sp, #0x4]
700b1c5a: 2102         	movs	r1, #0x2
700b1c5c: f002 ff20    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e40
700b1c60: b9e0         	cbnz	r0, 0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x38
700b1c62: e7ff         	b	0x700b1c64 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x24> @ imm = #-0x2
700b1c64: 9801         	ldr	r0, [sp, #0x4]
700b1c66: 2104         	movs	r1, #0x4
700b1c68: f002 ff1a    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e34
700b1c6c: b1b0         	cbz	r0, 0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x2c
700b1c6e: e7ff         	b	0x700b1c70 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x30> @ imm = #-0x2
700b1c70: 9801         	ldr	r0, [sp, #0x4]
700b1c72: 2108         	movs	r1, #0x8
700b1c74: f002 ff14    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e28
700b1c78: b180         	cbz	r0, 0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x20
700b1c7a: e7ff         	b	0x700b1c7c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x3c> @ imm = #-0x2
700b1c7c: 9801         	ldr	r0, [sp, #0x4]
700b1c7e: 2110         	movs	r1, #0x10
700b1c80: f002 ff0e    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e1c
700b1c84: b150         	cbz	r0, 0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x14
700b1c86: e7ff         	b	0x700b1c88 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x48> @ imm = #-0x2
700b1c88: 9801         	ldr	r0, [sp, #0x4]
700b1c8a: 2120         	movs	r1, #0x20
700b1c8c: f002 ff08    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2e10
700b1c90: b120         	cbz	r0, 0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x8
700b1c92: e7ff         	b	0x700b1c94 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x54> @ imm = #-0x2
700b1c94: 2001         	movs	r0, #0x1
700b1c96: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1c9a: e7ff         	b	0x700b1c9c <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #-0x2
700b1c9c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1ca0: f000 0001    	and	r0, r0, #0x1
700b1ca4: b002         	add	sp, #0x8
700b1ca6: bd80         	pop	{r7, pc}
		...

700b1cb0 <Sciclient_rmIrqCfgIsOesOnly>:
700b1cb0: b580         	push	{r7, lr}
700b1cb2: b082         	sub	sp, #0x8
700b1cb4: 9001         	str	r0, [sp, #0x4]
700b1cb6: 2000         	movs	r0, #0x0
700b1cb8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1cbc: 9801         	ldr	r0, [sp, #0x4]
700b1cbe: 2101         	movs	r1, #0x1
700b1cc0: f002 feee    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2ddc
700b1cc4: bb10         	cbnz	r0, 0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x44
700b1cc6: e7ff         	b	0x700b1cc8 <Sciclient_rmIrqCfgIsOesOnly+0x18> @ imm = #-0x2
700b1cc8: 9801         	ldr	r0, [sp, #0x4]
700b1cca: 2102         	movs	r1, #0x2
700b1ccc: f002 fee8    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2dd0
700b1cd0: b9e0         	cbnz	r0, 0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x38
700b1cd2: e7ff         	b	0x700b1cd4 <Sciclient_rmIrqCfgIsOesOnly+0x24> @ imm = #-0x2
700b1cd4: 9801         	ldr	r0, [sp, #0x4]
700b1cd6: 2104         	movs	r1, #0x4
700b1cd8: f002 fee2    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2dc4
700b1cdc: b9b0         	cbnz	r0, 0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x2c
700b1cde: e7ff         	b	0x700b1ce0 <Sciclient_rmIrqCfgIsOesOnly+0x30> @ imm = #-0x2
700b1ce0: 9801         	ldr	r0, [sp, #0x4]
700b1ce2: 2108         	movs	r1, #0x8
700b1ce4: f002 fedc    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2db8
700b1ce8: b980         	cbnz	r0, 0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x20
700b1cea: e7ff         	b	0x700b1cec <Sciclient_rmIrqCfgIsOesOnly+0x3c> @ imm = #-0x2
700b1cec: 9801         	ldr	r0, [sp, #0x4]
700b1cee: 2110         	movs	r1, #0x10
700b1cf0: f002 fed6    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2dac
700b1cf4: b150         	cbz	r0, 0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x14
700b1cf6: e7ff         	b	0x700b1cf8 <Sciclient_rmIrqCfgIsOesOnly+0x48> @ imm = #-0x2
700b1cf8: 9801         	ldr	r0, [sp, #0x4]
700b1cfa: 2120         	movs	r1, #0x20
700b1cfc: f002 fed0    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2da0
700b1d00: b920         	cbnz	r0, 0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x8
700b1d02: e7ff         	b	0x700b1d04 <Sciclient_rmIrqCfgIsOesOnly+0x54> @ imm = #-0x2
700b1d04: 2001         	movs	r0, #0x1
700b1d06: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1d0a: e7ff         	b	0x700b1d0c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #-0x2
700b1d0c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1d10: f000 0001    	and	r0, r0, #0x1
700b1d14: b002         	add	sp, #0x8
700b1d16: bd80         	pop	{r7, pc}
		...

700b1d20 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent>:
700b1d20: b580         	push	{r7, lr}
700b1d22: b082         	sub	sp, #0x8
700b1d24: 9001         	str	r0, [sp, #0x4]
700b1d26: 2000         	movs	r0, #0x0
700b1d28: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1d2c: 9801         	ldr	r0, [sp, #0x4]
700b1d2e: 2101         	movs	r1, #0x1
700b1d30: f002 feb6    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2d6c
700b1d34: b310         	cbz	r0, 0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x44
700b1d36: e7ff         	b	0x700b1d38 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x18> @ imm = #-0x2
700b1d38: 9801         	ldr	r0, [sp, #0x4]
700b1d3a: 2102         	movs	r1, #0x2
700b1d3c: f002 feb0    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2d60
700b1d40: b1e0         	cbz	r0, 0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x38
700b1d42: e7ff         	b	0x700b1d44 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x24> @ imm = #-0x2
700b1d44: 9801         	ldr	r0, [sp, #0x4]
700b1d46: 2104         	movs	r1, #0x4
700b1d48: f002 feaa    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2d54
700b1d4c: b1b0         	cbz	r0, 0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x2c
700b1d4e: e7ff         	b	0x700b1d50 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x30> @ imm = #-0x2
700b1d50: 9801         	ldr	r0, [sp, #0x4]
700b1d52: 2108         	movs	r1, #0x8
700b1d54: f002 fea4    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2d48
700b1d58: b180         	cbz	r0, 0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x20
700b1d5a: e7ff         	b	0x700b1d5c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x3c> @ imm = #-0x2
700b1d5c: 9801         	ldr	r0, [sp, #0x4]
700b1d5e: 2110         	movs	r1, #0x10
700b1d60: f002 fe9e    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2d3c
700b1d64: b950         	cbnz	r0, 0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x14
700b1d66: e7ff         	b	0x700b1d68 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x48> @ imm = #-0x2
700b1d68: 9801         	ldr	r0, [sp, #0x4]
700b1d6a: 2120         	movs	r1, #0x20
700b1d6c: f002 fe98    	bl	0x700b4aa0 <Sciclient_rmParamIsValid> @ imm = #0x2d30
700b1d70: b920         	cbnz	r0, 0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x8
700b1d72: e7ff         	b	0x700b1d74 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x54> @ imm = #-0x2
700b1d74: 2001         	movs	r0, #0x1
700b1d76: f88d 0003    	strb.w	r0, [sp, #0x3]
700b1d7a: e7ff         	b	0x700b1d7c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #-0x2
700b1d7c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1d80: f000 0001    	and	r0, r0, #0x1
700b1d84: b002         	add	sp, #0x8
700b1d86: bd80         	pop	{r7, pc}
		...

700b1d90 <UART_divisorValCompute>:
700b1d90: b580         	push	{r7, lr}
700b1d92: b088         	sub	sp, #0x20
700b1d94: 9007         	str	r0, [sp, #0x1c]
700b1d96: 9106         	str	r1, [sp, #0x18]
700b1d98: 9205         	str	r2, [sp, #0x14]
700b1d9a: 9304         	str	r3, [sp, #0x10]
700b1d9c: 2000         	movs	r0, #0x0
700b1d9e: 9003         	str	r0, [sp, #0xc]
700b1da0: 9805         	ldr	r0, [sp, #0x14]
700b1da2: f000 0007    	and	r0, r0, #0x7
700b1da6: 9002         	str	r0, [sp, #0x8]
700b1da8: 9802         	ldr	r0, [sp, #0x8]
700b1daa: 9001         	str	r0, [sp, #0x4]
700b1dac: 2805         	cmp	r0, #0x5
700b1dae: d81f         	bhi	0x700b1df0 <UART_divisorValCompute+0x60> @ imm = #0x3e
700b1db0: 9901         	ldr	r1, [sp, #0x4]
700b1db2: e8df f001    	tbb	[pc, r1]
700b1db6: 03 03 1d 0a  	.word	0x0a1d0303
700b1dba: 12 1a        	.short	0x1a12
700b1dbc: 9807         	ldr	r0, [sp, #0x1c]
700b1dbe: 9906         	ldr	r1, [sp, #0x18]
700b1dc0: 0109         	lsls	r1, r1, #0x4
700b1dc2: f003 fbdd    	bl	0x700b5580 <UART_divideRoundCloset> @ imm = #0x37ba
700b1dc6: 9003         	str	r0, [sp, #0xc]
700b1dc8: e013         	b	0x700b1df2 <UART_divisorValCompute+0x62> @ imm = #0x26
700b1dca: 9807         	ldr	r0, [sp, #0x1c]
700b1dcc: 9906         	ldr	r1, [sp, #0x18]
700b1dce: 220d         	movs	r2, #0xd
700b1dd0: 4351         	muls	r1, r2, r1
700b1dd2: f003 fbd5    	bl	0x700b5580 <UART_divideRoundCloset> @ imm = #0x37aa
700b1dd6: 9003         	str	r0, [sp, #0xc]
700b1dd8: e00b         	b	0x700b1df2 <UART_divisorValCompute+0x62> @ imm = #0x16
700b1dda: 9807         	ldr	r0, [sp, #0x1c]
700b1ddc: 9904         	ldr	r1, [sp, #0x10]
700b1dde: 9a06         	ldr	r2, [sp, #0x18]
700b1de0: 4351         	muls	r1, r2, r1
700b1de2: f003 fbcd    	bl	0x700b5580 <UART_divideRoundCloset> @ imm = #0x379a
700b1de6: 9003         	str	r0, [sp, #0xc]
700b1de8: e003         	b	0x700b1df2 <UART_divisorValCompute+0x62> @ imm = #0x6
700b1dea: 2000         	movs	r0, #0x0
700b1dec: 9003         	str	r0, [sp, #0xc]
700b1dee: e000         	b	0x700b1df2 <UART_divisorValCompute+0x62> @ imm = #0x0
700b1df0: e7ff         	b	0x700b1df2 <UART_divisorValCompute+0x62> @ imm = #-0x2
700b1df2: 9803         	ldr	r0, [sp, #0xc]
700b1df4: b008         	add	sp, #0x20
700b1df6: bd80         	pop	{r7, pc}
		...

700b1e00 <_txe_semaphore_get>:
700b1e00: b580         	push	{r7, lr}
700b1e02: b084         	sub	sp, #0x10
700b1e04: 9003         	str	r0, [sp, #0xc]
700b1e06: 9102         	str	r1, [sp, #0x8]
700b1e08: 2000         	movs	r0, #0x0
700b1e0a: 9001         	str	r0, [sp, #0x4]
700b1e0c: 9803         	ldr	r0, [sp, #0xc]
700b1e0e: b918         	cbnz	r0, 0x700b1e18 <_txe_semaphore_get+0x18> @ imm = #0x6
700b1e10: e7ff         	b	0x700b1e12 <_txe_semaphore_get+0x12> @ imm = #-0x2
700b1e12: 200c         	movs	r0, #0xc
700b1e14: 9001         	str	r0, [sp, #0x4]
700b1e16: e01b         	b	0x700b1e50 <_txe_semaphore_get+0x50> @ imm = #0x36
700b1e18: 9803         	ldr	r0, [sp, #0xc]
700b1e1a: 6800         	ldr	r0, [r0]
700b1e1c: f644 5141    	movw	r1, #0x4d41
700b1e20: f2c5 3145    	movt	r1, #0x5345
700b1e24: 4288         	cmp	r0, r1
700b1e26: d003         	beq	0x700b1e30 <_txe_semaphore_get+0x30> @ imm = #0x6
700b1e28: e7ff         	b	0x700b1e2a <_txe_semaphore_get+0x2a> @ imm = #-0x2
700b1e2a: 200c         	movs	r0, #0xc
700b1e2c: 9001         	str	r0, [sp, #0x4]
700b1e2e: e00e         	b	0x700b1e4e <_txe_semaphore_get+0x4e> @ imm = #0x1c
700b1e30: 9802         	ldr	r0, [sp, #0x8]
700b1e32: b158         	cbz	r0, 0x700b1e4c <_txe_semaphore_get+0x4c> @ imm = #0x16
700b1e34: e7ff         	b	0x700b1e36 <_txe_semaphore_get+0x36> @ imm = #-0x2
700b1e36: f248 7068    	movw	r0, #0x8768
700b1e3a: f2c7 000b    	movt	r0, #0x700b
700b1e3e: 6800         	ldr	r0, [r0]
700b1e40: b118         	cbz	r0, 0x700b1e4a <_txe_semaphore_get+0x4a> @ imm = #0x6
700b1e42: e7ff         	b	0x700b1e44 <_txe_semaphore_get+0x44> @ imm = #-0x2
700b1e44: 2004         	movs	r0, #0x4
700b1e46: 9001         	str	r0, [sp, #0x4]
700b1e48: e7ff         	b	0x700b1e4a <_txe_semaphore_get+0x4a> @ imm = #-0x2
700b1e4a: e7ff         	b	0x700b1e4c <_txe_semaphore_get+0x4c> @ imm = #-0x2
700b1e4c: e7ff         	b	0x700b1e4e <_txe_semaphore_get+0x4e> @ imm = #-0x2
700b1e4e: e7ff         	b	0x700b1e50 <_txe_semaphore_get+0x50> @ imm = #-0x2
700b1e50: 9801         	ldr	r0, [sp, #0x4]
700b1e52: b930         	cbnz	r0, 0x700b1e62 <_txe_semaphore_get+0x62> @ imm = #0xc
700b1e54: e7ff         	b	0x700b1e56 <_txe_semaphore_get+0x56> @ imm = #-0x2
700b1e56: 9803         	ldr	r0, [sp, #0xc]
700b1e58: 9902         	ldr	r1, [sp, #0x8]
700b1e5a: f7fa fd81    	bl	0x700ac960 <_tx_semaphore_get> @ imm = #-0x54fe
700b1e5e: 9001         	str	r0, [sp, #0x4]
700b1e60: e7ff         	b	0x700b1e62 <_txe_semaphore_get+0x62> @ imm = #-0x2
700b1e62: 9801         	ldr	r0, [sp, #0x4]
700b1e64: b004         	add	sp, #0x10
700b1e66: bd80         	pop	{r7, pc}

700b1e68 <atoi>:
700b1e68: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700b1ecc <atoi+0x64>
700b1e6c: e4d02001     	ldrb	r2, [r0], #1
700b1e70: e0813002     	add	r3, r1, r2
700b1e74: e5d33001     	ldrb	r3, [r3, #0x1]
700b1e78: e3130010     	tst	r3, #16
700b1e7c: 1afffffa     	bne	0x700b1e6c <atoi+0x4>   @ imm = #-0x18
700b1e80: e3a01000     	mov	r1, #0
700b1e84: e352002b     	cmp	r2, #43
700b1e88: 1352002d     	cmpne	r2, #45
700b1e8c: 0a000002     	beq	0x700b1e9c <atoi+0x34>  @ imm = #0x8
700b1e90: e2400001     	sub	r0, r0, #1
700b1e94: e1a03002     	mov	r3, r2
700b1e98: ea000000     	b	0x700b1ea0 <atoi+0x38>  @ imm = #0x0
700b1e9c: e5d03000     	ldrb	r3, [r0]
700b1ea0: e2433030     	sub	r3, r3, #48
700b1ea4: e3530009     	cmp	r3, #9
700b1ea8: 8a000003     	bhi	0x700b1ebc <atoi+0x54>  @ imm = #0xc
700b1eac: e0811101     	add	r1, r1, r1, lsl #2
700b1eb0: e2800001     	add	r0, r0, #1
700b1eb4: e0831081     	add	r1, r3, r1, lsl #1
700b1eb8: eafffff7     	b	0x700b1e9c <atoi+0x34>  @ imm = #-0x24
700b1ebc: e352002d     	cmp	r2, #45
700b1ec0: 02611000     	rsbeq	r1, r1, #0
700b1ec4: e1a00001     	mov	r0, r1
700b1ec8: e12fff1e     	bx	lr
700b1ecc: e0 73 0b 70  	.word	0x700b73e0

700b1ed0 <CSL_udmapCppi5SetIds>:
700b1ed0: b085         	sub	sp, #0x14
700b1ed2: 9004         	str	r0, [sp, #0x10]
700b1ed4: 9103         	str	r1, [sp, #0xc]
700b1ed6: 9202         	str	r2, [sp, #0x8]
700b1ed8: 9301         	str	r3, [sp, #0x4]
700b1eda: 9803         	ldr	r0, [sp, #0xc]
700b1edc: 2803         	cmp	r0, #0x3
700b1ede: d114         	bne	0x700b1f0a <CSL_udmapCppi5SetIds+0x3a> @ imm = #0x28
700b1ee0: e7ff         	b	0x700b1ee2 <CSL_udmapCppi5SetIds+0x12> @ imm = #-0x2
700b1ee2: 9804         	ldr	r0, [sp, #0x10]
700b1ee4: 6840         	ldr	r0, [r0, #0x4]
700b1ee6: 9000         	str	r0, [sp]
700b1ee8: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1eec: 0600         	lsls	r0, r0, #0x18
700b1eee: 9000         	str	r0, [sp]
700b1ef0: 9802         	ldr	r0, [sp, #0x8]
700b1ef2: 9901         	ldr	r1, [sp, #0x4]
700b1ef4: f36f 319f    	bfc	r1, #14, #18
700b1ef8: f360 3197    	bfi	r1, r0, #14, #10
700b1efc: 9800         	ldr	r0, [sp]
700b1efe: 4308         	orrs	r0, r1
700b1f00: 9000         	str	r0, [sp]
700b1f02: 9800         	ldr	r0, [sp]
700b1f04: 9904         	ldr	r1, [sp, #0x10]
700b1f06: 6048         	str	r0, [r1, #0x4]
700b1f08: e013         	b	0x700b1f32 <CSL_udmapCppi5SetIds+0x62> @ imm = #0x26
700b1f0a: 9804         	ldr	r0, [sp, #0x10]
700b1f0c: 6840         	ldr	r0, [r0, #0x4]
700b1f0e: 9000         	str	r0, [sp]
700b1f10: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b1f14: 0600         	lsls	r0, r0, #0x18
700b1f16: 9000         	str	r0, [sp]
700b1f18: 9802         	ldr	r0, [sp, #0x8]
700b1f1a: 9901         	ldr	r1, [sp, #0x4]
700b1f1c: f36f 319f    	bfc	r1, #14, #18
700b1f20: f360 3197    	bfi	r1, r0, #14, #10
700b1f24: 9800         	ldr	r0, [sp]
700b1f26: 4308         	orrs	r0, r1
700b1f28: 9000         	str	r0, [sp]
700b1f2a: 9800         	ldr	r0, [sp]
700b1f2c: 9904         	ldr	r1, [sp, #0x10]
700b1f2e: 6048         	str	r0, [r1, #0x4]
700b1f30: e7ff         	b	0x700b1f32 <CSL_udmapCppi5SetIds+0x62> @ imm = #-0x2
700b1f32: b005         	add	sp, #0x14
700b1f34: 4770         	bx	lr
		...
700b1f3e: 0000         	movs	r0, r0

700b1f40 <Sciclient_rmIrGetInst>:
700b1f40: b083         	sub	sp, #0xc
700b1f42: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b1f46: 2000         	movs	r0, #0x0
700b1f48: 9001         	str	r0, [sp, #0x4]
700b1f4a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b1f4e: e7ff         	b	0x700b1f50 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x2
700b1f50: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1f54: 2803         	cmp	r0, #0x3
700b1f56: dc22         	bgt	0x700b1f9e <Sciclient_rmIrGetInst+0x5e> @ imm = #0x44
700b1f58: e7ff         	b	0x700b1f5a <Sciclient_rmIrGetInst+0x1a> @ imm = #-0x2
700b1f5a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b1f5e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b1f62: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b1f66: f248 5174    	movw	r1, #0x8574
700b1f6a: f2c7 010b    	movt	r1, #0x700b
700b1f6e: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700b1f72: 4288         	cmp	r0, r1
700b1f74: d10c         	bne	0x700b1f90 <Sciclient_rmIrGetInst+0x50> @ imm = #0x18
700b1f76: e7ff         	b	0x700b1f78 <Sciclient_rmIrGetInst+0x38> @ imm = #-0x2
700b1f78: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1f7c: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b1f80: f248 5074    	movw	r0, #0x8574
700b1f84: f2c7 000b    	movt	r0, #0x700b
700b1f88: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b1f8c: 9001         	str	r0, [sp, #0x4]
700b1f8e: e006         	b	0x700b1f9e <Sciclient_rmIrGetInst+0x5e> @ imm = #0xc
700b1f90: e7ff         	b	0x700b1f92 <Sciclient_rmIrGetInst+0x52> @ imm = #-0x2
700b1f92: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b1f96: 3001         	adds	r0, #0x1
700b1f98: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b1f9c: e7d8         	b	0x700b1f50 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x50
700b1f9e: 9801         	ldr	r0, [sp, #0x4]
700b1fa0: b003         	add	sp, #0xc
700b1fa2: 4770         	bx	lr
		...

700b1fb0 <UART_fifoRegisterWrite>:
700b1fb0: b580         	push	{r7, lr}
700b1fb2: b088         	sub	sp, #0x20
700b1fb4: 9007         	str	r0, [sp, #0x1c]
700b1fb6: 9106         	str	r1, [sp, #0x18]
700b1fb8: 2000         	movs	r0, #0x0
700b1fba: 9001         	str	r0, [sp, #0x4]
700b1fbc: 9002         	str	r0, [sp, #0x8]
700b1fbe: 9807         	ldr	r0, [sp, #0x1c]
700b1fc0: 2180         	movs	r1, #0x80
700b1fc2: f000 fdb5    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #0xb6a
700b1fc6: 9901         	ldr	r1, [sp, #0x4]
700b1fc8: 9003         	str	r0, [sp, #0xc]
700b1fca: 9807         	ldr	r0, [sp, #0x1c]
700b1fcc: f7f9 fd38    	bl	0x700aba40 <UART_divisorLatchWrite> @ imm = #-0x6590
700b1fd0: 9005         	str	r0, [sp, #0x14]
700b1fd2: 9807         	ldr	r0, [sp, #0x1c]
700b1fd4: f002 f8f4    	bl	0x700b41c0 <UART_enhanFuncEnable> @ imm = #0x21e8
700b1fd8: 9004         	str	r0, [sp, #0x10]
700b1fda: 9807         	ldr	r0, [sp, #0x1c]
700b1fdc: 3008         	adds	r0, #0x8
700b1fde: 9906         	ldr	r1, [sp, #0x18]
700b1fe0: f003 fc0e    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x381c
700b1fe4: e7ff         	b	0x700b1fe6 <UART_fifoRegisterWrite+0x36> @ imm = #-0x2
700b1fe6: 9802         	ldr	r0, [sp, #0x8]
700b1fe8: b928         	cbnz	r0, 0x700b1ff6 <UART_fifoRegisterWrite+0x46> @ imm = #0xa
700b1fea: e7ff         	b	0x700b1fec <UART_fifoRegisterWrite+0x3c> @ imm = #-0x2
700b1fec: 9807         	ldr	r0, [sp, #0x1c]
700b1fee: f002 f8c7    	bl	0x700b4180 <UART_IsTxRxFifoEmpty> @ imm = #0x218e
700b1ff2: 9002         	str	r0, [sp, #0x8]
700b1ff4: e7f7         	b	0x700b1fe6 <UART_fifoRegisterWrite+0x36> @ imm = #-0x12
700b1ff6: 9807         	ldr	r0, [sp, #0x1c]
700b1ff8: 9904         	ldr	r1, [sp, #0x10]
700b1ffa: f002 fb61    	bl	0x700b46c0 <UART_enhanFuncBitValRestore> @ imm = #0x26c2
700b1ffe: 9807         	ldr	r0, [sp, #0x1c]
700b2000: 9905         	ldr	r1, [sp, #0x14]
700b2002: f7f9 fd1d    	bl	0x700aba40 <UART_divisorLatchWrite> @ imm = #-0x65c6
700b2006: 9807         	ldr	r0, [sp, #0x1c]
700b2008: 300c         	adds	r0, #0xc
700b200a: 9903         	ldr	r1, [sp, #0xc]
700b200c: f003 fbf8    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x37f0
700b2010: b008         	add	sp, #0x20
700b2012: bd80         	pop	{r7, pc}
		...

700b2020 <UART_lld_deInitDma>:
700b2020: b580         	push	{r7, lr}
700b2022: b084         	sub	sp, #0x10
700b2024: 9003         	str	r0, [sp, #0xc]
700b2026: 2000         	movs	r0, #0x0
700b2028: 9002         	str	r0, [sp, #0x8]
700b202a: 9803         	ldr	r0, [sp, #0xc]
700b202c: b318         	cbz	r0, 0x700b2076 <UART_lld_deInitDma+0x56> @ imm = #0x46
700b202e: e7ff         	b	0x700b2030 <UART_lld_deInitDma+0x10> @ imm = #-0x2
700b2030: 9903         	ldr	r1, [sp, #0xc]
700b2032: 2002         	movs	r0, #0x2
700b2034: 6548         	str	r0, [r1, #0x54]
700b2036: 9803         	ldr	r0, [sp, #0xc]
700b2038: f7fe fc3a    	bl	0x700b08b0 <UART_lld_flushTxFifo> @ imm = #-0x178c
700b203c: 9002         	str	r0, [sp, #0x8]
700b203e: 9802         	ldr	r0, [sp, #0x8]
700b2040: b9a0         	cbnz	r0, 0x700b206c <UART_lld_deInitDma+0x4c> @ imm = #0x28
700b2042: e7ff         	b	0x700b2044 <UART_lld_deInitDma+0x24> @ imm = #-0x2
700b2044: 9803         	ldr	r0, [sp, #0xc]
700b2046: 6800         	ldr	r0, [r0]
700b2048: 2107         	movs	r1, #0x7
700b204a: 9101         	str	r1, [sp, #0x4]
700b204c: f7fa ffa8    	bl	0x700acfa0 <UART_intrDisable> @ imm = #-0x50b0
700b2050: 9803         	ldr	r0, [sp, #0xc]
700b2052: 6800         	ldr	r0, [r0]
700b2054: 2102         	movs	r1, #0x2
700b2056: f002 fd6b    	bl	0x700b4b30 <UART_intr2Disable> @ imm = #0x2ad6
700b205a: 9901         	ldr	r1, [sp, #0x4]
700b205c: 9803         	ldr	r0, [sp, #0xc]
700b205e: 6800         	ldr	r0, [r0]
700b2060: f002 fdae    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0x2b5c
700b2064: 9903         	ldr	r1, [sp, #0xc]
700b2066: 2000         	movs	r0, #0x0
700b2068: 6548         	str	r0, [r1, #0x54]
700b206a: e7ff         	b	0x700b206c <UART_lld_deInitDma+0x4c> @ imm = #-0x2
700b206c: 9803         	ldr	r0, [sp, #0xc]
700b206e: f002 f8c7    	bl	0x700b4200 <UART_lld_dmaDeInit> @ imm = #0x218e
700b2072: 9002         	str	r0, [sp, #0x8]
700b2074: e003         	b	0x700b207e <UART_lld_deInitDma+0x5e> @ imm = #0x6
700b2076: f06f 0002    	mvn	r0, #0x2
700b207a: 9002         	str	r0, [sp, #0x8]
700b207c: e7ff         	b	0x700b207e <UART_lld_deInitDma+0x5e> @ imm = #-0x2
700b207e: 9802         	ldr	r0, [sp, #0x8]
700b2080: b004         	add	sp, #0x10
700b2082: bd80         	pop	{r7, pc}
		...

700b2090 <Udma_rmFreeEvent>:
700b2090: b580         	push	{r7, lr}
700b2092: b088         	sub	sp, #0x20
700b2094: 9007         	str	r0, [sp, #0x1c]
700b2096: 9106         	str	r1, [sp, #0x18]
700b2098: 9806         	ldr	r0, [sp, #0x18]
700b209a: f500 70ea    	add.w	r0, r0, #0x1d4
700b209e: 9001         	str	r0, [sp, #0x4]
700b20a0: 9806         	ldr	r0, [sp, #0x18]
700b20a2: f500 609f    	add.w	r0, r0, #0x4f8
700b20a6: f04f 31ff    	mov.w	r1, #0xffffffff
700b20aa: f000 fc51    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x8a2
700b20ae: 9807         	ldr	r0, [sp, #0x1c]
700b20b0: 9901         	ldr	r1, [sp, #0x4]
700b20b2: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b20b6: 1a40         	subs	r0, r0, r1
700b20b8: 9005         	str	r0, [sp, #0x14]
700b20ba: 9805         	ldr	r0, [sp, #0x14]
700b20bc: 0940         	lsrs	r0, r0, #0x5
700b20be: 9004         	str	r0, [sp, #0x10]
700b20c0: 9805         	ldr	r0, [sp, #0x14]
700b20c2: 9904         	ldr	r1, [sp, #0x10]
700b20c4: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b20c8: 9003         	str	r0, [sp, #0xc]
700b20ca: 9903         	ldr	r1, [sp, #0xc]
700b20cc: 2001         	movs	r0, #0x1
700b20ce: 4088         	lsls	r0, r1
700b20d0: 9002         	str	r0, [sp, #0x8]
700b20d2: 9a02         	ldr	r2, [sp, #0x8]
700b20d4: 9806         	ldr	r0, [sp, #0x18]
700b20d6: 9904         	ldr	r1, [sp, #0x10]
700b20d8: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b20dc: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700b20e0: 4310         	orrs	r0, r2
700b20e2: f8c1 0424    	str.w	r0, [r1, #0x424]
700b20e6: 9806         	ldr	r0, [sp, #0x18]
700b20e8: f500 609f    	add.w	r0, r0, #0x4f8
700b20ec: f001 fcc0    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1980
700b20f0: b008         	add	sp, #0x20
700b20f2: bd80         	pop	{r7, pc}
		...

700b2100 <Udma_rmFreeIrIntr>:
700b2100: b580         	push	{r7, lr}
700b2102: b088         	sub	sp, #0x20
700b2104: 9007         	str	r0, [sp, #0x1c]
700b2106: 9106         	str	r1, [sp, #0x18]
700b2108: 9806         	ldr	r0, [sp, #0x18]
700b210a: f500 70ea    	add.w	r0, r0, #0x1d4
700b210e: 9001         	str	r0, [sp, #0x4]
700b2110: 9806         	ldr	r0, [sp, #0x18]
700b2112: f500 609f    	add.w	r0, r0, #0x4f8
700b2116: f04f 31ff    	mov.w	r1, #0xffffffff
700b211a: f000 fc19    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x832
700b211e: 9807         	ldr	r0, [sp, #0x1c]
700b2120: 9901         	ldr	r1, [sp, #0x4]
700b2122: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700b2126: 1a40         	subs	r0, r0, r1
700b2128: 9005         	str	r0, [sp, #0x14]
700b212a: 9805         	ldr	r0, [sp, #0x14]
700b212c: 0940         	lsrs	r0, r0, #0x5
700b212e: 9004         	str	r0, [sp, #0x10]
700b2130: 9805         	ldr	r0, [sp, #0x14]
700b2132: 9904         	ldr	r1, [sp, #0x10]
700b2134: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2138: 9003         	str	r0, [sp, #0xc]
700b213a: 9903         	ldr	r1, [sp, #0xc]
700b213c: 2001         	movs	r0, #0x1
700b213e: 4088         	lsls	r0, r1
700b2140: 9002         	str	r0, [sp, #0x8]
700b2142: 9a02         	ldr	r2, [sp, #0x8]
700b2144: 9806         	ldr	r0, [sp, #0x18]
700b2146: 9904         	ldr	r1, [sp, #0x10]
700b2148: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b214c: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700b2150: 4310         	orrs	r0, r2
700b2152: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700b2156: 9806         	ldr	r0, [sp, #0x18]
700b2158: f500 609f    	add.w	r0, r0, #0x4f8
700b215c: f001 fc88    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1910
700b2160: b008         	add	sp, #0x20
700b2162: bd80         	pop	{r7, pc}
		...

700b2170 <Udma_rmFreeVintr>:
700b2170: b580         	push	{r7, lr}
700b2172: b088         	sub	sp, #0x20
700b2174: 9007         	str	r0, [sp, #0x1c]
700b2176: 9106         	str	r1, [sp, #0x18]
700b2178: 9806         	ldr	r0, [sp, #0x18]
700b217a: f500 70ea    	add.w	r0, r0, #0x1d4
700b217e: 9001         	str	r0, [sp, #0x4]
700b2180: 9806         	ldr	r0, [sp, #0x18]
700b2182: f500 609f    	add.w	r0, r0, #0x4f8
700b2186: f04f 31ff    	mov.w	r1, #0xffffffff
700b218a: f000 fbe1    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x7c2
700b218e: 9807         	ldr	r0, [sp, #0x1c]
700b2190: 9901         	ldr	r1, [sp, #0x4]
700b2192: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700b2196: 1a40         	subs	r0, r0, r1
700b2198: 9005         	str	r0, [sp, #0x14]
700b219a: 9805         	ldr	r0, [sp, #0x14]
700b219c: 0940         	lsrs	r0, r0, #0x5
700b219e: 9004         	str	r0, [sp, #0x10]
700b21a0: 9805         	ldr	r0, [sp, #0x14]
700b21a2: 9904         	ldr	r1, [sp, #0x10]
700b21a4: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b21a8: 9003         	str	r0, [sp, #0xc]
700b21aa: 9903         	ldr	r1, [sp, #0xc]
700b21ac: 2001         	movs	r0, #0x1
700b21ae: 4088         	lsls	r0, r1
700b21b0: 9002         	str	r0, [sp, #0x8]
700b21b2: 9a02         	ldr	r2, [sp, #0x8]
700b21b4: 9806         	ldr	r0, [sp, #0x18]
700b21b6: 9904         	ldr	r1, [sp, #0x10]
700b21b8: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b21bc: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700b21c0: 4310         	orrs	r0, r2
700b21c2: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700b21c6: 9806         	ldr	r0, [sp, #0x18]
700b21c8: f500 609f    	add.w	r0, r0, #0x4f8
700b21cc: f001 fc50    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x18a0
700b21d0: b008         	add	sp, #0x20
700b21d2: bd80         	pop	{r7, pc}
		...

700b21e0 <UdmaEventPrms_init>:
700b21e0: b082         	sub	sp, #0x8
700b21e2: 9001         	str	r0, [sp, #0x4]
700b21e4: 9801         	ldr	r0, [sp, #0x4]
700b21e6: b350         	cbz	r0, 0x700b223e <UdmaEventPrms_init+0x5e> @ imm = #0x54
700b21e8: e7ff         	b	0x700b21ea <UdmaEventPrms_init+0xa> @ imm = #-0x2
700b21ea: 9801         	ldr	r0, [sp, #0x4]
700b21ec: 2101         	movs	r1, #0x1
700b21ee: 6001         	str	r1, [r0]
700b21f0: 9a01         	ldr	r2, [sp, #0x4]
700b21f2: 2002         	movs	r0, #0x2
700b21f4: 6050         	str	r0, [r2, #0x4]
700b21f6: 9a01         	ldr	r2, [sp, #0x4]
700b21f8: 2000         	movs	r0, #0x0
700b21fa: 9000         	str	r0, [sp]
700b21fc: 6090         	str	r0, [r2, #0x8]
700b21fe: 9a01         	ldr	r2, [sp, #0x4]
700b2200: 60d0         	str	r0, [r2, #0xc]
700b2202: 9a01         	ldr	r2, [sp, #0x4]
700b2204: 6110         	str	r0, [r2, #0x10]
700b2206: 9a01         	ldr	r2, [sp, #0x4]
700b2208: 6150         	str	r0, [r2, #0x14]
700b220a: 9a01         	ldr	r2, [sp, #0x4]
700b220c: 6191         	str	r1, [r2, #0x18]
700b220e: 9901         	ldr	r1, [sp, #0x4]
700b2210: 61c8         	str	r0, [r1, #0x1c]
700b2212: 9a01         	ldr	r2, [sp, #0x4]
700b2214: 2101         	movs	r1, #0x1
700b2216: f6cf 71ff    	movt	r1, #0xffff
700b221a: 6211         	str	r1, [r2, #0x20]
700b221c: 9901         	ldr	r1, [sp, #0x4]
700b221e: 6248         	str	r0, [r1, #0x24]
700b2220: 9901         	ldr	r1, [sp, #0x4]
700b2222: 6288         	str	r0, [r1, #0x28]
700b2224: 9901         	ldr	r1, [sp, #0x4]
700b2226: 6348         	str	r0, [r1, #0x34]
700b2228: 6308         	str	r0, [r1, #0x30]
700b222a: 9901         	ldr	r1, [sp, #0x4]
700b222c: f64f 70ff    	movw	r0, #0xffff
700b2230: 6388         	str	r0, [r1, #0x38]
700b2232: 9901         	ldr	r1, [sp, #0x4]
700b2234: 2000         	movs	r0, #0x0
700b2236: f6cf 70ff    	movt	r0, #0xffff
700b223a: 63c8         	str	r0, [r1, #0x3c]
700b223c: e7ff         	b	0x700b223e <UdmaEventPrms_init+0x5e> @ imm = #-0x2
700b223e: b002         	add	sp, #0x8
700b2240: 4770         	bx	lr
		...
700b224e: 0000         	movs	r0, r0

700b2250 <Udma_rmFreeBlkCopyCh>:
700b2250: b580         	push	{r7, lr}
700b2252: b088         	sub	sp, #0x20
700b2254: 9007         	str	r0, [sp, #0x1c]
700b2256: 9106         	str	r1, [sp, #0x18]
700b2258: 9806         	ldr	r0, [sp, #0x18]
700b225a: f500 70ea    	add.w	r0, r0, #0x1d4
700b225e: 9001         	str	r0, [sp, #0x4]
700b2260: 9806         	ldr	r0, [sp, #0x18]
700b2262: f500 609f    	add.w	r0, r0, #0x4f8
700b2266: f04f 31ff    	mov.w	r1, #0xffffffff
700b226a: f000 fb71    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x6e2
700b226e: 9807         	ldr	r0, [sp, #0x1c]
700b2270: 9901         	ldr	r1, [sp, #0x4]
700b2272: 6909         	ldr	r1, [r1, #0x10]
700b2274: 1a40         	subs	r0, r0, r1
700b2276: 9005         	str	r0, [sp, #0x14]
700b2278: 9805         	ldr	r0, [sp, #0x14]
700b227a: 0940         	lsrs	r0, r0, #0x5
700b227c: 9004         	str	r0, [sp, #0x10]
700b227e: 9805         	ldr	r0, [sp, #0x14]
700b2280: 9904         	ldr	r1, [sp, #0x10]
700b2282: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2286: 9003         	str	r0, [sp, #0xc]
700b2288: 9903         	ldr	r1, [sp, #0xc]
700b228a: 2001         	movs	r0, #0x1
700b228c: 4088         	lsls	r0, r1
700b228e: 9002         	str	r0, [sp, #0x8]
700b2290: 9a02         	ldr	r2, [sp, #0x8]
700b2292: 9806         	ldr	r0, [sp, #0x18]
700b2294: 9904         	ldr	r1, [sp, #0x10]
700b2296: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b229a: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700b229e: 4310         	orrs	r0, r2
700b22a0: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700b22a4: 9806         	ldr	r0, [sp, #0x18]
700b22a6: f500 609f    	add.w	r0, r0, #0x4f8
700b22aa: f001 fbe1    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x17c2
700b22ae: b008         	add	sp, #0x20
700b22b0: bd80         	pop	{r7, pc}
		...
700b22be: 0000         	movs	r0, r0

700b22c0 <Udma_rmFreeBlkCopyHcCh>:
700b22c0: b580         	push	{r7, lr}
700b22c2: b088         	sub	sp, #0x20
700b22c4: 9007         	str	r0, [sp, #0x1c]
700b22c6: 9106         	str	r1, [sp, #0x18]
700b22c8: 9806         	ldr	r0, [sp, #0x18]
700b22ca: f500 70ea    	add.w	r0, r0, #0x1d4
700b22ce: 9001         	str	r0, [sp, #0x4]
700b22d0: 9806         	ldr	r0, [sp, #0x18]
700b22d2: f500 609f    	add.w	r0, r0, #0x4f8
700b22d6: f04f 31ff    	mov.w	r1, #0xffffffff
700b22da: f000 fb39    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x672
700b22de: 9807         	ldr	r0, [sp, #0x1c]
700b22e0: 9901         	ldr	r1, [sp, #0x4]
700b22e2: 6889         	ldr	r1, [r1, #0x8]
700b22e4: 1a40         	subs	r0, r0, r1
700b22e6: 9005         	str	r0, [sp, #0x14]
700b22e8: 9805         	ldr	r0, [sp, #0x14]
700b22ea: 0940         	lsrs	r0, r0, #0x5
700b22ec: 9004         	str	r0, [sp, #0x10]
700b22ee: 9805         	ldr	r0, [sp, #0x14]
700b22f0: 9904         	ldr	r1, [sp, #0x10]
700b22f2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b22f6: 9003         	str	r0, [sp, #0xc]
700b22f8: 9903         	ldr	r1, [sp, #0xc]
700b22fa: 2001         	movs	r0, #0x1
700b22fc: 4088         	lsls	r0, r1
700b22fe: 9002         	str	r0, [sp, #0x8]
700b2300: 9a02         	ldr	r2, [sp, #0x8]
700b2302: 9806         	ldr	r0, [sp, #0x18]
700b2304: 9904         	ldr	r1, [sp, #0x10]
700b2306: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b230a: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700b230e: 4310         	orrs	r0, r2
700b2310: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700b2314: 9806         	ldr	r0, [sp, #0x18]
700b2316: f500 609f    	add.w	r0, r0, #0x4f8
700b231a: f001 fba9    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1752
700b231e: b008         	add	sp, #0x20
700b2320: bd80         	pop	{r7, pc}
		...
700b232e: 0000         	movs	r0, r0

700b2330 <Udma_rmFreeBlkCopyUhcCh>:
700b2330: b580         	push	{r7, lr}
700b2332: b088         	sub	sp, #0x20
700b2334: 9007         	str	r0, [sp, #0x1c]
700b2336: 9106         	str	r1, [sp, #0x18]
700b2338: 9806         	ldr	r0, [sp, #0x18]
700b233a: f500 70ea    	add.w	r0, r0, #0x1d4
700b233e: 9001         	str	r0, [sp, #0x4]
700b2340: 9806         	ldr	r0, [sp, #0x18]
700b2342: f500 609f    	add.w	r0, r0, #0x4f8
700b2346: f04f 31ff    	mov.w	r1, #0xffffffff
700b234a: f000 fb01    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x602
700b234e: 9807         	ldr	r0, [sp, #0x1c]
700b2350: 9901         	ldr	r1, [sp, #0x4]
700b2352: 6809         	ldr	r1, [r1]
700b2354: 1a40         	subs	r0, r0, r1
700b2356: 9005         	str	r0, [sp, #0x14]
700b2358: 9805         	ldr	r0, [sp, #0x14]
700b235a: 0940         	lsrs	r0, r0, #0x5
700b235c: 9004         	str	r0, [sp, #0x10]
700b235e: 9805         	ldr	r0, [sp, #0x14]
700b2360: 9904         	ldr	r1, [sp, #0x10]
700b2362: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2366: 9003         	str	r0, [sp, #0xc]
700b2368: 9903         	ldr	r1, [sp, #0xc]
700b236a: 2001         	movs	r0, #0x1
700b236c: 4088         	lsls	r0, r1
700b236e: 9002         	str	r0, [sp, #0x8]
700b2370: 9a02         	ldr	r2, [sp, #0x8]
700b2372: 9806         	ldr	r0, [sp, #0x18]
700b2374: 9904         	ldr	r1, [sp, #0x10]
700b2376: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b237a: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700b237e: 4310         	orrs	r0, r2
700b2380: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700b2384: 9806         	ldr	r0, [sp, #0x18]
700b2386: f500 609f    	add.w	r0, r0, #0x4f8
700b238a: f001 fb71    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x16e2
700b238e: b008         	add	sp, #0x20
700b2390: bd80         	pop	{r7, pc}
		...
700b239e: 0000         	movs	r0, r0

700b23a0 <Udma_rmFreeRxCh>:
700b23a0: b580         	push	{r7, lr}
700b23a2: b088         	sub	sp, #0x20
700b23a4: 9007         	str	r0, [sp, #0x1c]
700b23a6: 9106         	str	r1, [sp, #0x18]
700b23a8: 9806         	ldr	r0, [sp, #0x18]
700b23aa: f500 70ea    	add.w	r0, r0, #0x1d4
700b23ae: 9001         	str	r0, [sp, #0x4]
700b23b0: 9806         	ldr	r0, [sp, #0x18]
700b23b2: f500 609f    	add.w	r0, r0, #0x4f8
700b23b6: f04f 31ff    	mov.w	r1, #0xffffffff
700b23ba: f000 fac9    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x592
700b23be: 9807         	ldr	r0, [sp, #0x1c]
700b23c0: 9901         	ldr	r1, [sp, #0x4]
700b23c2: 6c09         	ldr	r1, [r1, #0x40]
700b23c4: 1a40         	subs	r0, r0, r1
700b23c6: 9005         	str	r0, [sp, #0x14]
700b23c8: 9805         	ldr	r0, [sp, #0x14]
700b23ca: 0940         	lsrs	r0, r0, #0x5
700b23cc: 9004         	str	r0, [sp, #0x10]
700b23ce: 9805         	ldr	r0, [sp, #0x14]
700b23d0: 9904         	ldr	r1, [sp, #0x10]
700b23d2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b23d6: 9003         	str	r0, [sp, #0xc]
700b23d8: 9903         	ldr	r1, [sp, #0xc]
700b23da: 2001         	movs	r0, #0x1
700b23dc: 4088         	lsls	r0, r1
700b23de: 9002         	str	r0, [sp, #0x8]
700b23e0: 9a02         	ldr	r2, [sp, #0x8]
700b23e2: 9806         	ldr	r0, [sp, #0x18]
700b23e4: 9904         	ldr	r1, [sp, #0x10]
700b23e6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b23ea: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700b23ee: 4310         	orrs	r0, r2
700b23f0: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700b23f4: 9806         	ldr	r0, [sp, #0x18]
700b23f6: f500 609f    	add.w	r0, r0, #0x4f8
700b23fa: f001 fb39    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1672
700b23fe: b008         	add	sp, #0x20
700b2400: bd80         	pop	{r7, pc}
		...
700b240e: 0000         	movs	r0, r0

700b2410 <Udma_rmFreeRxHcCh>:
700b2410: b580         	push	{r7, lr}
700b2412: b088         	sub	sp, #0x20
700b2414: 9007         	str	r0, [sp, #0x1c]
700b2416: 9106         	str	r1, [sp, #0x18]
700b2418: 9806         	ldr	r0, [sp, #0x18]
700b241a: f500 70ea    	add.w	r0, r0, #0x1d4
700b241e: 9001         	str	r0, [sp, #0x4]
700b2420: 9806         	ldr	r0, [sp, #0x18]
700b2422: f500 609f    	add.w	r0, r0, #0x4f8
700b2426: f04f 31ff    	mov.w	r1, #0xffffffff
700b242a: f000 fa91    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x522
700b242e: 9807         	ldr	r0, [sp, #0x1c]
700b2430: 9901         	ldr	r1, [sp, #0x4]
700b2432: 6b89         	ldr	r1, [r1, #0x38]
700b2434: 1a40         	subs	r0, r0, r1
700b2436: 9005         	str	r0, [sp, #0x14]
700b2438: 9805         	ldr	r0, [sp, #0x14]
700b243a: 0940         	lsrs	r0, r0, #0x5
700b243c: 9004         	str	r0, [sp, #0x10]
700b243e: 9805         	ldr	r0, [sp, #0x14]
700b2440: 9904         	ldr	r1, [sp, #0x10]
700b2442: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2446: 9003         	str	r0, [sp, #0xc]
700b2448: 9903         	ldr	r1, [sp, #0xc]
700b244a: 2001         	movs	r0, #0x1
700b244c: 4088         	lsls	r0, r1
700b244e: 9002         	str	r0, [sp, #0x8]
700b2450: 9a02         	ldr	r2, [sp, #0x8]
700b2452: 9806         	ldr	r0, [sp, #0x18]
700b2454: 9904         	ldr	r1, [sp, #0x10]
700b2456: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b245a: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700b245e: 4310         	orrs	r0, r2
700b2460: f8c1 031c    	str.w	r0, [r1, #0x31c]
700b2464: 9806         	ldr	r0, [sp, #0x18]
700b2466: f500 609f    	add.w	r0, r0, #0x4f8
700b246a: f001 fb01    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1602
700b246e: b008         	add	sp, #0x20
700b2470: bd80         	pop	{r7, pc}
		...
700b247e: 0000         	movs	r0, r0

700b2480 <Udma_rmFreeRxUhcCh>:
700b2480: b580         	push	{r7, lr}
700b2482: b088         	sub	sp, #0x20
700b2484: 9007         	str	r0, [sp, #0x1c]
700b2486: 9106         	str	r1, [sp, #0x18]
700b2488: 9806         	ldr	r0, [sp, #0x18]
700b248a: f500 70ea    	add.w	r0, r0, #0x1d4
700b248e: 9001         	str	r0, [sp, #0x4]
700b2490: 9806         	ldr	r0, [sp, #0x18]
700b2492: f500 609f    	add.w	r0, r0, #0x4f8
700b2496: f04f 31ff    	mov.w	r1, #0xffffffff
700b249a: f000 fa59    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x4b2
700b249e: 9807         	ldr	r0, [sp, #0x1c]
700b24a0: 9901         	ldr	r1, [sp, #0x4]
700b24a2: 6b09         	ldr	r1, [r1, #0x30]
700b24a4: 1a40         	subs	r0, r0, r1
700b24a6: 9005         	str	r0, [sp, #0x14]
700b24a8: 9805         	ldr	r0, [sp, #0x14]
700b24aa: 0940         	lsrs	r0, r0, #0x5
700b24ac: 9004         	str	r0, [sp, #0x10]
700b24ae: 9805         	ldr	r0, [sp, #0x14]
700b24b0: 9904         	ldr	r1, [sp, #0x10]
700b24b2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b24b6: 9003         	str	r0, [sp, #0xc]
700b24b8: 9903         	ldr	r1, [sp, #0xc]
700b24ba: 2001         	movs	r0, #0x1
700b24bc: 4088         	lsls	r0, r1
700b24be: 9002         	str	r0, [sp, #0x8]
700b24c0: 9a02         	ldr	r2, [sp, #0x8]
700b24c2: 9806         	ldr	r0, [sp, #0x18]
700b24c4: 9904         	ldr	r1, [sp, #0x10]
700b24c6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b24ca: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700b24ce: 4310         	orrs	r0, r2
700b24d0: f8c1 0320    	str.w	r0, [r1, #0x320]
700b24d4: 9806         	ldr	r0, [sp, #0x18]
700b24d6: f500 609f    	add.w	r0, r0, #0x4f8
700b24da: f001 fac9    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1592
700b24de: b008         	add	sp, #0x20
700b24e0: bd80         	pop	{r7, pc}
		...
700b24ee: 0000         	movs	r0, r0

700b24f0 <Udma_rmFreeTxCh>:
700b24f0: b580         	push	{r7, lr}
700b24f2: b088         	sub	sp, #0x20
700b24f4: 9007         	str	r0, [sp, #0x1c]
700b24f6: 9106         	str	r1, [sp, #0x18]
700b24f8: 9806         	ldr	r0, [sp, #0x18]
700b24fa: f500 70ea    	add.w	r0, r0, #0x1d4
700b24fe: 9001         	str	r0, [sp, #0x4]
700b2500: 9806         	ldr	r0, [sp, #0x18]
700b2502: f500 609f    	add.w	r0, r0, #0x4f8
700b2506: f04f 31ff    	mov.w	r1, #0xffffffff
700b250a: f000 fa21    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x442
700b250e: 9807         	ldr	r0, [sp, #0x1c]
700b2510: 9901         	ldr	r1, [sp, #0x4]
700b2512: 6a89         	ldr	r1, [r1, #0x28]
700b2514: 1a40         	subs	r0, r0, r1
700b2516: 9005         	str	r0, [sp, #0x14]
700b2518: 9805         	ldr	r0, [sp, #0x14]
700b251a: 0940         	lsrs	r0, r0, #0x5
700b251c: 9004         	str	r0, [sp, #0x10]
700b251e: 9805         	ldr	r0, [sp, #0x14]
700b2520: 9904         	ldr	r1, [sp, #0x10]
700b2522: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2526: 9003         	str	r0, [sp, #0xc]
700b2528: 9903         	ldr	r1, [sp, #0xc]
700b252a: 2001         	movs	r0, #0x1
700b252c: 4088         	lsls	r0, r1
700b252e: 9002         	str	r0, [sp, #0x8]
700b2530: 9a02         	ldr	r2, [sp, #0x8]
700b2532: 9806         	ldr	r0, [sp, #0x18]
700b2534: 9904         	ldr	r1, [sp, #0x10]
700b2536: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b253a: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700b253e: 4310         	orrs	r0, r2
700b2540: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700b2544: 9806         	ldr	r0, [sp, #0x18]
700b2546: f500 609f    	add.w	r0, r0, #0x4f8
700b254a: f001 fa91    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1522
700b254e: b008         	add	sp, #0x20
700b2550: bd80         	pop	{r7, pc}
		...
700b255e: 0000         	movs	r0, r0

700b2560 <Udma_rmFreeTxHcCh>:
700b2560: b580         	push	{r7, lr}
700b2562: b088         	sub	sp, #0x20
700b2564: 9007         	str	r0, [sp, #0x1c]
700b2566: 9106         	str	r1, [sp, #0x18]
700b2568: 9806         	ldr	r0, [sp, #0x18]
700b256a: f500 70ea    	add.w	r0, r0, #0x1d4
700b256e: 9001         	str	r0, [sp, #0x4]
700b2570: 9806         	ldr	r0, [sp, #0x18]
700b2572: f500 609f    	add.w	r0, r0, #0x4f8
700b2576: f04f 31ff    	mov.w	r1, #0xffffffff
700b257a: f000 f9e9    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x3d2
700b257e: 9807         	ldr	r0, [sp, #0x1c]
700b2580: 9901         	ldr	r1, [sp, #0x4]
700b2582: 6a09         	ldr	r1, [r1, #0x20]
700b2584: 1a40         	subs	r0, r0, r1
700b2586: 9005         	str	r0, [sp, #0x14]
700b2588: 9805         	ldr	r0, [sp, #0x14]
700b258a: 0940         	lsrs	r0, r0, #0x5
700b258c: 9004         	str	r0, [sp, #0x10]
700b258e: 9805         	ldr	r0, [sp, #0x14]
700b2590: 9904         	ldr	r1, [sp, #0x10]
700b2592: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2596: 9003         	str	r0, [sp, #0xc]
700b2598: 9903         	ldr	r1, [sp, #0xc]
700b259a: 2001         	movs	r0, #0x1
700b259c: 4088         	lsls	r0, r1
700b259e: 9002         	str	r0, [sp, #0x8]
700b25a0: 9a02         	ldr	r2, [sp, #0x8]
700b25a2: 9806         	ldr	r0, [sp, #0x18]
700b25a4: 9904         	ldr	r1, [sp, #0x10]
700b25a6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b25aa: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700b25ae: 4310         	orrs	r0, r2
700b25b0: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700b25b4: 9806         	ldr	r0, [sp, #0x18]
700b25b6: f500 609f    	add.w	r0, r0, #0x4f8
700b25ba: f001 fa59    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x14b2
700b25be: b008         	add	sp, #0x20
700b25c0: bd80         	pop	{r7, pc}
		...
700b25ce: 0000         	movs	r0, r0

700b25d0 <Udma_rmFreeTxUhcCh>:
700b25d0: b580         	push	{r7, lr}
700b25d2: b088         	sub	sp, #0x20
700b25d4: 9007         	str	r0, [sp, #0x1c]
700b25d6: 9106         	str	r1, [sp, #0x18]
700b25d8: 9806         	ldr	r0, [sp, #0x18]
700b25da: f500 70ea    	add.w	r0, r0, #0x1d4
700b25de: 9001         	str	r0, [sp, #0x4]
700b25e0: 9806         	ldr	r0, [sp, #0x18]
700b25e2: f500 609f    	add.w	r0, r0, #0x4f8
700b25e6: f04f 31ff    	mov.w	r1, #0xffffffff
700b25ea: f000 f9b1    	bl	0x700b2950 <SemaphoreP_pend> @ imm = #0x362
700b25ee: 9807         	ldr	r0, [sp, #0x1c]
700b25f0: 9901         	ldr	r1, [sp, #0x4]
700b25f2: 6989         	ldr	r1, [r1, #0x18]
700b25f4: 1a40         	subs	r0, r0, r1
700b25f6: 9005         	str	r0, [sp, #0x14]
700b25f8: 9805         	ldr	r0, [sp, #0x14]
700b25fa: 0940         	lsrs	r0, r0, #0x5
700b25fc: 9004         	str	r0, [sp, #0x10]
700b25fe: 9805         	ldr	r0, [sp, #0x14]
700b2600: 9904         	ldr	r1, [sp, #0x10]
700b2602: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b2606: 9003         	str	r0, [sp, #0xc]
700b2608: 9903         	ldr	r1, [sp, #0xc]
700b260a: 2001         	movs	r0, #0x1
700b260c: 4088         	lsls	r0, r1
700b260e: 9002         	str	r0, [sp, #0x8]
700b2610: 9a02         	ldr	r2, [sp, #0x8]
700b2612: 9806         	ldr	r0, [sp, #0x18]
700b2614: 9904         	ldr	r1, [sp, #0x10]
700b2616: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b261a: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700b261e: 4310         	orrs	r0, r2
700b2620: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700b2624: 9806         	ldr	r0, [sp, #0x18]
700b2626: f500 609f    	add.w	r0, r0, #0x4f8
700b262a: f001 fa21    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x1442
700b262e: b008         	add	sp, #0x20
700b2630: bd80         	pop	{r7, pc}
		...
700b263e: 0000         	movs	r0, r0

700b2640 <tm_thread_create>:
; {
700b2640: b5b0         	push	{r4, r5, r7, lr}
700b2642: b086         	sub	sp, #0x18
700b2644: 4604         	mov	r4, r0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2646: f249 7c14    	movw	r12, #0x9714
700b264a: f2c7 0c08    	movt	r12, #0x7008
700b264e: 20b4         	movs	r0, #0xb4
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b2650: f240 0300    	movw	r3, #0x0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2654: fb04 c000    	mla	r0, r4, r0, r12
700b2658: f44f 6e03    	mov.w	lr, #0x830
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b265c: f2c7 0308    	movt	r3, #0x7008
700b2660: 468c         	mov	r12, r1
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b2662: f64a 11d0    	movw	r1, #0xa9d0
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b2666: fb04 330e    	mla	r3, r4, lr, r3
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b266a: f2c7 0108    	movt	r1, #0x7008
700b266e: 2500         	movs	r5, #0x0
700b2670: f841 2024    	str.w	r2, [r1, r4, lsl #2]
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b2674: f647 5154    	movw	r1, #0x7d54
700b2678: f245 1211    	movw	r2, #0x5111
700b267c: f2c7 010b    	movt	r1, #0x700b
700b2680: f2c7 020b    	movt	r2, #0x700b
700b2684: e9cd 3e00    	strd	r3, lr, [sp]
700b2688: 4623         	mov	r3, r4
700b268a: f8cd c008    	str.w	r12, [sp, #0x8]
700b268e: e9cd c503    	strd	r12, r5, [sp, #12]
700b2692: 9505         	str	r5, [sp, #0x14]
700b2694: f7f4 fb8c    	bl	0x700a6db0 <_tx_thread_create> @ imm = #-0xb8e8
;    if (status == TX_SUCCESS)
700b2698: 2800         	cmp	r0, #0x0
700b269a: bf18         	it	ne
700b269c: 2001         	movne	r0, #0x1
; }
700b269e: b006         	add	sp, #0x18
700b26a0: bdb0         	pop	{r4, r5, r7, pc}
		...
700b26ae: 0000         	movs	r0, r0

700b26b0 <UART_getChar>:
700b26b0: b580         	push	{r7, lr}
700b26b2: b086         	sub	sp, #0x18
700b26b4: 9005         	str	r0, [sp, #0x14]
700b26b6: 9104         	str	r1, [sp, #0x10]
700b26b8: 2000         	movs	r0, #0x0
700b26ba: 9003         	str	r0, [sp, #0xc]
700b26bc: 9002         	str	r0, [sp, #0x8]
700b26be: 9805         	ldr	r0, [sp, #0x14]
700b26c0: 300c         	adds	r0, #0xc
700b26c2: f003 f895    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x312a
700b26c6: 9003         	str	r0, [sp, #0xc]
700b26c8: 9805         	ldr	r0, [sp, #0x14]
700b26ca: 300c         	adds	r0, #0xc
700b26cc: 9000         	str	r0, [sp]
700b26ce: f003 f88f    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x311e
700b26d2: 4601         	mov	r1, r0
700b26d4: 9800         	ldr	r0, [sp]
700b26d6: f001 017f    	and	r1, r1, #0x7f
700b26da: f003 f891    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x3122
700b26de: 9805         	ldr	r0, [sp, #0x14]
700b26e0: 3014         	adds	r0, #0x14
700b26e2: f003 f885    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x310a
700b26e6: 07c0         	lsls	r0, r0, #0x1f
700b26e8: b150         	cbz	r0, 0x700b2700 <UART_getChar+0x50> @ imm = #0x14
700b26ea: e7ff         	b	0x700b26ec <UART_getChar+0x3c> @ imm = #-0x2
700b26ec: 9805         	ldr	r0, [sp, #0x14]
700b26ee: f003 f87f    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x30fe
700b26f2: 9001         	str	r0, [sp, #0x4]
700b26f4: 9801         	ldr	r0, [sp, #0x4]
700b26f6: 9904         	ldr	r1, [sp, #0x10]
700b26f8: 7008         	strb	r0, [r1]
700b26fa: 2001         	movs	r0, #0x1
700b26fc: 9002         	str	r0, [sp, #0x8]
700b26fe: e7ff         	b	0x700b2700 <UART_getChar+0x50> @ imm = #-0x2
700b2700: 9805         	ldr	r0, [sp, #0x14]
700b2702: 300c         	adds	r0, #0xc
700b2704: 9903         	ldr	r1, [sp, #0xc]
700b2706: f003 f87b    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x30f6
700b270a: 9802         	ldr	r0, [sp, #0x8]
700b270c: b006         	add	sp, #0x18
700b270e: bd80         	pop	{r7, pc}

700b2710 <UART_writeData>:
700b2710: b580         	push	{r7, lr}
700b2712: b086         	sub	sp, #0x18
700b2714: 9005         	str	r0, [sp, #0x14]
700b2716: 9104         	str	r1, [sp, #0x10]
700b2718: 9805         	ldr	r0, [sp, #0x14]
700b271a: 6840         	ldr	r0, [r0, #0x4]
700b271c: 9001         	str	r0, [sp, #0x4]
700b271e: 9804         	ldr	r0, [sp, #0x10]
700b2720: 9003         	str	r0, [sp, #0xc]
700b2722: 9803         	ldr	r0, [sp, #0xc]
700b2724: 9901         	ldr	r1, [sp, #0x4]
700b2726: 6bc9         	ldr	r1, [r1, #0x3c]
700b2728: 4288         	cmp	r0, r1
700b272a: d304         	blo	0x700b2736 <UART_writeData+0x26> @ imm = #0x8
700b272c: e7ff         	b	0x700b272e <UART_writeData+0x1e> @ imm = #-0x2
700b272e: 9801         	ldr	r0, [sp, #0x4]
700b2730: 6bc0         	ldr	r0, [r0, #0x3c]
700b2732: 9003         	str	r0, [sp, #0xc]
700b2734: e7ff         	b	0x700b2736 <UART_writeData+0x26> @ imm = #-0x2
700b2736: 9803         	ldr	r0, [sp, #0xc]
700b2738: 9002         	str	r0, [sp, #0x8]
700b273a: e7ff         	b	0x700b273c <UART_writeData+0x2c> @ imm = #-0x2
700b273c: 9803         	ldr	r0, [sp, #0xc]
700b273e: b190         	cbz	r0, 0x700b2766 <UART_writeData+0x56> @ imm = #0x24
700b2740: e7ff         	b	0x700b2742 <UART_writeData+0x32> @ imm = #-0x2
700b2742: 9905         	ldr	r1, [sp, #0x14]
700b2744: 6808         	ldr	r0, [r1]
700b2746: 6889         	ldr	r1, [r1, #0x8]
700b2748: 7809         	ldrb	r1, [r1]
700b274a: f002 fe81    	bl	0x700b5450 <UART_putChar> @ imm = #0x2d02
700b274e: 9905         	ldr	r1, [sp, #0x14]
700b2750: 6888         	ldr	r0, [r1, #0x8]
700b2752: 3001         	adds	r0, #0x1
700b2754: 6088         	str	r0, [r1, #0x8]
700b2756: 9803         	ldr	r0, [sp, #0xc]
700b2758: 3801         	subs	r0, #0x1
700b275a: 9003         	str	r0, [sp, #0xc]
700b275c: 9905         	ldr	r1, [sp, #0x14]
700b275e: 68c8         	ldr	r0, [r1, #0xc]
700b2760: 3001         	adds	r0, #0x1
700b2762: 60c8         	str	r0, [r1, #0xc]
700b2764: e7ea         	b	0x700b273c <UART_writeData+0x2c> @ imm = #-0x2c
700b2766: 9804         	ldr	r0, [sp, #0x10]
700b2768: 9902         	ldr	r1, [sp, #0x8]
700b276a: 1a40         	subs	r0, r0, r1
700b276c: b006         	add	sp, #0x18
700b276e: bd80         	pop	{r7, pc}

700b2770 <Udma_virtToPhyFxn>:
700b2770: b580         	push	{r7, lr}
700b2772: b088         	sub	sp, #0x20
700b2774: 9007         	str	r0, [sp, #0x1c]
700b2776: 9106         	str	r1, [sp, #0x18]
700b2778: 9205         	str	r2, [sp, #0x14]
700b277a: 2000         	movs	r0, #0x0
700b277c: f6cf 70ff    	movt	r0, #0xffff
700b2780: 9004         	str	r0, [sp, #0x10]
700b2782: 2000         	movs	r0, #0x0
700b2784: 9003         	str	r0, [sp, #0xc]
700b2786: 9805         	ldr	r0, [sp, #0x14]
700b2788: b138         	cbz	r0, 0x700b279a <Udma_virtToPhyFxn+0x2a> @ imm = #0xe
700b278a: e7ff         	b	0x700b278c <Udma_virtToPhyFxn+0x1c> @ imm = #-0x2
700b278c: 9805         	ldr	r0, [sp, #0x14]
700b278e: 6840         	ldr	r0, [r0, #0x4]
700b2790: 9004         	str	r0, [sp, #0x10]
700b2792: 9805         	ldr	r0, [sp, #0x14]
700b2794: 6900         	ldr	r0, [r0, #0x10]
700b2796: 9003         	str	r0, [sp, #0xc]
700b2798: e7ff         	b	0x700b279a <Udma_virtToPhyFxn+0x2a> @ imm = #-0x2
700b279a: 9806         	ldr	r0, [sp, #0x18]
700b279c: f8d0 01cc    	ldr.w	r0, [r0, #0x1cc]
700b27a0: b150         	cbz	r0, 0x700b27b8 <Udma_virtToPhyFxn+0x48> @ imm = #0x14
700b27a2: e7ff         	b	0x700b27a4 <Udma_virtToPhyFxn+0x34> @ imm = #-0x2
700b27a4: 9806         	ldr	r0, [sp, #0x18]
700b27a6: f8d0 31cc    	ldr.w	r3, [r0, #0x1cc]
700b27aa: 9807         	ldr	r0, [sp, #0x1c]
700b27ac: 9904         	ldr	r1, [sp, #0x10]
700b27ae: 9a03         	ldr	r2, [sp, #0xc]
700b27b0: 4798         	blx	r3
700b27b2: 9101         	str	r1, [sp, #0x4]
700b27b4: 9000         	str	r0, [sp]
700b27b6: e007         	b	0x700b27c8 <Udma_virtToPhyFxn+0x58> @ imm = #0xe
700b27b8: 9807         	ldr	r0, [sp, #0x1c]
700b27ba: 9904         	ldr	r1, [sp, #0x10]
700b27bc: 9a03         	ldr	r2, [sp, #0xc]
700b27be: f002 ff2f    	bl	0x700b5620 <Udma_defaultVirtToPhyFxn> @ imm = #0x2e5e
700b27c2: 9101         	str	r1, [sp, #0x4]
700b27c4: 9000         	str	r0, [sp]
700b27c6: e7ff         	b	0x700b27c8 <Udma_virtToPhyFxn+0x58> @ imm = #-0x2
700b27c8: 9800         	ldr	r0, [sp]
700b27ca: 9901         	ldr	r1, [sp, #0x4]
700b27cc: b008         	add	sp, #0x20
700b27ce: bd80         	pop	{r7, pc}

700b27d0 <tm_isr_message_handler>:
; {
700b27d0: b5b0         	push	{r4, r5, r7, lr}
;    tm_isr_counter++;
700b27d2: f248 709c    	movw	r0, #0x879c
;    message[1] = isr_message_counter;
700b27d6: f248 7594    	movw	r5, #0x8794
;    tm_isr_counter++;
700b27da: f2c7 000b    	movt	r0, #0x700b
;    message[1] = isr_message_counter;
700b27de: f2c7 050b    	movt	r5, #0x700b
700b27e2: f240 32ea    	movw	r2, #0x3ea
;    message[0] = 1;
700b27e6: f247 14e0    	movw	r4, #0x71e0
700b27ea: f2c7 0408    	movt	r4, #0x7008
;    tm_isr_counter++;
700b27ee: 6801         	ldr	r1, [r0]
700b27f0: 3101         	adds	r1, #0x1
700b27f2: 6001         	str	r1, [r0]
;    message[1] = isr_message_counter;
700b27f4: 6828         	ldr	r0, [r5]
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700b27f6: 6829         	ldr	r1, [r5]
700b27f8: eb01 0181    	add.w	r1, r1, r1, lsl #2
700b27fc: eb02 0141    	add.w	r1, r2, r1, lsl #1
700b2800: 2201         	movs	r2, #0x1
;       checksum += msg[i];
700b2802: 1843         	adds	r3, r0, r1
;    message[0] = 1;
700b2804: e9c4 2000    	strd	r2, r0, [r4]
;       checksum += msg[i];
700b2808: 3301         	adds	r3, #0x1
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700b280a: e9c4 1302    	strd	r1, r3, [r4, #8]
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700b280e: f24a 3188    	movw	r1, #0xa388
700b2812: 6828         	ldr	r0, [r5]
700b2814: f2c7 0108    	movt	r1, #0x7008
700b2818: eb01 1000    	add.w	r0, r1, r0, lsl #4
700b281c: f003 f8d0    	bl	0x700b59c0 <tm_pmu_profile_start> @ imm = #0x31a0
;    tm_queue_send_from_isr(0, message);
700b2820: 4621         	mov	r1, r4
700b2822: 2000         	movs	r0, #0x0
700b2824: f002 fc1c    	bl	0x700b5060 <tm_queue_send_from_isr> @ imm = #0x2838
;    isr_message_counter++; /* Prepare for next iteration */
700b2828: 6828         	ldr	r0, [r5]
700b282a: 3001         	adds	r0, #0x1
700b282c: 6028         	str	r0, [r5]
; }
700b282e: bdb0         	pop	{r4, r5, r7, pc}

700b2830 <Sciclient_pmSetModuleRst>:
700b2830: b580         	push	{r7, lr}
700b2832: b090         	sub	sp, #0x40
700b2834: 900f         	str	r0, [sp, #0x3c]
700b2836: 910e         	str	r1, [sp, #0x38]
700b2838: 920d         	str	r2, [sp, #0x34]
700b283a: 2000         	movs	r0, #0x0
700b283c: 900c         	str	r0, [sp, #0x30]
700b283e: 990f         	ldr	r1, [sp, #0x3c]
700b2840: 910a         	str	r1, [sp, #0x28]
700b2842: 990e         	ldr	r1, [sp, #0x38]
700b2844: 910b         	str	r1, [sp, #0x2c]
700b2846: f240 2102    	movw	r1, #0x202
700b284a: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b284e: 2102         	movs	r1, #0x2
700b2850: 9104         	str	r1, [sp, #0x10]
700b2852: a908         	add	r1, sp, #0x20
700b2854: 9105         	str	r1, [sp, #0x14]
700b2856: 2110         	movs	r1, #0x10
700b2858: 9106         	str	r1, [sp, #0x18]
700b285a: 990d         	ldr	r1, [sp, #0x34]
700b285c: 9107         	str	r1, [sp, #0x1c]
700b285e: 9000         	str	r0, [sp]
700b2860: 9001         	str	r0, [sp, #0x4]
700b2862: 9002         	str	r0, [sp, #0x8]
700b2864: a803         	add	r0, sp, #0xc
700b2866: 4669         	mov	r1, sp
700b2868: f7f1 f9ea    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xec2c
700b286c: 900c         	str	r0, [sp, #0x30]
700b286e: 980c         	ldr	r0, [sp, #0x30]
700b2870: b930         	cbnz	r0, 0x700b2880 <Sciclient_pmSetModuleRst+0x50> @ imm = #0xc
700b2872: e7ff         	b	0x700b2874 <Sciclient_pmSetModuleRst+0x44> @ imm = #-0x2
700b2874: 9800         	ldr	r0, [sp]
700b2876: f000 0002    	and	r0, r0, #0x2
700b287a: 2802         	cmp	r0, #0x2
700b287c: d004         	beq	0x700b2888 <Sciclient_pmSetModuleRst+0x58> @ imm = #0x8
700b287e: e7ff         	b	0x700b2880 <Sciclient_pmSetModuleRst+0x50> @ imm = #-0x2
700b2880: f04f 30ff    	mov.w	r0, #0xffffffff
700b2884: 900c         	str	r0, [sp, #0x30]
700b2886: e7ff         	b	0x700b2888 <Sciclient_pmSetModuleRst+0x58> @ imm = #-0x2
700b2888: 980c         	ldr	r0, [sp, #0x30]
700b288a: b010         	add	sp, #0x40
700b288c: bd80         	pop	{r7, pc}
700b288e: 0000         	movs	r0, r0

700b2890 <Sciclient_rmIaGetInst>:
700b2890: b083         	sub	sp, #0xc
700b2892: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b2896: 2000         	movs	r0, #0x0
700b2898: 9001         	str	r0, [sp, #0x4]
700b289a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b289e: e7ff         	b	0x700b28a0 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x2
700b28a0: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b28a4: 2800         	cmp	r0, #0x0
700b28a6: dc1e         	bgt	0x700b28e6 <Sciclient_rmIaGetInst+0x56> @ imm = #0x3c
700b28a8: e7ff         	b	0x700b28aa <Sciclient_rmIaGetInst+0x1a> @ imm = #-0x2
700b28aa: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b28ae: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b28b2: 014a         	lsls	r2, r1, #0x5
700b28b4: f248 614c    	movw	r1, #0x864c
700b28b8: f2c7 010b    	movt	r1, #0x700b
700b28bc: 5a89         	ldrh	r1, [r1, r2]
700b28be: 4288         	cmp	r0, r1
700b28c0: d10a         	bne	0x700b28d8 <Sciclient_rmIaGetInst+0x48> @ imm = #0x14
700b28c2: e7ff         	b	0x700b28c4 <Sciclient_rmIaGetInst+0x34> @ imm = #-0x2
700b28c4: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b28c8: f248 604c    	movw	r0, #0x864c
700b28cc: f2c7 000b    	movt	r0, #0x700b
700b28d0: eb00 1041    	add.w	r0, r0, r1, lsl #5
700b28d4: 9001         	str	r0, [sp, #0x4]
700b28d6: e006         	b	0x700b28e6 <Sciclient_rmIaGetInst+0x56> @ imm = #0xc
700b28d8: e7ff         	b	0x700b28da <Sciclient_rmIaGetInst+0x4a> @ imm = #-0x2
700b28da: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b28de: 3001         	adds	r0, #0x1
700b28e0: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b28e4: e7dc         	b	0x700b28a0 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x48
700b28e6: 9801         	ldr	r0, [sp, #0x4]
700b28e8: b003         	add	sp, #0xc
700b28ea: 4770         	bx	lr
700b28ec: 0000         	movs	r0, r0
700b28ee: 0000         	movs	r0, r0

700b28f0 <Sciclient_rmPsPush>:
700b28f0: b083         	sub	sp, #0xc
700b28f2: 9002         	str	r0, [sp, #0x8]
700b28f4: f8ad 1006    	strh.w	r1, [sp, #0x6]
700b28f8: 2000         	movs	r0, #0x0
700b28fa: 9000         	str	r0, [sp]
700b28fc: f64a 10a8    	movw	r0, #0xa9a8
700b2900: f2c7 0008    	movt	r0, #0x7008
700b2904: 8c80         	ldrh	r0, [r0, #0x24]
700b2906: 2802         	cmp	r0, #0x2
700b2908: dc19         	bgt	0x700b293e <Sciclient_rmPsPush+0x4e> @ imm = #0x32
700b290a: e7ff         	b	0x700b290c <Sciclient_rmPsPush+0x1c> @ imm = #-0x2
700b290c: 9802         	ldr	r0, [sp, #0x8]
700b290e: b1b0         	cbz	r0, 0x700b293e <Sciclient_rmPsPush+0x4e> @ imm = #0x2c
700b2910: e7ff         	b	0x700b2912 <Sciclient_rmPsPush+0x22> @ imm = #-0x2
700b2912: 9802         	ldr	r0, [sp, #0x8]
700b2914: f64a 11a8    	movw	r1, #0xa9a8
700b2918: f2c7 0108    	movt	r1, #0x7008
700b291c: 8c8a         	ldrh	r2, [r1, #0x24]
700b291e: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2922: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b2926: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b292a: 8c8a         	ldrh	r2, [r1, #0x24]
700b292c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b2930: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b2934: 8090         	strh	r0, [r2, #0x4]
700b2936: 8c88         	ldrh	r0, [r1, #0x24]
700b2938: 3001         	adds	r0, #0x1
700b293a: 8488         	strh	r0, [r1, #0x24]
700b293c: e003         	b	0x700b2946 <Sciclient_rmPsPush+0x56> @ imm = #0x6
700b293e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2942: 9000         	str	r0, [sp]
700b2944: e7ff         	b	0x700b2946 <Sciclient_rmPsPush+0x56> @ imm = #-0x2
700b2946: 9800         	ldr	r0, [sp]
700b2948: b003         	add	sp, #0xc
700b294a: 4770         	bx	lr
700b294c: 0000         	movs	r0, r0
700b294e: 0000         	movs	r0, r0

700b2950 <SemaphoreP_pend>:
700b2950: b580         	push	{r7, lr}
700b2952: b086         	sub	sp, #0x18
700b2954: 9005         	str	r0, [sp, #0x14]
700b2956: 9104         	str	r1, [sp, #0x10]
700b2958: 9805         	ldr	r0, [sp, #0x14]
700b295a: 9003         	str	r0, [sp, #0xc]
700b295c: 9803         	ldr	r0, [sp, #0xc]
700b295e: 6d40         	ldr	r0, [r0, #0x54]
700b2960: 2801         	cmp	r0, #0x1
700b2962: d107         	bne	0x700b2974 <SemaphoreP_pend+0x24> @ imm = #0xe
700b2964: e7ff         	b	0x700b2966 <SemaphoreP_pend+0x16> @ imm = #-0x2
700b2966: 9803         	ldr	r0, [sp, #0xc]
700b2968: 301c         	adds	r0, #0x1c
700b296a: 9904         	ldr	r1, [sp, #0x10]
700b296c: f7fc ff98    	bl	0x700af8a0 <_txe_mutex_get> @ imm = #-0x30d0
700b2970: 9001         	str	r0, [sp, #0x4]
700b2972: e005         	b	0x700b2980 <SemaphoreP_pend+0x30> @ imm = #0xa
700b2974: 9803         	ldr	r0, [sp, #0xc]
700b2976: 9904         	ldr	r1, [sp, #0x10]
700b2978: f7ff fa42    	bl	0x700b1e00 <_txe_semaphore_get> @ imm = #-0xb7c
700b297c: 9001         	str	r0, [sp, #0x4]
700b297e: e7ff         	b	0x700b2980 <SemaphoreP_pend+0x30> @ imm = #-0x2
700b2980: 9801         	ldr	r0, [sp, #0x4]
700b2982: b168         	cbz	r0, 0x700b29a0 <SemaphoreP_pend+0x50> @ imm = #0x1a
700b2984: e7ff         	b	0x700b2986 <SemaphoreP_pend+0x36> @ imm = #-0x2
700b2986: 9801         	ldr	r0, [sp, #0x4]
700b2988: 280d         	cmp	r0, #0xd
700b298a: d104         	bne	0x700b2996 <SemaphoreP_pend+0x46> @ imm = #0x8
700b298c: e7ff         	b	0x700b298e <SemaphoreP_pend+0x3e> @ imm = #-0x2
700b298e: f06f 0001    	mvn	r0, #0x1
700b2992: 9002         	str	r0, [sp, #0x8]
700b2994: e003         	b	0x700b299e <SemaphoreP_pend+0x4e> @ imm = #0x6
700b2996: f04f 30ff    	mov.w	r0, #0xffffffff
700b299a: 9002         	str	r0, [sp, #0x8]
700b299c: e7ff         	b	0x700b299e <SemaphoreP_pend+0x4e> @ imm = #-0x2
700b299e: e002         	b	0x700b29a6 <SemaphoreP_pend+0x56> @ imm = #0x4
700b29a0: 2000         	movs	r0, #0x0
700b29a2: 9002         	str	r0, [sp, #0x8]
700b29a4: e7ff         	b	0x700b29a6 <SemaphoreP_pend+0x56> @ imm = #-0x2
700b29a6: 9802         	ldr	r0, [sp, #0x8]
700b29a8: b006         	add	sp, #0x18
700b29aa: bd80         	pop	{r7, pc}
700b29ac: 0000         	movs	r0, r0
700b29ae: 0000         	movs	r0, r0

700b29b0 <UART_lld_deInit>:
700b29b0: b580         	push	{r7, lr}
700b29b2: b084         	sub	sp, #0x10
700b29b4: 9003         	str	r0, [sp, #0xc]
700b29b6: 2000         	movs	r0, #0x0
700b29b8: 9002         	str	r0, [sp, #0x8]
700b29ba: 9803         	ldr	r0, [sp, #0xc]
700b29bc: b1f8         	cbz	r0, 0x700b29fe <UART_lld_deInit+0x4e> @ imm = #0x3e
700b29be: e7ff         	b	0x700b29c0 <UART_lld_deInit+0x10> @ imm = #-0x2
700b29c0: 9903         	ldr	r1, [sp, #0xc]
700b29c2: 2002         	movs	r0, #0x2
700b29c4: 6548         	str	r0, [r1, #0x54]
700b29c6: 9803         	ldr	r0, [sp, #0xc]
700b29c8: f7fd ff72    	bl	0x700b08b0 <UART_lld_flushTxFifo> @ imm = #-0x211c
700b29cc: 9002         	str	r0, [sp, #0x8]
700b29ce: 9802         	ldr	r0, [sp, #0x8]
700b29d0: b988         	cbnz	r0, 0x700b29f6 <UART_lld_deInit+0x46> @ imm = #0x22
700b29d2: e7ff         	b	0x700b29d4 <UART_lld_deInit+0x24> @ imm = #-0x2
700b29d4: 9803         	ldr	r0, [sp, #0xc]
700b29d6: 6800         	ldr	r0, [r0]
700b29d8: 2107         	movs	r1, #0x7
700b29da: 9101         	str	r1, [sp, #0x4]
700b29dc: f7fa fae0    	bl	0x700acfa0 <UART_intrDisable> @ imm = #-0x5a40
700b29e0: 9803         	ldr	r0, [sp, #0xc]
700b29e2: 6800         	ldr	r0, [r0]
700b29e4: 2102         	movs	r1, #0x2
700b29e6: f002 f8a3    	bl	0x700b4b30 <UART_intr2Disable> @ imm = #0x2146
700b29ea: 9901         	ldr	r1, [sp, #0x4]
700b29ec: 9803         	ldr	r0, [sp, #0xc]
700b29ee: 6800         	ldr	r0, [r0]
700b29f0: f002 f8e6    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0x21cc
700b29f4: e7ff         	b	0x700b29f6 <UART_lld_deInit+0x46> @ imm = #-0x2
700b29f6: 9903         	ldr	r1, [sp, #0xc]
700b29f8: 2000         	movs	r0, #0x0
700b29fa: 6548         	str	r0, [r1, #0x54]
700b29fc: e003         	b	0x700b2a06 <UART_lld_deInit+0x56> @ imm = #0x6
700b29fe: f06f 0002    	mvn	r0, #0x2
700b2a02: 9002         	str	r0, [sp, #0x8]
700b2a04: e7ff         	b	0x700b2a06 <UART_lld_deInit+0x56> @ imm = #-0x2
700b2a06: 9802         	ldr	r0, [sp, #0x8]
700b2a08: b004         	add	sp, #0x10
700b2a0a: bd80         	pop	{r7, pc}
700b2a0c: 0000         	movs	r0, r0
700b2a0e: 0000         	movs	r0, r0

700b2a10 <UART_lld_writeCompleteCallback>:
700b2a10: b580         	push	{r7, lr}
700b2a12: b086         	sub	sp, #0x18
700b2a14: 9005         	str	r0, [sp, #0x14]
700b2a16: 9805         	ldr	r0, [sp, #0x14]
700b2a18: 9002         	str	r0, [sp, #0x8]
700b2a1a: 9802         	ldr	r0, [sp, #0x8]
700b2a1c: b320         	cbz	r0, 0x700b2a68 <UART_lld_writeCompleteCallback+0x58> @ imm = #0x48
700b2a1e: e7ff         	b	0x700b2a20 <UART_lld_writeCompleteCallback+0x10> @ imm = #-0x2
700b2a20: 9802         	ldr	r0, [sp, #0x8]
700b2a22: 6e00         	ldr	r0, [r0, #0x60]
700b2a24: 9001         	str	r0, [sp, #0x4]
700b2a26: 9801         	ldr	r0, [sp, #0x4]
700b2a28: b1e8         	cbz	r0, 0x700b2a66 <UART_lld_writeCompleteCallback+0x56> @ imm = #0x3a
700b2a2a: e7ff         	b	0x700b2a2c <UART_lld_writeCompleteCallback+0x1c> @ imm = #-0x2
700b2a2c: 9801         	ldr	r0, [sp, #0x4]
700b2a2e: 9004         	str	r0, [sp, #0x10]
700b2a30: 9804         	ldr	r0, [sp, #0x10]
700b2a32: 6840         	ldr	r0, [r0, #0x4]
700b2a34: 9003         	str	r0, [sp, #0xc]
700b2a36: 9802         	ldr	r0, [sp, #0x8]
700b2a38: 6c00         	ldr	r0, [r0, #0x40]
700b2a3a: 9903         	ldr	r1, [sp, #0xc]
700b2a3c: f8d1 1080    	ldr.w	r1, [r1, #0x80]
700b2a40: 6048         	str	r0, [r1, #0x4]
700b2a42: 9803         	ldr	r0, [sp, #0xc]
700b2a44: 69c0         	ldr	r0, [r0, #0x1c]
700b2a46: 2801         	cmp	r0, #0x1
700b2a48: d107         	bne	0x700b2a5a <UART_lld_writeCompleteCallback+0x4a> @ imm = #0xe
700b2a4a: e7ff         	b	0x700b2a4c <UART_lld_writeCompleteCallback+0x3c> @ imm = #-0x2
700b2a4c: 9803         	ldr	r0, [sp, #0xc]
700b2a4e: 6a42         	ldr	r2, [r0, #0x24]
700b2a50: 9802         	ldr	r0, [sp, #0x8]
700b2a52: f100 013c    	add.w	r1, r0, #0x3c
700b2a56: 4790         	blx	r2
700b2a58: e004         	b	0x700b2a64 <UART_lld_writeCompleteCallback+0x54> @ imm = #0x8
700b2a5a: 9802         	ldr	r0, [sp, #0x8]
700b2a5c: 6dc0         	ldr	r0, [r0, #0x5c]
700b2a5e: f001 f807    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0x100e
700b2a62: e7ff         	b	0x700b2a64 <UART_lld_writeCompleteCallback+0x54> @ imm = #-0x2
700b2a64: e7ff         	b	0x700b2a66 <UART_lld_writeCompleteCallback+0x56> @ imm = #-0x2
700b2a66: e7ff         	b	0x700b2a68 <UART_lld_writeCompleteCallback+0x58> @ imm = #-0x2
700b2a68: b006         	add	sp, #0x18
700b2a6a: bd80         	pop	{r7, pc}
700b2a6c: 0000         	movs	r0, r0
700b2a6e: 0000         	movs	r0, r0

700b2a70 <Sciclient_rmIaValidateGlobalEvt>:
700b2a70: b580         	push	{r7, lr}
700b2a72: b086         	sub	sp, #0x18
700b2a74: f8ad 0016    	strh.w	r0, [sp, #0x16]
700b2a78: f8ad 1014    	strh.w	r1, [sp, #0x14]
700b2a7c: 2000         	movs	r0, #0x0
700b2a7e: 9004         	str	r0, [sp, #0x10]
700b2a80: 9003         	str	r0, [sp, #0xc]
700b2a82: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700b2a86: f7ff ff03    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #-0x1fa
700b2a8a: 9003         	str	r0, [sp, #0xc]
700b2a8c: 9803         	ldr	r0, [sp, #0xc]
700b2a8e: b920         	cbnz	r0, 0x700b2a9a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #0x8
700b2a90: e7ff         	b	0x700b2a92 <Sciclient_rmIaValidateGlobalEvt+0x22> @ imm = #-0x2
700b2a92: f06f 0001    	mvn	r0, #0x1
700b2a96: 9004         	str	r0, [sp, #0x10]
700b2a98: e7ff         	b	0x700b2a9a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #-0x2
700b2a9a: 9804         	ldr	r0, [sp, #0x10]
700b2a9c: b990         	cbnz	r0, 0x700b2ac4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #0x24
700b2a9e: e7ff         	b	0x700b2aa0 <Sciclient_rmIaValidateGlobalEvt+0x30> @ imm = #-0x2
700b2aa0: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700b2aa4: 9903         	ldr	r1, [sp, #0xc]
700b2aa6: 8909         	ldrh	r1, [r1, #0x8]
700b2aa8: 1a40         	subs	r0, r0, r1
700b2aaa: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b2aae: 9803         	ldr	r0, [sp, #0xc]
700b2ab0: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b2ab4: 466a         	mov	r2, sp
700b2ab6: 2300         	movs	r3, #0x0
700b2ab8: 6013         	str	r3, [r2]
700b2aba: 461a         	mov	r2, r3
700b2abc: f7f8 fbd0    	bl	0x700ab260 <Sciclient_rmIaValidateEvt> @ imm = #-0x7860
700b2ac0: 9004         	str	r0, [sp, #0x10]
700b2ac2: e7ff         	b	0x700b2ac4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #-0x2
700b2ac4: 9804         	ldr	r0, [sp, #0x10]
700b2ac6: b006         	add	sp, #0x18
700b2ac8: bd80         	pop	{r7, pc}
700b2aca: 0000         	movs	r0, r0
700b2acc: 0000         	movs	r0, r0
700b2ace: 0000         	movs	r0, r0

700b2ad0 <UART_lld_readCompleteCallback>:
700b2ad0: b580         	push	{r7, lr}
700b2ad2: b086         	sub	sp, #0x18
700b2ad4: 9005         	str	r0, [sp, #0x14]
700b2ad6: 9805         	ldr	r0, [sp, #0x14]
700b2ad8: 9002         	str	r0, [sp, #0x8]
700b2ada: 9802         	ldr	r0, [sp, #0x8]
700b2adc: b318         	cbz	r0, 0x700b2b26 <UART_lld_readCompleteCallback+0x56> @ imm = #0x46
700b2ade: e7ff         	b	0x700b2ae0 <UART_lld_readCompleteCallback+0x10> @ imm = #-0x2
700b2ae0: 9802         	ldr	r0, [sp, #0x8]
700b2ae2: 6e00         	ldr	r0, [r0, #0x60]
700b2ae4: 9001         	str	r0, [sp, #0x4]
700b2ae6: 9801         	ldr	r0, [sp, #0x4]
700b2ae8: b1e0         	cbz	r0, 0x700b2b24 <UART_lld_readCompleteCallback+0x54> @ imm = #0x38
700b2aea: e7ff         	b	0x700b2aec <UART_lld_readCompleteCallback+0x1c> @ imm = #-0x2
700b2aec: 9801         	ldr	r0, [sp, #0x4]
700b2aee: 9004         	str	r0, [sp, #0x10]
700b2af0: 9804         	ldr	r0, [sp, #0x10]
700b2af2: 6840         	ldr	r0, [r0, #0x4]
700b2af4: 9003         	str	r0, [sp, #0xc]
700b2af6: 9802         	ldr	r0, [sp, #0x8]
700b2af8: 6ac0         	ldr	r0, [r0, #0x2c]
700b2afa: 9903         	ldr	r1, [sp, #0xc]
700b2afc: 6fc9         	ldr	r1, [r1, #0x7c]
700b2afe: 6048         	str	r0, [r1, #0x4]
700b2b00: 9803         	ldr	r0, [sp, #0xc]
700b2b02: 6940         	ldr	r0, [r0, #0x14]
700b2b04: 2801         	cmp	r0, #0x1
700b2b06: d107         	bne	0x700b2b18 <UART_lld_readCompleteCallback+0x48> @ imm = #0xe
700b2b08: e7ff         	b	0x700b2b0a <UART_lld_readCompleteCallback+0x3a> @ imm = #-0x2
700b2b0a: 9803         	ldr	r0, [sp, #0xc]
700b2b0c: 6a02         	ldr	r2, [r0, #0x20]
700b2b0e: 9802         	ldr	r0, [sp, #0x8]
700b2b10: f100 0128    	add.w	r1, r0, #0x28
700b2b14: 4790         	blx	r2
700b2b16: e004         	b	0x700b2b22 <UART_lld_readCompleteCallback+0x52> @ imm = #0x8
700b2b18: 9802         	ldr	r0, [sp, #0x8]
700b2b1a: 6d80         	ldr	r0, [r0, #0x58]
700b2b1c: f000 ffa8    	bl	0x700b3a70 <SemaphoreP_post> @ imm = #0xf50
700b2b20: e7ff         	b	0x700b2b22 <UART_lld_readCompleteCallback+0x52> @ imm = #-0x2
700b2b22: e7ff         	b	0x700b2b24 <UART_lld_readCompleteCallback+0x54> @ imm = #-0x2
700b2b24: e7ff         	b	0x700b2b26 <UART_lld_readCompleteCallback+0x56> @ imm = #-0x2
700b2b26: b006         	add	sp, #0x18
700b2b28: bd80         	pop	{r7, pc}
700b2b2a: 0000         	movs	r0, r0
700b2b2c: 0000         	movs	r0, r0
700b2b2e: 0000         	movs	r0, r0

700b2b30 <UART_regConfigModeEnable>:
700b2b30: b580         	push	{r7, lr}
700b2b32: b086         	sub	sp, #0x18
700b2b34: 9005         	str	r0, [sp, #0x14]
700b2b36: 9104         	str	r1, [sp, #0x10]
700b2b38: 9805         	ldr	r0, [sp, #0x14]
700b2b3a: 300c         	adds	r0, #0xc
700b2b3c: f002 fe58    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x2cb0
700b2b40: 9003         	str	r0, [sp, #0xc]
700b2b42: 9804         	ldr	r0, [sp, #0x10]
700b2b44: 9002         	str	r0, [sp, #0x8]
700b2b46: 287f         	cmp	r0, #0x7f
700b2b48: d00f         	beq	0x700b2b6a <UART_regConfigModeEnable+0x3a> @ imm = #0x1e
700b2b4a: e7ff         	b	0x700b2b4c <UART_regConfigModeEnable+0x1c> @ imm = #-0x2
700b2b4c: 9802         	ldr	r0, [sp, #0x8]
700b2b4e: 2880         	cmp	r0, #0x80
700b2b50: d004         	beq	0x700b2b5c <UART_regConfigModeEnable+0x2c> @ imm = #0x8
700b2b52: e7ff         	b	0x700b2b54 <UART_regConfigModeEnable+0x24> @ imm = #-0x2
700b2b54: 9802         	ldr	r0, [sp, #0x8]
700b2b56: 28bf         	cmp	r0, #0xbf
700b2b58: d113         	bne	0x700b2b82 <UART_regConfigModeEnable+0x52> @ imm = #0x26
700b2b5a: e7ff         	b	0x700b2b5c <UART_regConfigModeEnable+0x2c> @ imm = #-0x2
700b2b5c: 9805         	ldr	r0, [sp, #0x14]
700b2b5e: 300c         	adds	r0, #0xc
700b2b60: f89d 1010    	ldrb.w	r1, [sp, #0x10]
700b2b64: f002 fe4c    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x2c98
700b2b68: e00c         	b	0x700b2b84 <UART_regConfigModeEnable+0x54> @ imm = #0x18
700b2b6a: 9805         	ldr	r0, [sp, #0x14]
700b2b6c: 300c         	adds	r0, #0xc
700b2b6e: 9001         	str	r0, [sp, #0x4]
700b2b70: f002 fe3e    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x2c7c
700b2b74: 4601         	mov	r1, r0
700b2b76: 9801         	ldr	r0, [sp, #0x4]
700b2b78: f001 017f    	and	r1, r1, #0x7f
700b2b7c: f002 fe40    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x2c80
700b2b80: e000         	b	0x700b2b84 <UART_regConfigModeEnable+0x54> @ imm = #0x0
700b2b82: e7ff         	b	0x700b2b84 <UART_regConfigModeEnable+0x54> @ imm = #-0x2
700b2b84: 9803         	ldr	r0, [sp, #0xc]
700b2b86: b006         	add	sp, #0x18
700b2b88: bd80         	pop	{r7, pc}
700b2b8a: 0000         	movs	r0, r0
700b2b8c: 0000         	movs	r0, r0
700b2b8e: 0000         	movs	r0, r0

700b2b90 <_tx_initialize_kernel_enter>:
700b2b90: b580         	push	{r7, lr}
700b2b92: b082         	sub	sp, #0x8
700b2b94: f248 7068    	movw	r0, #0x8768
700b2b98: f2c7 000b    	movt	r0, #0x700b
700b2b9c: 6800         	ldr	r0, [r0]
700b2b9e: f110 3f0f    	cmn.w	r0, #0xf0f0f0f
700b2ba2: d00c         	beq	0x700b2bbe <_tx_initialize_kernel_enter+0x2e> @ imm = #0x18
700b2ba4: e7ff         	b	0x700b2ba6 <_tx_initialize_kernel_enter+0x16> @ imm = #-0x2
700b2ba6: f248 7168    	movw	r1, #0x8768
700b2baa: f2c7 010b    	movt	r1, #0x700b
700b2bae: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b2bb2: 6008         	str	r0, [r1]
700b2bb4: f003 eda4    	blx	0x700b6700 <_tx_initialize_low_level> @ imm = #0x3b48
700b2bb8: f002 fe92    	bl	0x700b58e0 <_tx_initialize_high_level> @ imm = #0x2d24
700b2bbc: e7ff         	b	0x700b2bbe <_tx_initialize_kernel_enter+0x2e> @ imm = #-0x2
700b2bbe: f248 7168    	movw	r1, #0x8768
700b2bc2: f2c7 010b    	movt	r1, #0x700b
700b2bc6: 9101         	str	r1, [sp, #0x4]
700b2bc8: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b2bcc: 6008         	str	r0, [r1]
700b2bce: f64a 2028    	movw	r0, #0xaa28
700b2bd2: f2c7 0008    	movt	r0, #0x7008
700b2bd6: 6800         	ldr	r0, [r0]
700b2bd8: f7fe ff1a    	bl	0x700b1a10 <tx_application_define> @ imm = #-0x11cc
700b2bdc: 9901         	ldr	r1, [sp, #0x4]
700b2bde: 2000         	movs	r0, #0x0
700b2be0: 6008         	str	r0, [r1]
700b2be2: f7fd ef38    	blx	0x700b0a54 <_tx_thread_schedule> @ imm = #-0x2190
700b2be6: b002         	add	sp, #0x8
700b2be8: bd80         	pop	{r7, pc}
700b2bea: 0000         	movs	r0, r0
700b2bec: 0000         	movs	r0, r0
700b2bee: 0000         	movs	r0, r0

700b2bf0 <Sciclient_rmIrqSetRaw>:
700b2bf0: b580         	push	{r7, lr}
700b2bf2: b08c         	sub	sp, #0x30
700b2bf4: 900b         	str	r0, [sp, #0x2c]
700b2bf6: 910a         	str	r1, [sp, #0x28]
700b2bf8: 9209         	str	r2, [sp, #0x24]
700b2bfa: f44f 5080    	mov.w	r0, #0x1000
700b2bfe: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2c02: 2002         	movs	r0, #0x2
700b2c04: 9004         	str	r0, [sp, #0x10]
700b2c06: 980b         	ldr	r0, [sp, #0x2c]
700b2c08: 9005         	str	r0, [sp, #0x14]
700b2c0a: 201c         	movs	r0, #0x1c
700b2c0c: 9006         	str	r0, [sp, #0x18]
700b2c0e: 9809         	ldr	r0, [sp, #0x24]
700b2c10: 9007         	str	r0, [sp, #0x1c]
700b2c12: 2000         	movs	r0, #0x0
700b2c14: 9000         	str	r0, [sp]
700b2c16: 980a         	ldr	r0, [sp, #0x28]
700b2c18: 9001         	str	r0, [sp, #0x4]
700b2c1a: 2008         	movs	r0, #0x8
700b2c1c: 9002         	str	r0, [sp, #0x8]
700b2c1e: a803         	add	r0, sp, #0xc
700b2c20: 4669         	mov	r1, sp
700b2c22: f7f1 f80d    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xefe6
700b2c26: 9008         	str	r0, [sp, #0x20]
700b2c28: 9808         	ldr	r0, [sp, #0x20]
700b2c2a: b930         	cbnz	r0, 0x700b2c3a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #0xc
700b2c2c: e7ff         	b	0x700b2c2e <Sciclient_rmIrqSetRaw+0x3e> @ imm = #-0x2
700b2c2e: 9800         	ldr	r0, [sp]
700b2c30: f000 0002    	and	r0, r0, #0x2
700b2c34: 2802         	cmp	r0, #0x2
700b2c36: d004         	beq	0x700b2c42 <Sciclient_rmIrqSetRaw+0x52> @ imm = #0x8
700b2c38: e7ff         	b	0x700b2c3a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #-0x2
700b2c3a: f04f 30ff    	mov.w	r0, #0xffffffff
700b2c3e: 9008         	str	r0, [sp, #0x20]
700b2c40: e7ff         	b	0x700b2c42 <Sciclient_rmIrqSetRaw+0x52> @ imm = #-0x2
700b2c42: 9808         	ldr	r0, [sp, #0x20]
700b2c44: b00c         	add	sp, #0x30
700b2c46: bd80         	pop	{r7, pc}
		...

700b2c50 <Sciclient_rmIrqUnmappedVintRouteDelete>:
700b2c50: b580         	push	{r7, lr}
700b2c52: b084         	sub	sp, #0x10
700b2c54: 9003         	str	r0, [sp, #0xc]
700b2c56: 2000         	movs	r0, #0x0
700b2c58: 9002         	str	r0, [sp, #0x8]
700b2c5a: 9903         	ldr	r1, [sp, #0xc]
700b2c5c: 8a08         	ldrh	r0, [r1, #0x10]
700b2c5e: 8a49         	ldrh	r1, [r1, #0x12]
700b2c60: f10d 0207    	add.w	r2, sp, #0x7
700b2c64: f7fe fe64    	bl	0x700b1930 <Sciclient_rmIaVintGetInfo> @ imm = #-0x1338
700b2c68: 9002         	str	r0, [sp, #0x8]
700b2c6a: 9802         	ldr	r0, [sp, #0x8]
700b2c6c: b940         	cbnz	r0, 0x700b2c80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x10
700b2c6e: e7ff         	b	0x700b2c70 <Sciclient_rmIrqUnmappedVintRouteDelete+0x20> @ imm = #-0x2
700b2c70: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2c74: b120         	cbz	r0, 0x700b2c80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x8
700b2c76: e7ff         	b	0x700b2c78 <Sciclient_rmIrqUnmappedVintRouteDelete+0x28> @ imm = #-0x2
700b2c78: f06f 0001    	mvn	r0, #0x1
700b2c7c: 9002         	str	r0, [sp, #0x8]
700b2c7e: e7ff         	b	0x700b2c80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #-0x2
700b2c80: 9802         	ldr	r0, [sp, #0x8]
700b2c82: b970         	cbnz	r0, 0x700b2ca2 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #0x1c
700b2c84: e7ff         	b	0x700b2c86 <Sciclient_rmIrqUnmappedVintRouteDelete+0x36> @ imm = #-0x2
700b2c86: 9803         	ldr	r0, [sp, #0xc]
700b2c88: f7f0 fb5a    	bl	0x700a3340 <Sciclient_rmIrqGetRoute> @ imm = #-0xf94c
700b2c8c: 9002         	str	r0, [sp, #0x8]
700b2c8e: 9802         	ldr	r0, [sp, #0x8]
700b2c90: b930         	cbnz	r0, 0x700b2ca0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #0xc
700b2c92: e7ff         	b	0x700b2c94 <Sciclient_rmIrqUnmappedVintRouteDelete+0x44> @ imm = #-0x2
700b2c94: 9803         	ldr	r0, [sp, #0xc]
700b2c96: 2100         	movs	r1, #0x0
700b2c98: f7f4 fe82    	bl	0x700a79a0 <Sciclient_rmIrqDeleteRoute> @ imm = #-0xb2fc
700b2c9c: 9002         	str	r0, [sp, #0x8]
700b2c9e: e7ff         	b	0x700b2ca0 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #-0x2
700b2ca0: e7ff         	b	0x700b2ca2 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #-0x2
700b2ca2: 9802         	ldr	r0, [sp, #0x8]
700b2ca4: b004         	add	sp, #0x10
700b2ca6: bd80         	pop	{r7, pc}
		...

700b2cb0 <Sciclient_rmRingCfg>:
700b2cb0: b580         	push	{r7, lr}
700b2cb2: b08c         	sub	sp, #0x30
700b2cb4: 900b         	str	r0, [sp, #0x2c]
700b2cb6: 910a         	str	r1, [sp, #0x28]
700b2cb8: 9209         	str	r2, [sp, #0x24]
700b2cba: f241 1010    	movw	r0, #0x1110
700b2cbe: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2cc2: 2002         	movs	r0, #0x2
700b2cc4: 9004         	str	r0, [sp, #0x10]
700b2cc6: 980b         	ldr	r0, [sp, #0x2c]
700b2cc8: 9005         	str	r0, [sp, #0x14]
700b2cca: 2022         	movs	r0, #0x22
700b2ccc: 9006         	str	r0, [sp, #0x18]
700b2cce: 9809         	ldr	r0, [sp, #0x24]
700b2cd0: 9007         	str	r0, [sp, #0x1c]
700b2cd2: 2000         	movs	r0, #0x0
700b2cd4: 9000         	str	r0, [sp]
700b2cd6: 980a         	ldr	r0, [sp, #0x28]
700b2cd8: 9001         	str	r0, [sp, #0x4]
700b2cda: 2008         	movs	r0, #0x8
700b2cdc: 9002         	str	r0, [sp, #0x8]
700b2cde: a803         	add	r0, sp, #0xc
700b2ce0: 4669         	mov	r1, sp
700b2ce2: f7f0 ffad    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf0a6
700b2ce6: 9008         	str	r0, [sp, #0x20]
700b2ce8: 9808         	ldr	r0, [sp, #0x20]
700b2cea: b930         	cbnz	r0, 0x700b2cfa <Sciclient_rmRingCfg+0x4a> @ imm = #0xc
700b2cec: e7ff         	b	0x700b2cee <Sciclient_rmRingCfg+0x3e> @ imm = #-0x2
700b2cee: 9800         	ldr	r0, [sp]
700b2cf0: f000 0002    	and	r0, r0, #0x2
700b2cf4: 2802         	cmp	r0, #0x2
700b2cf6: d004         	beq	0x700b2d02 <Sciclient_rmRingCfg+0x52> @ imm = #0x8
700b2cf8: e7ff         	b	0x700b2cfa <Sciclient_rmRingCfg+0x4a> @ imm = #-0x2
700b2cfa: f04f 30ff    	mov.w	r0, #0xffffffff
700b2cfe: 9008         	str	r0, [sp, #0x20]
700b2d00: e7ff         	b	0x700b2d02 <Sciclient_rmRingCfg+0x52> @ imm = #-0x2
700b2d02: 9808         	ldr	r0, [sp, #0x20]
700b2d04: b00c         	add	sp, #0x30
700b2d06: bd80         	pop	{r7, pc}
		...

700b2d10 <Sciclient_rmUdmapFlowCfg>:
700b2d10: b580         	push	{r7, lr}
700b2d12: b08c         	sub	sp, #0x30
700b2d14: 900b         	str	r0, [sp, #0x2c]
700b2d16: 910a         	str	r1, [sp, #0x28]
700b2d18: 9209         	str	r2, [sp, #0x24]
700b2d1a: f241 2030    	movw	r0, #0x1230
700b2d1e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2d22: 2002         	movs	r0, #0x2
700b2d24: 9004         	str	r0, [sp, #0x10]
700b2d26: 980b         	ldr	r0, [sp, #0x2c]
700b2d28: 9005         	str	r0, [sp, #0x14]
700b2d2a: 2029         	movs	r0, #0x29
700b2d2c: 9006         	str	r0, [sp, #0x18]
700b2d2e: 9809         	ldr	r0, [sp, #0x24]
700b2d30: 9007         	str	r0, [sp, #0x1c]
700b2d32: 2000         	movs	r0, #0x0
700b2d34: 9000         	str	r0, [sp]
700b2d36: 980a         	ldr	r0, [sp, #0x28]
700b2d38: 9001         	str	r0, [sp, #0x4]
700b2d3a: 2008         	movs	r0, #0x8
700b2d3c: 9002         	str	r0, [sp, #0x8]
700b2d3e: a803         	add	r0, sp, #0xc
700b2d40: 4669         	mov	r1, sp
700b2d42: f7f0 ff7d    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf106
700b2d46: 9008         	str	r0, [sp, #0x20]
700b2d48: 9808         	ldr	r0, [sp, #0x20]
700b2d4a: b930         	cbnz	r0, 0x700b2d5a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #0xc
700b2d4c: e7ff         	b	0x700b2d4e <Sciclient_rmUdmapFlowCfg+0x3e> @ imm = #-0x2
700b2d4e: 9800         	ldr	r0, [sp]
700b2d50: f000 0002    	and	r0, r0, #0x2
700b2d54: 2802         	cmp	r0, #0x2
700b2d56: d004         	beq	0x700b2d62 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #0x8
700b2d58: e7ff         	b	0x700b2d5a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #-0x2
700b2d5a: f04f 30ff    	mov.w	r0, #0xffffffff
700b2d5e: 9008         	str	r0, [sp, #0x20]
700b2d60: e7ff         	b	0x700b2d62 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #-0x2
700b2d62: 9808         	ldr	r0, [sp, #0x20]
700b2d64: b00c         	add	sp, #0x30
700b2d66: bd80         	pop	{r7, pc}
		...

700b2d70 <Sciclient_rmUdmapFlowSizeThreshCfg>:
700b2d70: b580         	push	{r7, lr}
700b2d72: b08c         	sub	sp, #0x30
700b2d74: 900b         	str	r0, [sp, #0x2c]
700b2d76: 910a         	str	r1, [sp, #0x28]
700b2d78: 9209         	str	r2, [sp, #0x24]
700b2d7a: f241 2031    	movw	r0, #0x1231
700b2d7e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2d82: 2002         	movs	r0, #0x2
700b2d84: 9004         	str	r0, [sp, #0x10]
700b2d86: 980b         	ldr	r0, [sp, #0x2c]
700b2d88: 9005         	str	r0, [sp, #0x14]
700b2d8a: 201d         	movs	r0, #0x1d
700b2d8c: 9006         	str	r0, [sp, #0x18]
700b2d8e: 9809         	ldr	r0, [sp, #0x24]
700b2d90: 9007         	str	r0, [sp, #0x1c]
700b2d92: 2000         	movs	r0, #0x0
700b2d94: 9000         	str	r0, [sp]
700b2d96: 980a         	ldr	r0, [sp, #0x28]
700b2d98: 9001         	str	r0, [sp, #0x4]
700b2d9a: 2008         	movs	r0, #0x8
700b2d9c: 9002         	str	r0, [sp, #0x8]
700b2d9e: a803         	add	r0, sp, #0xc
700b2da0: 4669         	mov	r1, sp
700b2da2: f7f0 ff4d    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf166
700b2da6: 9008         	str	r0, [sp, #0x20]
700b2da8: 9808         	ldr	r0, [sp, #0x20]
700b2daa: b930         	cbnz	r0, 0x700b2dba <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #0xc
700b2dac: e7ff         	b	0x700b2dae <Sciclient_rmUdmapFlowSizeThreshCfg+0x3e> @ imm = #-0x2
700b2dae: 9800         	ldr	r0, [sp]
700b2db0: f000 0002    	and	r0, r0, #0x2
700b2db4: 2802         	cmp	r0, #0x2
700b2db6: d004         	beq	0x700b2dc2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #0x8
700b2db8: e7ff         	b	0x700b2dba <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #-0x2
700b2dba: f04f 30ff    	mov.w	r0, #0xffffffff
700b2dbe: 9008         	str	r0, [sp, #0x20]
700b2dc0: e7ff         	b	0x700b2dc2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #-0x2
700b2dc2: 9808         	ldr	r0, [sp, #0x20]
700b2dc4: b00c         	add	sp, #0x30
700b2dc6: bd80         	pop	{r7, pc}
		...

700b2dd0 <Sciclient_rmUdmapRxChCfg>:
700b2dd0: b580         	push	{r7, lr}
700b2dd2: b08c         	sub	sp, #0x30
700b2dd4: 900b         	str	r0, [sp, #0x2c]
700b2dd6: 910a         	str	r1, [sp, #0x28]
700b2dd8: 9209         	str	r2, [sp, #0x24]
700b2dda: f241 2015    	movw	r0, #0x1215
700b2dde: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2de2: 2002         	movs	r0, #0x2
700b2de4: 9004         	str	r0, [sp, #0x10]
700b2de6: 980b         	ldr	r0, [sp, #0x2c]
700b2de8: 9005         	str	r0, [sp, #0x14]
700b2dea: 2022         	movs	r0, #0x22
700b2dec: 9006         	str	r0, [sp, #0x18]
700b2dee: 9809         	ldr	r0, [sp, #0x24]
700b2df0: 9007         	str	r0, [sp, #0x1c]
700b2df2: 2000         	movs	r0, #0x0
700b2df4: 9000         	str	r0, [sp]
700b2df6: 980a         	ldr	r0, [sp, #0x28]
700b2df8: 9001         	str	r0, [sp, #0x4]
700b2dfa: 2008         	movs	r0, #0x8
700b2dfc: 9002         	str	r0, [sp, #0x8]
700b2dfe: a803         	add	r0, sp, #0xc
700b2e00: 4669         	mov	r1, sp
700b2e02: f7f0 ff1d    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf1c6
700b2e06: 9008         	str	r0, [sp, #0x20]
700b2e08: 9808         	ldr	r0, [sp, #0x20]
700b2e0a: b930         	cbnz	r0, 0x700b2e1a <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #0xc
700b2e0c: e7ff         	b	0x700b2e0e <Sciclient_rmUdmapRxChCfg+0x3e> @ imm = #-0x2
700b2e0e: 9800         	ldr	r0, [sp]
700b2e10: f000 0002    	and	r0, r0, #0x2
700b2e14: 2802         	cmp	r0, #0x2
700b2e16: d004         	beq	0x700b2e22 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #0x8
700b2e18: e7ff         	b	0x700b2e1a <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #-0x2
700b2e1a: f04f 30ff    	mov.w	r0, #0xffffffff
700b2e1e: 9008         	str	r0, [sp, #0x20]
700b2e20: e7ff         	b	0x700b2e22 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #-0x2
700b2e22: 9808         	ldr	r0, [sp, #0x20]
700b2e24: b00c         	add	sp, #0x30
700b2e26: bd80         	pop	{r7, pc}
		...

700b2e30 <Sciclient_rmUdmapTxChCfg>:
700b2e30: b580         	push	{r7, lr}
700b2e32: b08c         	sub	sp, #0x30
700b2e34: 900b         	str	r0, [sp, #0x2c]
700b2e36: 910a         	str	r1, [sp, #0x28]
700b2e38: 9209         	str	r2, [sp, #0x24]
700b2e3a: f241 2005    	movw	r0, #0x1205
700b2e3e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b2e42: 2002         	movs	r0, #0x2
700b2e44: 9004         	str	r0, [sp, #0x10]
700b2e46: 980b         	ldr	r0, [sp, #0x2c]
700b2e48: 9005         	str	r0, [sp, #0x14]
700b2e4a: 2024         	movs	r0, #0x24
700b2e4c: 9006         	str	r0, [sp, #0x18]
700b2e4e: 9809         	ldr	r0, [sp, #0x24]
700b2e50: 9007         	str	r0, [sp, #0x1c]
700b2e52: 2000         	movs	r0, #0x0
700b2e54: 9000         	str	r0, [sp]
700b2e56: 980a         	ldr	r0, [sp, #0x28]
700b2e58: 9001         	str	r0, [sp, #0x4]
700b2e5a: 2008         	movs	r0, #0x8
700b2e5c: 9002         	str	r0, [sp, #0x8]
700b2e5e: a803         	add	r0, sp, #0xc
700b2e60: 4669         	mov	r1, sp
700b2e62: f7f0 feed    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf226
700b2e66: 9008         	str	r0, [sp, #0x20]
700b2e68: 9808         	ldr	r0, [sp, #0x20]
700b2e6a: b930         	cbnz	r0, 0x700b2e7a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #0xc
700b2e6c: e7ff         	b	0x700b2e6e <Sciclient_rmUdmapTxChCfg+0x3e> @ imm = #-0x2
700b2e6e: 9800         	ldr	r0, [sp]
700b2e70: f000 0002    	and	r0, r0, #0x2
700b2e74: 2802         	cmp	r0, #0x2
700b2e76: d004         	beq	0x700b2e82 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #0x8
700b2e78: e7ff         	b	0x700b2e7a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #-0x2
700b2e7a: f04f 30ff    	mov.w	r0, #0xffffffff
700b2e7e: 9008         	str	r0, [sp, #0x20]
700b2e80: e7ff         	b	0x700b2e82 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #-0x2
700b2e82: 9808         	ldr	r0, [sp, #0x20]
700b2e84: b00c         	add	sp, #0x30
700b2e86: bd80         	pop	{r7, pc}

700b2e88 <_outs>:
700b2e88: e92d4070     	push	{r4, r5, r6, lr}
700b2e8c: e5916004     	ldr	r6, [r1, #0x4]
700b2e90: e1a04001     	mov	r4, r1
700b2e94: e5913008     	ldr	r3, [r1, #0x8]
700b2e98: e1a05002     	mov	r5, r2
700b2e9c: e1560003     	cmp	r6, r3
700b2ea0: 9a00000a     	bls	0x700b2ed0 <_outs+0x48> @ imm = #0x28
700b2ea4: e0466003     	sub	r6, r6, r3
700b2ea8: e1a01000     	mov	r1, r0
700b2eac: e5940000     	ldr	r0, [r4]
700b2eb0: e1560005     	cmp	r6, r5
700b2eb4: 21a06005     	movhs	r6, r5
700b2eb8: e1a02006     	mov	r2, r6
700b2ebc: ebffbb2e     	bl	0x700a1b7c <__aeabi_memcpy8> @ imm = #-0x11348
700b2ec0: e5940000     	ldr	r0, [r4]
700b2ec4: e5943008     	ldr	r3, [r4, #0x8]
700b2ec8: e0800006     	add	r0, r0, r6
700b2ecc: e5840000     	str	r0, [r4]
700b2ed0: e0831005     	add	r1, r3, r5
700b2ed4: e1a00005     	mov	r0, r5
700b2ed8: e5841008     	str	r1, [r4, #0x8]
700b2edc: e8bd8070     	pop	{r4, r5, r6, pc}

700b2ee0 <_tx_thread_system_return>:
700b2ee0: e10f1000     	mrs	r1, apsr
700b2ee4: f10c0080     	cpsid	i
700b2ee8: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b2eec: e59f503c     	ldr	r5, [pc, #0x3c]         @ 0x700b2f30 <__tx_thread_dont_save_ts+0x8>
700b2ef0: e5956000     	ldr	r6, [r5]
700b2ef4: eef14a10     	vmrs	r4, fpscr
700b2ef8: e52d4004     	str	r4, [sp, #-0x4]!
700b2efc: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b2f00: e3a00000     	mov	r0, #0
700b2f04: e92d0003     	push	{r0, r1}
700b2f08: e59f2024     	ldr	r2, [pc, #0x24]         @ 0x700b2f34 <__tx_thread_dont_save_ts+0xc>
700b2f0c: e5921000     	ldr	r1, [r2]
700b2f10: e586d008     	str	sp, [r6, #0x8]
700b2f14: e3a04000     	mov	r4, #0
700b2f18: e3510000     	cmp	r1, #0
700b2f1c: 0a000001     	beq	0x700b2f28 <__tx_thread_dont_save_ts> @ imm = #0x4
700b2f20: e5824000     	str	r4, [r2]
700b2f24: e5861018     	str	r1, [r6, #0x18]

700b2f28 <__tx_thread_dont_save_ts>:
700b2f28: e5854000     	str	r4, [r5]
700b2f2c: eafff6c8     	b	0x700b0a54 <_tx_thread_schedule> @ imm = #-0x24e0
700b2f30: 4c aa 08 70  	.word	0x7008aa4c
700b2f34: 84 aa 08 70  	.word	0x7008aa84
700b2f38: 00 00 00 00  	.word	0x00000000
700b2f3c: 00 00 00 00  	.word	0x00000000

700b2f40 <Sciclient_rmIrqReleaseRaw>:
700b2f40: b580         	push	{r7, lr}
700b2f42: b08e         	sub	sp, #0x38
700b2f44: 900d         	str	r0, [sp, #0x34]
700b2f46: 910c         	str	r1, [sp, #0x30]
700b2f48: f241 0001    	movw	r0, #0x1001
700b2f4c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2f50: 2002         	movs	r0, #0x2
700b2f52: 9007         	str	r0, [sp, #0x1c]
700b2f54: 980d         	ldr	r0, [sp, #0x34]
700b2f56: 9008         	str	r0, [sp, #0x20]
700b2f58: 201c         	movs	r0, #0x1c
700b2f5a: 9009         	str	r0, [sp, #0x24]
700b2f5c: 980c         	ldr	r0, [sp, #0x30]
700b2f5e: 900a         	str	r0, [sp, #0x28]
700b2f60: 2000         	movs	r0, #0x0
700b2f62: 9003         	str	r0, [sp, #0xc]
700b2f64: a801         	add	r0, sp, #0x4
700b2f66: 9004         	str	r0, [sp, #0x10]
700b2f68: 2008         	movs	r0, #0x8
700b2f6a: 9005         	str	r0, [sp, #0x14]
700b2f6c: a806         	add	r0, sp, #0x18
700b2f6e: a903         	add	r1, sp, #0xc
700b2f70: f7f0 fe66    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf334
700b2f74: 900b         	str	r0, [sp, #0x2c]
700b2f76: 980b         	ldr	r0, [sp, #0x2c]
700b2f78: b930         	cbnz	r0, 0x700b2f88 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #0xc
700b2f7a: e7ff         	b	0x700b2f7c <Sciclient_rmIrqReleaseRaw+0x3c> @ imm = #-0x2
700b2f7c: 9803         	ldr	r0, [sp, #0xc]
700b2f7e: f000 0002    	and	r0, r0, #0x2
700b2f82: 2802         	cmp	r0, #0x2
700b2f84: d004         	beq	0x700b2f90 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #0x8
700b2f86: e7ff         	b	0x700b2f88 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #-0x2
700b2f88: f04f 30ff    	mov.w	r0, #0xffffffff
700b2f8c: 900b         	str	r0, [sp, #0x2c]
700b2f8e: e7ff         	b	0x700b2f90 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #-0x2
700b2f90: 980b         	ldr	r0, [sp, #0x2c]
700b2f92: b00e         	add	sp, #0x38
700b2f94: bd80         	pop	{r7, pc}
		...
700b2f9e: 0000         	movs	r0, r0

700b2fa0 <Sciclient_rmPsilPair>:
700b2fa0: b580         	push	{r7, lr}
700b2fa2: b08e         	sub	sp, #0x38
700b2fa4: 900d         	str	r0, [sp, #0x34]
700b2fa6: 910c         	str	r1, [sp, #0x30]
700b2fa8: f44f 5094    	mov.w	r0, #0x1280
700b2fac: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b2fb0: 2002         	movs	r0, #0x2
700b2fb2: 9007         	str	r0, [sp, #0x1c]
700b2fb4: 980d         	ldr	r0, [sp, #0x34]
700b2fb6: 9008         	str	r0, [sp, #0x20]
700b2fb8: 2014         	movs	r0, #0x14
700b2fba: 9009         	str	r0, [sp, #0x24]
700b2fbc: 980c         	ldr	r0, [sp, #0x30]
700b2fbe: 900a         	str	r0, [sp, #0x28]
700b2fc0: 2000         	movs	r0, #0x0
700b2fc2: 9003         	str	r0, [sp, #0xc]
700b2fc4: a801         	add	r0, sp, #0x4
700b2fc6: 9004         	str	r0, [sp, #0x10]
700b2fc8: 2008         	movs	r0, #0x8
700b2fca: 9005         	str	r0, [sp, #0x14]
700b2fcc: a806         	add	r0, sp, #0x18
700b2fce: a903         	add	r1, sp, #0xc
700b2fd0: f7f0 fe36    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf394
700b2fd4: 900b         	str	r0, [sp, #0x2c]
700b2fd6: 980b         	ldr	r0, [sp, #0x2c]
700b2fd8: b930         	cbnz	r0, 0x700b2fe8 <Sciclient_rmPsilPair+0x48> @ imm = #0xc
700b2fda: e7ff         	b	0x700b2fdc <Sciclient_rmPsilPair+0x3c> @ imm = #-0x2
700b2fdc: 9803         	ldr	r0, [sp, #0xc]
700b2fde: f000 0002    	and	r0, r0, #0x2
700b2fe2: 2802         	cmp	r0, #0x2
700b2fe4: d004         	beq	0x700b2ff0 <Sciclient_rmPsilPair+0x50> @ imm = #0x8
700b2fe6: e7ff         	b	0x700b2fe8 <Sciclient_rmPsilPair+0x48> @ imm = #-0x2
700b2fe8: f04f 30ff    	mov.w	r0, #0xffffffff
700b2fec: 900b         	str	r0, [sp, #0x2c]
700b2fee: e7ff         	b	0x700b2ff0 <Sciclient_rmPsilPair+0x50> @ imm = #-0x2
700b2ff0: 980b         	ldr	r0, [sp, #0x2c]
700b2ff2: b00e         	add	sp, #0x38
700b2ff4: bd80         	pop	{r7, pc}
		...
700b2ffe: 0000         	movs	r0, r0

700b3000 <Sciclient_rmPsilUnpair>:
700b3000: b580         	push	{r7, lr}
700b3002: b08e         	sub	sp, #0x38
700b3004: 900d         	str	r0, [sp, #0x34]
700b3006: 910c         	str	r1, [sp, #0x30]
700b3008: f241 2081    	movw	r0, #0x1281
700b300c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b3010: 2002         	movs	r0, #0x2
700b3012: 9007         	str	r0, [sp, #0x1c]
700b3014: 980d         	ldr	r0, [sp, #0x34]
700b3016: 9008         	str	r0, [sp, #0x20]
700b3018: 2014         	movs	r0, #0x14
700b301a: 9009         	str	r0, [sp, #0x24]
700b301c: 980c         	ldr	r0, [sp, #0x30]
700b301e: 900a         	str	r0, [sp, #0x28]
700b3020: 2000         	movs	r0, #0x0
700b3022: 9003         	str	r0, [sp, #0xc]
700b3024: a801         	add	r0, sp, #0x4
700b3026: 9004         	str	r0, [sp, #0x10]
700b3028: 2008         	movs	r0, #0x8
700b302a: 9005         	str	r0, [sp, #0x14]
700b302c: a806         	add	r0, sp, #0x18
700b302e: a903         	add	r1, sp, #0xc
700b3030: f7f0 fe06    	bl	0x700a3c40 <Sciclient_service> @ imm = #-0xf3f4
700b3034: 900b         	str	r0, [sp, #0x2c]
700b3036: 980b         	ldr	r0, [sp, #0x2c]
700b3038: b930         	cbnz	r0, 0x700b3048 <Sciclient_rmPsilUnpair+0x48> @ imm = #0xc
700b303a: e7ff         	b	0x700b303c <Sciclient_rmPsilUnpair+0x3c> @ imm = #-0x2
700b303c: 9803         	ldr	r0, [sp, #0xc]
700b303e: f000 0002    	and	r0, r0, #0x2
700b3042: 2802         	cmp	r0, #0x2
700b3044: d004         	beq	0x700b3050 <Sciclient_rmPsilUnpair+0x50> @ imm = #0x8
700b3046: e7ff         	b	0x700b3048 <Sciclient_rmPsilUnpair+0x48> @ imm = #-0x2
700b3048: f04f 30ff    	mov.w	r0, #0xffffffff
700b304c: 900b         	str	r0, [sp, #0x2c]
700b304e: e7ff         	b	0x700b3050 <Sciclient_rmPsilUnpair+0x50> @ imm = #-0x2
700b3050: 980b         	ldr	r0, [sp, #0x2c]
700b3052: b00e         	add	sp, #0x38
700b3054: bd80         	pop	{r7, pc}
		...
700b305e: 0000         	movs	r0, r0

700b3060 <Udma_chSetPeerReg>:
700b3060: b580         	push	{r7, lr}
700b3062: b086         	sub	sp, #0x18
700b3064: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b3068: 9005         	str	r0, [sp, #0x14]
700b306a: 9104         	str	r1, [sp, #0x10]
700b306c: 9203         	str	r2, [sp, #0xc]
700b306e: 9302         	str	r3, [sp, #0x8]
700b3070: 9803         	ldr	r0, [sp, #0xc]
700b3072: f002 fc0d    	bl	0x700b5890 <CSL_REG32_RD_RAW> @ imm = #0x281a
700b3076: 9001         	str	r0, [sp, #0x4]
700b3078: 9801         	ldr	r0, [sp, #0x4]
700b307a: f020 4000    	bic	r0, r0, #0x80000000
700b307e: 9001         	str	r0, [sp, #0x4]
700b3080: 9803         	ldr	r0, [sp, #0xc]
700b3082: 9901         	ldr	r1, [sp, #0x4]
700b3084: f002 fb84    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0x2708
700b3088: 9804         	ldr	r0, [sp, #0x10]
700b308a: 6801         	ldr	r1, [r0]
700b308c: 6840         	ldr	r0, [r0, #0x4]
700b308e: f36f 301f    	bfc	r0, #12, #20
700b3092: f361 601a    	bfi	r0, r1, #24, #3
700b3096: 9001         	str	r0, [sp, #0x4]
700b3098: 9808         	ldr	r0, [sp, #0x20]
700b309a: 9901         	ldr	r1, [sp, #0x4]
700b309c: f002 fb78    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0x26f0
700b30a0: 9804         	ldr	r0, [sp, #0x10]
700b30a2: 6880         	ldr	r0, [r0, #0x8]
700b30a4: f36f 301f    	bfc	r0, #12, #20
700b30a8: 9001         	str	r0, [sp, #0x4]
700b30aa: 9802         	ldr	r0, [sp, #0x8]
700b30ac: 9901         	ldr	r1, [sp, #0x4]
700b30ae: f002 fb6f    	bl	0x700b5790 <CSL_REG32_WR_RAW> @ imm = #0x26de
700b30b2: b006         	add	sp, #0x18
700b30b4: bd80         	pop	{r7, pc}
		...
700b30be: 0000         	movs	r0, r0

700b30c0 <Udma_eventGetGlobalHandle>:
700b30c0: b084         	sub	sp, #0x10
700b30c2: 9003         	str	r0, [sp, #0xc]
700b30c4: 2000         	movs	r0, #0x0
700b30c6: 9002         	str	r0, [sp, #0x8]
700b30c8: 9000         	str	r0, [sp]
700b30ca: 9803         	ldr	r0, [sp, #0xc]
700b30cc: b920         	cbnz	r0, 0x700b30d8 <Udma_eventGetGlobalHandle+0x18> @ imm = #0x8
700b30ce: e7ff         	b	0x700b30d0 <Udma_eventGetGlobalHandle+0x10> @ imm = #-0x2
700b30d0: f06f 0001    	mvn	r0, #0x1
700b30d4: 9002         	str	r0, [sp, #0x8]
700b30d6: e7ff         	b	0x700b30d8 <Udma_eventGetGlobalHandle+0x18> @ imm = #-0x2
700b30d8: 9802         	ldr	r0, [sp, #0x8]
700b30da: b988         	cbnz	r0, 0x700b3100 <Udma_eventGetGlobalHandle+0x40> @ imm = #0x22
700b30dc: e7ff         	b	0x700b30de <Udma_eventGetGlobalHandle+0x1e> @ imm = #-0x2
700b30de: 9803         	ldr	r0, [sp, #0xc]
700b30e0: 9001         	str	r0, [sp, #0x4]
700b30e2: 9801         	ldr	r0, [sp, #0x4]
700b30e4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b30e8: f64a 31cd    	movw	r1, #0xabcd
700b30ec: f6ca 31dc    	movt	r1, #0xabdc
700b30f0: 4288         	cmp	r0, r1
700b30f2: d004         	beq	0x700b30fe <Udma_eventGetGlobalHandle+0x3e> @ imm = #0x8
700b30f4: e7ff         	b	0x700b30f6 <Udma_eventGetGlobalHandle+0x36> @ imm = #-0x2
700b30f6: f04f 30ff    	mov.w	r0, #0xffffffff
700b30fa: 9002         	str	r0, [sp, #0x8]
700b30fc: e7ff         	b	0x700b30fe <Udma_eventGetGlobalHandle+0x3e> @ imm = #-0x2
700b30fe: e7ff         	b	0x700b3100 <Udma_eventGetGlobalHandle+0x40> @ imm = #-0x2
700b3100: 9802         	ldr	r0, [sp, #0x8]
700b3102: b928         	cbnz	r0, 0x700b3110 <Udma_eventGetGlobalHandle+0x50> @ imm = #0xa
700b3104: e7ff         	b	0x700b3106 <Udma_eventGetGlobalHandle+0x46> @ imm = #-0x2
700b3106: 9801         	ldr	r0, [sp, #0x4]
700b3108: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700b310c: 9000         	str	r0, [sp]
700b310e: e7ff         	b	0x700b3110 <Udma_eventGetGlobalHandle+0x50> @ imm = #-0x2
700b3110: 9800         	ldr	r0, [sp]
700b3112: b004         	add	sp, #0x10
700b3114: 4770         	bx	lr
		...
700b311e: 0000         	movs	r0, r0

700b3120 <CSL_pktdmaIsValidChanIdx>:
700b3120: b084         	sub	sp, #0x10
700b3122: 9003         	str	r0, [sp, #0xc]
700b3124: 9102         	str	r1, [sp, #0x8]
700b3126: 9201         	str	r2, [sp, #0x4]
700b3128: 9801         	ldr	r0, [sp, #0x4]
700b312a: b950         	cbnz	r0, 0x700b3142 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x14
700b312c: e7ff         	b	0x700b312e <CSL_pktdmaIsValidChanIdx+0xe> @ imm = #-0x2
700b312e: 9802         	ldr	r0, [sp, #0x8]
700b3130: 9903         	ldr	r1, [sp, #0xc]
700b3132: 6a09         	ldr	r1, [r1, #0x20]
700b3134: 4288         	cmp	r0, r1
700b3136: d204         	bhs	0x700b3142 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x8
700b3138: e7ff         	b	0x700b313a <CSL_pktdmaIsValidChanIdx+0x1a> @ imm = #-0x2
700b313a: 2001         	movs	r0, #0x1
700b313c: f88d 0003    	strb.w	r0, [sp, #0x3]
700b3140: e012         	b	0x700b3168 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #0x24
700b3142: 9801         	ldr	r0, [sp, #0x4]
700b3144: 2801         	cmp	r0, #0x1
700b3146: d10a         	bne	0x700b315e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x14
700b3148: e7ff         	b	0x700b314a <CSL_pktdmaIsValidChanIdx+0x2a> @ imm = #-0x2
700b314a: 9802         	ldr	r0, [sp, #0x8]
700b314c: 9903         	ldr	r1, [sp, #0xc]
700b314e: 6a49         	ldr	r1, [r1, #0x24]
700b3150: 4288         	cmp	r0, r1
700b3152: d204         	bhs	0x700b315e <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x8
700b3154: e7ff         	b	0x700b3156 <CSL_pktdmaIsValidChanIdx+0x36> @ imm = #-0x2
700b3156: 2001         	movs	r0, #0x1
700b3158: f88d 0003    	strb.w	r0, [sp, #0x3]
700b315c: e003         	b	0x700b3166 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #0x6
700b315e: 2000         	movs	r0, #0x0
700b3160: f88d 0003    	strb.w	r0, [sp, #0x3]
700b3164: e7ff         	b	0x700b3166 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #-0x2
700b3166: e7ff         	b	0x700b3168 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #-0x2
700b3168: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b316c: f000 0001    	and	r0, r0, #0x1
700b3170: b004         	add	sp, #0x10
700b3172: 4770         	bx	lr
		...

700b3180 <Sciclient_rmUnmappedVintRouteCreate>:
700b3180: b580         	push	{r7, lr}
700b3182: b084         	sub	sp, #0x10
700b3184: 9003         	str	r0, [sp, #0xc]
700b3186: 9903         	ldr	r1, [sp, #0xc]
700b3188: 8a08         	ldrh	r0, [r1, #0x10]
700b318a: 8a49         	ldrh	r1, [r1, #0x12]
700b318c: f10d 0207    	add.w	r2, sp, #0x7
700b3190: f7fe fbce    	bl	0x700b1930 <Sciclient_rmIaVintGetInfo> @ imm = #-0x1864
700b3194: 9002         	str	r0, [sp, #0x8]
700b3196: 9802         	ldr	r0, [sp, #0x8]
700b3198: b940         	cbnz	r0, 0x700b31ac <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x10
700b319a: e7ff         	b	0x700b319c <Sciclient_rmUnmappedVintRouteCreate+0x1c> @ imm = #-0x2
700b319c: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b31a0: b120         	cbz	r0, 0x700b31ac <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x8
700b31a2: e7ff         	b	0x700b31a4 <Sciclient_rmUnmappedVintRouteCreate+0x24> @ imm = #-0x2
700b31a4: f06f 0001    	mvn	r0, #0x1
700b31a8: 9002         	str	r0, [sp, #0x8]
700b31aa: e7ff         	b	0x700b31ac <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #-0x2
700b31ac: 9802         	ldr	r0, [sp, #0x8]
700b31ae: b970         	cbnz	r0, 0x700b31ce <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #0x1c
700b31b0: e7ff         	b	0x700b31b2 <Sciclient_rmUnmappedVintRouteCreate+0x32> @ imm = #-0x2
700b31b2: 9803         	ldr	r0, [sp, #0xc]
700b31b4: f7f1 fe44    	bl	0x700a4e40 <Sciclient_rmIrqFindRoute> @ imm = #-0xe378
700b31b8: 9002         	str	r0, [sp, #0x8]
700b31ba: 9802         	ldr	r0, [sp, #0x8]
700b31bc: b930         	cbnz	r0, 0x700b31cc <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #0xc
700b31be: e7ff         	b	0x700b31c0 <Sciclient_rmUnmappedVintRouteCreate+0x40> @ imm = #-0x2
700b31c0: 9803         	ldr	r0, [sp, #0xc]
700b31c2: 2100         	movs	r1, #0x0
700b31c4: f7f4 fe44    	bl	0x700a7e50 <Sciclient_rmIrqProgramRoute> @ imm = #-0xb378
700b31c8: 9002         	str	r0, [sp, #0x8]
700b31ca: e7ff         	b	0x700b31cc <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #-0x2
700b31cc: e7ff         	b	0x700b31ce <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #-0x2
700b31ce: 9802         	ldr	r0, [sp, #0x8]
700b31d0: b004         	add	sp, #0x10
700b31d2: bd80         	pop	{r7, pc}
		...

700b31e0 <UART_OperModeValid>:
700b31e0: b082         	sub	sp, #0x8
700b31e2: 9001         	str	r0, [sp, #0x4]
700b31e4: f06f 0002    	mvn	r0, #0x2
700b31e8: 9000         	str	r0, [sp]
700b31ea: 9801         	ldr	r0, [sp, #0x4]
700b31ec: b1e0         	cbz	r0, 0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x38
700b31ee: e7ff         	b	0x700b31f0 <UART_OperModeValid+0x10> @ imm = #-0x2
700b31f0: 9801         	ldr	r0, [sp, #0x4]
700b31f2: 2801         	cmp	r0, #0x1
700b31f4: d018         	beq	0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x30
700b31f6: e7ff         	b	0x700b31f8 <UART_OperModeValid+0x18> @ imm = #-0x2
700b31f8: 9801         	ldr	r0, [sp, #0x4]
700b31fa: 2802         	cmp	r0, #0x2
700b31fc: d014         	beq	0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x28
700b31fe: e7ff         	b	0x700b3200 <UART_OperModeValid+0x20> @ imm = #-0x2
700b3200: 9801         	ldr	r0, [sp, #0x4]
700b3202: 2803         	cmp	r0, #0x3
700b3204: d010         	beq	0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x20
700b3206: e7ff         	b	0x700b3208 <UART_OperModeValid+0x28> @ imm = #-0x2
700b3208: 9801         	ldr	r0, [sp, #0x4]
700b320a: 2804         	cmp	r0, #0x4
700b320c: d00c         	beq	0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x18
700b320e: e7ff         	b	0x700b3210 <UART_OperModeValid+0x30> @ imm = #-0x2
700b3210: 9801         	ldr	r0, [sp, #0x4]
700b3212: 2805         	cmp	r0, #0x5
700b3214: d008         	beq	0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x10
700b3216: e7ff         	b	0x700b3218 <UART_OperModeValid+0x38> @ imm = #-0x2
700b3218: 9801         	ldr	r0, [sp, #0x4]
700b321a: 2806         	cmp	r0, #0x6
700b321c: d004         	beq	0x700b3228 <UART_OperModeValid+0x48> @ imm = #0x8
700b321e: e7ff         	b	0x700b3220 <UART_OperModeValid+0x40> @ imm = #-0x2
700b3220: 9801         	ldr	r0, [sp, #0x4]
700b3222: 2807         	cmp	r0, #0x7
700b3224: d103         	bne	0x700b322e <UART_OperModeValid+0x4e> @ imm = #0x6
700b3226: e7ff         	b	0x700b3228 <UART_OperModeValid+0x48> @ imm = #-0x2
700b3228: 2000         	movs	r0, #0x0
700b322a: 9000         	str	r0, [sp]
700b322c: e7ff         	b	0x700b322e <UART_OperModeValid+0x4e> @ imm = #-0x2
700b322e: 9800         	ldr	r0, [sp]
700b3230: b002         	add	sp, #0x8
700b3232: 4770         	bx	lr
		...

700b3240 <UdmaRingPrms_init>:
700b3240: b081         	sub	sp, #0x4
700b3242: 9000         	str	r0, [sp]
700b3244: 9800         	ldr	r0, [sp]
700b3246: b318         	cbz	r0, 0x700b3290 <UdmaRingPrms_init+0x50> @ imm = #0x46
700b3248: e7ff         	b	0x700b324a <UdmaRingPrms_init+0xa> @ imm = #-0x2
700b324a: 9900         	ldr	r1, [sp]
700b324c: 2000         	movs	r0, #0x0
700b324e: 6008         	str	r0, [r1]
700b3250: 9a00         	ldr	r2, [sp]
700b3252: f64a 31cd    	movw	r1, #0xabcd
700b3256: f6ca 31dc    	movt	r1, #0xabdc
700b325a: 6051         	str	r1, [r2, #0x4]
700b325c: 9900         	ldr	r1, [sp]
700b325e: 7208         	strb	r0, [r1, #0x8]
700b3260: 9a00         	ldr	r2, [sp]
700b3262: f64f 71ff    	movw	r1, #0xffff
700b3266: 8151         	strh	r1, [r2, #0xa]
700b3268: 9900         	ldr	r1, [sp]
700b326a: 60c8         	str	r0, [r1, #0xc]
700b326c: 9a00         	ldr	r2, [sp]
700b326e: 2101         	movs	r1, #0x1
700b3270: 7411         	strb	r1, [r2, #0x10]
700b3272: 9900         	ldr	r1, [sp]
700b3274: 7448         	strb	r0, [r1, #0x11]
700b3276: 9900         	ldr	r1, [sp]
700b3278: 7488         	strb	r0, [r1, #0x12]
700b327a: 9900         	ldr	r1, [sp]
700b327c: 2004         	movs	r0, #0x4
700b327e: f6cf 70ff    	movt	r0, #0xffff
700b3282: 6148         	str	r0, [r1, #0x14]
700b3284: 9900         	ldr	r1, [sp]
700b3286: 2000         	movs	r0, #0x0
700b3288: f6cf 70ff    	movt	r0, #0xffff
700b328c: 6188         	str	r0, [r1, #0x18]
700b328e: e7ff         	b	0x700b3290 <UdmaRingPrms_init+0x50> @ imm = #-0x2
700b3290: b001         	add	sp, #0x4
700b3292: 4770         	bx	lr
		...

700b32a0 <_tx_thread_shell_entry>:
700b32a0: b580         	push	{r7, lr}
700b32a2: b082         	sub	sp, #0x8
700b32a4: f64a 204c    	movw	r0, #0xaa4c
700b32a8: f2c7 0008    	movt	r0, #0x7008
700b32ac: 6800         	ldr	r0, [r0]
700b32ae: 9000         	str	r0, [sp]
700b32b0: 9800         	ldr	r0, [sp]
700b32b2: 6c81         	ldr	r1, [r0, #0x48]
700b32b4: 6cc0         	ldr	r0, [r0, #0x4c]
700b32b6: 4788         	blx	r1
700b32b8: f64a 2058    	movw	r0, #0xaa58
700b32bc: f2c7 0008    	movt	r0, #0x7008
700b32c0: 6800         	ldr	r0, [r0]
700b32c2: b140         	cbz	r0, 0x700b32d6 <_tx_thread_shell_entry+0x36> @ imm = #0x10
700b32c4: e7ff         	b	0x700b32c6 <_tx_thread_shell_entry+0x26> @ imm = #-0x2
700b32c6: f64a 2058    	movw	r0, #0xaa58
700b32ca: f2c7 0008    	movt	r0, #0x7008
700b32ce: 6801         	ldr	r1, [r0]
700b32d0: 9800         	ldr	r0, [sp]
700b32d2: 4788         	blx	r1
700b32d4: e7ff         	b	0x700b32d6 <_tx_thread_shell_entry+0x36> @ imm = #-0x2
700b32d6: f7f0 e9b6    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xfc94
700b32da: 9001         	str	r0, [sp, #0x4]
700b32dc: 9900         	ldr	r1, [sp]
700b32de: 2001         	movs	r0, #0x1
700b32e0: 6348         	str	r0, [r1, #0x34]
700b32e2: 9800         	ldr	r0, [sp]
700b32e4: 2100         	movs	r1, #0x0
700b32e6: f7f0 fb33    	bl	0x700a3950 <_tx_thread_system_ni_suspend> @ imm = #-0xf99a
700b32ea: 9801         	ldr	r0, [sp, #0x4]
700b32ec: f7ef e98c    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x10ce8
700b32f0: b002         	add	sp, #0x8
700b32f2: bd80         	pop	{r7, pc}
		...

700b3300 <_tx_thread_system_preempt_check>:
700b3300: b580         	push	{r7, lr}
700b3302: b084         	sub	sp, #0x10
700b3304: f64a 205c    	movw	r0, #0xaa5c
700b3308: f2c7 0008    	movt	r0, #0x7008
700b330c: 6800         	ldr	r0, [r0]
700b330e: 9003         	str	r0, [sp, #0xc]
700b3310: 9803         	ldr	r0, [sp, #0xc]
700b3312: f248 7168    	movw	r1, #0x8768
700b3316: f2c7 010b    	movt	r1, #0x700b
700b331a: 6809         	ldr	r1, [r1]
700b331c: 4308         	orrs	r0, r1
700b331e: 9003         	str	r0, [sp, #0xc]
700b3320: 9803         	ldr	r0, [sp, #0xc]
700b3322: b9a8         	cbnz	r0, 0x700b3350 <_tx_thread_system_preempt_check+0x50> @ imm = #0x2a
700b3324: e7ff         	b	0x700b3326 <_tx_thread_system_preempt_check+0x26> @ imm = #-0x2
700b3326: f64a 204c    	movw	r0, #0xaa4c
700b332a: f2c7 0008    	movt	r0, #0x7008
700b332e: 6800         	ldr	r0, [r0]
700b3330: 9002         	str	r0, [sp, #0x8]
700b3332: f64a 2050    	movw	r0, #0xaa50
700b3336: f2c7 0008    	movt	r0, #0x7008
700b333a: 6800         	ldr	r0, [r0]
700b333c: 9001         	str	r0, [sp, #0x4]
700b333e: 9802         	ldr	r0, [sp, #0x8]
700b3340: 9901         	ldr	r1, [sp, #0x4]
700b3342: 4288         	cmp	r0, r1
700b3344: d003         	beq	0x700b334e <_tx_thread_system_preempt_check+0x4e> @ imm = #0x6
700b3346: e7ff         	b	0x700b3348 <_tx_thread_system_preempt_check+0x48> @ imm = #-0x2
700b3348: f7ff edca    	blx	0x700b2ee0 <_tx_thread_system_return> @ imm = #-0x46c
700b334c: e7ff         	b	0x700b334e <_tx_thread_system_preempt_check+0x4e> @ imm = #-0x2
700b334e: e7ff         	b	0x700b3350 <_tx_thread_system_preempt_check+0x50> @ imm = #-0x2
700b3350: b004         	add	sp, #0x10
700b3352: bd80         	pop	{r7, pc}

700b3354 <__TI_auto_init_nobinit_nopinit>:
700b3354: e92d4070     	push	{r4, r5, r6, lr}
700b3358: e59f403c     	ldr	r4, [pc, #0x3c]         @ 0x700b339c <__TI_auto_init_nobinit_nopinit+0x48>
700b335c: e59f0034     	ldr	r0, [pc, #0x34]         @ 0x700b3398 <__TI_auto_init_nobinit_nopinit+0x44>
700b3360: e1540000     	cmp	r4, r0
700b3364: 0a000009     	beq	0x700b3390 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x24
700b3368: e59f5030     	ldr	r5, [pc, #0x30]         @ 0x700b33a0 <__TI_auto_init_nobinit_nopinit+0x4c>
700b336c: e59f6030     	ldr	r6, [pc, #0x30]         @ 0x700b33a4 <__TI_auto_init_nobinit_nopinit+0x50>
700b3370: e1550006     	cmp	r5, r6
700b3374: 0a000005     	beq	0x700b3390 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x14
700b3378: e1c500d0     	ldrd	r0, r1, [r5]
700b337c: e4d02001     	ldrb	r2, [r0], #1
700b3380: e7942102     	ldr	r2, [r4, r2, lsl #2]
700b3384: e12fff32     	blx	r2
700b3388: e2855008     	add	r5, r5, #8
700b338c: eafffff7     	b	0x700b3370 <__TI_auto_init_nobinit_nopinit+0x1c> @ imm = #-0x24
700b3390: e1a00000     	mov	r0, r0
700b3394: e8bd8070     	pop	{r4, r5, r6, pc}
700b3398: 00 00 00 00  	.word	0x00000000
700b339c: 00 00 00 00  	.word	0x00000000
700b33a0: 00 00 00 00  	.word	0x00000000
700b33a4: 00 00 00 00  	.word	0x00000000
700b33a8: 00 00 00 00  	.word	0x00000000
700b33ac: 00 00 00 00  	.word	0x00000000

700b33b0 <Drivers_open>:
; {
700b33b0: b5b0         	push	{r4, r5, r7, lr}
700b33b2: b082         	sub	sp, #0x8
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b33b4: f248 51d4    	movw	r1, #0x85d4
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b33b8: f64a 2488    	movw	r4, #0xaa88
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b33bc: f2c7 010b    	movt	r1, #0x700b
700b33c0: 2500         	movs	r5, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b33c2: f2c7 0408    	movt	r4, #0x7008
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b33c6: 2000         	movs	r0, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b33c8: 6025         	str	r5, [r4]
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b33ca: f7ed fff1    	bl	0x700a13b0 <UART_open>  @ imm = #-0x1201e
700b33ce: 6020         	str	r0, [r4]
;         if(NULL == gUartHandle[instCnt])
700b33d0: b108         	cbz	r0, 0x700b33d6 <Drivers_open+0x26> @ imm = #0x2
; }
700b33d2: b002         	add	sp, #0x8
700b33d4: bdb0         	pop	{r4, r5, r7, pc}
;             DebugP_logError("UART open failed for instance %d !!!\r\n", instCnt);
700b33d6: f647 01b2    	movw	r1, #0x78b2
700b33da: f647 6253    	movw	r2, #0x7e53
700b33de: f2c7 010b    	movt	r1, #0x700b
700b33e2: f2c7 020b    	movt	r2, #0x700b
700b33e6: 2002         	movs	r0, #0x2
700b33e8: 236e         	movs	r3, #0x6e
700b33ea: 9500         	str	r5, [sp]
700b33ec: f7fc fe68    	bl	0x700b00c0 <_DebugP_logZone> @ imm = #-0x3330
;         if(gUartHandle[instCnt] != NULL)
700b33f0: 6820         	ldr	r0, [r4]
700b33f2: 2800         	cmp	r0, #0x0
700b33f4: d0ed         	beq	0x700b33d2 <Drivers_open+0x22> @ imm = #-0x26
;             UART_close(gUartHandle[instCnt]);
700b33f6: f7f3 ff7b    	bl	0x700a72f0 <UART_close> @ imm = #-0xc10a
700b33fa: 2000         	movs	r0, #0x0
;             gUartHandle[instCnt] = NULL;
700b33fc: 6020         	str	r0, [r4]
; }
700b33fe: b002         	add	sp, #0x8
700b3400: bdb0         	pop	{r4, r5, r7, pc}
		...
700b340e: 0000         	movs	r0, r0

700b3410 <Sciclient_getDevId>:
700b3410: b083         	sub	sp, #0xc
700b3412: 9002         	str	r0, [sp, #0x8]
700b3414: f04f 30ff    	mov.w	r0, #0xffffffff
700b3418: 9001         	str	r0, [sp, #0x4]
700b341a: 9802         	ldr	r0, [sp, #0x8]
700b341c: 9000         	str	r0, [sp]
700b341e: 2806         	cmp	r0, #0x6
700b3420: d81b         	bhi	0x700b345a <Sciclient_getDevId+0x4a> @ imm = #0x36
700b3422: 9900         	ldr	r1, [sp]
700b3424: e8df f001    	tbb	[pc, r1]
700b3428: 04 07 0a 0d  	.word	0x0d0a0704
700b342c: 10 13 16 00  	.word	0x00161310
700b3430: 2009         	movs	r0, #0x9
700b3432: 9001         	str	r0, [sp, #0x4]
700b3434: e012         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0x24
700b3436: 2079         	movs	r0, #0x79
700b3438: 9001         	str	r0, [sp, #0x4]
700b343a: e00f         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0x1e
700b343c: 207a         	movs	r0, #0x7a
700b343e: 9001         	str	r0, [sp, #0x4]
700b3440: e00c         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0x18
700b3442: 207b         	movs	r0, #0x7b
700b3444: 9001         	str	r0, [sp, #0x4]
700b3446: e009         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0x12
700b3448: 207c         	movs	r0, #0x7c
700b344a: 9001         	str	r0, [sp, #0x4]
700b344c: e006         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0xc
700b344e: 2087         	movs	r0, #0x87
700b3450: 9001         	str	r0, [sp, #0x4]
700b3452: e003         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0x6
700b3454: 2088         	movs	r0, #0x88
700b3456: 9001         	str	r0, [sp, #0x4]
700b3458: e000         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #0x0
700b345a: e7ff         	b	0x700b345c <Sciclient_getDevId+0x4c> @ imm = #-0x2
700b345c: 9801         	ldr	r0, [sp, #0x4]
700b345e: b003         	add	sp, #0xc
700b3460: 4770         	bx	lr
		...
700b346e: 0000         	movs	r0, r0

700b3470 <Udma_chInitRegs>:
700b3470: b081         	sub	sp, #0x4
700b3472: 9000         	str	r0, [sp]
700b3474: 9900         	ldr	r1, [sp]
700b3476: 2000         	movs	r0, #0x0
700b3478: f8c1 0214    	str.w	r0, [r1, #0x214]
700b347c: 9900         	ldr	r1, [sp]
700b347e: f8c1 0218    	str.w	r0, [r1, #0x218]
700b3482: 9900         	ldr	r1, [sp]
700b3484: f8c1 021c    	str.w	r0, [r1, #0x21c]
700b3488: 9900         	ldr	r1, [sp]
700b348a: f8c1 0220    	str.w	r0, [r1, #0x220]
700b348e: 9900         	ldr	r1, [sp]
700b3490: f8c1 0224    	str.w	r0, [r1, #0x224]
700b3494: 9900         	ldr	r1, [sp]
700b3496: f8c1 0228    	str.w	r0, [r1, #0x228]
700b349a: 9900         	ldr	r1, [sp]
700b349c: f8c1 022c    	str.w	r0, [r1, #0x22c]
700b34a0: 9900         	ldr	r1, [sp]
700b34a2: f8c1 0230    	str.w	r0, [r1, #0x230]
700b34a6: 9900         	ldr	r1, [sp]
700b34a8: f8c1 0234    	str.w	r0, [r1, #0x234]
700b34ac: 9900         	ldr	r1, [sp]
700b34ae: f8c1 0238    	str.w	r0, [r1, #0x238]
700b34b2: 9900         	ldr	r1, [sp]
700b34b4: f8c1 023c    	str.w	r0, [r1, #0x23c]
700b34b8: 9900         	ldr	r1, [sp]
700b34ba: f8c1 0240    	str.w	r0, [r1, #0x240]
700b34be: b001         	add	sp, #0x4
700b34c0: 4770         	bx	lr
		...
700b34ce: 0000         	movs	r0, r0

700b34d0 <UART_checkCharsAvailInFifo>:
700b34d0: b580         	push	{r7, lr}
700b34d2: b084         	sub	sp, #0x10
700b34d4: 9003         	str	r0, [sp, #0xc]
700b34d6: 2000         	movs	r0, #0x0
700b34d8: 9002         	str	r0, [sp, #0x8]
700b34da: 9001         	str	r0, [sp, #0x4]
700b34dc: 9803         	ldr	r0, [sp, #0xc]
700b34de: 300c         	adds	r0, #0xc
700b34e0: f002 f986    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x230c
700b34e4: 9002         	str	r0, [sp, #0x8]
700b34e6: 9803         	ldr	r0, [sp, #0xc]
700b34e8: 300c         	adds	r0, #0xc
700b34ea: 9000         	str	r0, [sp]
700b34ec: f002 f980    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x2300
700b34f0: 4601         	mov	r1, r0
700b34f2: 9800         	ldr	r0, [sp]
700b34f4: f001 017f    	and	r1, r1, #0x7f
700b34f8: f002 f982    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x2304
700b34fc: 9803         	ldr	r0, [sp, #0xc]
700b34fe: 3014         	adds	r0, #0x14
700b3500: f002 f976    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x22ec
700b3504: 07c0         	lsls	r0, r0, #0x1f
700b3506: b118         	cbz	r0, 0x700b3510 <UART_checkCharsAvailInFifo+0x40> @ imm = #0x6
700b3508: e7ff         	b	0x700b350a <UART_checkCharsAvailInFifo+0x3a> @ imm = #-0x2
700b350a: 2001         	movs	r0, #0x1
700b350c: 9001         	str	r0, [sp, #0x4]
700b350e: e7ff         	b	0x700b3510 <UART_checkCharsAvailInFifo+0x40> @ imm = #-0x2
700b3510: 9803         	ldr	r0, [sp, #0xc]
700b3512: 300c         	adds	r0, #0xc
700b3514: 9902         	ldr	r1, [sp, #0x8]
700b3516: f002 f973    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x22e6
700b351a: 9801         	ldr	r0, [sp, #0x4]
700b351c: b004         	add	sp, #0x10
700b351e: bd80         	pop	{r7, pc}

700b3520 <CSL_pktdmaIsChanEnabled>:
700b3520: b580         	push	{r7, lr}
700b3522: b084         	sub	sp, #0x10
700b3524: 9003         	str	r0, [sp, #0xc]
700b3526: 9102         	str	r1, [sp, #0x8]
700b3528: 9201         	str	r2, [sp, #0x4]
700b352a: 9801         	ldr	r0, [sp, #0x4]
700b352c: b960         	cbnz	r0, 0x700b3548 <CSL_pktdmaIsChanEnabled+0x28> @ imm = #0x18
700b352e: e7ff         	b	0x700b3530 <CSL_pktdmaIsChanEnabled+0x10> @ imm = #-0x2
700b3530: 9803         	ldr	r0, [sp, #0xc]
700b3532: 6900         	ldr	r0, [r0, #0x10]
700b3534: 9902         	ldr	r1, [sp, #0x8]
700b3536: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b353a: f04f 4100    	mov.w	r1, #0x80000000
700b353e: 221f         	movs	r2, #0x1f
700b3540: f001 fc46    	bl	0x700b4dd0 <CSL_REG32_FEXT_RAW> @ imm = #0x188c
700b3544: 9000         	str	r0, [sp]
700b3546: e00b         	b	0x700b3560 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #0x16
700b3548: 9803         	ldr	r0, [sp, #0xc]
700b354a: 6940         	ldr	r0, [r0, #0x14]
700b354c: 9902         	ldr	r1, [sp, #0x8]
700b354e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3552: f04f 4100    	mov.w	r1, #0x80000000
700b3556: 221f         	movs	r2, #0x1f
700b3558: f001 fc3a    	bl	0x700b4dd0 <CSL_REG32_FEXT_RAW> @ imm = #0x1874
700b355c: 9000         	str	r0, [sp]
700b355e: e7ff         	b	0x700b3560 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #-0x2
700b3560: 9800         	ldr	r0, [sp]
700b3562: 3801         	subs	r0, #0x1
700b3564: fab0 f080    	clz	r0, r0
700b3568: 0940         	lsrs	r0, r0, #0x5
700b356a: b004         	add	sp, #0x10
700b356c: bd80         	pop	{r7, pc}
700b356e: 0000         	movs	r0, r0

700b3570 <UART_getHandle>:
700b3570: b083         	sub	sp, #0xc
700b3572: 9002         	str	r0, [sp, #0x8]
700b3574: 2000         	movs	r0, #0x0
700b3576: 9001         	str	r0, [sp, #0x4]
700b3578: 9802         	ldr	r0, [sp, #0x8]
700b357a: f248 718c    	movw	r1, #0x878c
700b357e: f2c7 010b    	movt	r1, #0x700b
700b3582: 6809         	ldr	r1, [r1]
700b3584: 4288         	cmp	r0, r1
700b3586: d217         	bhs	0x700b35b8 <UART_getHandle+0x48> @ imm = #0x2e
700b3588: e7ff         	b	0x700b358a <UART_getHandle+0x1a> @ imm = #-0x2
700b358a: 9902         	ldr	r1, [sp, #0x8]
700b358c: f248 7054    	movw	r0, #0x8754
700b3590: f2c7 000b    	movt	r0, #0x700b
700b3594: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b3598: 6840         	ldr	r0, [r0, #0x4]
700b359a: 9000         	str	r0, [sp]
700b359c: 9800         	ldr	r0, [sp]
700b359e: b150         	cbz	r0, 0x700b35b6 <UART_getHandle+0x46> @ imm = #0x14
700b35a0: e7ff         	b	0x700b35a2 <UART_getHandle+0x32> @ imm = #-0x2
700b35a2: 9800         	ldr	r0, [sp]
700b35a4: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b35a8: 2801         	cmp	r0, #0x1
700b35aa: d104         	bne	0x700b35b6 <UART_getHandle+0x46> @ imm = #0x8
700b35ac: e7ff         	b	0x700b35ae <UART_getHandle+0x3e> @ imm = #-0x2
700b35ae: 9800         	ldr	r0, [sp]
700b35b0: 6800         	ldr	r0, [r0]
700b35b2: 9001         	str	r0, [sp, #0x4]
700b35b4: e7ff         	b	0x700b35b6 <UART_getHandle+0x46> @ imm = #-0x2
700b35b6: e7ff         	b	0x700b35b8 <UART_getHandle+0x48> @ imm = #-0x2
700b35b8: 9801         	ldr	r0, [sp, #0x4]
700b35ba: b003         	add	sp, #0xc
700b35bc: 4770         	bx	lr
700b35be: 0000         	movs	r0, r0

700b35c0 <_tx_thread_timeout>:
700b35c0: b580         	push	{r7, lr}
700b35c2: b086         	sub	sp, #0x18
700b35c4: 9005         	str	r0, [sp, #0x14]
700b35c6: 9805         	ldr	r0, [sp, #0x14]
700b35c8: 9003         	str	r0, [sp, #0xc]
700b35ca: f7f0 e83c    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0xff88
700b35ce: 9004         	str	r0, [sp, #0x10]
700b35d0: 9803         	ldr	r0, [sp, #0xc]
700b35d2: 6b40         	ldr	r0, [r0, #0x34]
700b35d4: 2804         	cmp	r0, #0x4
700b35d6: d107         	bne	0x700b35e8 <_tx_thread_timeout+0x28> @ imm = #0xe
700b35d8: e7ff         	b	0x700b35da <_tx_thread_timeout+0x1a> @ imm = #-0x2
700b35da: 9803         	ldr	r0, [sp, #0xc]
700b35dc: f7f4 fd00    	bl	0x700a7fe0 <_tx_thread_system_ni_resume> @ imm = #-0xb600
700b35e0: 9804         	ldr	r0, [sp, #0x10]
700b35e2: f7ef e812    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x10fdc
700b35e6: e010         	b	0x700b360a <_tx_thread_timeout+0x4a> @ imm = #0x20
700b35e8: 9803         	ldr	r0, [sp, #0xc]
700b35ea: 6ec0         	ldr	r0, [r0, #0x6c]
700b35ec: 9002         	str	r0, [sp, #0x8]
700b35ee: 2000         	movs	r0, #0x0
700b35f0: 9001         	str	r0, [sp, #0x4]
700b35f2: 9802         	ldr	r0, [sp, #0x8]
700b35f4: b128         	cbz	r0, 0x700b3602 <_tx_thread_timeout+0x42> @ imm = #0xa
700b35f6: e7ff         	b	0x700b35f8 <_tx_thread_timeout+0x38> @ imm = #-0x2
700b35f8: 9a02         	ldr	r2, [sp, #0x8]
700b35fa: 9803         	ldr	r0, [sp, #0xc]
700b35fc: 9901         	ldr	r1, [sp, #0x4]
700b35fe: 4790         	blx	r2
700b3600: e7ff         	b	0x700b3602 <_tx_thread_timeout+0x42> @ imm = #-0x2
700b3602: 9804         	ldr	r0, [sp, #0x10]
700b3604: f7ef e800    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x11000
700b3608: e7ff         	b	0x700b360a <_tx_thread_timeout+0x4a> @ imm = #-0x2
700b360a: b006         	add	sp, #0x18
700b360c: bd80         	pop	{r7, pc}
700b360e: 0000         	movs	r0, r0

700b3610 <_txe_semaphore_ceiling_put>:
700b3610: b580         	push	{r7, lr}
700b3612: b084         	sub	sp, #0x10
700b3614: 9003         	str	r0, [sp, #0xc]
700b3616: 9102         	str	r1, [sp, #0x8]
700b3618: 9803         	ldr	r0, [sp, #0xc]
700b361a: b918         	cbnz	r0, 0x700b3624 <_txe_semaphore_ceiling_put+0x14> @ imm = #0x6
700b361c: e7ff         	b	0x700b361e <_txe_semaphore_ceiling_put+0xe> @ imm = #-0x2
700b361e: 200c         	movs	r0, #0xc
700b3620: 9001         	str	r0, [sp, #0x4]
700b3622: e019         	b	0x700b3658 <_txe_semaphore_ceiling_put+0x48> @ imm = #0x32
700b3624: 9803         	ldr	r0, [sp, #0xc]
700b3626: 6800         	ldr	r0, [r0]
700b3628: f644 5141    	movw	r1, #0x4d41
700b362c: f2c5 3145    	movt	r1, #0x5345
700b3630: 4288         	cmp	r0, r1
700b3632: d003         	beq	0x700b363c <_txe_semaphore_ceiling_put+0x2c> @ imm = #0x6
700b3634: e7ff         	b	0x700b3636 <_txe_semaphore_ceiling_put+0x26> @ imm = #-0x2
700b3636: 200c         	movs	r0, #0xc
700b3638: 9001         	str	r0, [sp, #0x4]
700b363a: e00c         	b	0x700b3656 <_txe_semaphore_ceiling_put+0x46> @ imm = #0x18
700b363c: 9802         	ldr	r0, [sp, #0x8]
700b363e: b918         	cbnz	r0, 0x700b3648 <_txe_semaphore_ceiling_put+0x38> @ imm = #0x6
700b3640: e7ff         	b	0x700b3642 <_txe_semaphore_ceiling_put+0x32> @ imm = #-0x2
700b3642: 2022         	movs	r0, #0x22
700b3644: 9001         	str	r0, [sp, #0x4]
700b3646: e005         	b	0x700b3654 <_txe_semaphore_ceiling_put+0x44> @ imm = #0xa
700b3648: 9803         	ldr	r0, [sp, #0xc]
700b364a: 9902         	ldr	r1, [sp, #0x8]
700b364c: f7fb f948    	bl	0x700ae8e0 <_tx_semaphore_ceiling_put> @ imm = #-0x4d70
700b3650: 9001         	str	r0, [sp, #0x4]
700b3652: e7ff         	b	0x700b3654 <_txe_semaphore_ceiling_put+0x44> @ imm = #-0x2
700b3654: e7ff         	b	0x700b3656 <_txe_semaphore_ceiling_put+0x46> @ imm = #-0x2
700b3656: e7ff         	b	0x700b3658 <_txe_semaphore_ceiling_put+0x48> @ imm = #-0x2
700b3658: 9801         	ldr	r0, [sp, #0x4]
700b365a: b004         	add	sp, #0x10
700b365c: bd80         	pop	{r7, pc}
700b365e: 0000         	movs	r0, r0

700b3660 <Sciclient_rmPsSetInp>:
700b3660: b082         	sub	sp, #0x8
700b3662: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3666: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b366a: 2000         	movs	r0, #0x0
700b366c: 9000         	str	r0, [sp]
700b366e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3672: f64a 11a8    	movw	r1, #0xa9a8
700b3676: f2c7 0108    	movt	r1, #0x7008
700b367a: 8c89         	ldrh	r1, [r1, #0x24]
700b367c: 4288         	cmp	r0, r1
700b367e: da0e         	bge	0x700b369e <Sciclient_rmPsSetInp+0x3e> @ imm = #0x1c
700b3680: e7ff         	b	0x700b3682 <Sciclient_rmPsSetInp+0x22> @ imm = #-0x2
700b3682: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b3686: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b368a: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b368e: f64a 11a8    	movw	r1, #0xa9a8
700b3692: f2c7 0108    	movt	r1, #0x7008
700b3696: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b369a: 80c8         	strh	r0, [r1, #0x6]
700b369c: e003         	b	0x700b36a6 <Sciclient_rmPsSetInp+0x46> @ imm = #0x6
700b369e: f06f 0001    	mvn	r0, #0x1
700b36a2: 9000         	str	r0, [sp]
700b36a4: e7ff         	b	0x700b36a6 <Sciclient_rmPsSetInp+0x46> @ imm = #-0x2
700b36a6: 9800         	ldr	r0, [sp]
700b36a8: b002         	add	sp, #0x8
700b36aa: 4770         	bx	lr
700b36ac: 0000         	movs	r0, r0
700b36ae: 0000         	movs	r0, r0

700b36b0 <Sciclient_rmPsSetOutp>:
700b36b0: b082         	sub	sp, #0x8
700b36b2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b36b6: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b36ba: 2000         	movs	r0, #0x0
700b36bc: 9000         	str	r0, [sp]
700b36be: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b36c2: f64a 11a8    	movw	r1, #0xa9a8
700b36c6: f2c7 0108    	movt	r1, #0x7008
700b36ca: 8c89         	ldrh	r1, [r1, #0x24]
700b36cc: 4288         	cmp	r0, r1
700b36ce: da0e         	bge	0x700b36ee <Sciclient_rmPsSetOutp+0x3e> @ imm = #0x1c
700b36d0: e7ff         	b	0x700b36d2 <Sciclient_rmPsSetOutp+0x22> @ imm = #-0x2
700b36d2: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b36d6: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b36da: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b36de: f64a 11a8    	movw	r1, #0xa9a8
700b36e2: f2c7 0108    	movt	r1, #0x7008
700b36e6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b36ea: 8108         	strh	r0, [r1, #0x8]
700b36ec: e003         	b	0x700b36f6 <Sciclient_rmPsSetOutp+0x46> @ imm = #0x6
700b36ee: f06f 0001    	mvn	r0, #0x1
700b36f2: 9000         	str	r0, [sp]
700b36f4: e7ff         	b	0x700b36f6 <Sciclient_rmPsSetOutp+0x46> @ imm = #-0x2
700b36f6: 9800         	ldr	r0, [sp]
700b36f8: b002         	add	sp, #0x8
700b36fa: 4770         	bx	lr
700b36fc: 0000         	movs	r0, r0
700b36fe: 0000         	movs	r0, r0

700b3700 <Udma_eventGetId>:
700b3700: b084         	sub	sp, #0x10
700b3702: 9003         	str	r0, [sp, #0xc]
700b3704: f64f 70ff    	movw	r0, #0xffff
700b3708: 9002         	str	r0, [sp, #0x8]
700b370a: 9803         	ldr	r0, [sp, #0xc]
700b370c: 9000         	str	r0, [sp]
700b370e: 9800         	ldr	r0, [sp]
700b3710: b1c8         	cbz	r0, 0x700b3746 <Udma_eventGetId+0x46> @ imm = #0x32
700b3712: e7ff         	b	0x700b3714 <Udma_eventGetId+0x14> @ imm = #-0x2
700b3714: 9800         	ldr	r0, [sp]
700b3716: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700b371a: f64a 31cd    	movw	r1, #0xabcd
700b371e: f6ca 31dc    	movt	r1, #0xabdc
700b3722: 4288         	cmp	r0, r1
700b3724: d10f         	bne	0x700b3746 <Udma_eventGetId+0x46> @ imm = #0x1e
700b3726: e7ff         	b	0x700b3728 <Udma_eventGetId+0x28> @ imm = #-0x2
700b3728: 9800         	ldr	r0, [sp]
700b372a: 6800         	ldr	r0, [r0]
700b372c: 9001         	str	r0, [sp, #0x4]
700b372e: 9801         	ldr	r0, [sp, #0x4]
700b3730: b140         	cbz	r0, 0x700b3744 <Udma_eventGetId+0x44> @ imm = #0x10
700b3732: e7ff         	b	0x700b3734 <Udma_eventGetId+0x34> @ imm = #-0x2
700b3734: 9801         	ldr	r0, [sp, #0x4]
700b3736: f8d0 0118    	ldr.w	r0, [r0, #0x118]
700b373a: 9900         	ldr	r1, [sp]
700b373c: 6c89         	ldr	r1, [r1, #0x48]
700b373e: 4408         	add	r0, r1
700b3740: 9002         	str	r0, [sp, #0x8]
700b3742: e7ff         	b	0x700b3744 <Udma_eventGetId+0x44> @ imm = #-0x2
700b3744: e7ff         	b	0x700b3746 <Udma_eventGetId+0x46> @ imm = #-0x2
700b3746: 9802         	ldr	r0, [sp, #0x8]
700b3748: b004         	add	sp, #0x10
700b374a: 4770         	bx	lr

700b374c <memccpy>:
700b374c: e1a0c000     	mov	r12, r0
700b3750: e3a00000     	mov	r0, #0
700b3754: e3530000     	cmp	r3, #0
700b3758: 012fff1e     	bxeq	lr
700b375c: e92d4800     	push	{r11, lr}
700b3760: e6efe072     	uxtb	lr, r2
700b3764: e28c2001     	add	r2, r12, #1
700b3768: e5d1c000     	ldrb	r12, [r1]
700b376c: e15c000e     	cmp	r12, lr
700b3770: e542c001     	strb	r12, [r2, #-0x1]
700b3774: 0a000004     	beq	0x700b378c <memccpy+0x40> @ imm = #0x10
700b3778: e2811001     	add	r1, r1, #1
700b377c: e2533001     	subs	r3, r3, #1
700b3780: e2822001     	add	r2, r2, #1
700b3784: 1afffff7     	bne	0x700b3768 <memccpy+0x1c> @ imm = #-0x24
700b3788: ea000000     	b	0x700b3790 <memccpy+0x44> @ imm = #0x0
700b378c: e1a00002     	mov	r0, r2
700b3790: e8bd4800     	pop	{r11, lr}
700b3794: e12fff1e     	bx	lr
		...

700b37a0 <CSL_pktdmaGetRxRT>:
700b37a0: b580         	push	{r7, lr}
700b37a2: b084         	sub	sp, #0x10
700b37a4: 9003         	str	r0, [sp, #0xc]
700b37a6: 9102         	str	r1, [sp, #0x8]
700b37a8: 9201         	str	r2, [sp, #0x4]
700b37aa: 9803         	ldr	r0, [sp, #0xc]
700b37ac: 6940         	ldr	r0, [r0, #0x14]
700b37ae: 9902         	ldr	r1, [sp, #0x8]
700b37b0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b37b4: f002 f854    	bl	0x700b5860 <CSL_REG32_RD_RAW> @ imm = #0x20a8
700b37b8: 9000         	str	r0, [sp]
700b37ba: 9800         	ldr	r0, [sp]
700b37bc: 0fc0         	lsrs	r0, r0, #0x1f
700b37be: 9901         	ldr	r1, [sp, #0x4]
700b37c0: 6008         	str	r0, [r1]
700b37c2: 9800         	ldr	r0, [sp]
700b37c4: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b37c8: 9901         	ldr	r1, [sp, #0x4]
700b37ca: 6048         	str	r0, [r1, #0x4]
700b37cc: 9901         	ldr	r1, [sp, #0x4]
700b37ce: 2000         	movs	r0, #0x0
700b37d0: 6108         	str	r0, [r1, #0x10]
700b37d2: 9900         	ldr	r1, [sp]
700b37d4: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b37d8: 9a01         	ldr	r2, [sp, #0x4]
700b37da: 6091         	str	r1, [r2, #0x8]
700b37dc: 9900         	ldr	r1, [sp]
700b37de: f001 0101    	and	r1, r1, #0x1
700b37e2: 9a01         	ldr	r2, [sp, #0x4]
700b37e4: 60d1         	str	r1, [r2, #0xc]
700b37e6: b004         	add	sp, #0x10
700b37e8: bd80         	pop	{r7, pc}
700b37ea: 0000         	movs	r0, r0
700b37ec: 0000         	movs	r0, r0
700b37ee: 0000         	movs	r0, r0

700b37f0 <CSL_pktdmaGetTxRT>:
700b37f0: b580         	push	{r7, lr}
700b37f2: b084         	sub	sp, #0x10
700b37f4: 9003         	str	r0, [sp, #0xc]
700b37f6: 9102         	str	r1, [sp, #0x8]
700b37f8: 9201         	str	r2, [sp, #0x4]
700b37fa: 9803         	ldr	r0, [sp, #0xc]
700b37fc: 6900         	ldr	r0, [r0, #0x10]
700b37fe: 9902         	ldr	r1, [sp, #0x8]
700b3800: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3804: f002 f82c    	bl	0x700b5860 <CSL_REG32_RD_RAW> @ imm = #0x2058
700b3808: 9000         	str	r0, [sp]
700b380a: 9800         	ldr	r0, [sp]
700b380c: 0fc0         	lsrs	r0, r0, #0x1f
700b380e: 9901         	ldr	r1, [sp, #0x4]
700b3810: 6008         	str	r0, [r1]
700b3812: 9800         	ldr	r0, [sp]
700b3814: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b3818: 9901         	ldr	r1, [sp, #0x4]
700b381a: 6048         	str	r0, [r1, #0x4]
700b381c: 9901         	ldr	r1, [sp, #0x4]
700b381e: 2000         	movs	r0, #0x0
700b3820: 6108         	str	r0, [r1, #0x10]
700b3822: 9900         	ldr	r1, [sp]
700b3824: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b3828: 9a01         	ldr	r2, [sp, #0x4]
700b382a: 6091         	str	r1, [r2, #0x8]
700b382c: 9900         	ldr	r1, [sp]
700b382e: f001 0101    	and	r1, r1, #0x1
700b3832: 9a01         	ldr	r2, [sp, #0x4]
700b3834: 60d1         	str	r1, [r2, #0xc]
700b3836: b004         	add	sp, #0x10
700b3838: bd80         	pop	{r7, pc}
700b383a: 0000         	movs	r0, r0
700b383c: 0000         	movs	r0, r0
700b383e: 0000         	movs	r0, r0

700b3840 <UART_getIntrIdentityStatus>:
700b3840: b580         	push	{r7, lr}
700b3842: b084         	sub	sp, #0x10
700b3844: 9003         	str	r0, [sp, #0xc]
700b3846: 2000         	movs	r0, #0x0
700b3848: 9002         	str	r0, [sp, #0x8]
700b384a: 9001         	str	r0, [sp, #0x4]
700b384c: 9803         	ldr	r0, [sp, #0xc]
700b384e: 300c         	adds	r0, #0xc
700b3850: f001 ffce    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1f9c
700b3854: 9002         	str	r0, [sp, #0x8]
700b3856: 9803         	ldr	r0, [sp, #0xc]
700b3858: 300c         	adds	r0, #0xc
700b385a: 9000         	str	r0, [sp]
700b385c: f001 ffc8    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1f90
700b3860: 4601         	mov	r1, r0
700b3862: 9800         	ldr	r0, [sp]
700b3864: f001 017f    	and	r1, r1, #0x7f
700b3868: f001 ffca    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1f94
700b386c: 9803         	ldr	r0, [sp, #0xc]
700b386e: 3008         	adds	r0, #0x8
700b3870: f001 ffbe    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1f7c
700b3874: f000 003e    	and	r0, r0, #0x3e
700b3878: 9001         	str	r0, [sp, #0x4]
700b387a: 9803         	ldr	r0, [sp, #0xc]
700b387c: 300c         	adds	r0, #0xc
700b387e: 9902         	ldr	r1, [sp, #0x8]
700b3880: f001 ffbe    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1f7c
700b3884: 9801         	ldr	r0, [sp, #0x4]
700b3886: b004         	add	sp, #0x10
700b3888: bd80         	pop	{r7, pc}
700b388a: 0000         	movs	r0, r0
700b388c: 0000         	movs	r0, r0
700b388e: 0000         	movs	r0, r0

700b3890 <UART_lineCharConfig>:
700b3890: b580         	push	{r7, lr}
700b3892: b084         	sub	sp, #0x10
700b3894: 9003         	str	r0, [sp, #0xc]
700b3896: 9102         	str	r1, [sp, #0x8]
700b3898: 9201         	str	r2, [sp, #0x4]
700b389a: 9803         	ldr	r0, [sp, #0xc]
700b389c: 300c         	adds	r0, #0xc
700b389e: f001 ffa7    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1f4e
700b38a2: 9000         	str	r0, [sp]
700b38a4: 9800         	ldr	r0, [sp]
700b38a6: f020 0007    	bic	r0, r0, #0x7
700b38aa: 9000         	str	r0, [sp]
700b38ac: 9802         	ldr	r0, [sp, #0x8]
700b38ae: f000 0107    	and	r1, r0, #0x7
700b38b2: 9800         	ldr	r0, [sp]
700b38b4: 4308         	orrs	r0, r1
700b38b6: 9000         	str	r0, [sp]
700b38b8: 9800         	ldr	r0, [sp]
700b38ba: f020 0038    	bic	r0, r0, #0x38
700b38be: 9000         	str	r0, [sp]
700b38c0: 9801         	ldr	r0, [sp, #0x4]
700b38c2: f000 0138    	and	r1, r0, #0x38
700b38c6: 9800         	ldr	r0, [sp]
700b38c8: 4308         	orrs	r0, r1
700b38ca: 9000         	str	r0, [sp]
700b38cc: 9803         	ldr	r0, [sp, #0xc]
700b38ce: 300c         	adds	r0, #0xc
700b38d0: 9900         	ldr	r1, [sp]
700b38d2: f001 ff95    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1f2a
700b38d6: b004         	add	sp, #0x10
700b38d8: bd80         	pop	{r7, pc}
700b38da: 0000         	movs	r0, r0
700b38dc: 0000         	movs	r0, r0
700b38de: 0000         	movs	r0, r0

700b38e0 <UART_lld_dmaInit>:
700b38e0: b580         	push	{r7, lr}
700b38e2: b084         	sub	sp, #0x10
700b38e4: 9003         	str	r0, [sp, #0xc]
700b38e6: 9102         	str	r1, [sp, #0x8]
700b38e8: 2000         	movs	r0, #0x0
700b38ea: 9001         	str	r0, [sp, #0x4]
700b38ec: 9802         	ldr	r0, [sp, #0x8]
700b38ee: 9000         	str	r0, [sp]
700b38f0: 9803         	ldr	r0, [sp, #0xc]
700b38f2: 9900         	ldr	r1, [sp]
700b38f4: f7f7 fc24    	bl	0x700ab140 <UART_udmaInitRxCh> @ imm = #-0x87b8
700b38f8: 9001         	str	r0, [sp, #0x4]
700b38fa: 9803         	ldr	r0, [sp, #0xc]
700b38fc: 9900         	ldr	r1, [sp]
700b38fe: f7f6 fe2f    	bl	0x700aa560 <UART_udmaInitTxCh> @ imm = #-0x93a2
700b3902: 4601         	mov	r1, r0
700b3904: 9801         	ldr	r0, [sp, #0x4]
700b3906: 4408         	add	r0, r1
700b3908: 9001         	str	r0, [sp, #0x4]
700b390a: 9801         	ldr	r0, [sp, #0x4]
700b390c: b930         	cbnz	r0, 0x700b391c <UART_lld_dmaInit+0x3c> @ imm = #0xc
700b390e: e7ff         	b	0x700b3910 <UART_lld_dmaInit+0x30> @ imm = #-0x2
700b3910: 9900         	ldr	r1, [sp]
700b3912: 2001         	movs	r0, #0x1
700b3914: 6388         	str	r0, [r1, #0x38]
700b3916: 2000         	movs	r0, #0x0
700b3918: 9001         	str	r0, [sp, #0x4]
700b391a: e003         	b	0x700b3924 <UART_lld_dmaInit+0x44> @ imm = #0x6
700b391c: f04f 30ff    	mov.w	r0, #0xffffffff
700b3920: 9001         	str	r0, [sp, #0x4]
700b3922: e7ff         	b	0x700b3924 <UART_lld_dmaInit+0x44> @ imm = #-0x2
700b3924: 9801         	ldr	r0, [sp, #0x4]
700b3926: b004         	add	sp, #0x10
700b3928: bd80         	pop	{r7, pc}
700b392a: 0000         	movs	r0, r0
700b392c: 0000         	movs	r0, r0
700b392e: 0000         	movs	r0, r0

700b3930 <UART_resetModule>:
700b3930: b580         	push	{r7, lr}
700b3932: b082         	sub	sp, #0x8
700b3934: 9001         	str	r0, [sp, #0x4]
700b3936: 9801         	ldr	r0, [sp, #0x4]
700b3938: 6800         	ldr	r0, [r0]
700b393a: f000 fc41    	bl	0x700b41c0 <UART_enhanFuncEnable> @ imm = #0x882
700b393e: 9801         	ldr	r0, [sp, #0x4]
700b3940: 6800         	ldr	r0, [r0]
700b3942: 2100         	movs	r1, #0x0
700b3944: f001 fe2c    	bl	0x700b55a0 <UART_regConfModeRestore> @ imm = #0x1c58
700b3948: 9801         	ldr	r0, [sp, #0x4]
700b394a: 6800         	ldr	r0, [r0]
700b394c: f001 fd70    	bl	0x700b5430 <UART_modemControlReset> @ imm = #0x1ae0
700b3950: 9801         	ldr	r0, [sp, #0x4]
700b3952: 6800         	ldr	r0, [r0]
700b3954: 21ff         	movs	r1, #0xff
700b3956: f7f9 fb23    	bl	0x700acfa0 <UART_intrDisable> @ imm = #-0x69ba
700b395a: 9801         	ldr	r0, [sp, #0x4]
700b395c: 6800         	ldr	r0, [r0]
700b395e: 2102         	movs	r1, #0x2
700b3960: f001 f8e6    	bl	0x700b4b30 <UART_intr2Disable> @ imm = #0x11cc
700b3964: 9801         	ldr	r0, [sp, #0x4]
700b3966: 6800         	ldr	r0, [r0]
700b3968: 2107         	movs	r1, #0x7
700b396a: f001 f929    	bl	0x700b4bc0 <UART_operatingModeSelect> @ imm = #0x1252
700b396e: 9801         	ldr	r0, [sp, #0x4]
700b3970: f7fd f98e    	bl	0x700b0c90 <UART_moduleReset> @ imm = #-0x2ce4
700b3974: b002         	add	sp, #0x8
700b3976: bd80         	pop	{r7, pc}
		...

700b3980 <CSL_bcdmaTeardownRxChan>:
700b3980: b580         	push	{r7, lr}
700b3982: b086         	sub	sp, #0x18
700b3984: 9005         	str	r0, [sp, #0x14]
700b3986: 9104         	str	r1, [sp, #0x10]
700b3988: f88d 200f    	strb.w	r2, [sp, #0xf]
700b398c: f88d 300e    	strb.w	r3, [sp, #0xe]
700b3990: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3994: f000 0001    	and	r0, r0, #0x1
700b3998: 9000         	str	r0, [sp]
700b399a: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b399e: f000 0001    	and	r0, r0, #0x1
700b39a2: 9001         	str	r0, [sp, #0x4]
700b39a4: 9805         	ldr	r0, [sp, #0x14]
700b39a6: 9a04         	ldr	r2, [sp, #0x10]
700b39a8: 2105         	movs	r1, #0x5
700b39aa: 466b         	mov	r3, sp
700b39ac: f7fd fc70    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x2720
700b39b0: 9002         	str	r0, [sp, #0x8]
700b39b2: 9802         	ldr	r0, [sp, #0x8]
700b39b4: b120         	cbz	r0, 0x700b39c0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #0x8
700b39b6: e7ff         	b	0x700b39b8 <CSL_bcdmaTeardownRxChan+0x38> @ imm = #-0x2
700b39b8: f04f 30ff    	mov.w	r0, #0xffffffff
700b39bc: 9002         	str	r0, [sp, #0x8]
700b39be: e7ff         	b	0x700b39c0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #-0x2
700b39c0: 9802         	ldr	r0, [sp, #0x8]
700b39c2: b006         	add	sp, #0x18
700b39c4: bd80         	pop	{r7, pc}
		...
700b39ce: 0000         	movs	r0, r0

700b39d0 <CSL_bcdmaTeardownTxChan>:
700b39d0: b580         	push	{r7, lr}
700b39d2: b086         	sub	sp, #0x18
700b39d4: 9005         	str	r0, [sp, #0x14]
700b39d6: 9104         	str	r1, [sp, #0x10]
700b39d8: f88d 200f    	strb.w	r2, [sp, #0xf]
700b39dc: f88d 300e    	strb.w	r3, [sp, #0xe]
700b39e0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b39e4: f000 0001    	and	r0, r0, #0x1
700b39e8: 9000         	str	r0, [sp]
700b39ea: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b39ee: f000 0001    	and	r0, r0, #0x1
700b39f2: 9001         	str	r0, [sp, #0x4]
700b39f4: 9805         	ldr	r0, [sp, #0x14]
700b39f6: 9a04         	ldr	r2, [sp, #0x10]
700b39f8: 2105         	movs	r1, #0x5
700b39fa: 466b         	mov	r3, sp
700b39fc: f7fd fc48    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x2770
700b3a00: 9002         	str	r0, [sp, #0x8]
700b3a02: 9802         	ldr	r0, [sp, #0x8]
700b3a04: b120         	cbz	r0, 0x700b3a10 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #0x8
700b3a06: e7ff         	b	0x700b3a08 <CSL_bcdmaTeardownTxChan+0x38> @ imm = #-0x2
700b3a08: f04f 30ff    	mov.w	r0, #0xffffffff
700b3a0c: 9002         	str	r0, [sp, #0x8]
700b3a0e: e7ff         	b	0x700b3a10 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #-0x2
700b3a10: 9802         	ldr	r0, [sp, #0x8]
700b3a12: b006         	add	sp, #0x18
700b3a14: bd80         	pop	{r7, pc}
		...
700b3a1e: 0000         	movs	r0, r0

700b3a20 <DebugP_uartLogWriterPutChar>:
700b3a20: b580         	push	{r7, lr}
700b3a22: b088         	sub	sp, #0x20
700b3a24: f88d 001f    	strb.w	r0, [sp, #0x1f]
700b3a28: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700b3a2c: f88d 001e    	strb.w	r0, [sp, #0x1e]
700b3a30: f248 7084    	movw	r0, #0x8784
700b3a34: f2c7 000b    	movt	r0, #0x700b
700b3a38: 6800         	ldr	r0, [r0]
700b3a3a: f7ff fd99    	bl	0x700b3570 <UART_getHandle> @ imm = #-0x4ce
700b3a3e: 9006         	str	r0, [sp, #0x18]
700b3a40: 9806         	ldr	r0, [sp, #0x18]
700b3a42: b170         	cbz	r0, 0x700b3a62 <DebugP_uartLogWriterPutChar+0x42> @ imm = #0x1c
700b3a44: e7ff         	b	0x700b3a46 <DebugP_uartLogWriterPutChar+0x26> @ imm = #-0x2
700b3a46: a801         	add	r0, sp, #0x4
700b3a48: 9000         	str	r0, [sp]
700b3a4a: f001 f859    	bl	0x700b4b00 <UART_Transaction_init> @ imm = #0x10b2
700b3a4e: 9900         	ldr	r1, [sp]
700b3a50: f10d 001e    	add.w	r0, sp, #0x1e
700b3a54: 9001         	str	r0, [sp, #0x4]
700b3a56: 2001         	movs	r0, #0x1
700b3a58: 9002         	str	r0, [sp, #0x8]
700b3a5a: 9806         	ldr	r0, [sp, #0x18]
700b3a5c: f7f3 fd28    	bl	0x700a74b0 <UART_write> @ imm = #-0xc5b0
700b3a60: e7ff         	b	0x700b3a62 <DebugP_uartLogWriterPutChar+0x42> @ imm = #-0x2
700b3a62: b008         	add	sp, #0x20
700b3a64: bd80         	pop	{r7, pc}
		...
700b3a6e: 0000         	movs	r0, r0

700b3a70 <SemaphoreP_post>:
700b3a70: b580         	push	{r7, lr}
700b3a72: b084         	sub	sp, #0x10
700b3a74: 9003         	str	r0, [sp, #0xc]
700b3a76: 9803         	ldr	r0, [sp, #0xc]
700b3a78: 9002         	str	r0, [sp, #0x8]
700b3a7a: 9802         	ldr	r0, [sp, #0x8]
700b3a7c: 6d40         	ldr	r0, [r0, #0x54]
700b3a7e: 2801         	cmp	r0, #0x1
700b3a80: d106         	bne	0x700b3a90 <SemaphoreP_post+0x20> @ imm = #0xc
700b3a82: e7ff         	b	0x700b3a84 <SemaphoreP_post+0x14> @ imm = #-0x2
700b3a84: 9802         	ldr	r0, [sp, #0x8]
700b3a86: 301c         	adds	r0, #0x1c
700b3a88: f7fd fdc2    	bl	0x700b1610 <_txe_mutex_put> @ imm = #-0x247c
700b3a8c: 9001         	str	r0, [sp, #0x4]
700b3a8e: e010         	b	0x700b3ab2 <SemaphoreP_post+0x42> @ imm = #0x20
700b3a90: 9802         	ldr	r0, [sp, #0x8]
700b3a92: 6d80         	ldr	r0, [r0, #0x58]
700b3a94: 2801         	cmp	r0, #0x1
700b3a96: d106         	bne	0x700b3aa6 <SemaphoreP_post+0x36> @ imm = #0xc
700b3a98: e7ff         	b	0x700b3a9a <SemaphoreP_post+0x2a> @ imm = #-0x2
700b3a9a: 9802         	ldr	r0, [sp, #0x8]
700b3a9c: 2101         	movs	r1, #0x1
700b3a9e: f7ff fdb7    	bl	0x700b3610 <_txe_semaphore_ceiling_put> @ imm = #-0x492
700b3aa2: 9001         	str	r0, [sp, #0x4]
700b3aa4: e004         	b	0x700b3ab0 <SemaphoreP_post+0x40> @ imm = #0x8
700b3aa6: 9802         	ldr	r0, [sp, #0x8]
700b3aa8: f000 fbea    	bl	0x700b4280 <_txe_semaphore_put> @ imm = #0x7d4
700b3aac: 9001         	str	r0, [sp, #0x4]
700b3aae: e7ff         	b	0x700b3ab0 <SemaphoreP_post+0x40> @ imm = #-0x2
700b3ab0: e7ff         	b	0x700b3ab2 <SemaphoreP_post+0x42> @ imm = #-0x2
700b3ab2: b004         	add	sp, #0x10
700b3ab4: bd80         	pop	{r7, pc}
		...
700b3abe: 0000         	movs	r0, r0

700b3ac0 <UART_readLineStatus>:
700b3ac0: b580         	push	{r7, lr}
700b3ac2: b084         	sub	sp, #0x10
700b3ac4: 9003         	str	r0, [sp, #0xc]
700b3ac6: 2000         	movs	r0, #0x0
700b3ac8: 9002         	str	r0, [sp, #0x8]
700b3aca: 9001         	str	r0, [sp, #0x4]
700b3acc: 9803         	ldr	r0, [sp, #0xc]
700b3ace: 300c         	adds	r0, #0xc
700b3ad0: f001 fe8e    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1d1c
700b3ad4: 9002         	str	r0, [sp, #0x8]
700b3ad6: 9803         	ldr	r0, [sp, #0xc]
700b3ad8: 300c         	adds	r0, #0xc
700b3ada: 9000         	str	r0, [sp]
700b3adc: f001 fe88    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1d10
700b3ae0: 4601         	mov	r1, r0
700b3ae2: 9800         	ldr	r0, [sp]
700b3ae4: f001 017f    	and	r1, r1, #0x7f
700b3ae8: f001 fe8a    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1d14
700b3aec: 9803         	ldr	r0, [sp, #0xc]
700b3aee: 3014         	adds	r0, #0x14
700b3af0: f001 fe7e    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1cfc
700b3af4: 9001         	str	r0, [sp, #0x4]
700b3af6: 9803         	ldr	r0, [sp, #0xc]
700b3af8: 300c         	adds	r0, #0xc
700b3afa: 9902         	ldr	r1, [sp, #0x8]
700b3afc: f001 fe80    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1d00
700b3b00: 9801         	ldr	r0, [sp, #0x4]
700b3b02: b004         	add	sp, #0x10
700b3b04: bd80         	pop	{r7, pc}
		...
700b3b0e: 0000         	movs	r0, r0

700b3b10 <CSL_bcdmaGetChanPeerReg>:
700b3b10: b580         	push	{r7, lr}
700b3b12: b088         	sub	sp, #0x20
700b3b14: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b3b18: 9007         	str	r0, [sp, #0x1c]
700b3b1a: 9106         	str	r1, [sp, #0x18]
700b3b1c: 9205         	str	r2, [sp, #0x14]
700b3b1e: 9304         	str	r3, [sp, #0x10]
700b3b20: 9804         	ldr	r0, [sp, #0x10]
700b3b22: 9001         	str	r0, [sp, #0x4]
700b3b24: 9807         	ldr	r0, [sp, #0x1c]
700b3b26: 9a06         	ldr	r2, [sp, #0x18]
700b3b28: 210b         	movs	r1, #0xb
700b3b2a: ab01         	add	r3, sp, #0x4
700b3b2c: f7fd fbb0    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x28a0
700b3b30: 9003         	str	r0, [sp, #0xc]
700b3b32: 9803         	ldr	r0, [sp, #0xc]
700b3b34: b920         	cbnz	r0, 0x700b3b40 <CSL_bcdmaGetChanPeerReg+0x30> @ imm = #0x8
700b3b36: e7ff         	b	0x700b3b38 <CSL_bcdmaGetChanPeerReg+0x28> @ imm = #-0x2
700b3b38: 9802         	ldr	r0, [sp, #0x8]
700b3b3a: 990a         	ldr	r1, [sp, #0x28]
700b3b3c: 6008         	str	r0, [r1]
700b3b3e: e006         	b	0x700b3b4e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #0xc
700b3b40: 990a         	ldr	r1, [sp, #0x28]
700b3b42: 2000         	movs	r0, #0x0
700b3b44: 6008         	str	r0, [r1]
700b3b46: f04f 30ff    	mov.w	r0, #0xffffffff
700b3b4a: 9003         	str	r0, [sp, #0xc]
700b3b4c: e7ff         	b	0x700b3b4e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #-0x2
700b3b4e: 9803         	ldr	r0, [sp, #0xc]
700b3b50: b008         	add	sp, #0x20
700b3b52: bd80         	pop	{r7, pc}
		...

700b3b60 <_strnlen_s>:
700b3b60: b084         	sub	sp, #0x10
700b3b62: 9003         	str	r0, [sp, #0xc]
700b3b64: 9102         	str	r1, [sp, #0x8]
700b3b66: 9803         	ldr	r0, [sp, #0xc]
700b3b68: 9001         	str	r0, [sp, #0x4]
700b3b6a: e7ff         	b	0x700b3b6c <_strnlen_s+0xc> @ imm = #-0x2
700b3b6c: 9801         	ldr	r0, [sp, #0x4]
700b3b6e: 7801         	ldrb	r1, [r0]
700b3b70: 2000         	movs	r0, #0x0
700b3b72: 9000         	str	r0, [sp]
700b3b74: b141         	cbz	r1, 0x700b3b88 <_strnlen_s+0x28> @ imm = #0x10
700b3b76: e7ff         	b	0x700b3b78 <_strnlen_s+0x18> @ imm = #-0x2
700b3b78: 9802         	ldr	r0, [sp, #0x8]
700b3b7a: 1e41         	subs	r1, r0, #0x1
700b3b7c: 9102         	str	r1, [sp, #0x8]
700b3b7e: 2800         	cmp	r0, #0x0
700b3b80: bf18         	it	ne
700b3b82: 2001         	movne	r0, #0x1
700b3b84: 9000         	str	r0, [sp]
700b3b86: e7ff         	b	0x700b3b88 <_strnlen_s+0x28> @ imm = #-0x2
700b3b88: 9800         	ldr	r0, [sp]
700b3b8a: 07c0         	lsls	r0, r0, #0x1f
700b3b8c: b128         	cbz	r0, 0x700b3b9a <_strnlen_s+0x3a> @ imm = #0xa
700b3b8e: e7ff         	b	0x700b3b90 <_strnlen_s+0x30> @ imm = #-0x2
700b3b90: e7ff         	b	0x700b3b92 <_strnlen_s+0x32> @ imm = #-0x2
700b3b92: 9801         	ldr	r0, [sp, #0x4]
700b3b94: 3001         	adds	r0, #0x1
700b3b96: 9001         	str	r0, [sp, #0x4]
700b3b98: e7e8         	b	0x700b3b6c <_strnlen_s+0xc> @ imm = #-0x30
700b3b9a: 9801         	ldr	r0, [sp, #0x4]
700b3b9c: 9903         	ldr	r1, [sp, #0xc]
700b3b9e: 1a40         	subs	r0, r0, r1
700b3ba0: b004         	add	sp, #0x10
700b3ba2: 4770         	bx	lr
		...

700b3bb0 <CSL_udmapCppi5SetPktLen>:
700b3bb0: b083         	sub	sp, #0xc
700b3bb2: 9002         	str	r0, [sp, #0x8]
700b3bb4: 9101         	str	r1, [sp, #0x4]
700b3bb6: 9200         	str	r2, [sp]
700b3bb8: 9801         	ldr	r0, [sp, #0x4]
700b3bba: 2801         	cmp	r0, #0x1
700b3bbc: d004         	beq	0x700b3bc8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #0x8
700b3bbe: e7ff         	b	0x700b3bc0 <CSL_udmapCppi5SetPktLen+0x10> @ imm = #-0x2
700b3bc0: 9801         	ldr	r0, [sp, #0x4]
700b3bc2: 2802         	cmp	r0, #0x2
700b3bc4: d107         	bne	0x700b3bd6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #0xe
700b3bc6: e7ff         	b	0x700b3bc8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #-0x2
700b3bc8: 9902         	ldr	r1, [sp, #0x8]
700b3bca: 6808         	ldr	r0, [r1]
700b3bcc: 9a00         	ldr	r2, [sp]
700b3bce: f362 0015    	bfi	r0, r2, #0, #22
700b3bd2: 6008         	str	r0, [r1]
700b3bd4: e7ff         	b	0x700b3bd6 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #-0x2
700b3bd6: 9801         	ldr	r0, [sp, #0x4]
700b3bd8: 2803         	cmp	r0, #0x3
700b3bda: d108         	bne	0x700b3bee <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #0x10
700b3bdc: e7ff         	b	0x700b3bde <CSL_udmapCppi5SetPktLen+0x2e> @ imm = #-0x2
700b3bde: 9902         	ldr	r1, [sp, #0x8]
700b3be0: 6808         	ldr	r0, [r1]
700b3be2: 9a00         	ldr	r2, [sp]
700b3be4: 3a01         	subs	r2, #0x1
700b3be6: f362 000d    	bfi	r0, r2, #0, #14
700b3bea: 6008         	str	r0, [r1]
700b3bec: e7ff         	b	0x700b3bee <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #-0x2
700b3bee: b003         	add	sp, #0xc
700b3bf0: 4770         	bx	lr
		...
700b3bfe: 0000         	movs	r0, r0

700b3c00 <Sciclient_rmIrqGetNodeItf>:
700b3c00: b084         	sub	sp, #0x10
700b3c02: 9003         	str	r0, [sp, #0xc]
700b3c04: f8ad 100a    	strh.w	r1, [sp, #0xa]
700b3c08: 9201         	str	r2, [sp, #0x4]
700b3c0a: 2000         	movs	r0, #0x0
700b3c0c: 9000         	str	r0, [sp]
700b3c0e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b3c12: 9903         	ldr	r1, [sp, #0xc]
700b3c14: 8849         	ldrh	r1, [r1, #0x2]
700b3c16: 4288         	cmp	r0, r1
700b3c18: da09         	bge	0x700b3c2e <Sciclient_rmIrqGetNodeItf+0x2e> @ imm = #0x12
700b3c1a: e7ff         	b	0x700b3c1c <Sciclient_rmIrqGetNodeItf+0x1c> @ imm = #-0x2
700b3c1c: 9803         	ldr	r0, [sp, #0xc]
700b3c1e: 6840         	ldr	r0, [r0, #0x4]
700b3c20: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b3c24: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b3c28: 9901         	ldr	r1, [sp, #0x4]
700b3c2a: 6008         	str	r0, [r1]
700b3c2c: e006         	b	0x700b3c3c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #0xc
700b3c2e: 9901         	ldr	r1, [sp, #0x4]
700b3c30: 2000         	movs	r0, #0x0
700b3c32: 6008         	str	r0, [r1]
700b3c34: f06f 0001    	mvn	r0, #0x1
700b3c38: 9000         	str	r0, [sp]
700b3c3a: e7ff         	b	0x700b3c3c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #-0x2
700b3c3c: 9800         	ldr	r0, [sp]
700b3c3e: b004         	add	sp, #0x10
700b3c40: 4770         	bx	lr
		...
700b3c4e: 0000         	movs	r0, r0

700b3c50 <UART_checkOpenParams>:
700b3c50: b082         	sub	sp, #0x8
700b3c52: 9001         	str	r0, [sp, #0x4]
700b3c54: 2000         	movs	r0, #0x0
700b3c56: 9000         	str	r0, [sp]
700b3c58: 9801         	ldr	r0, [sp, #0x4]
700b3c5a: 6900         	ldr	r0, [r0, #0x10]
700b3c5c: 2801         	cmp	r0, #0x1
700b3c5e: d108         	bne	0x700b3c72 <UART_checkOpenParams+0x22> @ imm = #0x10
700b3c60: e7ff         	b	0x700b3c62 <UART_checkOpenParams+0x12> @ imm = #-0x2
700b3c62: 9801         	ldr	r0, [sp, #0x4]
700b3c64: 69c0         	ldr	r0, [r0, #0x1c]
700b3c66: b920         	cbnz	r0, 0x700b3c72 <UART_checkOpenParams+0x22> @ imm = #0x8
700b3c68: e7ff         	b	0x700b3c6a <UART_checkOpenParams+0x1a> @ imm = #-0x2
700b3c6a: f04f 30ff    	mov.w	r0, #0xffffffff
700b3c6e: 9000         	str	r0, [sp]
700b3c70: e7ff         	b	0x700b3c72 <UART_checkOpenParams+0x22> @ imm = #-0x2
700b3c72: 9801         	ldr	r0, [sp, #0x4]
700b3c74: 6980         	ldr	r0, [r0, #0x18]
700b3c76: 2801         	cmp	r0, #0x1
700b3c78: d108         	bne	0x700b3c8c <UART_checkOpenParams+0x3c> @ imm = #0x10
700b3c7a: e7ff         	b	0x700b3c7c <UART_checkOpenParams+0x2c> @ imm = #-0x2
700b3c7c: 9801         	ldr	r0, [sp, #0x4]
700b3c7e: 6a00         	ldr	r0, [r0, #0x20]
700b3c80: b920         	cbnz	r0, 0x700b3c8c <UART_checkOpenParams+0x3c> @ imm = #0x8
700b3c82: e7ff         	b	0x700b3c84 <UART_checkOpenParams+0x34> @ imm = #-0x2
700b3c84: f04f 30ff    	mov.w	r0, #0xffffffff
700b3c88: 9000         	str	r0, [sp]
700b3c8a: e7ff         	b	0x700b3c8c <UART_checkOpenParams+0x3c> @ imm = #-0x2
700b3c8c: 9800         	ldr	r0, [sp]
700b3c8e: b002         	add	sp, #0x8
700b3c90: 4770         	bx	lr
		...
700b3c9e: 0000         	movs	r0, r0

700b3ca0 <UdmaUtils_getRingMemSize>:
700b3ca0: b084         	sub	sp, #0x10
700b3ca2: f88d 000f    	strb.w	r0, [sp, #0xf]
700b3ca6: 9102         	str	r1, [sp, #0x8]
700b3ca8: f88d 2007    	strb.w	r2, [sp, #0x7]
700b3cac: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3cb0: 1c81         	adds	r1, r0, #0x2
700b3cb2: 2001         	movs	r0, #0x1
700b3cb4: 4088         	lsls	r0, r1
700b3cb6: 9000         	str	r0, [sp]
700b3cb8: 9902         	ldr	r1, [sp, #0x8]
700b3cba: 9800         	ldr	r0, [sp]
700b3cbc: 4348         	muls	r0, r1, r0
700b3cbe: 9000         	str	r0, [sp]
700b3cc0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3cc4: 2802         	cmp	r0, #0x2
700b3cc6: d005         	beq	0x700b3cd4 <UdmaUtils_getRingMemSize+0x34> @ imm = #0xa
700b3cc8: e7ff         	b	0x700b3cca <UdmaUtils_getRingMemSize+0x2a> @ imm = #-0x2
700b3cca: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b3cce: 2803         	cmp	r0, #0x3
700b3cd0: d104         	bne	0x700b3cdc <UdmaUtils_getRingMemSize+0x3c> @ imm = #0x8
700b3cd2: e7ff         	b	0x700b3cd4 <UdmaUtils_getRingMemSize+0x34> @ imm = #-0x2
700b3cd4: 9800         	ldr	r0, [sp]
700b3cd6: 0040         	lsls	r0, r0, #0x1
700b3cd8: 9000         	str	r0, [sp]
700b3cda: e7ff         	b	0x700b3cdc <UdmaUtils_getRingMemSize+0x3c> @ imm = #-0x2
700b3cdc: 9800         	ldr	r0, [sp]
700b3cde: b004         	add	sp, #0x10
700b3ce0: 4770         	bx	lr
		...
700b3cee: 0000         	movs	r0, r0

700b3cf0 <tm_queue_create>:
; {
700b3cf0: b580         	push	{r7, lr}
700b3cf2: b082         	sub	sp, #0x8
;    status = tx_queue_create(&tm_queue_array[queue_id], "Thread-Metric test", (UINT) MESSAGE_SIZE,
700b3cf4: f24a 5288    	movw	r2, #0xa588
700b3cf8: ebc0 01c0    	rsb	r1, r0, r0, lsl #3
700b3cfc: f2c7 0208    	movt	r2, #0x7008
;                             &tm_queue_memory_area[queue_id * TM_THREADX_QUEUE_SIZE], TM_THREADX_QUEUE_SIZE);
700b3d00: f64a 132e    	movw	r3, #0xa92e
700b3d04: f2c7 0308    	movt	r3, #0x7008
700b3d08: f04f 0c10    	mov.w	r12, #0x10
;    status = tx_queue_create(&tm_queue_array[queue_id], "Thread-Metric test", (UINT) MESSAGE_SIZE,
700b3d0c: eb02 02c1    	add.w	r2, r2, r1, lsl #3
700b3d10: f647 5154    	movw	r1, #0x7d54
700b3d14: f2c7 010b    	movt	r1, #0x700b
;                             &tm_queue_memory_area[queue_id * TM_THREADX_QUEUE_SIZE], TM_THREADX_QUEUE_SIZE);
700b3d18: eb03 1300    	add.w	r3, r3, r0, lsl #4
;    status = tx_queue_create(&tm_queue_array[queue_id], "Thread-Metric test", (UINT) MESSAGE_SIZE,
700b3d1c: f8cd c000    	str.w	r12, [sp]
700b3d20: 4610         	mov	r0, r2
700b3d22: 2204         	movs	r2, #0x4
700b3d24: f7f8 ffec    	bl	0x700acd00 <_tx_queue_create> @ imm = #-0x7028
;    if (status == TX_SUCCESS)
700b3d28: 2800         	cmp	r0, #0x0
700b3d2a: bf18         	it	ne
700b3d2c: 2001         	movne	r0, #0x1
; }
700b3d2e: b002         	add	sp, #0x8
700b3d30: bd80         	pop	{r7, pc}
		...
700b3d3e: 0000         	movs	r0, r0

700b3d40 <CSL_lcdma_ringaccIsTeardownComplete>:
700b3d40: b580         	push	{r7, lr}
700b3d42: b084         	sub	sp, #0x10
700b3d44: 9003         	str	r0, [sp, #0xc]
700b3d46: 9102         	str	r1, [sp, #0x8]
700b3d48: 2000         	movs	r0, #0x0
700b3d4a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3d4e: 9803         	ldr	r0, [sp, #0xc]
700b3d50: 6840         	ldr	r0, [r0, #0x4]
700b3d52: 9902         	ldr	r1, [sp, #0x8]
700b3d54: eb00 3041    	add.w	r0, r0, r1, lsl #13
700b3d58: f241 0118    	movw	r1, #0x1018
700b3d5c: 4408         	add	r0, r1
700b3d5e: f04f 4100    	mov.w	r1, #0x80000000
700b3d62: 221f         	movs	r2, #0x1f
700b3d64: f001 f81c    	bl	0x700b4da0 <CSL_REG32_FEXT_RAW> @ imm = #0x1038
700b3d68: b120         	cbz	r0, 0x700b3d74 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #0x8
700b3d6a: e7ff         	b	0x700b3d6c <CSL_lcdma_ringaccIsTeardownComplete+0x2c> @ imm = #-0x2
700b3d6c: 2001         	movs	r0, #0x1
700b3d6e: f88d 0007    	strb.w	r0, [sp, #0x7]
700b3d72: e7ff         	b	0x700b3d74 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #-0x2
700b3d74: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b3d78: f000 0001    	and	r0, r0, #0x1
700b3d7c: b004         	add	sp, #0x10
700b3d7e: bd80         	pop	{r7, pc}

700b3d80 <Sciclient_rmIrqProgramOesRegister>:
700b3d80: b580         	push	{r7, lr}
700b3d82: b088         	sub	sp, #0x20
700b3d84: 9007         	str	r0, [sp, #0x1c]
700b3d86: 2010         	movs	r0, #0x10
700b3d88: f2c8 0000    	movt	r0, #0x8000
700b3d8c: 9002         	str	r0, [sp, #0x8]
700b3d8e: 9807         	ldr	r0, [sp, #0x1c]
700b3d90: 7900         	ldrb	r0, [r0, #0x4]
700b3d92: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b3d96: 9807         	ldr	r0, [sp, #0x1c]
700b3d98: 88c0         	ldrh	r0, [r0, #0x6]
700b3d9a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b3d9e: 9807         	ldr	r0, [sp, #0x1c]
700b3da0: 8900         	ldrh	r0, [r0, #0x8]
700b3da2: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b3da6: 9807         	ldr	r0, [sp, #0x1c]
700b3da8: 89c0         	ldrh	r0, [r0, #0xe]
700b3daa: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b3dae: 9807         	ldr	r0, [sp, #0x1c]
700b3db0: 6981         	ldr	r1, [r0, #0x18]
700b3db2: 4668         	mov	r0, sp
700b3db4: f04f 32ff    	mov.w	r2, #0xffffffff
700b3db8: f7fe ff1a    	bl	0x700b2bf0 <Sciclient_rmIrqSetRaw> @ imm = #-0x11cc
700b3dbc: b008         	add	sp, #0x20
700b3dbe: bd80         	pop	{r7, pc}

700b3dc0 <Sciclient_rmPsGetIfIdx>:
700b3dc0: b082         	sub	sp, #0x8
700b3dc2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3dc6: f06f 0001    	mvn	r0, #0x1
700b3dca: 9000         	str	r0, [sp]
700b3dcc: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3dd0: f64a 11a8    	movw	r1, #0xa9a8
700b3dd4: f2c7 0108    	movt	r1, #0x7008
700b3dd8: 8c89         	ldrh	r1, [r1, #0x24]
700b3dda: 4288         	cmp	r0, r1
700b3ddc: da0d         	bge	0x700b3dfa <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #0x1a
700b3dde: e7ff         	b	0x700b3de0 <Sciclient_rmPsGetIfIdx+0x20> @ imm = #-0x2
700b3de0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3de4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b3de8: f64a 10a8    	movw	r0, #0xa9a8
700b3dec: f2c7 0008    	movt	r0, #0x7008
700b3df0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3df4: 8880         	ldrh	r0, [r0, #0x4]
700b3df6: 9000         	str	r0, [sp]
700b3df8: e7ff         	b	0x700b3dfa <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #-0x2
700b3dfa: 9800         	ldr	r0, [sp]
700b3dfc: b002         	add	sp, #0x8
700b3dfe: 4770         	bx	lr

700b3e00 <Sciclient_rmPsGetInp>:
700b3e00: b082         	sub	sp, #0x8
700b3e02: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3e06: f06f 0001    	mvn	r0, #0x1
700b3e0a: 9000         	str	r0, [sp]
700b3e0c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3e10: f64a 11a8    	movw	r1, #0xa9a8
700b3e14: f2c7 0108    	movt	r1, #0x7008
700b3e18: 8c89         	ldrh	r1, [r1, #0x24]
700b3e1a: 4288         	cmp	r0, r1
700b3e1c: da0d         	bge	0x700b3e3a <Sciclient_rmPsGetInp+0x3a> @ imm = #0x1a
700b3e1e: e7ff         	b	0x700b3e20 <Sciclient_rmPsGetInp+0x20> @ imm = #-0x2
700b3e20: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3e24: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b3e28: f64a 10a8    	movw	r0, #0xa9a8
700b3e2c: f2c7 0008    	movt	r0, #0x7008
700b3e30: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3e34: 88c0         	ldrh	r0, [r0, #0x6]
700b3e36: 9000         	str	r0, [sp]
700b3e38: e7ff         	b	0x700b3e3a <Sciclient_rmPsGetInp+0x3a> @ imm = #-0x2
700b3e3a: 9800         	ldr	r0, [sp]
700b3e3c: b002         	add	sp, #0x8
700b3e3e: 4770         	bx	lr

700b3e40 <Sciclient_rmPsGetOutp>:
700b3e40: b082         	sub	sp, #0x8
700b3e42: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3e46: f06f 0001    	mvn	r0, #0x1
700b3e4a: 9000         	str	r0, [sp]
700b3e4c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3e50: f64a 11a8    	movw	r1, #0xa9a8
700b3e54: f2c7 0108    	movt	r1, #0x7008
700b3e58: 8c89         	ldrh	r1, [r1, #0x24]
700b3e5a: 4288         	cmp	r0, r1
700b3e5c: da0d         	bge	0x700b3e7a <Sciclient_rmPsGetOutp+0x3a> @ imm = #0x1a
700b3e5e: e7ff         	b	0x700b3e60 <Sciclient_rmPsGetOutp+0x20> @ imm = #-0x2
700b3e60: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b3e64: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b3e68: f64a 10a8    	movw	r0, #0xa9a8
700b3e6c: f2c7 0008    	movt	r0, #0x7008
700b3e70: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3e74: 8900         	ldrh	r0, [r0, #0x8]
700b3e76: 9000         	str	r0, [sp]
700b3e78: e7ff         	b	0x700b3e7a <Sciclient_rmPsGetOutp+0x3a> @ imm = #-0x2
700b3e7a: 9800         	ldr	r0, [sp]
700b3e7c: b002         	add	sp, #0x8
700b3e7e: 4770         	bx	lr

700b3e80 <Sciclient_secProxyWaitThread>:
700b3e80: b580         	push	{r7, lr}
700b3e82: b084         	sub	sp, #0x10
700b3e84: 9003         	str	r0, [sp, #0xc]
700b3e86: 9102         	str	r1, [sp, #0x8]
700b3e88: f06f 0003    	mvn	r0, #0x3
700b3e8c: 9001         	str	r0, [sp, #0x4]
700b3e8e: 9802         	ldr	r0, [sp, #0x8]
700b3e90: 9000         	str	r0, [sp]
700b3e92: e7ff         	b	0x700b3e94 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x2
700b3e94: 9800         	ldr	r0, [sp]
700b3e96: b178         	cbz	r0, 0x700b3eb8 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x1e
700b3e98: e7ff         	b	0x700b3e9a <Sciclient_secProxyWaitThread+0x1a> @ imm = #-0x2
700b3e9a: 9803         	ldr	r0, [sp, #0xc]
700b3e9c: f001 fa88    	bl	0x700b53b0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x1510
700b3ea0: f001 fce6    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0x19cc
700b3ea4: 0600         	lsls	r0, r0, #0x18
700b3ea6: b118         	cbz	r0, 0x700b3eb0 <Sciclient_secProxyWaitThread+0x30> @ imm = #0x6
700b3ea8: e7ff         	b	0x700b3eaa <Sciclient_secProxyWaitThread+0x2a> @ imm = #-0x2
700b3eaa: 2000         	movs	r0, #0x0
700b3eac: 9001         	str	r0, [sp, #0x4]
700b3eae: e003         	b	0x700b3eb8 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x6
700b3eb0: 9800         	ldr	r0, [sp]
700b3eb2: 3801         	subs	r0, #0x1
700b3eb4: 9000         	str	r0, [sp]
700b3eb6: e7ed         	b	0x700b3e94 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x26
700b3eb8: 9801         	ldr	r0, [sp, #0x4]
700b3eba: b004         	add	sp, #0x10
700b3ebc: bd80         	pop	{r7, pc}
700b3ebe: 0000         	movs	r0, r0

700b3ec0 <UART_IsHWFlowCtrlValid>:
700b3ec0: b082         	sub	sp, #0x8
700b3ec2: 9001         	str	r0, [sp, #0x4]
700b3ec4: f06f 0002    	mvn	r0, #0x2
700b3ec8: 9000         	str	r0, [sp]
700b3eca: 9801         	ldr	r0, [sp, #0x4]
700b3ecc: 2801         	cmp	r0, #0x1
700b3ece: d010         	beq	0x700b3ef2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x20
700b3ed0: e7ff         	b	0x700b3ed2 <UART_IsHWFlowCtrlValid+0x12> @ imm = #-0x2
700b3ed2: 9801         	ldr	r0, [sp, #0x4]
700b3ed4: 2808         	cmp	r0, #0x8
700b3ed6: d00c         	beq	0x700b3ef2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x18
700b3ed8: e7ff         	b	0x700b3eda <UART_IsHWFlowCtrlValid+0x1a> @ imm = #-0x2
700b3eda: 9801         	ldr	r0, [sp, #0x4]
700b3edc: 2810         	cmp	r0, #0x10
700b3ede: d008         	beq	0x700b3ef2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x10
700b3ee0: e7ff         	b	0x700b3ee2 <UART_IsHWFlowCtrlValid+0x22> @ imm = #-0x2
700b3ee2: 9801         	ldr	r0, [sp, #0x4]
700b3ee4: 2838         	cmp	r0, #0x38
700b3ee6: d004         	beq	0x700b3ef2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x8
700b3ee8: e7ff         	b	0x700b3eea <UART_IsHWFlowCtrlValid+0x2a> @ imm = #-0x2
700b3eea: 9801         	ldr	r0, [sp, #0x4]
700b3eec: 283c         	cmp	r0, #0x3c
700b3eee: d103         	bne	0x700b3ef8 <UART_IsHWFlowCtrlValid+0x38> @ imm = #0x6
700b3ef0: e7ff         	b	0x700b3ef2 <UART_IsHWFlowCtrlValid+0x32> @ imm = #-0x2
700b3ef2: 2000         	movs	r0, #0x0
700b3ef4: 9000         	str	r0, [sp]
700b3ef6: e7ff         	b	0x700b3ef8 <UART_IsHWFlowCtrlValid+0x38> @ imm = #-0x2
700b3ef8: 9800         	ldr	r0, [sp]
700b3efa: b002         	add	sp, #0x8
700b3efc: 4770         	bx	lr
700b3efe: 0000         	movs	r0, r0

700b3f00 <UART_IsRxTrigLvlValid>:
700b3f00: b082         	sub	sp, #0x8
700b3f02: 9001         	str	r0, [sp, #0x4]
700b3f04: f06f 0002    	mvn	r0, #0x2
700b3f08: 9000         	str	r0, [sp]
700b3f0a: 9801         	ldr	r0, [sp, #0x4]
700b3f0c: 2801         	cmp	r0, #0x1
700b3f0e: d010         	beq	0x700b3f32 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x20
700b3f10: e7ff         	b	0x700b3f12 <UART_IsRxTrigLvlValid+0x12> @ imm = #-0x2
700b3f12: 9801         	ldr	r0, [sp, #0x4]
700b3f14: 2808         	cmp	r0, #0x8
700b3f16: d00c         	beq	0x700b3f32 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x18
700b3f18: e7ff         	b	0x700b3f1a <UART_IsRxTrigLvlValid+0x1a> @ imm = #-0x2
700b3f1a: 9801         	ldr	r0, [sp, #0x4]
700b3f1c: 2810         	cmp	r0, #0x10
700b3f1e: d008         	beq	0x700b3f32 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x10
700b3f20: e7ff         	b	0x700b3f22 <UART_IsRxTrigLvlValid+0x22> @ imm = #-0x2
700b3f22: 9801         	ldr	r0, [sp, #0x4]
700b3f24: 2838         	cmp	r0, #0x38
700b3f26: d004         	beq	0x700b3f32 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x8
700b3f28: e7ff         	b	0x700b3f2a <UART_IsRxTrigLvlValid+0x2a> @ imm = #-0x2
700b3f2a: 9801         	ldr	r0, [sp, #0x4]
700b3f2c: 283c         	cmp	r0, #0x3c
700b3f2e: d103         	bne	0x700b3f38 <UART_IsRxTrigLvlValid+0x38> @ imm = #0x6
700b3f30: e7ff         	b	0x700b3f32 <UART_IsRxTrigLvlValid+0x32> @ imm = #-0x2
700b3f32: 2000         	movs	r0, #0x0
700b3f34: 9000         	str	r0, [sp]
700b3f36: e7ff         	b	0x700b3f38 <UART_IsRxTrigLvlValid+0x38> @ imm = #-0x2
700b3f38: 9800         	ldr	r0, [sp]
700b3f3a: b002         	add	sp, #0x8
700b3f3c: 4770         	bx	lr
700b3f3e: 0000         	movs	r0, r0

700b3f40 <UART_IsTxTrigLvlValid>:
700b3f40: b082         	sub	sp, #0x8
700b3f42: 9001         	str	r0, [sp, #0x4]
700b3f44: f06f 0002    	mvn	r0, #0x2
700b3f48: 9000         	str	r0, [sp]
700b3f4a: 9801         	ldr	r0, [sp, #0x4]
700b3f4c: 2801         	cmp	r0, #0x1
700b3f4e: d010         	beq	0x700b3f72 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x20
700b3f50: e7ff         	b	0x700b3f52 <UART_IsTxTrigLvlValid+0x12> @ imm = #-0x2
700b3f52: 9801         	ldr	r0, [sp, #0x4]
700b3f54: 2808         	cmp	r0, #0x8
700b3f56: d00c         	beq	0x700b3f72 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x18
700b3f58: e7ff         	b	0x700b3f5a <UART_IsTxTrigLvlValid+0x1a> @ imm = #-0x2
700b3f5a: 9801         	ldr	r0, [sp, #0x4]
700b3f5c: 2810         	cmp	r0, #0x10
700b3f5e: d008         	beq	0x700b3f72 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x10
700b3f60: e7ff         	b	0x700b3f62 <UART_IsTxTrigLvlValid+0x22> @ imm = #-0x2
700b3f62: 9801         	ldr	r0, [sp, #0x4]
700b3f64: 2820         	cmp	r0, #0x20
700b3f66: d004         	beq	0x700b3f72 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x8
700b3f68: e7ff         	b	0x700b3f6a <UART_IsTxTrigLvlValid+0x2a> @ imm = #-0x2
700b3f6a: 9801         	ldr	r0, [sp, #0x4]
700b3f6c: 2838         	cmp	r0, #0x38
700b3f6e: d103         	bne	0x700b3f78 <UART_IsTxTrigLvlValid+0x38> @ imm = #0x6
700b3f70: e7ff         	b	0x700b3f72 <UART_IsTxTrigLvlValid+0x32> @ imm = #-0x2
700b3f72: 2000         	movs	r0, #0x0
700b3f74: 9000         	str	r0, [sp]
700b3f76: e7ff         	b	0x700b3f78 <UART_IsTxTrigLvlValid+0x38> @ imm = #-0x2
700b3f78: 9800         	ldr	r0, [sp]
700b3f7a: b002         	add	sp, #0x8
700b3f7c: 4770         	bx	lr
700b3f7e: 0000         	movs	r0, r0

700b3f80 <UART_i2310WA>:
700b3f80: b580         	push	{r7, lr}
700b3f82: b084         	sub	sp, #0x10
700b3f84: 9003         	str	r0, [sp, #0xc]
700b3f86: 9803         	ldr	r0, [sp, #0xc]
700b3f88: 3098         	adds	r0, #0x98
700b3f8a: 21ff         	movs	r1, #0xff
700b3f8c: 9101         	str	r1, [sp, #0x4]
700b3f8e: f001 fc37    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x186e
700b3f92: 9901         	ldr	r1, [sp, #0x4]
700b3f94: 9803         	ldr	r0, [sp, #0xc]
700b3f96: 309c         	adds	r0, #0x9c
700b3f98: f001 fc32    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1864
700b3f9c: 9803         	ldr	r0, [sp, #0xc]
700b3f9e: 308c         	adds	r0, #0x8c
700b3fa0: 2206         	movs	r2, #0x6
700b3fa2: 9202         	str	r2, [sp, #0x8]
700b3fa4: 2301         	movs	r3, #0x1
700b3fa6: 4611         	mov	r1, r2
700b3fa8: f000 fb6a    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x6d4
700b3fac: 9a02         	ldr	r2, [sp, #0x8]
700b3fae: 9803         	ldr	r0, [sp, #0xc]
700b3fb0: 308c         	adds	r0, #0x8c
700b3fb2: 2300         	movs	r3, #0x0
700b3fb4: 4611         	mov	r1, r2
700b3fb6: f000 fb63    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x6c6
700b3fba: b004         	add	sp, #0x10
700b3fbc: bd80         	pop	{r7, pc}
700b3fbe: 0000         	movs	r0, r0

700b3fc0 <UART_spaceAvail>:
700b3fc0: b580         	push	{r7, lr}
700b3fc2: b084         	sub	sp, #0x10
700b3fc4: 9003         	str	r0, [sp, #0xc]
700b3fc6: 2000         	movs	r0, #0x0
700b3fc8: 9002         	str	r0, [sp, #0x8]
700b3fca: 9001         	str	r0, [sp, #0x4]
700b3fcc: 9803         	ldr	r0, [sp, #0xc]
700b3fce: 217f         	movs	r1, #0x7f
700b3fd0: f7fe fdae    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #-0x14a4
700b3fd4: 9002         	str	r0, [sp, #0x8]
700b3fd6: 9803         	ldr	r0, [sp, #0xc]
700b3fd8: 3014         	adds	r0, #0x14
700b3fda: f001 fc09    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1812
700b3fde: f000 0060    	and	r0, r0, #0x60
700b3fe2: 2860         	cmp	r0, #0x60
700b3fe4: d103         	bne	0x700b3fee <UART_spaceAvail+0x2e> @ imm = #0x6
700b3fe6: e7ff         	b	0x700b3fe8 <UART_spaceAvail+0x28> @ imm = #-0x2
700b3fe8: 2001         	movs	r0, #0x1
700b3fea: 9001         	str	r0, [sp, #0x4]
700b3fec: e7ff         	b	0x700b3fee <UART_spaceAvail+0x2e> @ imm = #-0x2
700b3fee: 9803         	ldr	r0, [sp, #0xc]
700b3ff0: 300c         	adds	r0, #0xc
700b3ff2: 9902         	ldr	r1, [sp, #0x8]
700b3ff4: f001 fc04    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1808
700b3ff8: 9801         	ldr	r0, [sp, #0x4]
700b3ffa: b004         	add	sp, #0x10
700b3ffc: bd80         	pop	{r7, pc}
700b3ffe: 0000         	movs	r0, r0

700b4000 <CSL_bcdmaSetChanPeerReg>:
700b4000: b580         	push	{r7, lr}
700b4002: b088         	sub	sp, #0x20
700b4004: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b4008: 9007         	str	r0, [sp, #0x1c]
700b400a: 9106         	str	r1, [sp, #0x18]
700b400c: 9205         	str	r2, [sp, #0x14]
700b400e: 9304         	str	r3, [sp, #0x10]
700b4010: 9804         	ldr	r0, [sp, #0x10]
700b4012: 9001         	str	r0, [sp, #0x4]
700b4014: 980a         	ldr	r0, [sp, #0x28]
700b4016: 6800         	ldr	r0, [r0]
700b4018: 9002         	str	r0, [sp, #0x8]
700b401a: 9807         	ldr	r0, [sp, #0x1c]
700b401c: 9a06         	ldr	r2, [sp, #0x18]
700b401e: 210c         	movs	r1, #0xc
700b4020: ab01         	add	r3, sp, #0x4
700b4022: f7fd f935    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x2d96
700b4026: 9003         	str	r0, [sp, #0xc]
700b4028: 9803         	ldr	r0, [sp, #0xc]
700b402a: b120         	cbz	r0, 0x700b4036 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #0x8
700b402c: e7ff         	b	0x700b402e <CSL_bcdmaSetChanPeerReg+0x2e> @ imm = #-0x2
700b402e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4032: 9003         	str	r0, [sp, #0xc]
700b4034: e7ff         	b	0x700b4036 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #-0x2
700b4036: 9803         	ldr	r0, [sp, #0xc]
700b4038: b008         	add	sp, #0x20
700b403a: bd80         	pop	{r7, pc}
700b403c: 0000         	movs	r0, r0
700b403e: 0000         	movs	r0, r0

700b4040 <CSL_intaggrIsValidStatusBitNum>:
700b4040: b084         	sub	sp, #0x10
700b4042: 9003         	str	r0, [sp, #0xc]
700b4044: 9102         	str	r1, [sp, #0x8]
700b4046: 9802         	ldr	r0, [sp, #0x8]
700b4048: 9000         	str	r0, [sp]
700b404a: 9800         	ldr	r0, [sp]
700b404c: f020 4000    	bic	r0, r0, #0x80000000
700b4050: 9000         	str	r0, [sp]
700b4052: 9800         	ldr	r0, [sp]
700b4054: 9903         	ldr	r1, [sp, #0xc]
700b4056: 6a49         	ldr	r1, [r1, #0x24]
700b4058: ebb0 1f81    	cmp.w	r0, r1, lsl #6
700b405c: d204         	bhs	0x700b4068 <CSL_intaggrIsValidStatusBitNum+0x28> @ imm = #0x8
700b405e: e7ff         	b	0x700b4060 <CSL_intaggrIsValidStatusBitNum+0x20> @ imm = #-0x2
700b4060: 2001         	movs	r0, #0x1
700b4062: f88d 0007    	strb.w	r0, [sp, #0x7]
700b4066: e003         	b	0x700b4070 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #0x6
700b4068: 2000         	movs	r0, #0x0
700b406a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b406e: e7ff         	b	0x700b4070 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #-0x2
700b4070: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b4074: f000 0001    	and	r0, r0, #0x1
700b4078: b004         	add	sp, #0x10
700b407a: 4770         	bx	lr
700b407c: 0000         	movs	r0, r0
700b407e: 0000         	movs	r0, r0

700b4080 <CSL_pktdmaSetRxRT>:
700b4080: b580         	push	{r7, lr}
700b4082: b084         	sub	sp, #0x10
700b4084: 9003         	str	r0, [sp, #0xc]
700b4086: 9102         	str	r1, [sp, #0x8]
700b4088: 9201         	str	r2, [sp, #0x4]
700b408a: 9803         	ldr	r0, [sp, #0xc]
700b408c: 6940         	ldr	r0, [r0, #0x14]
700b408e: 9902         	ldr	r1, [sp, #0x8]
700b4090: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b4094: 9901         	ldr	r1, [sp, #0x4]
700b4096: 680b         	ldr	r3, [r1]
700b4098: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b409c: 688a         	ldr	r2, [r1, #0x8]
700b409e: f04f 4180    	mov.w	r1, #0x40000000
700b40a2: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b40a6: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b40aa: f002 0201    	and	r2, r2, #0x1
700b40ae: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b40b2: f001 fb4d    	bl	0x700b5750 <CSL_REG32_WR_RAW> @ imm = #0x169a
700b40b6: 2000         	movs	r0, #0x0
700b40b8: b004         	add	sp, #0x10
700b40ba: bd80         	pop	{r7, pc}
700b40bc: 0000         	movs	r0, r0
700b40be: 0000         	movs	r0, r0

700b40c0 <CSL_pktdmaSetTxRT>:
700b40c0: b580         	push	{r7, lr}
700b40c2: b084         	sub	sp, #0x10
700b40c4: 9003         	str	r0, [sp, #0xc]
700b40c6: 9102         	str	r1, [sp, #0x8]
700b40c8: 9201         	str	r2, [sp, #0x4]
700b40ca: 9803         	ldr	r0, [sp, #0xc]
700b40cc: 6900         	ldr	r0, [r0, #0x10]
700b40ce: 9902         	ldr	r1, [sp, #0x8]
700b40d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b40d4: 9901         	ldr	r1, [sp, #0x4]
700b40d6: 680b         	ldr	r3, [r1]
700b40d8: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b40dc: 688a         	ldr	r2, [r1, #0x8]
700b40de: f04f 4180    	mov.w	r1, #0x40000000
700b40e2: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b40e6: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b40ea: f002 0201    	and	r2, r2, #0x1
700b40ee: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b40f2: f001 fb2d    	bl	0x700b5750 <CSL_REG32_WR_RAW> @ imm = #0x165a
700b40f6: 2000         	movs	r0, #0x0
700b40f8: b004         	add	sp, #0x10
700b40fa: bd80         	pop	{r7, pc}
700b40fc: 0000         	movs	r0, r0
700b40fe: 0000         	movs	r0, r0

700b4100 <Sciclient_rmIrqClearOesRegister>:
700b4100: b580         	push	{r7, lr}
700b4102: b088         	sub	sp, #0x20
700b4104: 9007         	str	r0, [sp, #0x1c]
700b4106: 2010         	movs	r0, #0x10
700b4108: f2c8 0000    	movt	r0, #0x8000
700b410c: 9002         	str	r0, [sp, #0x8]
700b410e: 9807         	ldr	r0, [sp, #0x1c]
700b4110: 7900         	ldrb	r0, [r0, #0x4]
700b4112: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b4116: 9807         	ldr	r0, [sp, #0x1c]
700b4118: 88c0         	ldrh	r0, [r0, #0x6]
700b411a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b411e: 9807         	ldr	r0, [sp, #0x1c]
700b4120: 8900         	ldrh	r0, [r0, #0x8]
700b4122: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b4126: 9807         	ldr	r0, [sp, #0x1c]
700b4128: 89c0         	ldrh	r0, [r0, #0xe]
700b412a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b412e: 4668         	mov	r0, sp
700b4130: f04f 31ff    	mov.w	r1, #0xffffffff
700b4134: f7fe ff04    	bl	0x700b2f40 <Sciclient_rmIrqReleaseRaw> @ imm = #-0x11f8
700b4138: b008         	add	sp, #0x20
700b413a: bd80         	pop	{r7, pc}
700b413c: 0000         	movs	r0, r0
700b413e: 0000         	movs	r0, r0

700b4140 <UART_IsParityTypeValid>:
700b4140: b082         	sub	sp, #0x8
700b4142: 9001         	str	r0, [sp, #0x4]
700b4144: f06f 0002    	mvn	r0, #0x2
700b4148: 9000         	str	r0, [sp]
700b414a: 9801         	ldr	r0, [sp, #0x4]
700b414c: b180         	cbz	r0, 0x700b4170 <UART_IsParityTypeValid+0x30> @ imm = #0x20
700b414e: e7ff         	b	0x700b4150 <UART_IsParityTypeValid+0x10> @ imm = #-0x2
700b4150: 9801         	ldr	r0, [sp, #0x4]
700b4152: 2801         	cmp	r0, #0x1
700b4154: d00c         	beq	0x700b4170 <UART_IsParityTypeValid+0x30> @ imm = #0x18
700b4156: e7ff         	b	0x700b4158 <UART_IsParityTypeValid+0x18> @ imm = #-0x2
700b4158: 9801         	ldr	r0, [sp, #0x4]
700b415a: 2803         	cmp	r0, #0x3
700b415c: d008         	beq	0x700b4170 <UART_IsParityTypeValid+0x30> @ imm = #0x10
700b415e: e7ff         	b	0x700b4160 <UART_IsParityTypeValid+0x20> @ imm = #-0x2
700b4160: 9801         	ldr	r0, [sp, #0x4]
700b4162: 2807         	cmp	r0, #0x7
700b4164: d004         	beq	0x700b4170 <UART_IsParityTypeValid+0x30> @ imm = #0x8
700b4166: e7ff         	b	0x700b4168 <UART_IsParityTypeValid+0x28> @ imm = #-0x2
700b4168: 9801         	ldr	r0, [sp, #0x4]
700b416a: 2805         	cmp	r0, #0x5
700b416c: d103         	bne	0x700b4176 <UART_IsParityTypeValid+0x36> @ imm = #0x6
700b416e: e7ff         	b	0x700b4170 <UART_IsParityTypeValid+0x30> @ imm = #-0x2
700b4170: 2000         	movs	r0, #0x0
700b4172: 9000         	str	r0, [sp]
700b4174: e7ff         	b	0x700b4176 <UART_IsParityTypeValid+0x36> @ imm = #-0x2
700b4176: 9800         	ldr	r0, [sp]
700b4178: b002         	add	sp, #0x8
700b417a: 4770         	bx	lr
700b417c: 0000         	movs	r0, r0
700b417e: 0000         	movs	r0, r0

700b4180 <UART_IsTxRxFifoEmpty>:
700b4180: b580         	push	{r7, lr}
700b4182: b084         	sub	sp, #0x10
700b4184: 9003         	str	r0, [sp, #0xc]
700b4186: 2000         	movs	r0, #0x0
700b4188: 9002         	str	r0, [sp, #0x8]
700b418a: 9001         	str	r0, [sp, #0x4]
700b418c: 9803         	ldr	r0, [sp, #0xc]
700b418e: 217f         	movs	r1, #0x7f
700b4190: f7fe fcce    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #-0x1664
700b4194: 9002         	str	r0, [sp, #0x8]
700b4196: 9803         	ldr	r0, [sp, #0xc]
700b4198: 3014         	adds	r0, #0x14
700b419a: f001 fb29    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1652
700b419e: 0680         	lsls	r0, r0, #0x1a
700b41a0: 2800         	cmp	r0, #0x0
700b41a2: d503         	bpl	0x700b41ac <UART_IsTxRxFifoEmpty+0x2c> @ imm = #0x6
700b41a4: e7ff         	b	0x700b41a6 <UART_IsTxRxFifoEmpty+0x26> @ imm = #-0x2
700b41a6: 2001         	movs	r0, #0x1
700b41a8: 9001         	str	r0, [sp, #0x4]
700b41aa: e7ff         	b	0x700b41ac <UART_IsTxRxFifoEmpty+0x2c> @ imm = #-0x2
700b41ac: 9803         	ldr	r0, [sp, #0xc]
700b41ae: 300c         	adds	r0, #0xc
700b41b0: 9902         	ldr	r1, [sp, #0x8]
700b41b2: f001 fb25    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x164a
700b41b6: 9801         	ldr	r0, [sp, #0x4]
700b41b8: b004         	add	sp, #0x10
700b41ba: bd80         	pop	{r7, pc}
700b41bc: 0000         	movs	r0, r0
700b41be: 0000         	movs	r0, r0

700b41c0 <UART_enhanFuncEnable>:
700b41c0: b580         	push	{r7, lr}
700b41c2: b084         	sub	sp, #0x10
700b41c4: 9003         	str	r0, [sp, #0xc]
700b41c6: 9803         	ldr	r0, [sp, #0xc]
700b41c8: 21bf         	movs	r1, #0xbf
700b41ca: f7fe fcb1    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #-0x169e
700b41ce: 9001         	str	r0, [sp, #0x4]
700b41d0: 9803         	ldr	r0, [sp, #0xc]
700b41d2: 3008         	adds	r0, #0x8
700b41d4: f001 fb0c    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x1618
700b41d8: f000 0010    	and	r0, r0, #0x10
700b41dc: 9002         	str	r0, [sp, #0x8]
700b41de: 9803         	ldr	r0, [sp, #0xc]
700b41e0: 3008         	adds	r0, #0x8
700b41e2: 2110         	movs	r1, #0x10
700b41e4: 2204         	movs	r2, #0x4
700b41e6: 2301         	movs	r3, #0x1
700b41e8: f000 fa4a    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #0x494
700b41ec: 9803         	ldr	r0, [sp, #0xc]
700b41ee: 300c         	adds	r0, #0xc
700b41f0: 9901         	ldr	r1, [sp, #0x4]
700b41f2: f001 fb05    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x160a
700b41f6: 9802         	ldr	r0, [sp, #0x8]
700b41f8: b004         	add	sp, #0x10
700b41fa: bd80         	pop	{r7, pc}
700b41fc: 0000         	movs	r0, r0
700b41fe: 0000         	movs	r0, r0

700b4200 <UART_lld_dmaDeInit>:
700b4200: b580         	push	{r7, lr}
700b4202: b084         	sub	sp, #0x10
700b4204: 9003         	str	r0, [sp, #0xc]
700b4206: 2000         	movs	r0, #0x0
700b4208: 9002         	str	r0, [sp, #0x8]
700b420a: 9803         	ldr	r0, [sp, #0xc]
700b420c: 6840         	ldr	r0, [r0, #0x4]
700b420e: 6cc0         	ldr	r0, [r0, #0x4c]
700b4210: 9001         	str	r0, [sp, #0x4]
700b4212: 9801         	ldr	r0, [sp, #0x4]
700b4214: 6b80         	ldr	r0, [r0, #0x38]
700b4216: b170         	cbz	r0, 0x700b4236 <UART_lld_dmaDeInit+0x36> @ imm = #0x1c
700b4218: e7ff         	b	0x700b421a <UART_lld_dmaDeInit+0x1a> @ imm = #-0x2
700b421a: 9901         	ldr	r1, [sp, #0x4]
700b421c: 6888         	ldr	r0, [r1, #0x8]
700b421e: 6909         	ldr	r1, [r1, #0x10]
700b4220: f7f9 f95e    	bl	0x700ad4e0 <UART_udmaDeInitCh> @ imm = #-0x6d44
700b4224: 9901         	ldr	r1, [sp, #0x4]
700b4226: 6848         	ldr	r0, [r1, #0x4]
700b4228: 68c9         	ldr	r1, [r1, #0xc]
700b422a: f7f9 f959    	bl	0x700ad4e0 <UART_udmaDeInitCh> @ imm = #-0x6d4e
700b422e: 9901         	ldr	r1, [sp, #0x4]
700b4230: 2000         	movs	r0, #0x0
700b4232: 6388         	str	r0, [r1, #0x38]
700b4234: e7ff         	b	0x700b4236 <UART_lld_dmaDeInit+0x36> @ imm = #-0x2
700b4236: 9802         	ldr	r0, [sp, #0x8]
700b4238: b004         	add	sp, #0x10
700b423a: bd80         	pop	{r7, pc}
700b423c: 0000         	movs	r0, r0
700b423e: 0000         	movs	r0, r0

700b4240 <_tx_timer_initialize>:
700b4240: f64a 2178    	movw	r1, #0xaa78
700b4244: f2c7 0108    	movt	r1, #0x7008
700b4248: f64a 0034    	movw	r0, #0xa834
700b424c: f2c7 0008    	movt	r0, #0x7008
700b4250: 6008         	str	r0, [r1]
700b4252: f64a 2164    	movw	r1, #0xaa64
700b4256: f2c7 0108    	movt	r1, #0x7008
700b425a: 6008         	str	r0, [r1]
700b425c: 307c         	adds	r0, #0x7c
700b425e: f64a 2174    	movw	r1, #0xaa74
700b4262: f2c7 0108    	movt	r1, #0x7008
700b4266: 6008         	str	r0, [r1]
700b4268: 6808         	ldr	r0, [r1]
700b426a: 3004         	adds	r0, #0x4
700b426c: 6008         	str	r0, [r1]
700b426e: f64a 217c    	movw	r1, #0xaa7c
700b4272: f2c7 0108    	movt	r1, #0x7008
700b4276: 2000         	movs	r0, #0x0
700b4278: 6008         	str	r0, [r1]
700b427a: 4770         	bx	lr
700b427c: 0000         	movs	r0, r0
700b427e: 0000         	movs	r0, r0

700b4280 <_txe_semaphore_put>:
700b4280: b580         	push	{r7, lr}
700b4282: b082         	sub	sp, #0x8
700b4284: 9001         	str	r0, [sp, #0x4]
700b4286: 9801         	ldr	r0, [sp, #0x4]
700b4288: b918         	cbnz	r0, 0x700b4292 <_txe_semaphore_put+0x12> @ imm = #0x6
700b428a: e7ff         	b	0x700b428c <_txe_semaphore_put+0xc> @ imm = #-0x2
700b428c: 200c         	movs	r0, #0xc
700b428e: 9000         	str	r0, [sp]
700b4290: e011         	b	0x700b42b6 <_txe_semaphore_put+0x36> @ imm = #0x22
700b4292: 9801         	ldr	r0, [sp, #0x4]
700b4294: 6800         	ldr	r0, [r0]
700b4296: f644 5141    	movw	r1, #0x4d41
700b429a: f2c5 3145    	movt	r1, #0x5345
700b429e: 4288         	cmp	r0, r1
700b42a0: d003         	beq	0x700b42aa <_txe_semaphore_put+0x2a> @ imm = #0x6
700b42a2: e7ff         	b	0x700b42a4 <_txe_semaphore_put+0x24> @ imm = #-0x2
700b42a4: 200c         	movs	r0, #0xc
700b42a6: 9000         	str	r0, [sp]
700b42a8: e004         	b	0x700b42b4 <_txe_semaphore_put+0x34> @ imm = #0x8
700b42aa: 9801         	ldr	r0, [sp, #0x4]
700b42ac: f7fc fa70    	bl	0x700b0790 <_tx_semaphore_put> @ imm = #-0x3b20
700b42b0: 9000         	str	r0, [sp]
700b42b2: e7ff         	b	0x700b42b4 <_txe_semaphore_put+0x34> @ imm = #-0x2
700b42b4: e7ff         	b	0x700b42b6 <_txe_semaphore_put+0x36> @ imm = #-0x2
700b42b6: 9800         	ldr	r0, [sp]
700b42b8: b002         	add	sp, #0x8
700b42ba: bd80         	pop	{r7, pc}
700b42bc: 0000         	movs	r0, r0
700b42be: 0000         	movs	r0, r0

700b42c0 <Dpl_init>:
; {
700b42c0: b510         	push	{r4, lr}
;     HwiP_init();
700b42c2: f001 fd95    	bl	0x700b5df0 <HwiP_init>  @ imm = #0x1b2a
;     DebugP_memLogWriterInit(CSL_CORE_ID_R5FSS0_0);
700b42c6: 2001         	movs	r0, #0x1
700b42c8: f000 ff42    	bl	0x700b5150 <DebugP_memLogWriterInit> @ imm = #0xe84
;     DebugP_uartSetDrvIndex(CONFIG_UART_CONSOLE);
700b42cc: 2000         	movs	r0, #0x0
700b42ce: 2400         	movs	r4, #0x0
700b42d0: f001 f986    	bl	0x700b55e0 <DebugP_uartSetDrvIndex> @ imm = #0x130c
;     SOC_controlModuleUnlockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b42d4: 2000         	movs	r0, #0x0
700b42d6: 2102         	movs	r1, #0x2
700b42d8: f7fb f902    	bl	0x700af4e0 <SOC_controlModuleUnlockMMR> @ imm = #-0x4dfc
700b42dc: f248 10d0    	movw	r0, #0x81d0
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b42e0: 2102         	movs	r1, #0x2
700b42e2: f2c4 3000    	movt	r0, #0x4300
;     *(volatile uint32_t*)(TIMER8_CLOCK_SRC_MUX_ADDR) = TIMER8_CLOCK_SRC_MCU_HFOSC0;
700b42e6: 6004         	str	r4, [r0]
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b42e8: 2000         	movs	r0, #0x0
700b42ea: f7fc fa99    	bl	0x700b0820 <SOC_controlModuleLockMMR> @ imm = #-0x3ace
;     ClockP_init();
700b42ee: f7f5 fcef    	bl	0x700a9cd0 <ClockP_init> @ imm = #-0xa622
;     HwiP_enable();
700b42f2: e8bd 4010    	pop.w	{r4, lr}
700b42f6: f7ef bb25    	b.w	0x700a3944 <$Ven$TA$L$PI$$HwiP_enable> @ imm = #-0x109b6
700b42fa: 0000         	movs	r0, r0
700b42fc: 0000         	movs	r0, r0
700b42fe: 0000         	movs	r0, r0

700b4300 <PMU_enableAllCounters>:
700b4300: b580         	push	{r7, lr}
700b4302: b082         	sub	sp, #0x8
700b4304: 9001         	str	r0, [sp, #0x4]
700b4306: 2001         	movs	r0, #0x1
700b4308: f7f4 efd8    	blx	0x700a92bc <CSL_armR5PmuEnableAllCntrs> @ imm = #-0xb050
700b430c: 2000         	movs	r0, #0x0
700b430e: 9000         	str	r0, [sp]
700b4310: e7ff         	b	0x700b4312 <PMU_enableAllCounters+0x12> @ imm = #-0x2
700b4312: 9800         	ldr	r0, [sp]
700b4314: 9901         	ldr	r1, [sp, #0x4]
700b4316: 4288         	cmp	r0, r1
700b4318: d209         	bhs	0x700b432e <PMU_enableAllCounters+0x2e> @ imm = #0x12
700b431a: e7ff         	b	0x700b431c <PMU_enableAllCounters+0x1c> @ imm = #-0x2
700b431c: 9800         	ldr	r0, [sp]
700b431e: 2101         	movs	r1, #0x1
700b4320: f7f5 e802    	blx	0x700a9328 <CSL_armR5PmuEnableCntr> @ imm = #-0xaffc
700b4324: e7ff         	b	0x700b4326 <PMU_enableAllCounters+0x26> @ imm = #-0x2
700b4326: 9800         	ldr	r0, [sp]
700b4328: 3001         	adds	r0, #0x1
700b432a: 9000         	str	r0, [sp]
700b432c: e7f1         	b	0x700b4312 <PMU_enableAllCounters+0x12> @ imm = #-0x1e
700b432e: 201f         	movs	r0, #0x1f
700b4330: 2101         	movs	r1, #0x1
700b4332: f7f4 effa    	blx	0x700a9328 <CSL_armR5PmuEnableCntr> @ imm = #-0xb00c
700b4336: b002         	add	sp, #0x8
700b4338: bd80         	pop	{r7, pc}
700b433a: 0000         	movs	r0, r0
700b433c: 0000         	movs	r0, r0
700b433e: 0000         	movs	r0, r0

700b4340 <_atoi>:
700b4340: b580         	push	{r7, lr}
700b4342: b082         	sub	sp, #0x8
700b4344: 9001         	str	r0, [sp, #0x4]
700b4346: 2000         	movs	r0, #0x0
700b4348: 9000         	str	r0, [sp]
700b434a: e7ff         	b	0x700b434c <_atoi+0xc>  @ imm = #-0x2
700b434c: 9801         	ldr	r0, [sp, #0x4]
700b434e: 6800         	ldr	r0, [r0]
700b4350: 7800         	ldrb	r0, [r0]
700b4352: f000 fae5    	bl	0x700b4920 <_is_digit>  @ imm = #0x5ca
700b4356: b168         	cbz	r0, 0x700b4374 <_atoi+0x34> @ imm = #0x1a
700b4358: e7ff         	b	0x700b435a <_atoi+0x1a> @ imm = #-0x2
700b435a: 9800         	ldr	r0, [sp]
700b435c: eb00 0180    	add.w	r1, r0, r0, lsl #2
700b4360: 9b01         	ldr	r3, [sp, #0x4]
700b4362: 6818         	ldr	r0, [r3]
700b4364: 1c42         	adds	r2, r0, #0x1
700b4366: 601a         	str	r2, [r3]
700b4368: 7800         	ldrb	r0, [r0]
700b436a: eb00 0041    	add.w	r0, r0, r1, lsl #1
700b436e: 3830         	subs	r0, #0x30
700b4370: 9000         	str	r0, [sp]
700b4372: e7eb         	b	0x700b434c <_atoi+0xc>  @ imm = #-0x2a
700b4374: 9800         	ldr	r0, [sp]
700b4376: b002         	add	sp, #0x8
700b4378: bd80         	pop	{r7, pc}
700b437a: 0000         	movs	r0, r0
700b437c: 0000         	movs	r0, r0
700b437e: 0000         	movs	r0, r0

700b4380 <snprintf_>:
700b4380: b081         	sub	sp, #0x4
700b4382: b580         	push	{r7, lr}
700b4384: b087         	sub	sp, #0x1c
700b4386: 9309         	str	r3, [sp, #0x24]
700b4388: 9006         	str	r0, [sp, #0x18]
700b438a: 9105         	str	r1, [sp, #0x14]
700b438c: 9204         	str	r2, [sp, #0x10]
700b438e: a809         	add	r0, sp, #0x24
700b4390: 9003         	str	r0, [sp, #0xc]
700b4392: 9906         	ldr	r1, [sp, #0x18]
700b4394: 9a05         	ldr	r2, [sp, #0x14]
700b4396: 9b04         	ldr	r3, [sp, #0x10]
700b4398: 9803         	ldr	r0, [sp, #0xc]
700b439a: 46ec         	mov	r12, sp
700b439c: f8cc 0000    	str.w	r0, [r12]
700b43a0: f644 5041    	movw	r0, #0x4d41
700b43a4: f2c7 000b    	movt	r0, #0x700b
700b43a8: f7eb fa9a    	bl	0x7009f8e0 <_vsnprintf> @ imm = #-0x14acc
700b43ac: 9002         	str	r0, [sp, #0x8]
700b43ae: 9802         	ldr	r0, [sp, #0x8]
700b43b0: b007         	add	sp, #0x1c
700b43b2: e8bd 4080    	pop.w	{r7, lr}
700b43b6: b001         	add	sp, #0x4
700b43b8: 4770         	bx	lr
700b43ba: 0000         	movs	r0, r0
700b43bc: 0000         	movs	r0, r0
700b43be: 0000         	movs	r0, r0

700b43c0 <CSL_REG32_FINS_RAW>:
700b43c0: b580         	push	{r7, lr}
700b43c2: b086         	sub	sp, #0x18
700b43c4: 9005         	str	r0, [sp, #0x14]
700b43c6: 9104         	str	r1, [sp, #0x10]
700b43c8: 9203         	str	r2, [sp, #0xc]
700b43ca: 9302         	str	r3, [sp, #0x8]
700b43cc: 9805         	ldr	r0, [sp, #0x14]
700b43ce: f001 fa37    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0x146e
700b43d2: 9001         	str	r0, [sp, #0x4]
700b43d4: 9801         	ldr	r0, [sp, #0x4]
700b43d6: 9904         	ldr	r1, [sp, #0x10]
700b43d8: 4388         	bics	r0, r1
700b43da: 9001         	str	r0, [sp, #0x4]
700b43dc: 9802         	ldr	r0, [sp, #0x8]
700b43de: 9903         	ldr	r1, [sp, #0xc]
700b43e0: 4088         	lsls	r0, r1
700b43e2: 9904         	ldr	r1, [sp, #0x10]
700b43e4: 4001         	ands	r1, r0
700b43e6: 9801         	ldr	r0, [sp, #0x4]
700b43e8: 4308         	orrs	r0, r1
700b43ea: 9001         	str	r0, [sp, #0x4]
700b43ec: 9805         	ldr	r0, [sp, #0x14]
700b43ee: 9901         	ldr	r1, [sp, #0x4]
700b43f0: f001 f9a6    	bl	0x700b5740 <CSL_REG32_WR_RAW> @ imm = #0x134c
700b43f4: b006         	add	sp, #0x18
700b43f6: bd80         	pop	{r7, pc}
		...

700b4400 <SOC_getCoreName>:
700b4400: b082         	sub	sp, #0x8
700b4402: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4406: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b440a: 2806         	cmp	r0, #0x6
700b440c: d80a         	bhi	0x700b4424 <SOC_getCoreName+0x24> @ imm = #0x14
700b440e: e7ff         	b	0x700b4410 <SOC_getCoreName+0x10> @ imm = #-0x2
700b4410: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b4414: f248 602c    	movw	r0, #0x862c
700b4418: f2c7 000b    	movt	r0, #0x700b
700b441c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b4420: 9000         	str	r0, [sp]
700b4422: e006         	b	0x700b4432 <SOC_getCoreName+0x32> @ imm = #0xc
700b4424: f248 602c    	movw	r0, #0x862c
700b4428: f2c7 000b    	movt	r0, #0x700b
700b442c: 69c0         	ldr	r0, [r0, #0x1c]
700b442e: 9000         	str	r0, [sp]
700b4430: e7ff         	b	0x700b4432 <SOC_getCoreName+0x32> @ imm = #-0x2
700b4432: 9800         	ldr	r0, [sp]
700b4434: b002         	add	sp, #0x8
700b4436: 4770         	bx	lr
		...

700b4440 <Sciclient_secProxyFlush>:
700b4440: b580         	push	{r7, lr}
700b4442: b082         	sub	sp, #0x8
700b4444: 9001         	str	r0, [sp, #0x4]
700b4446: e7ff         	b	0x700b4448 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2
700b4448: 9801         	ldr	r0, [sp, #0x4]
700b444a: f000 ffb1    	bl	0x700b53b0 <Sciclient_secProxyThreadStatusReg> @ imm = #0xf62
700b444e: f001 fa0f    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0x141e
700b4452: 0600         	lsls	r0, r0, #0x18
700b4454: b170         	cbz	r0, 0x700b4474 <Sciclient_secProxyFlush+0x34> @ imm = #0x1c
700b4456: e7ff         	b	0x700b4458 <Sciclient_secProxyFlush+0x18> @ imm = #-0x2
700b4458: 9801         	ldr	r0, [sp, #0x4]
700b445a: f248 61f8    	movw	r1, #0x86f8
700b445e: f2c7 010b    	movt	r1, #0x700b
700b4462: 694a         	ldr	r2, [r1, #0x14]
700b4464: f04f 31ff    	mov.w	r1, #0xffffffff
700b4468: eb01 0192    	add.w	r1, r1, r2, lsr #2
700b446c: b2c9         	uxtb	r1, r1
700b446e: f000 fa27    	bl	0x700b48c0 <Sciclient_secProxyReadThread32> @ imm = #0x44e
700b4472: e7e9         	b	0x700b4448 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2e
700b4474: b002         	add	sp, #0x8
700b4476: bd80         	pop	{r7, pc}
		...

700b4480 <UART_writeDataPolling>:
700b4480: b580         	push	{r7, lr}
700b4482: b082         	sub	sp, #0x8
700b4484: 9001         	str	r0, [sp, #0x4]
700b4486: 2000         	movs	r0, #0x0
700b4488: 9000         	str	r0, [sp]
700b448a: 9801         	ldr	r0, [sp, #0x4]
700b448c: 6881         	ldr	r1, [r0, #0x8]
700b448e: 6902         	ldr	r2, [r0, #0x10]
700b4490: f7f9 ff5e    	bl	0x700ae350 <UART_fifoWrite> @ imm = #-0x6144
700b4494: 9000         	str	r0, [sp]
700b4496: 9a00         	ldr	r2, [sp]
700b4498: 9901         	ldr	r1, [sp, #0x4]
700b449a: 6908         	ldr	r0, [r1, #0x10]
700b449c: 1a80         	subs	r0, r0, r2
700b449e: 6108         	str	r0, [r1, #0x10]
700b44a0: 9901         	ldr	r1, [sp, #0x4]
700b44a2: 6888         	ldr	r0, [r1, #0x8]
700b44a4: 9a00         	ldr	r2, [sp]
700b44a6: 4410         	add	r0, r2
700b44a8: 6088         	str	r0, [r1, #0x8]
700b44aa: 9a00         	ldr	r2, [sp]
700b44ac: 9901         	ldr	r1, [sp, #0x4]
700b44ae: 68c8         	ldr	r0, [r1, #0xc]
700b44b0: 4410         	add	r0, r2
700b44b2: 60c8         	str	r0, [r1, #0xc]
700b44b4: b002         	add	sp, #0x8
700b44b6: bd80         	pop	{r7, pc}
		...

700b44c0 <SemaphoreP_destruct>:
700b44c0: b580         	push	{r7, lr}
700b44c2: b082         	sub	sp, #0x8
700b44c4: 9001         	str	r0, [sp, #0x4]
700b44c6: 2000         	movs	r0, #0x0
700b44c8: 9000         	str	r0, [sp]
700b44ca: 9801         	ldr	r0, [sp, #0x4]
700b44cc: b188         	cbz	r0, 0x700b44f2 <SemaphoreP_destruct+0x32> @ imm = #0x22
700b44ce: e7ff         	b	0x700b44d0 <SemaphoreP_destruct+0x10> @ imm = #-0x2
700b44d0: 9801         	ldr	r0, [sp, #0x4]
700b44d2: 9000         	str	r0, [sp]
700b44d4: 9800         	ldr	r0, [sp]
700b44d6: 6d40         	ldr	r0, [r0, #0x54]
700b44d8: 2801         	cmp	r0, #0x1
700b44da: d105         	bne	0x700b44e8 <SemaphoreP_destruct+0x28> @ imm = #0xa
700b44dc: e7ff         	b	0x700b44de <SemaphoreP_destruct+0x1e> @ imm = #-0x2
700b44de: 9800         	ldr	r0, [sp]
700b44e0: 301c         	adds	r0, #0x1c
700b44e2: f7f7 f86d    	bl	0x700ab5c0 <_tx_mutex_delete> @ imm = #-0x8f26
700b44e6: e003         	b	0x700b44f0 <SemaphoreP_destruct+0x30> @ imm = #0x6
700b44e8: 9800         	ldr	r0, [sp]
700b44ea: f7f7 fee9    	bl	0x700ac2c0 <_tx_semaphore_delete> @ imm = #-0x822e
700b44ee: e7ff         	b	0x700b44f0 <SemaphoreP_destruct+0x30> @ imm = #-0x2
700b44f0: e7ff         	b	0x700b44f2 <SemaphoreP_destruct+0x32> @ imm = #-0x2
700b44f2: b002         	add	sp, #0x8
700b44f4: bd80         	pop	{r7, pc}
		...
700b44fe: 0000         	movs	r0, r0

700b4500 <CSL_pktdmaTeardownRxChan>:
700b4500: b580         	push	{r7, lr}
700b4502: b084         	sub	sp, #0x10
700b4504: 9003         	str	r0, [sp, #0xc]
700b4506: 9102         	str	r1, [sp, #0x8]
700b4508: f88d 2007    	strb.w	r2, [sp, #0x7]
700b450c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b4510: 9803         	ldr	r0, [sp, #0xc]
700b4512: 9902         	ldr	r1, [sp, #0x8]
700b4514: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b4518: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b451c: f003 0301    	and	r3, r3, #0x1
700b4520: 46ec         	mov	r12, sp
700b4522: f8cc 3000    	str.w	r3, [r12]
700b4526: f002 0301    	and	r3, r2, #0x1
700b452a: 2201         	movs	r2, #0x1
700b452c: f7f7 fcb0    	bl	0x700abe90 <CSL_pktdmaTeardownChan> @ imm = #-0x86a0
700b4530: b004         	add	sp, #0x10
700b4532: bd80         	pop	{r7, pc}
		...

700b4540 <CSL_pktdmaTeardownTxChan>:
700b4540: b580         	push	{r7, lr}
700b4542: b084         	sub	sp, #0x10
700b4544: 9003         	str	r0, [sp, #0xc]
700b4546: 9102         	str	r1, [sp, #0x8]
700b4548: f88d 2007    	strb.w	r2, [sp, #0x7]
700b454c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b4550: 9803         	ldr	r0, [sp, #0xc]
700b4552: 9902         	ldr	r1, [sp, #0x8]
700b4554: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b4558: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b455c: f003 0301    	and	r3, r3, #0x1
700b4560: 46ec         	mov	r12, sp
700b4562: f8cc 3000    	str.w	r3, [r12]
700b4566: f002 0301    	and	r3, r2, #0x1
700b456a: 2200         	movs	r2, #0x0
700b456c: f7f7 fc90    	bl	0x700abe90 <CSL_pktdmaTeardownChan> @ imm = #-0x86e0
700b4570: b004         	add	sp, #0x10
700b4572: bd80         	pop	{r7, pc}
		...

700b4580 <TimerP_Params_init>:
700b4580: b081         	sub	sp, #0x4
700b4582: 9000         	str	r0, [sp]
700b4584: 9800         	ldr	r0, [sp]
700b4586: 2101         	movs	r1, #0x1
700b4588: 6001         	str	r1, [r0]
700b458a: 9a00         	ldr	r2, [sp]
700b458c: f647 0040    	movw	r0, #0x7840
700b4590: f2c0 107d    	movt	r0, #0x17d
700b4594: 6050         	str	r0, [r2, #0x4]
700b4596: 9a00         	ldr	r2, [sp]
700b4598: f44f 707a    	mov.w	r0, #0x3e8
700b459c: 6090         	str	r0, [r2, #0x8]
700b459e: 9a00         	ldr	r2, [sp]
700b45a0: 2000         	movs	r0, #0x0
700b45a2: 60d0         	str	r0, [r2, #0xc]
700b45a4: 9a00         	ldr	r2, [sp]
700b45a6: 6110         	str	r0, [r2, #0x10]
700b45a8: 9a00         	ldr	r2, [sp]
700b45aa: 6151         	str	r1, [r2, #0x14]
700b45ac: 9900         	ldr	r1, [sp]
700b45ae: 6188         	str	r0, [r1, #0x18]
700b45b0: b001         	add	sp, #0x4
700b45b2: 4770         	bx	lr
		...

700b45c0 <UART_IsDataLengthValid>:
700b45c0: b082         	sub	sp, #0x8
700b45c2: 9001         	str	r0, [sp, #0x4]
700b45c4: f06f 0002    	mvn	r0, #0x2
700b45c8: 9000         	str	r0, [sp]
700b45ca: 9801         	ldr	r0, [sp, #0x4]
700b45cc: b160         	cbz	r0, 0x700b45e8 <UART_IsDataLengthValid+0x28> @ imm = #0x18
700b45ce: e7ff         	b	0x700b45d0 <UART_IsDataLengthValid+0x10> @ imm = #-0x2
700b45d0: 9801         	ldr	r0, [sp, #0x4]
700b45d2: 2801         	cmp	r0, #0x1
700b45d4: d008         	beq	0x700b45e8 <UART_IsDataLengthValid+0x28> @ imm = #0x10
700b45d6: e7ff         	b	0x700b45d8 <UART_IsDataLengthValid+0x18> @ imm = #-0x2
700b45d8: 9801         	ldr	r0, [sp, #0x4]
700b45da: 2802         	cmp	r0, #0x2
700b45dc: d004         	beq	0x700b45e8 <UART_IsDataLengthValid+0x28> @ imm = #0x8
700b45de: e7ff         	b	0x700b45e0 <UART_IsDataLengthValid+0x20> @ imm = #-0x2
700b45e0: 9801         	ldr	r0, [sp, #0x4]
700b45e2: 2803         	cmp	r0, #0x3
700b45e4: d103         	bne	0x700b45ee <UART_IsDataLengthValid+0x2e> @ imm = #0x6
700b45e6: e7ff         	b	0x700b45e8 <UART_IsDataLengthValid+0x28> @ imm = #-0x2
700b45e8: 2000         	movs	r0, #0x0
700b45ea: 9000         	str	r0, [sp]
700b45ec: e7ff         	b	0x700b45ee <UART_IsDataLengthValid+0x2e> @ imm = #-0x2
700b45ee: 9800         	ldr	r0, [sp]
700b45f0: b002         	add	sp, #0x8
700b45f2: 4770         	bx	lr
		...

700b4600 <UART_checkTransaction>:
700b4600: b082         	sub	sp, #0x8
700b4602: 9001         	str	r0, [sp, #0x4]
700b4604: 2000         	movs	r0, #0x0
700b4606: 9000         	str	r0, [sp]
700b4608: 9801         	ldr	r0, [sp, #0x4]
700b460a: 6840         	ldr	r0, [r0, #0x4]
700b460c: b938         	cbnz	r0, 0x700b461e <UART_checkTransaction+0x1e> @ imm = #0xe
700b460e: e7ff         	b	0x700b4610 <UART_checkTransaction+0x10> @ imm = #-0x2
700b4610: 9901         	ldr	r1, [sp, #0x4]
700b4612: 200a         	movs	r0, #0xa
700b4614: 60c8         	str	r0, [r1, #0xc]
700b4616: f04f 30ff    	mov.w	r0, #0xffffffff
700b461a: 9000         	str	r0, [sp]
700b461c: e7ff         	b	0x700b461e <UART_checkTransaction+0x1e> @ imm = #-0x2
700b461e: 9801         	ldr	r0, [sp, #0x4]
700b4620: 6800         	ldr	r0, [r0]
700b4622: b920         	cbnz	r0, 0x700b462e <UART_checkTransaction+0x2e> @ imm = #0x8
700b4624: e7ff         	b	0x700b4626 <UART_checkTransaction+0x26> @ imm = #-0x2
700b4626: f04f 30ff    	mov.w	r0, #0xffffffff
700b462a: 9000         	str	r0, [sp]
700b462c: e7ff         	b	0x700b462e <UART_checkTransaction+0x2e> @ imm = #-0x2
700b462e: 9800         	ldr	r0, [sp]
700b4630: b002         	add	sp, #0x8
700b4632: 4770         	bx	lr
		...

700b4640 <ClockP_timerTickIsr>:
700b4640: b580         	push	{r7, lr}
700b4642: b082         	sub	sp, #0x8
700b4644: 9001         	str	r0, [sp, #0x4]
700b4646: f64a 1170    	movw	r1, #0xa970
700b464a: f2c7 0108    	movt	r1, #0x7008
700b464e: 680a         	ldr	r2, [r1]
700b4650: 6848         	ldr	r0, [r1, #0x4]
700b4652: 3201         	adds	r2, #0x1
700b4654: f140 0000    	adc	r0, r0, #0x0
700b4658: 600a         	str	r2, [r1]
700b465a: 6048         	str	r0, [r1, #0x4]
700b465c: f7f7 eeac    	blx	0x700ac3b8 <_tx_timer_interrupt> @ imm = #-0x82a8
700b4660: f248 60b0    	movw	r0, #0x86b0
700b4664: f2c7 000b    	movt	r0, #0x700b
700b4668: 6800         	ldr	r0, [r0]
700b466a: f001 f8b9    	bl	0x700b57e0 <ClockP_timerClearOverflowInt> @ imm = #0x1172
700b466e: b002         	add	sp, #0x8
700b4670: bd80         	pop	{r7, pc}
		...
700b467e: 0000         	movs	r0, r0

700b4680 <HW_WR_FIELD32_RAW>:
700b4680: b085         	sub	sp, #0x14
700b4682: 9004         	str	r0, [sp, #0x10]
700b4684: 9103         	str	r1, [sp, #0xc]
700b4686: 9202         	str	r2, [sp, #0x8]
700b4688: 9301         	str	r3, [sp, #0x4]
700b468a: 9804         	ldr	r0, [sp, #0x10]
700b468c: 6800         	ldr	r0, [r0]
700b468e: 9000         	str	r0, [sp]
700b4690: 9903         	ldr	r1, [sp, #0xc]
700b4692: 9800         	ldr	r0, [sp]
700b4694: 4388         	bics	r0, r1
700b4696: 9000         	str	r0, [sp]
700b4698: 9801         	ldr	r0, [sp, #0x4]
700b469a: 9902         	ldr	r1, [sp, #0x8]
700b469c: 4088         	lsls	r0, r1
700b469e: 9903         	ldr	r1, [sp, #0xc]
700b46a0: 4001         	ands	r1, r0
700b46a2: 9800         	ldr	r0, [sp]
700b46a4: 4308         	orrs	r0, r1
700b46a6: 9000         	str	r0, [sp]
700b46a8: 9800         	ldr	r0, [sp]
700b46aa: 9904         	ldr	r1, [sp, #0x10]
700b46ac: 6008         	str	r0, [r1]
700b46ae: b005         	add	sp, #0x14
700b46b0: 4770         	bx	lr
		...
700b46be: 0000         	movs	r0, r0

700b46c0 <UART_enhanFuncBitValRestore>:
700b46c0: b580         	push	{r7, lr}
700b46c2: b084         	sub	sp, #0x10
700b46c4: 9003         	str	r0, [sp, #0xc]
700b46c6: 9102         	str	r1, [sp, #0x8]
700b46c8: 9803         	ldr	r0, [sp, #0xc]
700b46ca: 21bf         	movs	r1, #0xbf
700b46cc: f7fe fa30    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #-0x1ba0
700b46d0: 9001         	str	r0, [sp, #0x4]
700b46d2: 9803         	ldr	r0, [sp, #0xc]
700b46d4: 3008         	adds	r0, #0x8
700b46d6: 9902         	ldr	r1, [sp, #0x8]
700b46d8: ea4f 1311    	lsr.w	r3, r1, #0x4
700b46dc: 2110         	movs	r1, #0x10
700b46de: 2204         	movs	r2, #0x4
700b46e0: f7ff ffce    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #-0x64
700b46e4: 9803         	ldr	r0, [sp, #0xc]
700b46e6: 300c         	adds	r0, #0xc
700b46e8: 9901         	ldr	r1, [sp, #0x4]
700b46ea: f001 f889    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1112
700b46ee: b004         	add	sp, #0x10
700b46f0: bd80         	pop	{r7, pc}
		...
700b46fe: 0000         	movs	r0, r0

700b4700 <UART_hardwareFlowCtrlOptSet>:
700b4700: b580         	push	{r7, lr}
700b4702: b084         	sub	sp, #0x10
700b4704: 9003         	str	r0, [sp, #0xc]
700b4706: 9102         	str	r1, [sp, #0x8]
700b4708: 2000         	movs	r0, #0x0
700b470a: 9001         	str	r0, [sp, #0x4]
700b470c: 9803         	ldr	r0, [sp, #0xc]
700b470e: 21bf         	movs	r1, #0xbf
700b4710: f7fe fa0e    	bl	0x700b2b30 <UART_regConfigModeEnable> @ imm = #-0x1be4
700b4714: 9001         	str	r0, [sp, #0x4]
700b4716: 9803         	ldr	r0, [sp, #0xc]
700b4718: 3008         	adds	r0, #0x8
700b471a: 9b02         	ldr	r3, [sp, #0x8]
700b471c: 21c0         	movs	r1, #0xc0
700b471e: 2206         	movs	r2, #0x6
700b4720: f7ff ffae    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #-0xa4
700b4724: 9803         	ldr	r0, [sp, #0xc]
700b4726: 300c         	adds	r0, #0xc
700b4728: 9901         	ldr	r1, [sp, #0x4]
700b472a: f001 f869    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x10d2
700b472e: b004         	add	sp, #0x10
700b4730: bd80         	pop	{r7, pc}
		...
700b473e: 0000         	movs	r0, r0

700b4740 <CSL_pktdmaGetChanPeerReg>:
700b4740: b510         	push	{r4, lr}
700b4742: b086         	sub	sp, #0x18
700b4744: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b4748: 9005         	str	r0, [sp, #0x14]
700b474a: 9104         	str	r1, [sp, #0x10]
700b474c: 9203         	str	r2, [sp, #0xc]
700b474e: 9302         	str	r3, [sp, #0x8]
700b4750: 9805         	ldr	r0, [sp, #0x14]
700b4752: 9904         	ldr	r1, [sp, #0x10]
700b4754: 9a02         	ldr	r2, [sp, #0x8]
700b4756: 9b08         	ldr	r3, [sp, #0x20]
700b4758: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b475c: 46ee         	mov	lr, sp
700b475e: 2401         	movs	r4, #0x1
700b4760: f8ce 4004    	str.w	r4, [lr, #0x4]
700b4764: f8ce c000    	str.w	r12, [lr]
700b4768: f7f9 fd92    	bl	0x700ae290 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x64dc
700b476c: b006         	add	sp, #0x18
700b476e: bd10         	pop	{r4, pc}

700b4770 <CSL_pktdmaSetChanPeerReg>:
700b4770: b510         	push	{r4, lr}
700b4772: b086         	sub	sp, #0x18
700b4774: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b4778: 9005         	str	r0, [sp, #0x14]
700b477a: 9104         	str	r1, [sp, #0x10]
700b477c: 9203         	str	r2, [sp, #0xc]
700b477e: 9302         	str	r3, [sp, #0x8]
700b4780: 9805         	ldr	r0, [sp, #0x14]
700b4782: 9904         	ldr	r1, [sp, #0x10]
700b4784: 9a02         	ldr	r2, [sp, #0x8]
700b4786: 9b08         	ldr	r3, [sp, #0x20]
700b4788: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b478c: 46ee         	mov	lr, sp
700b478e: 2400         	movs	r4, #0x0
700b4790: f8ce 4004    	str.w	r4, [lr, #0x4]
700b4794: f8ce c000    	str.w	r12, [lr]
700b4798: f7f9 fd7a    	bl	0x700ae290 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x650c
700b479c: b006         	add	sp, #0x18
700b479e: bd10         	pop	{r4, pc}

700b47a0 <UART_flowCtrlTrigLvlConfig>:
700b47a0: b580         	push	{r7, lr}
700b47a2: b084         	sub	sp, #0x10
700b47a4: 9003         	str	r0, [sp, #0xc]
700b47a6: 9102         	str	r1, [sp, #0x8]
700b47a8: 9201         	str	r2, [sp, #0x4]
700b47aa: 2000         	movs	r0, #0x0
700b47ac: 9000         	str	r0, [sp]
700b47ae: 9802         	ldr	r0, [sp, #0x8]
700b47b0: f000 000f    	and	r0, r0, #0xf
700b47b4: 9000         	str	r0, [sp]
700b47b6: 9801         	ldr	r0, [sp, #0x4]
700b47b8: 0100         	lsls	r0, r0, #0x4
700b47ba: b2c1         	uxtb	r1, r0
700b47bc: 9800         	ldr	r0, [sp]
700b47be: 4308         	orrs	r0, r1
700b47c0: 9000         	str	r0, [sp]
700b47c2: 9803         	ldr	r0, [sp, #0xc]
700b47c4: 3018         	adds	r0, #0x18
700b47c6: 9900         	ldr	r1, [sp]
700b47c8: f001 f81a    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x1034
700b47cc: b004         	add	sp, #0x10
700b47ce: bd80         	pop	{r7, pc}

700b47d0 <_txe_thread_relinquish>:
700b47d0: b580         	push	{r7, lr}
700b47d2: b082         	sub	sp, #0x8
700b47d4: f64a 204c    	movw	r0, #0xaa4c
700b47d8: f2c7 0008    	movt	r0, #0x7008
700b47dc: 6800         	ldr	r0, [r0]
700b47de: 9001         	str	r0, [sp, #0x4]
700b47e0: 9801         	ldr	r0, [sp, #0x4]
700b47e2: b158         	cbz	r0, 0x700b47fc <_txe_thread_relinquish+0x2c> @ imm = #0x16
700b47e4: e7ff         	b	0x700b47e6 <_txe_thread_relinquish+0x16> @ imm = #-0x2
700b47e6: f248 7068    	movw	r0, #0x8768
700b47ea: f2c7 000b    	movt	r0, #0x700b
700b47ee: 6800         	ldr	r0, [r0]
700b47f0: b918         	cbnz	r0, 0x700b47fa <_txe_thread_relinquish+0x2a> @ imm = #0x6
700b47f2: e7ff         	b	0x700b47f4 <_txe_thread_relinquish+0x24> @ imm = #-0x2
700b47f4: f7fa f8cc    	bl	0x700ae990 <_tx_thread_relinquish> @ imm = #-0x5e68
700b47f8: e7ff         	b	0x700b47fa <_txe_thread_relinquish+0x2a> @ imm = #-0x2
700b47fa: e7ff         	b	0x700b47fc <_txe_thread_relinquish+0x2c> @ imm = #-0x2
700b47fc: b002         	add	sp, #0x8
700b47fe: bd80         	pop	{r7, pc}

700b4800 <CycleCounterP_getCount32>:
700b4800: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0
700b4804: e12fff1e     	bx	lr

700b4808 <PmuP_setup>:
700b4808: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700b480c: e12fff1e     	bx	lr

700b4810 <PmuP_enableCounters>:
700b4810: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700b4814: e12fff1e     	bx	lr

700b4818 <PmuP_disableCounters>:
700b4818: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2
700b481c: e12fff1e     	bx	lr

700b4820 <PmuP_getOverflowStatus>:
700b4820: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700b4824: e12fff1e     	bx	lr

700b4828 <PmuP_clearOverflowStatus>:
700b4828: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700b482c: e12fff1e     	bx	lr

700b4830 <CSL_secProxyGetMaxMsgSize>:
700b4830: b580         	push	{r7, lr}
700b4832: b082         	sub	sp, #0x8
700b4834: 9001         	str	r0, [sp, #0x4]
700b4836: 9801         	ldr	r0, [sp, #0x4]
700b4838: 6980         	ldr	r0, [r0, #0x18]
700b483a: b960         	cbnz	r0, 0x700b4856 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #0x18
700b483c: e7ff         	b	0x700b483e <CSL_secProxyGetMaxMsgSize+0xe> @ imm = #-0x2
700b483e: 9801         	ldr	r0, [sp, #0x4]
700b4840: 6800         	ldr	r0, [r0]
700b4842: 3004         	adds	r0, #0x4
700b4844: 2100         	movs	r1, #0x0
700b4846: f6cf 71ff    	movt	r1, #0xffff
700b484a: 2210         	movs	r2, #0x10
700b484c: f000 fad8    	bl	0x700b4e00 <CSL_REG32_FEXT_RAW> @ imm = #0x5b0
700b4850: 9901         	ldr	r1, [sp, #0x4]
700b4852: 6188         	str	r0, [r1, #0x18]
700b4854: e7ff         	b	0x700b4856 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #-0x2
700b4856: 9801         	ldr	r0, [sp, #0x4]
700b4858: 6980         	ldr	r0, [r0, #0x18]
700b485a: b002         	add	sp, #0x8
700b485c: bd80         	pop	{r7, pc}
700b485e: 0000         	movs	r0, r0

700b4860 <Sciclient_rmIaIsIa>:
700b4860: b580         	push	{r7, lr}
700b4862: b082         	sub	sp, #0x8
700b4864: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4868: 2000         	movs	r0, #0x0
700b486a: f88d 0005    	strb.w	r0, [sp, #0x5]
700b486e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b4872: f7fe f80d    	bl	0x700b2890 <Sciclient_rmIaGetInst> @ imm = #-0x1fe6
700b4876: b120         	cbz	r0, 0x700b4882 <Sciclient_rmIaIsIa+0x22> @ imm = #0x8
700b4878: e7ff         	b	0x700b487a <Sciclient_rmIaIsIa+0x1a> @ imm = #-0x2
700b487a: 2001         	movs	r0, #0x1
700b487c: f88d 0005    	strb.w	r0, [sp, #0x5]
700b4880: e7ff         	b	0x700b4882 <Sciclient_rmIaIsIa+0x22> @ imm = #-0x2
700b4882: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b4886: f000 0001    	and	r0, r0, #0x1
700b488a: b002         	add	sp, #0x8
700b488c: bd80         	pop	{r7, pc}
700b488e: 0000         	movs	r0, r0

700b4890 <Sciclient_rmIrIsIr>:
700b4890: b580         	push	{r7, lr}
700b4892: b082         	sub	sp, #0x8
700b4894: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b4898: 2000         	movs	r0, #0x0
700b489a: f88d 0005    	strb.w	r0, [sp, #0x5]
700b489e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b48a2: f7fd fb4d    	bl	0x700b1f40 <Sciclient_rmIrGetInst> @ imm = #-0x2966
700b48a6: b120         	cbz	r0, 0x700b48b2 <Sciclient_rmIrIsIr+0x22> @ imm = #0x8
700b48a8: e7ff         	b	0x700b48aa <Sciclient_rmIrIsIr+0x1a> @ imm = #-0x2
700b48aa: 2001         	movs	r0, #0x1
700b48ac: f88d 0005    	strb.w	r0, [sp, #0x5]
700b48b0: e7ff         	b	0x700b48b2 <Sciclient_rmIrIsIr+0x22> @ imm = #-0x2
700b48b2: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b48b6: f000 0001    	and	r0, r0, #0x1
700b48ba: b002         	add	sp, #0x8
700b48bc: bd80         	pop	{r7, pc}
700b48be: 0000         	movs	r0, r0

700b48c0 <Sciclient_secProxyReadThread32>:
700b48c0: b580         	push	{r7, lr}
700b48c2: b084         	sub	sp, #0x10
700b48c4: 9003         	str	r0, [sp, #0xc]
700b48c6: f88d 100b    	strb.w	r1, [sp, #0xb]
700b48ca: 9903         	ldr	r1, [sp, #0xc]
700b48cc: f248 6070    	movw	r0, #0x8670
700b48d0: f2c7 000b    	movt	r0, #0x700b
700b48d4: 2200         	movs	r2, #0x0
700b48d6: f000 fcab    	bl	0x700b5230 <CSL_secProxyGetDataAddr> @ imm = #0x956
700b48da: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700b48de: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b48e2: f000 ffc5    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0xf8a
700b48e6: 9001         	str	r0, [sp, #0x4]
700b48e8: 9801         	ldr	r0, [sp, #0x4]
700b48ea: b004         	add	sp, #0x10
700b48ec: bd80         	pop	{r7, pc}
700b48ee: 0000         	movs	r0, r0

700b48f0 <System_init>:
; {
700b48f0: b580         	push	{r7, lr}
;     Dpl_init();
700b48f2: f7ff fce5    	bl	0x700b42c0 <Dpl_init>   @ imm = #-0x636
;         retVal = Sciclient_init(CSL_CORE_ID_R5FSS0_0);
700b48f6: 2001         	movs	r0, #0x1
700b48f8: f7fb f8c2    	bl	0x700afa80 <Sciclient_init> @ imm = #-0x4e7c
;         DebugP_assertNoLog(SystemP_SUCCESS == retVal);
700b48fc: fab0 f080    	clz	r0, r0
700b4900: 0940         	lsrs	r0, r0, #0x5
700b4902: f002 fbdd    	bl	0x700b70c0 <_DebugP_assertNoLog> @ imm = #0x27ba
;     CycleCounterP_init(SOC_getSelfCpuClk());
700b4906: f000 faab    	bl	0x700b4e60 <SOC_getSelfCpuClk> @ imm = #0x556
700b490a: f7fa f9f9    	bl	0x700aed00 <CycleCounterP_init> @ imm = #-0x5c0e
;         PowerClock_init();
700b490e: f7fc f85f    	bl	0x700b09d0 <PowerClock_init> @ imm = #-0x3f42
;         Pinmux_init();
700b4912: f000 fb15    	bl	0x700b4f40 <Pinmux_init> @ imm = #0x62a
;     UART_init();
700b4916: e8bd 4080    	pop.w	{r7, lr}
700b491a: f7f9 bd79    	b.w	0x700ae410 <UART_init>  @ imm = #-0x650e
700b491e: 0000         	movs	r0, r0

700b4920 <_is_digit>:
700b4920: b082         	sub	sp, #0x8
700b4922: f88d 0007    	strb.w	r0, [sp, #0x7]
700b4926: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b492a: 2000         	movs	r0, #0x0
700b492c: 2930         	cmp	r1, #0x30
700b492e: 9000         	str	r0, [sp]
700b4930: db08         	blt	0x700b4944 <_is_digit+0x24> @ imm = #0x10
700b4932: e7ff         	b	0x700b4934 <_is_digit+0x14> @ imm = #-0x2
700b4934: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b4938: 2000         	movs	r0, #0x0
700b493a: 293a         	cmp	r1, #0x3a
700b493c: bfb8         	it	lt
700b493e: 2001         	movlt	r0, #0x1
700b4940: 9000         	str	r0, [sp]
700b4942: e7ff         	b	0x700b4944 <_is_digit+0x24> @ imm = #-0x2
700b4944: 9800         	ldr	r0, [sp]
700b4946: f000 0001    	and	r0, r0, #0x1
700b494a: b002         	add	sp, #0x8
700b494c: 4770         	bx	lr
700b494e: 0000         	movs	r0, r0

700b4950 <CSL_bcdmaGetRxRT>:
700b4950: b580         	push	{r7, lr}
700b4952: b084         	sub	sp, #0x10
700b4954: 9003         	str	r0, [sp, #0xc]
700b4956: 9102         	str	r1, [sp, #0x8]
700b4958: 9201         	str	r2, [sp, #0x4]
700b495a: 9803         	ldr	r0, [sp, #0xc]
700b495c: 9a02         	ldr	r2, [sp, #0x8]
700b495e: 9b01         	ldr	r3, [sp, #0x4]
700b4960: 2107         	movs	r1, #0x7
700b4962: f7fc fc95    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x36d6
700b4966: 9000         	str	r0, [sp]
700b4968: 9800         	ldr	r0, [sp]
700b496a: b120         	cbz	r0, 0x700b4976 <CSL_bcdmaGetRxRT+0x26> @ imm = #0x8
700b496c: e7ff         	b	0x700b496e <CSL_bcdmaGetRxRT+0x1e> @ imm = #-0x2
700b496e: f04f 30ff    	mov.w	r0, #0xffffffff
700b4972: 9000         	str	r0, [sp]
700b4974: e7ff         	b	0x700b4976 <CSL_bcdmaGetRxRT+0x26> @ imm = #-0x2
700b4976: 9800         	ldr	r0, [sp]
700b4978: b004         	add	sp, #0x10
700b497a: bd80         	pop	{r7, pc}
700b497c: 0000         	movs	r0, r0
700b497e: 0000         	movs	r0, r0

700b4980 <CSL_bcdmaGetTxRT>:
700b4980: b580         	push	{r7, lr}
700b4982: b084         	sub	sp, #0x10
700b4984: 9003         	str	r0, [sp, #0xc]
700b4986: 9102         	str	r1, [sp, #0x8]
700b4988: 9201         	str	r2, [sp, #0x4]
700b498a: 9803         	ldr	r0, [sp, #0xc]
700b498c: 9a02         	ldr	r2, [sp, #0x8]
700b498e: 9b01         	ldr	r3, [sp, #0x4]
700b4990: 2107         	movs	r1, #0x7
700b4992: f7fc fc7d    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x3706
700b4996: 9000         	str	r0, [sp]
700b4998: 9800         	ldr	r0, [sp]
700b499a: b120         	cbz	r0, 0x700b49a6 <CSL_bcdmaGetTxRT+0x26> @ imm = #0x8
700b499c: e7ff         	b	0x700b499e <CSL_bcdmaGetTxRT+0x1e> @ imm = #-0x2
700b499e: f04f 30ff    	mov.w	r0, #0xffffffff
700b49a2: 9000         	str	r0, [sp]
700b49a4: e7ff         	b	0x700b49a6 <CSL_bcdmaGetTxRT+0x26> @ imm = #-0x2
700b49a6: 9800         	ldr	r0, [sp]
700b49a8: b004         	add	sp, #0x10
700b49aa: bd80         	pop	{r7, pc}
700b49ac: 0000         	movs	r0, r0
700b49ae: 0000         	movs	r0, r0

700b49b0 <CSL_bcdmaSetRxRT>:
700b49b0: b580         	push	{r7, lr}
700b49b2: b084         	sub	sp, #0x10
700b49b4: 9003         	str	r0, [sp, #0xc]
700b49b6: 9102         	str	r1, [sp, #0x8]
700b49b8: 9201         	str	r2, [sp, #0x4]
700b49ba: 9803         	ldr	r0, [sp, #0xc]
700b49bc: 9a02         	ldr	r2, [sp, #0x8]
700b49be: 9b01         	ldr	r3, [sp, #0x4]
700b49c0: 2108         	movs	r1, #0x8
700b49c2: f7fc fc65    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x3736
700b49c6: 9000         	str	r0, [sp]
700b49c8: 9800         	ldr	r0, [sp]
700b49ca: b120         	cbz	r0, 0x700b49d6 <CSL_bcdmaSetRxRT+0x26> @ imm = #0x8
700b49cc: e7ff         	b	0x700b49ce <CSL_bcdmaSetRxRT+0x1e> @ imm = #-0x2
700b49ce: f04f 30ff    	mov.w	r0, #0xffffffff
700b49d2: 9000         	str	r0, [sp]
700b49d4: e7ff         	b	0x700b49d6 <CSL_bcdmaSetRxRT+0x26> @ imm = #-0x2
700b49d6: 9800         	ldr	r0, [sp]
700b49d8: b004         	add	sp, #0x10
700b49da: bd80         	pop	{r7, pc}
700b49dc: 0000         	movs	r0, r0
700b49de: 0000         	movs	r0, r0

700b49e0 <CSL_bcdmaSetTxRT>:
700b49e0: b580         	push	{r7, lr}
700b49e2: b084         	sub	sp, #0x10
700b49e4: 9003         	str	r0, [sp, #0xc]
700b49e6: 9102         	str	r1, [sp, #0x8]
700b49e8: 9201         	str	r2, [sp, #0x4]
700b49ea: 9803         	ldr	r0, [sp, #0xc]
700b49ec: 9a02         	ldr	r2, [sp, #0x8]
700b49ee: 9b01         	ldr	r3, [sp, #0x4]
700b49f0: 2108         	movs	r1, #0x8
700b49f2: f7fc fc4d    	bl	0x700b1290 <CSL_bcdmaDoChanOp> @ imm = #-0x3766
700b49f6: 9000         	str	r0, [sp]
700b49f8: 9800         	ldr	r0, [sp]
700b49fa: b120         	cbz	r0, 0x700b4a06 <CSL_bcdmaSetTxRT+0x26> @ imm = #0x8
700b49fc: e7ff         	b	0x700b49fe <CSL_bcdmaSetTxRT+0x1e> @ imm = #-0x2
700b49fe: f04f 30ff    	mov.w	r0, #0xffffffff
700b4a02: 9000         	str	r0, [sp]
700b4a04: e7ff         	b	0x700b4a06 <CSL_bcdmaSetTxRT+0x26> @ imm = #-0x2
700b4a06: 9800         	ldr	r0, [sp]
700b4a08: b004         	add	sp, #0x10
700b4a0a: bd80         	pop	{r7, pc}
700b4a0c: 0000         	movs	r0, r0
700b4a0e: 0000         	movs	r0, r0

700b4a10 <Sciclient_getIrAddr>:
700b4a10: b580         	push	{r7, lr}
700b4a12: b084         	sub	sp, #0x10
700b4a14: 9003         	str	r0, [sp, #0xc]
700b4a16: 9102         	str	r1, [sp, #0x8]
700b4a18: 9803         	ldr	r0, [sp, #0xc]
700b4a1a: 9000         	str	r0, [sp]
700b4a1c: f8bd 0008    	ldrh.w	r0, [sp, #0x8]
700b4a20: f000 fdee    	bl	0x700b5600 <Sciclient_rmIrIntControlReg> @ imm = #0xbdc
700b4a24: 4601         	mov	r1, r0
700b4a26: 9800         	ldr	r0, [sp]
700b4a28: 4408         	add	r0, r1
700b4a2a: 9001         	str	r0, [sp, #0x4]
700b4a2c: 9801         	ldr	r0, [sp, #0x4]
700b4a2e: 2100         	movs	r1, #0x0
700b4a30: f7f7 fe2e    	bl	0x700ac690 <AddrTranslateP_getLocalAddr> @ imm = #-0x83a4
700b4a34: 9001         	str	r0, [sp, #0x4]
700b4a36: 9801         	ldr	r0, [sp, #0x4]
700b4a38: b004         	add	sp, #0x10
700b4a3a: bd80         	pop	{r7, pc}
700b4a3c: 0000         	movs	r0, r0
700b4a3e: 0000         	movs	r0, r0

700b4a40 <TimerP_clearOverflowInt>:
700b4a40: b083         	sub	sp, #0xc
700b4a42: 9002         	str	r0, [sp, #0x8]
700b4a44: 2002         	movs	r0, #0x2
700b4a46: 9000         	str	r0, [sp]
700b4a48: 9802         	ldr	r0, [sp, #0x8]
700b4a4a: 3028         	adds	r0, #0x28
700b4a4c: 9001         	str	r0, [sp, #0x4]
700b4a4e: 9800         	ldr	r0, [sp]
700b4a50: 9901         	ldr	r1, [sp, #0x4]
700b4a52: 6008         	str	r0, [r1]
700b4a54: 9801         	ldr	r0, [sp, #0x4]
700b4a56: 6800         	ldr	r0, [r0]
700b4a58: 9900         	ldr	r1, [sp]
700b4a5a: 4208         	tst	r0, r1
700b4a5c: d004         	beq	0x700b4a68 <TimerP_clearOverflowInt+0x28> @ imm = #0x8
700b4a5e: e7ff         	b	0x700b4a60 <TimerP_clearOverflowInt+0x20> @ imm = #-0x2
700b4a60: 9800         	ldr	r0, [sp]
700b4a62: 9901         	ldr	r1, [sp, #0x4]
700b4a64: 6008         	str	r0, [r1]
700b4a66: e7ff         	b	0x700b4a68 <TimerP_clearOverflowInt+0x28> @ imm = #-0x2
700b4a68: b003         	add	sp, #0xc
700b4a6a: 4770         	bx	lr

700b4a6c <_outc>:
700b4a6c: e1c120d4     	ldrd	r2, r3, [r1, #4]
700b4a70: e1530002     	cmp	r3, r2
700b4a74: 2a000004     	bhs	0x700b4a8c <_outc+0x20> @ imm = #0x10
700b4a78: e5912000     	ldr	r2, [r1]
700b4a7c: e2823001     	add	r3, r2, #1
700b4a80: e5813000     	str	r3, [r1]
700b4a84: e5c20000     	strb	r0, [r2]
700b4a88: e5913008     	ldr	r3, [r1, #0x8]
700b4a8c: e2832001     	add	r2, r3, #1
700b4a90: e5812008     	str	r2, [r1, #0x8]
700b4a94: e12fff1e     	bx	lr
		...

700b4aa0 <Sciclient_rmParamIsValid>:
700b4aa0: b083         	sub	sp, #0xc
700b4aa2: 9002         	str	r0, [sp, #0x8]
700b4aa4: 9101         	str	r1, [sp, #0x4]
700b4aa6: 2000         	movs	r0, #0x0
700b4aa8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4aac: 9802         	ldr	r0, [sp, #0x8]
700b4aae: 9901         	ldr	r1, [sp, #0x4]
700b4ab0: 4208         	tst	r0, r1
700b4ab2: d004         	beq	0x700b4abe <Sciclient_rmParamIsValid+0x1e> @ imm = #0x8
700b4ab4: e7ff         	b	0x700b4ab6 <Sciclient_rmParamIsValid+0x16> @ imm = #-0x2
700b4ab6: 2001         	movs	r0, #0x1
700b4ab8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4abc: e7ff         	b	0x700b4abe <Sciclient_rmParamIsValid+0x1e> @ imm = #-0x2
700b4abe: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4ac2: f000 0001    	and	r0, r0, #0x1
700b4ac6: b003         	add	sp, #0xc
700b4ac8: 4770         	bx	lr
700b4aca: 0000         	movs	r0, r0
700b4acc: 0000         	movs	r0, r0
700b4ace: 0000         	movs	r0, r0

700b4ad0 <Sciclient_rmPsIsEmpty>:
700b4ad0: b081         	sub	sp, #0x4
700b4ad2: 2001         	movs	r0, #0x1
700b4ad4: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4ad8: f64a 10a8    	movw	r0, #0xa9a8
700b4adc: f2c7 0008    	movt	r0, #0x7008
700b4ae0: 8c80         	ldrh	r0, [r0, #0x24]
700b4ae2: b120         	cbz	r0, 0x700b4aee <Sciclient_rmPsIsEmpty+0x1e> @ imm = #0x8
700b4ae4: e7ff         	b	0x700b4ae6 <Sciclient_rmPsIsEmpty+0x16> @ imm = #-0x2
700b4ae6: 2000         	movs	r0, #0x0
700b4ae8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b4aec: e7ff         	b	0x700b4aee <Sciclient_rmPsIsEmpty+0x1e> @ imm = #-0x2
700b4aee: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4af2: f000 0001    	and	r0, r0, #0x1
700b4af6: b001         	add	sp, #0x4
700b4af8: 4770         	bx	lr
700b4afa: 0000         	movs	r0, r0
700b4afc: 0000         	movs	r0, r0
700b4afe: 0000         	movs	r0, r0

700b4b00 <UART_Transaction_init>:
700b4b00: b081         	sub	sp, #0x4
700b4b02: 9000         	str	r0, [sp]
700b4b04: 9800         	ldr	r0, [sp]
700b4b06: b170         	cbz	r0, 0x700b4b26 <UART_Transaction_init+0x26> @ imm = #0x1c
700b4b08: e7ff         	b	0x700b4b0a <UART_Transaction_init+0xa> @ imm = #-0x2
700b4b0a: 9900         	ldr	r1, [sp]
700b4b0c: 2000         	movs	r0, #0x0
700b4b0e: 6008         	str	r0, [r1]
700b4b10: 9900         	ldr	r1, [sp]
700b4b12: 6048         	str	r0, [r1, #0x4]
700b4b14: 9a00         	ldr	r2, [sp]
700b4b16: f04f 31ff    	mov.w	r1, #0xffffffff
700b4b1a: 6091         	str	r1, [r2, #0x8]
700b4b1c: 9900         	ldr	r1, [sp]
700b4b1e: 60c8         	str	r0, [r1, #0xc]
700b4b20: 9900         	ldr	r1, [sp]
700b4b22: 6108         	str	r0, [r1, #0x10]
700b4b24: e7ff         	b	0x700b4b26 <UART_Transaction_init+0x26> @ imm = #-0x2
700b4b26: b001         	add	sp, #0x4
700b4b28: 4770         	bx	lr
700b4b2a: 0000         	movs	r0, r0
700b4b2c: 0000         	movs	r0, r0
700b4b2e: 0000         	movs	r0, r0

700b4b30 <UART_intr2Disable>:
700b4b30: b580         	push	{r7, lr}
700b4b32: b084         	sub	sp, #0x10
700b4b34: 9003         	str	r0, [sp, #0xc]
700b4b36: 9102         	str	r1, [sp, #0x8]
700b4b38: 9803         	ldr	r0, [sp, #0xc]
700b4b3a: 306c         	adds	r0, #0x6c
700b4b3c: 9001         	str	r0, [sp, #0x4]
700b4b3e: f000 fe57    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0xcae
700b4b42: 4601         	mov	r1, r0
700b4b44: 9801         	ldr	r0, [sp, #0x4]
700b4b46: 9b02         	ldr	r3, [sp, #0x8]
700b4b48: f06f 0203    	mvn	r2, #0x3
700b4b4c: ea62 0203    	orn	r2, r2, r3
700b4b50: 4011         	ands	r1, r2
700b4b52: f000 fe55    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0xcaa
700b4b56: b004         	add	sp, #0x10
700b4b58: bd80         	pop	{r7, pc}
700b4b5a: 0000         	movs	r0, r0
700b4b5c: 0000         	movs	r0, r0
700b4b5e: 0000         	movs	r0, r0

700b4b60 <UART_lld_Transaction_init>:
700b4b60: b081         	sub	sp, #0x4
700b4b62: 9000         	str	r0, [sp]
700b4b64: 9800         	ldr	r0, [sp]
700b4b66: b170         	cbz	r0, 0x700b4b86 <UART_lld_Transaction_init+0x26> @ imm = #0x1c
700b4b68: e7ff         	b	0x700b4b6a <UART_lld_Transaction_init+0xa> @ imm = #-0x2
700b4b6a: 9900         	ldr	r1, [sp]
700b4b6c: 2000         	movs	r0, #0x0
700b4b6e: 6008         	str	r0, [r1]
700b4b70: 9900         	ldr	r1, [sp]
700b4b72: 6048         	str	r0, [r1, #0x4]
700b4b74: 9a00         	ldr	r2, [sp]
700b4b76: f04f 31ff    	mov.w	r1, #0xffffffff
700b4b7a: 6091         	str	r1, [r2, #0x8]
700b4b7c: 9900         	ldr	r1, [sp]
700b4b7e: 60c8         	str	r0, [r1, #0xc]
700b4b80: 9900         	ldr	r1, [sp]
700b4b82: 6108         	str	r0, [r1, #0x10]
700b4b84: e7ff         	b	0x700b4b86 <UART_lld_Transaction_init+0x26> @ imm = #-0x2
700b4b86: b001         	add	sp, #0x4
700b4b88: 4770         	bx	lr
700b4b8a: 0000         	movs	r0, r0
700b4b8c: 0000         	movs	r0, r0
700b4b8e: 0000         	movs	r0, r0

700b4b90 <UART_lld_dmaWrite>:
700b4b90: b580         	push	{r7, lr}
700b4b92: b084         	sub	sp, #0x10
700b4b94: 9003         	str	r0, [sp, #0xc]
700b4b96: 9102         	str	r1, [sp, #0x8]
700b4b98: 2000         	movs	r0, #0x0
700b4b9a: 9001         	str	r0, [sp, #0x4]
700b4b9c: 9803         	ldr	r0, [sp, #0xc]
700b4b9e: 9902         	ldr	r1, [sp, #0x8]
700b4ba0: f7f8 fa6e    	bl	0x700ad080 <UART_udmaConfigPdmaTx> @ imm = #-0x7b24
700b4ba4: 9001         	str	r0, [sp, #0x4]
700b4ba6: 9801         	ldr	r0, [sp, #0x4]
700b4ba8: b120         	cbz	r0, 0x700b4bb4 <UART_lld_dmaWrite+0x24> @ imm = #0x8
700b4baa: e7ff         	b	0x700b4bac <UART_lld_dmaWrite+0x1c> @ imm = #-0x2
700b4bac: f04f 30ff    	mov.w	r0, #0xffffffff
700b4bb0: 9001         	str	r0, [sp, #0x4]
700b4bb2: e7ff         	b	0x700b4bb4 <UART_lld_dmaWrite+0x24> @ imm = #-0x2
700b4bb4: 9801         	ldr	r0, [sp, #0x4]
700b4bb6: b004         	add	sp, #0x10
700b4bb8: bd80         	pop	{r7, pc}
700b4bba: 0000         	movs	r0, r0
700b4bbc: 0000         	movs	r0, r0
700b4bbe: 0000         	movs	r0, r0

700b4bc0 <UART_operatingModeSelect>:
700b4bc0: b580         	push	{r7, lr}
700b4bc2: b084         	sub	sp, #0x10
700b4bc4: 9003         	str	r0, [sp, #0xc]
700b4bc6: 9102         	str	r1, [sp, #0x8]
700b4bc8: 9803         	ldr	r0, [sp, #0xc]
700b4bca: 3020         	adds	r0, #0x20
700b4bcc: f000 fe10    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0xc20
700b4bd0: f000 0007    	and	r0, r0, #0x7
700b4bd4: 9001         	str	r0, [sp, #0x4]
700b4bd6: 9803         	ldr	r0, [sp, #0xc]
700b4bd8: 3020         	adds	r0, #0x20
700b4bda: 9b02         	ldr	r3, [sp, #0x8]
700b4bdc: 2107         	movs	r1, #0x7
700b4bde: 2200         	movs	r2, #0x0
700b4be0: f7ff fd4e    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #-0x564
700b4be4: 9801         	ldr	r0, [sp, #0x4]
700b4be6: b004         	add	sp, #0x10
700b4be8: bd80         	pop	{r7, pc}
700b4bea: 0000         	movs	r0, r0
700b4bec: 0000         	movs	r0, r0
700b4bee: 0000         	movs	r0, r0

700b4bf0 <Udma_eventProgramSteering>:
700b4bf0: b084         	sub	sp, #0x10
700b4bf2: 9003         	str	r0, [sp, #0xc]
700b4bf4: 9102         	str	r1, [sp, #0x8]
700b4bf6: 9802         	ldr	r0, [sp, #0x8]
700b4bf8: 3008         	adds	r0, #0x8
700b4bfa: 9000         	str	r0, [sp]
700b4bfc: 9800         	ldr	r0, [sp]
700b4bfe: 6800         	ldr	r0, [r0]
700b4c00: 2803         	cmp	r0, #0x3
700b4c02: d108         	bne	0x700b4c16 <Udma_eventProgramSteering+0x26> @ imm = #0x10
700b4c04: e7ff         	b	0x700b4c06 <Udma_eventProgramSteering+0x16> @ imm = #-0x2
700b4c06: 9800         	ldr	r0, [sp]
700b4c08: 6880         	ldr	r0, [r0, #0x8]
700b4c0a: 9001         	str	r0, [sp, #0x4]
700b4c0c: 9901         	ldr	r1, [sp, #0x4]
700b4c0e: 2001         	movs	r0, #0x1
700b4c10: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4c14: e7ff         	b	0x700b4c16 <Udma_eventProgramSteering+0x26> @ imm = #-0x2
700b4c16: b004         	add	sp, #0x10
700b4c18: 4770         	bx	lr
700b4c1a: 0000         	movs	r0, r0
700b4c1c: 0000         	movs	r0, r0
700b4c1e: 0000         	movs	r0, r0

700b4c20 <Udma_eventResetSteering>:
700b4c20: b084         	sub	sp, #0x10
700b4c22: 9003         	str	r0, [sp, #0xc]
700b4c24: 9102         	str	r1, [sp, #0x8]
700b4c26: 9802         	ldr	r0, [sp, #0x8]
700b4c28: 3008         	adds	r0, #0x8
700b4c2a: 9000         	str	r0, [sp]
700b4c2c: 9800         	ldr	r0, [sp]
700b4c2e: 6800         	ldr	r0, [r0]
700b4c30: 2803         	cmp	r0, #0x3
700b4c32: d108         	bne	0x700b4c46 <Udma_eventResetSteering+0x26> @ imm = #0x10
700b4c34: e7ff         	b	0x700b4c36 <Udma_eventResetSteering+0x16> @ imm = #-0x2
700b4c36: 9800         	ldr	r0, [sp]
700b4c38: 6880         	ldr	r0, [r0, #0x8]
700b4c3a: 9001         	str	r0, [sp, #0x4]
700b4c3c: 9901         	ldr	r1, [sp, #0x4]
700b4c3e: 2000         	movs	r0, #0x0
700b4c40: f8c1 0248    	str.w	r0, [r1, #0x248]
700b4c44: e7ff         	b	0x700b4c46 <Udma_eventResetSteering+0x26> @ imm = #-0x2
700b4c46: b004         	add	sp, #0x10
700b4c48: 4770         	bx	lr
700b4c4a: 0000         	movs	r0, r0
700b4c4c: 0000         	movs	r0, r0
700b4c4e: 0000         	movs	r0, r0

700b4c50 <Sciclient_secProxyVerifyThread>:
700b4c50: b580         	push	{r7, lr}
700b4c52: b082         	sub	sp, #0x8
700b4c54: 9001         	str	r0, [sp, #0x4]
700b4c56: 2000         	movs	r0, #0x0
700b4c58: 9000         	str	r0, [sp]
700b4c5a: 9801         	ldr	r0, [sp, #0x4]
700b4c5c: f000 fba8    	bl	0x700b53b0 <Sciclient_secProxyThreadStatusReg> @ imm = #0x750
700b4c60: f000 fe06    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0xc0c
700b4c64: 0fc0         	lsrs	r0, r0, #0x1f
700b4c66: b120         	cbz	r0, 0x700b4c72 <Sciclient_secProxyVerifyThread+0x22> @ imm = #0x8
700b4c68: e7ff         	b	0x700b4c6a <Sciclient_secProxyVerifyThread+0x1a> @ imm = #-0x2
700b4c6a: f04f 30ff    	mov.w	r0, #0xffffffff
700b4c6e: 9000         	str	r0, [sp]
700b4c70: e7ff         	b	0x700b4c72 <Sciclient_secProxyVerifyThread+0x22> @ imm = #-0x2
700b4c72: 9800         	ldr	r0, [sp]
700b4c74: b002         	add	sp, #0x8
700b4c76: bd80         	pop	{r7, pc}
		...

700b4c80 <vprintf_>:
700b4c80: b580         	push	{r7, lr}
700b4c82: b084         	sub	sp, #0x10
700b4c84: 9103         	str	r1, [sp, #0xc]
700b4c86: 9002         	str	r0, [sp, #0x8]
700b4c88: 9b02         	ldr	r3, [sp, #0x8]
700b4c8a: 9803         	ldr	r0, [sp, #0xc]
700b4c8c: 4669         	mov	r1, sp
700b4c8e: 6008         	str	r0, [r1]
700b4c90: f644 60e1    	movw	r0, #0x4ee1
700b4c94: f2c7 000b    	movt	r0, #0x700b
700b4c98: f10d 0107    	add.w	r1, sp, #0x7
700b4c9c: f04f 32ff    	mov.w	r2, #0xffffffff
700b4ca0: f7ea fe1e    	bl	0x7009f8e0 <_vsnprintf> @ imm = #-0x153c4
700b4ca4: b004         	add	sp, #0x10
700b4ca6: bd80         	pop	{r7, pc}
		...

700b4cb0 <UART_udmapSetReturnPolicy>:
700b4cb0: b580         	push	{r7, lr}
700b4cb2: b086         	sub	sp, #0x18
700b4cb4: 9005         	str	r0, [sp, #0x14]
700b4cb6: 9104         	str	r1, [sp, #0x10]
700b4cb8: 2001         	movs	r0, #0x1
700b4cba: 9003         	str	r0, [sp, #0xc]
700b4cbc: 9804         	ldr	r0, [sp, #0x10]
700b4cbe: 9002         	str	r0, [sp, #0x8]
700b4cc0: 9802         	ldr	r0, [sp, #0x8]
700b4cc2: 9903         	ldr	r1, [sp, #0xc]
700b4cc4: 466a         	mov	r2, sp
700b4cc6: 2300         	movs	r3, #0x0
700b4cc8: 6053         	str	r3, [r2, #0x4]
700b4cca: 6013         	str	r3, [r2]
700b4ccc: 461a         	mov	r2, r3
700b4cce: f7fb ff07    	bl	0x700b0ae0 <CSL_udmapCppi5SetReturnPolicy> @ imm = #-0x41f2
700b4cd2: b006         	add	sp, #0x18
700b4cd4: bd80         	pop	{r7, pc}
		...
700b4cde: 0000         	movs	r0, r0

700b4ce0 <Udma_ringGetForwardRingOcc>:
700b4ce0: b580         	push	{r7, lr}
700b4ce2: b084         	sub	sp, #0x10
700b4ce4: 9003         	str	r0, [sp, #0xc]
700b4ce6: 2000         	movs	r0, #0x0
700b4ce8: 9002         	str	r0, [sp, #0x8]
700b4cea: 9803         	ldr	r0, [sp, #0xc]
700b4cec: 9001         	str	r0, [sp, #0x4]
700b4cee: 9801         	ldr	r0, [sp, #0x4]
700b4cf0: 6800         	ldr	r0, [r0]
700b4cf2: 9000         	str	r0, [sp]
700b4cf4: 9800         	ldr	r0, [sp]
700b4cf6: f8d0 15a8    	ldr.w	r1, [r0, #0x5a8]
700b4cfa: 9801         	ldr	r0, [sp, #0x4]
700b4cfc: 4788         	blx	r1
700b4cfe: 9002         	str	r0, [sp, #0x8]
700b4d00: 9802         	ldr	r0, [sp, #0x8]
700b4d02: b004         	add	sp, #0x10
700b4d04: bd80         	pop	{r7, pc}
		...
700b4d0e: 0000         	movs	r0, r0

700b4d10 <Udma_ringGetReverseRingOcc>:
700b4d10: b580         	push	{r7, lr}
700b4d12: b084         	sub	sp, #0x10
700b4d14: 9003         	str	r0, [sp, #0xc]
700b4d16: 2000         	movs	r0, #0x0
700b4d18: 9002         	str	r0, [sp, #0x8]
700b4d1a: 9803         	ldr	r0, [sp, #0xc]
700b4d1c: 9001         	str	r0, [sp, #0x4]
700b4d1e: 9801         	ldr	r0, [sp, #0x4]
700b4d20: 6800         	ldr	r0, [r0]
700b4d22: 9000         	str	r0, [sp]
700b4d24: 9800         	ldr	r0, [sp]
700b4d26: f8d0 15ac    	ldr.w	r1, [r0, #0x5ac]
700b4d2a: 9801         	ldr	r0, [sp, #0x4]
700b4d2c: 4788         	blx	r1
700b4d2e: 9002         	str	r0, [sp, #0x8]
700b4d30: 9802         	ldr	r0, [sp, #0x8]
700b4d32: b004         	add	sp, #0x10
700b4d34: bd80         	pop	{r7, pc}
		...
700b4d3e: 0000         	movs	r0, r0

700b4d40 <_out_buffer>:
700b4d40: b084         	sub	sp, #0x10
700b4d42: f88d 000f    	strb.w	r0, [sp, #0xf]
700b4d46: 9102         	str	r1, [sp, #0x8]
700b4d48: 9201         	str	r2, [sp, #0x4]
700b4d4a: 9300         	str	r3, [sp]
700b4d4c: 9801         	ldr	r0, [sp, #0x4]
700b4d4e: 9900         	ldr	r1, [sp]
700b4d50: 4288         	cmp	r0, r1
700b4d52: d206         	bhs	0x700b4d62 <_out_buffer+0x22> @ imm = #0xc
700b4d54: e7ff         	b	0x700b4d56 <_out_buffer+0x16> @ imm = #-0x2
700b4d56: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b4d5a: 9902         	ldr	r1, [sp, #0x8]
700b4d5c: 9a01         	ldr	r2, [sp, #0x4]
700b4d5e: 5488         	strb	r0, [r1, r2]
700b4d60: e7ff         	b	0x700b4d62 <_out_buffer+0x22> @ imm = #-0x2
700b4d62: b004         	add	sp, #0x10
700b4d64: 4770         	bx	lr
		...
700b4d6e: 0000         	movs	r0, r0

700b4d70 <CSL_REG32_FEXT_RAW>:
700b4d70: b580         	push	{r7, lr}
700b4d72: b084         	sub	sp, #0x10
700b4d74: 9003         	str	r0, [sp, #0xc]
700b4d76: 9102         	str	r1, [sp, #0x8]
700b4d78: 9201         	str	r2, [sp, #0x4]
700b4d7a: 9803         	ldr	r0, [sp, #0xc]
700b4d7c: f000 fd60    	bl	0x700b5840 <CSL_REG32_RD_RAW> @ imm = #0xac0
700b4d80: 9000         	str	r0, [sp]
700b4d82: 9800         	ldr	r0, [sp]
700b4d84: 9902         	ldr	r1, [sp, #0x8]
700b4d86: 4008         	ands	r0, r1
700b4d88: 9901         	ldr	r1, [sp, #0x4]
700b4d8a: 40c8         	lsrs	r0, r1
700b4d8c: 9000         	str	r0, [sp]
700b4d8e: 9800         	ldr	r0, [sp]
700b4d90: b004         	add	sp, #0x10
700b4d92: bd80         	pop	{r7, pc}
		...

700b4da0 <CSL_REG32_FEXT_RAW>:
700b4da0: b580         	push	{r7, lr}
700b4da2: b084         	sub	sp, #0x10
700b4da4: 9003         	str	r0, [sp, #0xc]
700b4da6: 9102         	str	r1, [sp, #0x8]
700b4da8: 9201         	str	r2, [sp, #0x4]
700b4daa: 9803         	ldr	r0, [sp, #0xc]
700b4dac: f000 fd50    	bl	0x700b5850 <CSL_REG32_RD_RAW> @ imm = #0xaa0
700b4db0: 9000         	str	r0, [sp]
700b4db2: 9800         	ldr	r0, [sp]
700b4db4: 9902         	ldr	r1, [sp, #0x8]
700b4db6: 4008         	ands	r0, r1
700b4db8: 9901         	ldr	r1, [sp, #0x4]
700b4dba: 40c8         	lsrs	r0, r1
700b4dbc: 9000         	str	r0, [sp]
700b4dbe: 9800         	ldr	r0, [sp]
700b4dc0: b004         	add	sp, #0x10
700b4dc2: bd80         	pop	{r7, pc}
		...

700b4dd0 <CSL_REG32_FEXT_RAW>:
700b4dd0: b580         	push	{r7, lr}
700b4dd2: b084         	sub	sp, #0x10
700b4dd4: 9003         	str	r0, [sp, #0xc]
700b4dd6: 9102         	str	r1, [sp, #0x8]
700b4dd8: 9201         	str	r2, [sp, #0x4]
700b4dda: 9803         	ldr	r0, [sp, #0xc]
700b4ddc: f000 fd40    	bl	0x700b5860 <CSL_REG32_RD_RAW> @ imm = #0xa80
700b4de0: 9000         	str	r0, [sp]
700b4de2: 9800         	ldr	r0, [sp]
700b4de4: 9902         	ldr	r1, [sp, #0x8]
700b4de6: 4008         	ands	r0, r1
700b4de8: 9901         	ldr	r1, [sp, #0x4]
700b4dea: 40c8         	lsrs	r0, r1
700b4dec: 9000         	str	r0, [sp]
700b4dee: 9800         	ldr	r0, [sp]
700b4df0: b004         	add	sp, #0x10
700b4df2: bd80         	pop	{r7, pc}
		...

700b4e00 <CSL_REG32_FEXT_RAW>:
700b4e00: b580         	push	{r7, lr}
700b4e02: b084         	sub	sp, #0x10
700b4e04: 9003         	str	r0, [sp, #0xc]
700b4e06: 9102         	str	r1, [sp, #0x8]
700b4e08: 9201         	str	r2, [sp, #0x4]
700b4e0a: 9803         	ldr	r0, [sp, #0xc]
700b4e0c: f000 fd30    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0xa60
700b4e10: 9000         	str	r0, [sp]
700b4e12: 9800         	ldr	r0, [sp]
700b4e14: 9902         	ldr	r1, [sp, #0x8]
700b4e16: 4008         	ands	r0, r1
700b4e18: 9901         	ldr	r1, [sp, #0x4]
700b4e1a: 40c8         	lsrs	r0, r1
700b4e1c: 9000         	str	r0, [sp]
700b4e1e: 9800         	ldr	r0, [sp]
700b4e20: b004         	add	sp, #0x10
700b4e22: bd80         	pop	{r7, pc}
		...

700b4e30 <CSL_REG32_FEXT_RAW>:
700b4e30: b580         	push	{r7, lr}
700b4e32: b084         	sub	sp, #0x10
700b4e34: 9003         	str	r0, [sp, #0xc]
700b4e36: 9102         	str	r1, [sp, #0x8]
700b4e38: 9201         	str	r2, [sp, #0x4]
700b4e3a: 9803         	ldr	r0, [sp, #0xc]
700b4e3c: f000 fd20    	bl	0x700b5880 <CSL_REG32_RD_RAW> @ imm = #0xa40
700b4e40: 9000         	str	r0, [sp]
700b4e42: 9800         	ldr	r0, [sp]
700b4e44: 9902         	ldr	r1, [sp, #0x8]
700b4e46: 4008         	ands	r0, r1
700b4e48: 9901         	ldr	r1, [sp, #0x4]
700b4e4a: 40c8         	lsrs	r0, r1
700b4e4c: 9000         	str	r0, [sp]
700b4e4e: 9800         	ldr	r0, [sp]
700b4e50: b004         	add	sp, #0x10
700b4e52: bd80         	pop	{r7, pc}
		...

700b4e60 <SOC_getSelfCpuClk>:
700b4e60: b580         	push	{r7, lr}
700b4e62: b084         	sub	sp, #0x10
700b4e64: 2000         	movs	r0, #0x0
700b4e66: 9001         	str	r0, [sp, #0x4]
700b4e68: 9003         	str	r0, [sp, #0xc]
700b4e6a: 9002         	str	r0, [sp, #0x8]
700b4e6c: f000 fd20    	bl	0x700b58b0 <Sciclient_getSelfDevIdCore> @ imm = #0xa40
700b4e70: 9901         	ldr	r1, [sp, #0x4]
700b4e72: aa02         	add	r2, sp, #0x8
700b4e74: f04f 33ff    	mov.w	r3, #0xffffffff
700b4e78: f7fa fa92    	bl	0x700af3a0 <Sciclient_pmGetModuleClkFreq> @ imm = #-0x5adc
700b4e7c: 9802         	ldr	r0, [sp, #0x8]
700b4e7e: 9903         	ldr	r1, [sp, #0xc]
700b4e80: b004         	add	sp, #0x10
700b4e82: bd80         	pop	{r7, pc}
		...

700b4e90 <UART_IsStopBitsValid>:
700b4e90: b082         	sub	sp, #0x8
700b4e92: 9001         	str	r0, [sp, #0x4]
700b4e94: f06f 0002    	mvn	r0, #0x2
700b4e98: 9000         	str	r0, [sp]
700b4e9a: 9801         	ldr	r0, [sp, #0x4]
700b4e9c: b120         	cbz	r0, 0x700b4ea8 <UART_IsStopBitsValid+0x18> @ imm = #0x8
700b4e9e: e7ff         	b	0x700b4ea0 <UART_IsStopBitsValid+0x10> @ imm = #-0x2
700b4ea0: 9801         	ldr	r0, [sp, #0x4]
700b4ea2: 2801         	cmp	r0, #0x1
700b4ea4: d103         	bne	0x700b4eae <UART_IsStopBitsValid+0x1e> @ imm = #0x6
700b4ea6: e7ff         	b	0x700b4ea8 <UART_IsStopBitsValid+0x18> @ imm = #-0x2
700b4ea8: 2000         	movs	r0, #0x0
700b4eaa: 9000         	str	r0, [sp]
700b4eac: e7ff         	b	0x700b4eae <UART_IsStopBitsValid+0x1e> @ imm = #-0x2
700b4eae: 9800         	ldr	r0, [sp]
700b4eb0: b002         	add	sp, #0x8
700b4eb2: 4770         	bx	lr

700b4eb4 <__aeabi_uldivmod>:
700b4eb4: e92d4040     	push	{r6, lr}
700b4eb8: e24dd010     	sub	sp, sp, #16
700b4ebc: e28d6008     	add	r6, sp, #8
700b4ec0: e58d6000     	str	r6, [sp]
700b4ec4: ebffda4c     	bl	0x700ab7fc <__udivmoddi4> @ imm = #-0x96d0
700b4ec8: e59d2008     	ldr	r2, [sp, #0x8]
700b4ecc: e59d300c     	ldr	r3, [sp, #0xc]
700b4ed0: e28dd010     	add	sp, sp, #16
700b4ed4: e8bd8040     	pop	{r6, pc}
		...

700b4ee0 <_out_char>:
700b4ee0: b580         	push	{r7, lr}
700b4ee2: b084         	sub	sp, #0x10
700b4ee4: f88d 000f    	strb.w	r0, [sp, #0xf]
700b4ee8: 9102         	str	r1, [sp, #0x8]
700b4eea: 9201         	str	r2, [sp, #0x4]
700b4eec: 9300         	str	r3, [sp]
700b4eee: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b4ef2: b128         	cbz	r0, 0x700b4f00 <_out_char+0x20> @ imm = #0xa
700b4ef4: e7ff         	b	0x700b4ef6 <_out_char+0x16> @ imm = #-0x2
700b4ef6: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b4efa: f000 fbf1    	bl	0x700b56e0 <putchar_>   @ imm = #0x7e2
700b4efe: e7ff         	b	0x700b4f00 <_out_char+0x20> @ imm = #-0x2
700b4f00: b004         	add	sp, #0x10
700b4f02: bd80         	pop	{r7, pc}
		...

700b4f10 <CSL_udmapCppi5SetEpiDataPresent>:
700b4f10: b082         	sub	sp, #0x8
700b4f12: 9001         	str	r0, [sp, #0x4]
700b4f14: f88d 1003    	strb.w	r1, [sp, #0x3]
700b4f18: 9901         	ldr	r1, [sp, #0x4]
700b4f1a: 6808         	ldr	r0, [r1]
700b4f1c: f020 5000    	bic	r0, r0, #0x20000000
700b4f20: f89d 2003    	ldrb.w	r2, [sp, #0x3]
700b4f24: f002 0201    	and	r2, r2, #0x1
700b4f28: ea40 7042    	orr.w	r0, r0, r2, lsl #29
700b4f2c: 6008         	str	r0, [r1]
700b4f2e: b002         	add	sp, #0x8
700b4f30: 4770         	bx	lr
		...
700b4f3e: 0000         	movs	r0, r0

700b4f40 <Pinmux_init>:
; {
700b4f40: b580         	push	{r7, lr}
;     Pinmux_config(gPinMuxMainDomainCfg, PINMUX_DOMAIN_ID_MAIN);
700b4f42: f248 60c8    	movw	r0, #0x86c8
700b4f46: 2100         	movs	r1, #0x0
700b4f48: f2c7 000b    	movt	r0, #0x700b
700b4f4c: f7fa f9d8    	bl	0x700af300 <Pinmux_config> @ imm = #-0x5c50
;     Pinmux_config(gPinMuxMcuDomainCfg, PINMUX_DOMAIN_ID_MCU);
700b4f50: f248 703c    	movw	r0, #0x873c
700b4f54: 2101         	movs	r1, #0x1
700b4f56: f2c7 000b    	movt	r0, #0x700b
700b4f5a: e8bd 4080    	pop.w	{r7, lr}
700b4f5e: f7fa b9cf    	b.w	0x700af300 <Pinmux_config> @ imm = #-0x5c62
		...
700b4f6e: 0000         	movs	r0, r0

700b4f70 <Udma_rmTranslateCoreIntrInput>:
700b4f70: b083         	sub	sp, #0xc
700b4f72: 9002         	str	r0, [sp, #0x8]
700b4f74: 9101         	str	r1, [sp, #0x4]
700b4f76: 2000         	movs	r0, #0x0
700b4f78: f6cf 70ff    	movt	r0, #0xffff
700b4f7c: 9000         	str	r0, [sp]
700b4f7e: 9802         	ldr	r0, [sp, #0x8]
700b4f80: 6800         	ldr	r0, [r0]
700b4f82: b118         	cbz	r0, 0x700b4f8c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #0x6
700b4f84: e7ff         	b	0x700b4f86 <Udma_rmTranslateCoreIntrInput+0x16> @ imm = #-0x2
700b4f86: 9801         	ldr	r0, [sp, #0x4]
700b4f88: 9000         	str	r0, [sp]
700b4f8a: e7ff         	b	0x700b4f8c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #-0x2
700b4f8c: 9800         	ldr	r0, [sp]
700b4f8e: b003         	add	sp, #0xc
700b4f90: 4770         	bx	lr
		...
700b4f9e: 0000         	movs	r0, r0

700b4fa0 <Udma_rmTranslateIrOutput>:
700b4fa0: b083         	sub	sp, #0xc
700b4fa2: 9002         	str	r0, [sp, #0x8]
700b4fa4: 9101         	str	r1, [sp, #0x4]
700b4fa6: 2000         	movs	r0, #0x0
700b4fa8: f6cf 70ff    	movt	r0, #0xffff
700b4fac: 9000         	str	r0, [sp]
700b4fae: 9802         	ldr	r0, [sp, #0x8]
700b4fb0: 6800         	ldr	r0, [r0]
700b4fb2: b118         	cbz	r0, 0x700b4fbc <Udma_rmTranslateIrOutput+0x1c> @ imm = #0x6
700b4fb4: e7ff         	b	0x700b4fb6 <Udma_rmTranslateIrOutput+0x16> @ imm = #-0x2
700b4fb6: 9801         	ldr	r0, [sp, #0x4]
700b4fb8: 9000         	str	r0, [sp]
700b4fba: e7ff         	b	0x700b4fbc <Udma_rmTranslateIrOutput+0x1c> @ imm = #-0x2
700b4fbc: 9800         	ldr	r0, [sp]
700b4fbe: b003         	add	sp, #0xc
700b4fc0: 4770         	bx	lr
		...
700b4fce: 0000         	movs	r0, r0

700b4fd0 <_tx_thread_initialize>:
700b4fd0: f64a 2154    	movw	r1, #0xaa54
700b4fd4: f2c7 0108    	movt	r1, #0x7008
700b4fd8: 2020         	movs	r0, #0x20
700b4fda: 6008         	str	r0, [r1]
700b4fdc: f64a 2124    	movw	r1, #0xaa24
700b4fe0: f2c7 0108    	movt	r1, #0x7008
700b4fe4: 6808         	ldr	r0, [r1]
700b4fe6: 2200         	movs	r2, #0x0
700b4fe8: f2cc 12ee    	movt	r2, #0xc1ee
700b4fec: 4310         	orrs	r0, r2
700b4fee: 6008         	str	r0, [r1]
700b4ff0: 4770         	bx	lr
		...
700b4ffe: 0000         	movs	r0, r0

700b5000 <_tx_time_get>:
700b5000: b580         	push	{r7, lr}
700b5002: b082         	sub	sp, #0x8
700b5004: f7ee eb1e    	blx	0x700a3644 <_tx_thread_interrupt_disable> @ imm = #-0x119c4
700b5008: 9001         	str	r0, [sp, #0x4]
700b500a: f64a 2080    	movw	r0, #0xaa80
700b500e: f2c7 0008    	movt	r0, #0x7008
700b5012: 6800         	ldr	r0, [r0]
700b5014: 9000         	str	r0, [sp]
700b5016: 9801         	ldr	r0, [sp, #0x4]
700b5018: f7ed eaf6    	blx	0x700a2608 <_tx_thread_interrupt_restore> @ imm = #-0x12a14
700b501c: 9800         	ldr	r0, [sp]
700b501e: b002         	add	sp, #0x8
700b5020: bd80         	pop	{r7, pc}
		...
700b502e: 0000         	movs	r0, r0

700b5030 <tm_queue_receive>:
; {
700b5030: b580         	push	{r7, lr}
;    status = tx_queue_receive(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b5032: f24a 5288    	movw	r2, #0xa588
700b5036: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b503a: f2c7 0208    	movt	r2, #0x7008
700b503e: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b5042: f04f 32ff    	mov.w	r2, #0xffffffff
700b5046: f7ed f92b    	bl	0x700a22a0 <_tx_queue_receive> @ imm = #-0x12daa
;    if (status == TX_SUCCESS)
700b504a: 2800         	cmp	r0, #0x0
700b504c: bf18         	it	ne
700b504e: 2001         	movne	r0, #0x1
; }
700b5050: bd80         	pop	{r7, pc}
		...
700b505e: 0000         	movs	r0, r0

700b5060 <tm_queue_send_from_isr>:
; {
700b5060: b580         	push	{r7, lr}
;    status = tx_queue_send(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b5062: f24a 5288    	movw	r2, #0xa588
700b5066: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b506a: f2c7 0208    	movt	r2, #0x7008
700b506e: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b5072: f04f 32ff    	mov.w	r2, #0xffffffff
700b5076: f7f0 fd9b    	bl	0x700a5bb0 <_tx_queue_send> @ imm = #-0xf4ca
;    if (status == TX_SUCCESS)
700b507a: 2800         	cmp	r0, #0x0
700b507c: bf18         	it	ne
700b507e: 2001         	movne	r0, #0x1
; }
700b5080: bd80         	pop	{r7, pc}
		...
700b508e: 0000         	movs	r0, r0

700b5090 <ClockP_usecToTicks>:
700b5090: b580         	push	{r7, lr}
700b5092: b082         	sub	sp, #0x8
700b5094: 9101         	str	r1, [sp, #0x4]
700b5096: 9000         	str	r0, [sp]
700b5098: 9800         	ldr	r0, [sp]
700b509a: 9901         	ldr	r1, [sp, #0x4]
700b509c: f64a 1270    	movw	r2, #0xa970
700b50a0: f2c7 0208    	movt	r2, #0x7008
700b50a4: 6892         	ldr	r2, [r2, #0x8]
700b50a6: 2300         	movs	r3, #0x0
700b50a8: f7ff ef04    	blx	0x700b4eb4 <__aeabi_uldivmod> @ imm = #-0x1f8
700b50ac: b002         	add	sp, #0x8
700b50ae: bd80         	pop	{r7, pc}

700b50b0 <HW_RD_FIELD32_RAW>:
700b50b0: b084         	sub	sp, #0x10
700b50b2: 9003         	str	r0, [sp, #0xc]
700b50b4: 9102         	str	r1, [sp, #0x8]
700b50b6: 9201         	str	r2, [sp, #0x4]
700b50b8: 9803         	ldr	r0, [sp, #0xc]
700b50ba: 6800         	ldr	r0, [r0]
700b50bc: 9000         	str	r0, [sp]
700b50be: 9800         	ldr	r0, [sp]
700b50c0: 9902         	ldr	r1, [sp, #0x8]
700b50c2: 4008         	ands	r0, r1
700b50c4: 9901         	ldr	r1, [sp, #0x4]
700b50c6: 40c8         	lsrs	r0, r1
700b50c8: 9000         	str	r0, [sp]
700b50ca: 9800         	ldr	r0, [sp]
700b50cc: b004         	add	sp, #0x10
700b50ce: 4770         	bx	lr

700b50d0 <Sciclient_getRxThreadId>:
700b50d0: b082         	sub	sp, #0x8
700b50d2: 9001         	str	r0, [sp, #0x4]
700b50d4: 9801         	ldr	r0, [sp, #0x4]
700b50d6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b50da: f247 1040    	movw	r0, #0x7140
700b50de: f2c7 000b    	movt	r0, #0x700b
700b50e2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b50e6: 68c0         	ldr	r0, [r0, #0xc]
700b50e8: 9000         	str	r0, [sp]
700b50ea: 9800         	ldr	r0, [sp]
700b50ec: b002         	add	sp, #0x8
700b50ee: 4770         	bx	lr

700b50f0 <Sciclient_getTxThreadId>:
700b50f0: b082         	sub	sp, #0x8
700b50f2: 9001         	str	r0, [sp, #0x4]
700b50f4: 9801         	ldr	r0, [sp, #0x4]
700b50f6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b50fa: f247 1040    	movw	r0, #0x7140
700b50fe: f2c7 000b    	movt	r0, #0x700b
700b5102: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b5106: 6880         	ldr	r0, [r0, #0x8]
700b5108: 9000         	str	r0, [sp]
700b510a: 9800         	ldr	r0, [sp]
700b510c: b002         	add	sp, #0x8
700b510e: 4770         	bx	lr

700b5110 <tm_thread_entry>:
;    void* param = tm_thread_entry_params[thread_input];
700b5110: f64a 11f8    	movw	r1, #0xa9f8
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b5114: f64a 12d0    	movw	r2, #0xa9d0
;    void* param = tm_thread_entry_params[thread_input];
700b5118: f2c7 0108    	movt	r1, #0x7008
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b511c: f2c7 0208    	movt	r2, #0x7008
;    void* param = tm_thread_entry_params[thread_input];
700b5120: f851 1020    	ldr.w	r1, [r1, r0, lsl #2]
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b5124: f852 3020    	ldr.w	r3, [r2, r0, lsl #2]
;    entry_function(param, NULL, NULL);
700b5128: 2200         	movs	r2, #0x0
700b512a: 4608         	mov	r0, r1
700b512c: 2100         	movs	r1, #0x0
700b512e: 4718         	bx	r3

700b5130 <wcslen>:
700b5130: e3a01000     	mov	r1, #0
700b5134: e7902001     	ldr	r2, [r0, r1]
700b5138: e2811004     	add	r1, r1, #4
700b513c: e3520000     	cmp	r2, #0
700b5140: 1afffffb     	bne	0x700b5134 <wcslen+0x4> @ imm = #-0x14
700b5144: e2410004     	sub	r0, r1, #4
700b5148: e1a00140     	asr	r0, r0, #2
700b514c: e12fff1e     	bx	lr

700b5150 <DebugP_memLogWriterInit>:
700b5150: b580         	push	{r7, lr}
700b5152: b082         	sub	sp, #0x8
700b5154: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b5158: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b515c: f7ff f950    	bl	0x700b4400 <SOC_getCoreName> @ imm = #-0xd60
700b5160: f248 7180    	movw	r1, #0x8780
700b5164: f2c7 010b    	movt	r1, #0x700b
700b5168: 6008         	str	r0, [r1]
700b516a: b002         	add	sp, #0x8
700b516c: bd80         	pop	{r7, pc}
700b516e: 0000         	movs	r0, r0

700b5170 <Sciclient_rmPsGetIrqNode>:
700b5170: b081         	sub	sp, #0x4
700b5172: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b5176: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b517a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b517e: f64a 10a8    	movw	r0, #0xa9a8
700b5182: f2c7 0008    	movt	r0, #0x7008
700b5186: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b518a: b001         	add	sp, #0x4
700b518c: 4770         	bx	lr
700b518e: 0000         	movs	r0, r0

700b5190 <Sciclient_rmPsInit>:
700b5190: b580         	push	{r7, lr}
700b5192: b082         	sub	sp, #0x8
700b5194: f64a 10a8    	movw	r0, #0xa9a8
700b5198: f2c7 0008    	movt	r0, #0x7008
700b519c: 9001         	str	r0, [sp, #0x4]
700b519e: 2124         	movs	r1, #0x24
700b51a0: f7eb eea8    	blx	0x700a0ef4 <__aeabi_memclr8> @ imm = #-0x142b0
700b51a4: 9901         	ldr	r1, [sp, #0x4]
700b51a6: 2000         	movs	r0, #0x0
700b51a8: 8488         	strh	r0, [r1, #0x24]
700b51aa: b002         	add	sp, #0x8
700b51ac: bd80         	pop	{r7, pc}
700b51ae: 0000         	movs	r0, r0

700b51b0 <UART_breakCtl>:
700b51b0: b580         	push	{r7, lr}
700b51b2: b082         	sub	sp, #0x8
700b51b4: 9001         	str	r0, [sp, #0x4]
700b51b6: 9100         	str	r1, [sp]
700b51b8: 9801         	ldr	r0, [sp, #0x4]
700b51ba: 300c         	adds	r0, #0xc
700b51bc: 9900         	ldr	r1, [sp]
700b51be: ea4f 1391    	lsr.w	r3, r1, #0x6
700b51c2: 2140         	movs	r1, #0x40
700b51c4: 2206         	movs	r2, #0x6
700b51c6: f7ff fa5b    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #-0xb4a
700b51ca: b002         	add	sp, #0x8
700b51cc: bd80         	pop	{r7, pc}
700b51ce: 0000         	movs	r0, r0

700b51d0 <UART_lld_Transaction_deInit>:
700b51d0: b081         	sub	sp, #0x4
700b51d2: 9000         	str	r0, [sp]
700b51d4: 9900         	ldr	r1, [sp]
700b51d6: 2000         	movs	r0, #0x0
700b51d8: 6008         	str	r0, [r1]
700b51da: 9900         	ldr	r1, [sp]
700b51dc: 6048         	str	r0, [r1, #0x4]
700b51de: 9900         	ldr	r1, [sp]
700b51e0: 6088         	str	r0, [r1, #0x8]
700b51e2: 9900         	ldr	r1, [sp]
700b51e4: 60c8         	str	r0, [r1, #0xc]
700b51e6: 9900         	ldr	r1, [sp]
700b51e8: 6108         	str	r0, [r1, #0x10]
700b51ea: b001         	add	sp, #0x4
700b51ec: 4770         	bx	lr
700b51ee: 0000         	movs	r0, r0

700b51f0 <UART_writeInterrupt>:
700b51f0: b580         	push	{r7, lr}
700b51f2: b084         	sub	sp, #0x10
700b51f4: 9003         	str	r0, [sp, #0xc]
700b51f6: 2000         	movs	r0, #0x0
700b51f8: 9002         	str	r0, [sp, #0x8]
700b51fa: 9803         	ldr	r0, [sp, #0xc]
700b51fc: 6800         	ldr	r0, [r0]
700b51fe: 9001         	str	r0, [sp, #0x4]
700b5200: 9801         	ldr	r0, [sp, #0x4]
700b5202: 2102         	movs	r1, #0x2
700b5204: f7f7 fd0c    	bl	0x700acc20 <UART_intrEnable> @ imm = #-0x85e8
700b5208: 9802         	ldr	r0, [sp, #0x8]
700b520a: b004         	add	sp, #0x10
700b520c: bd80         	pop	{r7, pc}
700b520e: 0000         	movs	r0, r0

700b5210 <UdmaChPdmaPrms_init>:
700b5210: b081         	sub	sp, #0x4
700b5212: 9000         	str	r0, [sp]
700b5214: 9800         	ldr	r0, [sp]
700b5216: b140         	cbz	r0, 0x700b522a <UdmaChPdmaPrms_init+0x1a> @ imm = #0x10
700b5218: e7ff         	b	0x700b521a <UdmaChPdmaPrms_init+0xa> @ imm = #-0x2
700b521a: 9900         	ldr	r1, [sp]
700b521c: 2000         	movs	r0, #0x0
700b521e: 6008         	str	r0, [r1]
700b5220: 9900         	ldr	r1, [sp]
700b5222: 6048         	str	r0, [r1, #0x4]
700b5224: 9900         	ldr	r1, [sp]
700b5226: 6088         	str	r0, [r1, #0x8]
700b5228: e7ff         	b	0x700b522a <UdmaChPdmaPrms_init+0x1a> @ imm = #-0x2
700b522a: b001         	add	sp, #0x4
700b522c: 4770         	bx	lr
700b522e: 0000         	movs	r0, r0

700b5230 <CSL_secProxyGetDataAddr>:
700b5230: b084         	sub	sp, #0x10
700b5232: 9003         	str	r0, [sp, #0xc]
700b5234: 9102         	str	r1, [sp, #0x8]
700b5236: 9201         	str	r2, [sp, #0x4]
700b5238: 9803         	ldr	r0, [sp, #0xc]
700b523a: 6900         	ldr	r0, [r0, #0x10]
700b523c: 9902         	ldr	r1, [sp, #0x8]
700b523e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b5242: 3004         	adds	r0, #0x4
700b5244: 9000         	str	r0, [sp]
700b5246: 9800         	ldr	r0, [sp]
700b5248: b004         	add	sp, #0x10
700b524a: 4770         	bx	lr
700b524c: 0000         	movs	r0, r0
700b524e: 0000         	movs	r0, r0

700b5250 <UART_IsParameter>:
700b5250: b082         	sub	sp, #0x8
700b5252: 9001         	str	r0, [sp, #0x4]
700b5254: 2000         	movs	r0, #0x0
700b5256: 9000         	str	r0, [sp]
700b5258: 9801         	ldr	r0, [sp, #0x4]
700b525a: b920         	cbnz	r0, 0x700b5266 <UART_IsParameter+0x16> @ imm = #0x8
700b525c: e7ff         	b	0x700b525e <UART_IsParameter+0xe> @ imm = #-0x2
700b525e: f06f 0002    	mvn	r0, #0x2
700b5262: 9000         	str	r0, [sp]
700b5264: e7ff         	b	0x700b5266 <UART_IsParameter+0x16> @ imm = #-0x2
700b5266: 9800         	ldr	r0, [sp]
700b5268: b002         	add	sp, #0x8
700b526a: 4770         	bx	lr

700b526c <strlen>:
700b526c: e3a01000     	mov	r1, #0
700b5270: e7d02001     	ldrb	r2, [r0, r1]
700b5274: e2811001     	add	r1, r1, #1
700b5278: e3520000     	cmp	r2, #0
700b527c: 1afffffb     	bne	0x700b5270 <strlen+0x4> @ imm = #-0x14
700b5280: e2410001     	sub	r0, r1, #1
700b5284: e12fff1e     	bx	lr
		...

700b5290 <tm_thread_resume>:
; {
700b5290: b580         	push	{r7, lr}
;    status = tx_thread_resume(&tm_thread_array[thread_id]);
700b5292: f249 7214    	movw	r2, #0x9714
700b5296: 21b4         	movs	r1, #0xb4
700b5298: f2c7 0208    	movt	r2, #0x7008
700b529c: fb00 2001    	mla	r0, r0, r1, r2
700b52a0: f7f1 f8be    	bl	0x700a6420 <_tx_thread_resume> @ imm = #-0xee84
;    if (status == TX_SUCCESS)
700b52a4: 2800         	cmp	r0, #0x0
700b52a6: bf18         	it	ne
700b52a8: 2001         	movne	r0, #0x1
; }
700b52aa: bd80         	pop	{r7, pc}
700b52ac: 0000         	movs	r0, r0
700b52ae: 0000         	movs	r0, r0

700b52b0 <tm_thread_suspend>:
; {
700b52b0: b580         	push	{r7, lr}
;    status = tx_thread_suspend(&tm_thread_array[thread_id]);
700b52b2: f249 7214    	movw	r2, #0x9714
700b52b6: 21b4         	movs	r1, #0xb4
700b52b8: f2c7 0208    	movt	r2, #0x7008
700b52bc: fb00 2001    	mla	r0, r0, r1, r2
700b52c0: f7ec fe26    	bl	0x700a1f10 <_tx_thread_suspend> @ imm = #-0x133b4
;    if (status == TX_SUCCESS)
700b52c4: 2800         	cmp	r0, #0x0
700b52c6: bf18         	it	ne
700b52c8: 2001         	movne	r0, #0x1
; }
700b52ca: bd80         	pop	{r7, pc}

700b52cc <TI_memcpy_small>:
700b52cc: e3a0c000     	mov	r12, #0

700b52d0 <_loop>:
700b52d0: e152000c     	cmp	r2, r12
700b52d4: 012fff1e     	bxeq	lr
700b52d8: e7d1300c     	ldrb	r3, [r1, r12]
700b52dc: e7c0300c     	strb	r3, [r0, r12]
700b52e0: e28cc001     	add	r12, r12, #1
700b52e4: eafffff9     	b	0x700b52d0 <_loop>      @ imm = #-0x1c
		...

700b52f0 <CSL_udmapCppi5SetDescType>:
700b52f0: b082         	sub	sp, #0x8
700b52f2: 9001         	str	r0, [sp, #0x4]
700b52f4: 9100         	str	r1, [sp]
700b52f6: 9901         	ldr	r1, [sp, #0x4]
700b52f8: 6808         	ldr	r0, [r1]
700b52fa: f020 4040    	bic	r0, r0, #0xc0000000
700b52fe: 9a00         	ldr	r2, [sp]
700b5300: ea40 7082    	orr.w	r0, r0, r2, lsl #30
700b5304: 6008         	str	r0, [r1]
700b5306: b002         	add	sp, #0x8
700b5308: 4770         	bx	lr
700b530a: 0000         	movs	r0, r0
700b530c: 0000         	movs	r0, r0
700b530e: 0000         	movs	r0, r0

700b5310 <UART_fifoCharGet>:
700b5310: b580         	push	{r7, lr}
700b5312: b082         	sub	sp, #0x8
700b5314: 9001         	str	r0, [sp, #0x4]
700b5316: 2000         	movs	r0, #0x0
700b5318: 9000         	str	r0, [sp]
700b531a: 9801         	ldr	r0, [sp, #0x4]
700b531c: f000 fa68    	bl	0x700b57f0 <HW_RD_REG32_RAW> @ imm = #0x4d0
700b5320: 9000         	str	r0, [sp]
700b5322: f89d 0000    	ldrb.w	r0, [sp]
700b5326: b002         	add	sp, #0x8
700b5328: bd80         	pop	{r7, pc}
700b532a: 0000         	movs	r0, r0
700b532c: 0000         	movs	r0, r0
700b532e: 0000         	movs	r0, r0

700b5330 <UART_timeGuardConfig>:
700b5330: b580         	push	{r7, lr}
700b5332: b082         	sub	sp, #0x8
700b5334: 9001         	str	r0, [sp, #0x4]
700b5336: 9100         	str	r1, [sp]
700b5338: 9801         	ldr	r0, [sp, #0x4]
700b533a: 3094         	adds	r0, #0x94
700b533c: 9b00         	ldr	r3, [sp]
700b533e: 21ff         	movs	r1, #0xff
700b5340: 2200         	movs	r2, #0x0
700b5342: f7ff f99d    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #-0xcc6
700b5346: b002         	add	sp, #0x8
700b5348: bd80         	pop	{r7, pc}
700b534a: 0000         	movs	r0, r0
700b534c: 0000         	movs	r0, r0
700b534e: 0000         	movs	r0, r0

700b5350 <CSL_udmapCppi5SetPsDataLen>:
700b5350: b082         	sub	sp, #0x8
700b5352: 9001         	str	r0, [sp, #0x4]
700b5354: 9100         	str	r1, [sp]
700b5356: 9901         	ldr	r1, [sp, #0x4]
700b5358: 6808         	ldr	r0, [r1]
700b535a: 9a00         	ldr	r2, [sp]
700b535c: 0892         	lsrs	r2, r2, #0x2
700b535e: f362 509b    	bfi	r0, r2, #22, #6
700b5362: 6008         	str	r0, [r1]
700b5364: b002         	add	sp, #0x8
700b5366: 4770         	bx	lr
		...

700b5370 <CSL_udmapCppi5SetPsFlags>:
700b5370: b082         	sub	sp, #0x8
700b5372: 9001         	str	r0, [sp, #0x4]
700b5374: 9100         	str	r1, [sp]
700b5376: 9901         	ldr	r1, [sp, #0x4]
700b5378: 6848         	ldr	r0, [r1, #0x4]
700b537a: f89d 2000    	ldrb.w	r2, [sp]
700b537e: f362 601b    	bfi	r0, r2, #24, #4
700b5382: 6048         	str	r0, [r1, #0x4]
700b5384: b002         	add	sp, #0x8
700b5386: 4770         	bx	lr
		...

700b5390 <Sciclient_rmIrqSet>:
700b5390: b580         	push	{r7, lr}
700b5392: b084         	sub	sp, #0x10
700b5394: 9003         	str	r0, [sp, #0xc]
700b5396: 9102         	str	r1, [sp, #0x8]
700b5398: 9201         	str	r2, [sp, #0x4]
700b539a: 9803         	ldr	r0, [sp, #0xc]
700b539c: 9902         	ldr	r1, [sp, #0x8]
700b539e: 9a01         	ldr	r2, [sp, #0x4]
700b53a0: f7f2 fbc6    	bl	0x700a7b30 <Sciclient_rmProgramInterruptRoute> @ imm = #-0xd874
700b53a4: b004         	add	sp, #0x10
700b53a6: bd80         	pop	{r7, pc}
		...

700b53b0 <Sciclient_secProxyThreadStatusReg>:
700b53b0: b081         	sub	sp, #0x4
700b53b2: 9000         	str	r0, [sp]
700b53b4: f248 6070    	movw	r0, #0x8670
700b53b8: f2c7 000b    	movt	r0, #0x700b
700b53bc: 6880         	ldr	r0, [r0, #0x8]
700b53be: 9900         	ldr	r1, [sp]
700b53c0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b53c4: b001         	add	sp, #0x4
700b53c6: 4770         	bx	lr
		...

700b53d0 <TimerP_start>:
700b53d0: b082         	sub	sp, #0x8
700b53d2: 9001         	str	r0, [sp, #0x4]
700b53d4: 9801         	ldr	r0, [sp, #0x4]
700b53d6: 3038         	adds	r0, #0x38
700b53d8: 9000         	str	r0, [sp]
700b53da: 9900         	ldr	r1, [sp]
700b53dc: 6808         	ldr	r0, [r1]
700b53de: f040 0001    	orr	r0, r0, #0x1
700b53e2: 6008         	str	r0, [r1]
700b53e4: b002         	add	sp, #0x8
700b53e6: 4770         	bx	lr
		...

700b53f0 <TimerP_stop>:
700b53f0: b082         	sub	sp, #0x8
700b53f2: 9001         	str	r0, [sp, #0x4]
700b53f4: 9801         	ldr	r0, [sp, #0x4]
700b53f6: 3038         	adds	r0, #0x38
700b53f8: 9000         	str	r0, [sp]
700b53fa: 9900         	ldr	r1, [sp]
700b53fc: 6808         	ldr	r0, [r1]
700b53fe: f020 0001    	bic	r0, r0, #0x1
700b5402: 6008         	str	r0, [r1]
700b5404: b002         	add	sp, #0x8
700b5406: 4770         	bx	lr
		...

700b5410 <UART_divisorLatchDisable>:
700b5410: b580         	push	{r7, lr}
700b5412: b082         	sub	sp, #0x8
700b5414: 9001         	str	r0, [sp, #0x4]
700b5416: 9801         	ldr	r0, [sp, #0x4]
700b5418: 300c         	adds	r0, #0xc
700b541a: 2180         	movs	r1, #0x80
700b541c: 2207         	movs	r2, #0x7
700b541e: 2300         	movs	r3, #0x0
700b5420: f7ff f92e    	bl	0x700b4680 <HW_WR_FIELD32_RAW> @ imm = #-0xda4
700b5424: b002         	add	sp, #0x8
700b5426: bd80         	pop	{r7, pc}
		...

700b5430 <UART_modemControlReset>:
700b5430: b580         	push	{r7, lr}
700b5432: b082         	sub	sp, #0x8
700b5434: 9001         	str	r0, [sp, #0x4]
700b5436: 2000         	movs	r0, #0x0
700b5438: 9000         	str	r0, [sp]
700b543a: 9801         	ldr	r0, [sp, #0x4]
700b543c: 3010         	adds	r0, #0x10
700b543e: 9900         	ldr	r1, [sp]
700b5440: f000 f9de    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x3bc
700b5444: b002         	add	sp, #0x8
700b5446: bd80         	pop	{r7, pc}
		...

700b5450 <UART_putChar>:
700b5450: b580         	push	{r7, lr}
700b5452: b082         	sub	sp, #0x8
700b5454: 9001         	str	r0, [sp, #0x4]
700b5456: f88d 1003    	strb.w	r1, [sp, #0x3]
700b545a: 9801         	ldr	r0, [sp, #0x4]
700b545c: f89d 1003    	ldrb.w	r1, [sp, #0x3]
700b5460: f000 f9ce    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x39c
700b5464: b002         	add	sp, #0x8
700b5466: bd80         	pop	{r7, pc}

700b5468 <TI_memset_small>:
700b5468: e3a03000     	mov	r3, #0

700b546c <_loop>:
700b546c: e1520003     	cmp	r2, r3
700b5470: 012fff1e     	bxeq	lr
700b5474: e7c01003     	strb	r1, [r0, r3]
700b5478: e2833001     	add	r3, r3, #1
700b547c: eafffffa     	b	0x700b546c <_loop>      @ imm = #-0x18

700b5480 <CSL_REG64_WR_RAW>:
700b5480: b084         	sub	sp, #0x10
700b5482: 9003         	str	r0, [sp, #0xc]
700b5484: 9301         	str	r3, [sp, #0x4]
700b5486: 9200         	str	r2, [sp]
700b5488: 9800         	ldr	r0, [sp]
700b548a: 9901         	ldr	r1, [sp, #0x4]
700b548c: 9a03         	ldr	r2, [sp, #0xc]
700b548e: e9c2 0100    	strd	r0, r1, [r2]
700b5492: b004         	add	sp, #0x10
700b5494: 4770         	bx	lr
		...
700b549e: 0000         	movs	r0, r0

700b54a0 <CSL_udmapCppi5LinkDesc>:
700b54a0: b084         	sub	sp, #0x10
700b54a2: 9003         	str	r0, [sp, #0xc]
700b54a4: 9301         	str	r3, [sp, #0x4]
700b54a6: 9200         	str	r2, [sp]
700b54a8: 9800         	ldr	r0, [sp]
700b54aa: 9a01         	ldr	r2, [sp, #0x4]
700b54ac: 9903         	ldr	r1, [sp, #0xc]
700b54ae: 614a         	str	r2, [r1, #0x14]
700b54b0: 6108         	str	r0, [r1, #0x10]
700b54b2: b004         	add	sp, #0x10
700b54b4: 4770         	bx	lr
		...
700b54be: 0000         	movs	r0, r0

700b54c0 <CSL_udmapCppi5SetBufferAddr>:
700b54c0: b084         	sub	sp, #0x10
700b54c2: 9003         	str	r0, [sp, #0xc]
700b54c4: 9301         	str	r3, [sp, #0x4]
700b54c6: 9200         	str	r2, [sp]
700b54c8: 9800         	ldr	r0, [sp]
700b54ca: 9a01         	ldr	r2, [sp, #0x4]
700b54cc: 9903         	ldr	r1, [sp, #0xc]
700b54ce: 61ca         	str	r2, [r1, #0x1c]
700b54d0: 6188         	str	r0, [r1, #0x18]
700b54d2: b004         	add	sp, #0x10
700b54d4: 4770         	bx	lr
		...
700b54de: 0000         	movs	r0, r0

700b54e0 <CSL_udmapCppi5SetBufferLen>:
700b54e0: b082         	sub	sp, #0x8
700b54e2: 9001         	str	r0, [sp, #0x4]
700b54e4: 9100         	str	r1, [sp]
700b54e6: 9901         	ldr	r1, [sp, #0x4]
700b54e8: 6a08         	ldr	r0, [r1, #0x20]
700b54ea: 9a00         	ldr	r2, [sp]
700b54ec: f362 0015    	bfi	r0, r2, #0, #22
700b54f0: 6208         	str	r0, [r1, #0x20]
700b54f2: b002         	add	sp, #0x8
700b54f4: 4770         	bx	lr
		...
700b54fe: 0000         	movs	r0, r0

700b5500 <CSL_udmapCppi5SetOrgBufferAddr>:
700b5500: b084         	sub	sp, #0x10
700b5502: 9003         	str	r0, [sp, #0xc]
700b5504: 9301         	str	r3, [sp, #0x4]
700b5506: 9200         	str	r2, [sp]
700b5508: 9800         	ldr	r0, [sp]
700b550a: 9a01         	ldr	r2, [sp, #0x4]
700b550c: 9903         	ldr	r1, [sp, #0xc]
700b550e: 62ca         	str	r2, [r1, #0x2c]
700b5510: 6288         	str	r0, [r1, #0x28]
700b5512: b004         	add	sp, #0x10
700b5514: 4770         	bx	lr
		...
700b551e: 0000         	movs	r0, r0

700b5520 <CSL_udmapCppi5SetPsDataLoc>:
700b5520: b082         	sub	sp, #0x8
700b5522: 9001         	str	r0, [sp, #0x4]
700b5524: 9100         	str	r1, [sp]
700b5526: 9901         	ldr	r1, [sp, #0x4]
700b5528: 6808         	ldr	r0, [r1]
700b552a: 9a00         	ldr	r2, [sp]
700b552c: f362 701c    	bfi	r0, r2, #28, #1
700b5530: 6008         	str	r0, [r1]
700b5532: b002         	add	sp, #0x8
700b5534: 4770         	bx	lr
		...
700b553e: 0000         	movs	r0, r0

700b5540 <Sciclient_rmIrqRelease>:
700b5540: b580         	push	{r7, lr}
700b5542: b084         	sub	sp, #0x10
700b5544: 9003         	str	r0, [sp, #0xc]
700b5546: 9102         	str	r1, [sp, #0x8]
700b5548: 9803         	ldr	r0, [sp, #0xc]
700b554a: 9a02         	ldr	r2, [sp, #0x8]
700b554c: 4669         	mov	r1, sp
700b554e: f7f2 f887    	bl	0x700a7660 <Sciclient_rmClearInterruptRoute> @ imm = #-0xdef2
700b5552: b004         	add	sp, #0x10
700b5554: bd80         	pop	{r7, pc}
		...
700b555e: 0000         	movs	r0, r0

700b5560 <Sciclient_secProxyReadThreadCount>:
700b5560: b580         	push	{r7, lr}
700b5562: b082         	sub	sp, #0x8
700b5564: 9001         	str	r0, [sp, #0x4]
700b5566: 9801         	ldr	r0, [sp, #0x4]
700b5568: f7ff ff22    	bl	0x700b53b0 <Sciclient_secProxyThreadStatusReg> @ imm = #-0x1bc
700b556c: f000 f980    	bl	0x700b5870 <CSL_REG32_RD_RAW> @ imm = #0x300
700b5570: b2c0         	uxtb	r0, r0
700b5572: b002         	add	sp, #0x8
700b5574: bd80         	pop	{r7, pc}
		...
700b557e: 0000         	movs	r0, r0

700b5580 <UART_divideRoundCloset>:
700b5580: b082         	sub	sp, #0x8
700b5582: 9001         	str	r0, [sp, #0x4]
700b5584: 9100         	str	r1, [sp]
700b5586: 9801         	ldr	r0, [sp, #0x4]
700b5588: 9900         	ldr	r1, [sp]
700b558a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700b558e: fbb0 f0f1    	udiv	r0, r0, r1
700b5592: b002         	add	sp, #0x8
700b5594: 4770         	bx	lr
		...
700b559e: 0000         	movs	r0, r0

700b55a0 <UART_regConfModeRestore>:
700b55a0: b580         	push	{r7, lr}
700b55a2: b082         	sub	sp, #0x8
700b55a4: 9001         	str	r0, [sp, #0x4]
700b55a6: 9100         	str	r1, [sp]
700b55a8: 9801         	ldr	r0, [sp, #0x4]
700b55aa: 300c         	adds	r0, #0xc
700b55ac: 9900         	ldr	r1, [sp]
700b55ae: f000 f927    	bl	0x700b5800 <HW_WR_REG32_RAW> @ imm = #0x24e
700b55b2: b002         	add	sp, #0x8
700b55b4: bd80         	pop	{r7, pc}
		...
700b55be: 0000         	movs	r0, r0

700b55c0 <tx_threadx_stack_build_cpsr_get>:
700b55c0: b081         	sub	sp, #0x4
700b55c2: f3ef 8000    	mrs	r0, apsr
700b55c6: 9000         	str	r0, [sp]
700b55c8: 9800         	ldr	r0, [sp]
700b55ca: f040 0020    	orr	r0, r0, #0x20
700b55ce: 9000         	str	r0, [sp]
700b55d0: 9800         	ldr	r0, [sp]
700b55d2: b001         	add	sp, #0x4
700b55d4: 4770         	bx	lr
		...
700b55de: 0000         	movs	r0, r0

700b55e0 <DebugP_uartSetDrvIndex>:
700b55e0: b081         	sub	sp, #0x4
700b55e2: 9000         	str	r0, [sp]
700b55e4: 9800         	ldr	r0, [sp]
700b55e6: f248 7184    	movw	r1, #0x8784
700b55ea: f2c7 010b    	movt	r1, #0x700b
700b55ee: 6008         	str	r0, [r1]
700b55f0: b001         	add	sp, #0x4
700b55f2: 4770         	bx	lr
		...

700b5600 <Sciclient_rmIrIntControlReg>:
700b5600: b081         	sub	sp, #0x4
700b5602: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b5606: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b560a: 2004         	movs	r0, #0x4
700b560c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b5610: b001         	add	sp, #0x4
700b5612: 4770         	bx	lr
		...

700b5620 <Udma_defaultVirtToPhyFxn>:
700b5620: b084         	sub	sp, #0x10
700b5622: 9003         	str	r0, [sp, #0xc]
700b5624: 9102         	str	r1, [sp, #0x8]
700b5626: 9201         	str	r2, [sp, #0x4]
700b5628: 9803         	ldr	r0, [sp, #0xc]
700b562a: 9000         	str	r0, [sp]
700b562c: 9800         	ldr	r0, [sp]
700b562e: 2100         	movs	r1, #0x0
700b5630: b004         	add	sp, #0x10
700b5632: 4770         	bx	lr
		...

700b5640 <Udma_rmAllocFreeRing>:
700b5640: b082         	sub	sp, #0x8
700b5642: 9001         	str	r0, [sp, #0x4]
700b5644: f64f 70ff    	movw	r0, #0xffff
700b5648: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b564c: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b5650: b002         	add	sp, #0x8
700b5652: 4770         	bx	lr
		...

700b5660 <CSL_udmapCppi5SetSrcTag>:
700b5660: b082         	sub	sp, #0x8
700b5662: 9001         	str	r0, [sp, #0x4]
700b5664: 9100         	str	r1, [sp]
700b5666: 9901         	ldr	r1, [sp, #0x4]
700b5668: f8bd 0000    	ldrh.w	r0, [sp]
700b566c: 81c8         	strh	r0, [r1, #0xe]
700b566e: b002         	add	sp, #0x8
700b5670: 4770         	bx	lr
		...
700b567e: 0000         	movs	r0, r0

700b5680 <TimerP_getCount>:
700b5680: b082         	sub	sp, #0x8
700b5682: 9001         	str	r0, [sp, #0x4]
700b5684: 9801         	ldr	r0, [sp, #0x4]
700b5686: 303c         	adds	r0, #0x3c
700b5688: 9000         	str	r0, [sp]
700b568a: 9800         	ldr	r0, [sp]
700b568c: 6800         	ldr	r0, [r0]
700b568e: b002         	add	sp, #0x8
700b5690: 4770         	bx	lr
		...
700b569e: 0000         	movs	r0, r0

700b56a0 <TimerP_getReloadCount>:
700b56a0: b082         	sub	sp, #0x8
700b56a2: 9001         	str	r0, [sp, #0x4]
700b56a4: 9801         	ldr	r0, [sp, #0x4]
700b56a6: 3040         	adds	r0, #0x40
700b56a8: 9000         	str	r0, [sp]
700b56aa: 9800         	ldr	r0, [sp]
700b56ac: 6800         	ldr	r0, [r0]
700b56ae: b002         	add	sp, #0x8
700b56b0: 4770         	bx	lr
		...
700b56be: 0000         	movs	r0, r0

700b56c0 <main_message_isr_test>:
; {
700b56c0: b580         	push	{r7, lr}
;    tm_initialize(tm_message_isr_to_task_initialize);
700b56c2: f644 30e1    	movw	r0, #0x4be1
700b56c6: f2c7 000a    	movt	r0, #0x700a
700b56ca: f000 f989    	bl	0x700b59e0 <tm_initialize> @ imm = #0x312
;    return 0;
700b56ce: 2000         	movs	r0, #0x0
700b56d0: bd80         	pop	{r7, pc}
		...
700b56de: 0000         	movs	r0, r0

700b56e0 <putchar_>:
; {
700b56e0: b510         	push	{r4, lr}
700b56e2: 4604         	mov	r4, r0
;     DebugP_memLogWriterPutChar(character);
700b56e4: f7f3 ffc4    	bl	0x700a9670 <DebugP_memLogWriterPutChar> @ imm = #-0xc078
;     DebugP_uartLogWriterPutChar(character);
700b56e8: 4620         	mov	r0, r4
700b56ea: e8bd 4010    	pop.w	{r4, lr}
700b56ee: f7fe b997    	b.w	0x700b3a20 <DebugP_uartLogWriterPutChar> @ imm = #-0x1cd2
		...
700b56fe: 0000         	movs	r0, r0

700b5700 <tm_interrupt_handler>:
;    if (test_interrupt_handler != NULL)
700b5700: f248 7098    	movw	r0, #0x8798
700b5704: f2c7 000b    	movt	r0, #0x700b
700b5708: 6800         	ldr	r0, [r0]
700b570a: 2800         	cmp	r0, #0x0
; }
700b570c: bf08         	it	eq
700b570e: 4770         	bxeq	lr
;       ((void (*)(void)) test_interrupt_handler)();
700b5710: 4700         	bx	r0
		...
700b571e: 0000         	movs	r0, r0

700b5720 <tm_setup_pmu>:
; {
700b5720: b580         	push	{r7, lr}
;    PMU_init(&gPmuConfig);
700b5722: f248 7030    	movw	r0, #0x8730
700b5726: f2c7 000b    	movt	r0, #0x700b
700b572a: f7f2 fac9    	bl	0x700a7cc0 <PMU_init>   @ imm = #-0xda6e
;    return 1;
700b572e: 2001         	movs	r0, #0x1
700b5730: bd80         	pop	{r7, pc}
		...
700b573e: 0000         	movs	r0, r0

700b5740 <CSL_REG32_WR_RAW>:
700b5740: b082         	sub	sp, #0x8
700b5742: 9001         	str	r0, [sp, #0x4]
700b5744: 9100         	str	r1, [sp]
700b5746: 9800         	ldr	r0, [sp]
700b5748: 9901         	ldr	r1, [sp, #0x4]
700b574a: 6008         	str	r0, [r1]
700b574c: b002         	add	sp, #0x8
700b574e: 4770         	bx	lr

700b5750 <CSL_REG32_WR_RAW>:
700b5750: b082         	sub	sp, #0x8
700b5752: 9001         	str	r0, [sp, #0x4]
700b5754: 9100         	str	r1, [sp]
700b5756: 9800         	ldr	r0, [sp]
700b5758: 9901         	ldr	r1, [sp, #0x4]
700b575a: 6008         	str	r0, [r1]
700b575c: b002         	add	sp, #0x8
700b575e: 4770         	bx	lr

700b5760 <CSL_REG32_WR_RAW>:
700b5760: b082         	sub	sp, #0x8
700b5762: 9001         	str	r0, [sp, #0x4]
700b5764: 9100         	str	r1, [sp]
700b5766: 9800         	ldr	r0, [sp]
700b5768: 9901         	ldr	r1, [sp, #0x4]
700b576a: 6008         	str	r0, [r1]
700b576c: b002         	add	sp, #0x8
700b576e: 4770         	bx	lr

700b5770 <CSL_REG32_WR_RAW>:
700b5770: b082         	sub	sp, #0x8
700b5772: 9001         	str	r0, [sp, #0x4]
700b5774: 9100         	str	r1, [sp]
700b5776: 9800         	ldr	r0, [sp]
700b5778: 9901         	ldr	r1, [sp, #0x4]
700b577a: 6008         	str	r0, [r1]
700b577c: b002         	add	sp, #0x8
700b577e: 4770         	bx	lr

700b5780 <CSL_REG32_WR_RAW>:
700b5780: b082         	sub	sp, #0x8
700b5782: 9001         	str	r0, [sp, #0x4]
700b5784: 9100         	str	r1, [sp]
700b5786: 9800         	ldr	r0, [sp]
700b5788: 9901         	ldr	r1, [sp, #0x4]
700b578a: 6008         	str	r0, [r1]
700b578c: b002         	add	sp, #0x8
700b578e: 4770         	bx	lr

700b5790 <CSL_REG32_WR_RAW>:
700b5790: b082         	sub	sp, #0x8
700b5792: 9001         	str	r0, [sp, #0x4]
700b5794: 9100         	str	r1, [sp]
700b5796: 9800         	ldr	r0, [sp]
700b5798: 9901         	ldr	r1, [sp, #0x4]
700b579a: 6008         	str	r0, [r1]
700b579c: b002         	add	sp, #0x8
700b579e: 4770         	bx	lr

700b57a0 <CSL_udmapCppi5SetDstTag>:
700b57a0: b082         	sub	sp, #0x8
700b57a2: 9001         	str	r0, [sp, #0x4]
700b57a4: 9100         	str	r1, [sp]
700b57a6: 9901         	ldr	r1, [sp, #0x4]
700b57a8: 9800         	ldr	r0, [sp]
700b57aa: 8188         	strh	r0, [r1, #0xc]
700b57ac: b002         	add	sp, #0x8
700b57ae: 4770         	bx	lr

700b57b0 <CSL_udmapCppi5SetOrgBufferLen>:
700b57b0: b082         	sub	sp, #0x8
700b57b2: 9001         	str	r0, [sp, #0x4]
700b57b4: 9100         	str	r1, [sp]
700b57b6: 9800         	ldr	r0, [sp]
700b57b8: 9901         	ldr	r1, [sp, #0x4]
700b57ba: 6248         	str	r0, [r1, #0x24]
700b57bc: b002         	add	sp, #0x8
700b57be: 4770         	bx	lr

700b57c0 <ClockP_getTimerCount>:
700b57c0: b580         	push	{r7, lr}
700b57c2: b082         	sub	sp, #0x8
700b57c4: 9001         	str	r0, [sp, #0x4]
700b57c6: 9801         	ldr	r0, [sp, #0x4]
700b57c8: f7ff ff5a    	bl	0x700b5680 <TimerP_getCount> @ imm = #-0x14c
700b57cc: b002         	add	sp, #0x8
700b57ce: bd80         	pop	{r7, pc}

700b57d0 <ClockP_sleepTicks>:
700b57d0: b580         	push	{r7, lr}
700b57d2: b082         	sub	sp, #0x8
700b57d4: 9001         	str	r0, [sp, #0x4]
700b57d6: 9801         	ldr	r0, [sp, #0x4]
700b57d8: f7fa f812    	bl	0x700af800 <_tx_thread_sleep> @ imm = #-0x5fdc
700b57dc: b002         	add	sp, #0x8
700b57de: bd80         	pop	{r7, pc}

700b57e0 <ClockP_timerClearOverflowInt>:
700b57e0: b580         	push	{r7, lr}
700b57e2: b082         	sub	sp, #0x8
700b57e4: 9001         	str	r0, [sp, #0x4]
700b57e6: 9801         	ldr	r0, [sp, #0x4]
700b57e8: f7ff f92a    	bl	0x700b4a40 <TimerP_clearOverflowInt> @ imm = #-0xdac
700b57ec: b002         	add	sp, #0x8
700b57ee: bd80         	pop	{r7, pc}

700b57f0 <HW_RD_REG32_RAW>:
700b57f0: b082         	sub	sp, #0x8
700b57f2: 9001         	str	r0, [sp, #0x4]
700b57f4: 9801         	ldr	r0, [sp, #0x4]
700b57f6: 6800         	ldr	r0, [r0]
700b57f8: 9000         	str	r0, [sp]
700b57fa: 9800         	ldr	r0, [sp]
700b57fc: b002         	add	sp, #0x8
700b57fe: 4770         	bx	lr

700b5800 <HW_WR_REG32_RAW>:
700b5800: b082         	sub	sp, #0x8
700b5802: 9001         	str	r0, [sp, #0x4]
700b5804: 9100         	str	r1, [sp]
700b5806: 9800         	ldr	r0, [sp]
700b5808: 9901         	ldr	r1, [sp, #0x4]
700b580a: 6008         	str	r0, [r1]
700b580c: b002         	add	sp, #0x8
700b580e: 4770         	bx	lr

700b5810 <__aeabi_memset8>:
700b5810: e1a03001     	mov	r3, r1
700b5814: e1a01002     	mov	r1, r2
700b5818: e1a02003     	mov	r2, r3
700b581c: eaffff11     	b	0x700b5468 <TI_memset_small> @ imm = #-0x3bc

700b5820 <_out_null>:
700b5820: b084         	sub	sp, #0x10
700b5822: f88d 000f    	strb.w	r0, [sp, #0xf]
700b5826: 9102         	str	r1, [sp, #0x8]
700b5828: 9201         	str	r2, [sp, #0x4]
700b582a: 9300         	str	r3, [sp]
700b582c: b004         	add	sp, #0x10
700b582e: 4770         	bx	lr

700b5830 <CSL_REG64_RD_RAW>:
700b5830: b081         	sub	sp, #0x4
700b5832: 9000         	str	r0, [sp]
700b5834: 9800         	ldr	r0, [sp]
700b5836: e9d0 0100    	ldrd	r0, r1, [r0]
700b583a: b001         	add	sp, #0x4
700b583c: 4770         	bx	lr
700b583e: 0000         	movs	r0, r0

700b5840 <CSL_REG32_RD_RAW>:
700b5840: b081         	sub	sp, #0x4
700b5842: 9000         	str	r0, [sp]
700b5844: 9800         	ldr	r0, [sp]
700b5846: 6800         	ldr	r0, [r0]
700b5848: b001         	add	sp, #0x4
700b584a: 4770         	bx	lr
700b584c: 0000         	movs	r0, r0
700b584e: 0000         	movs	r0, r0

700b5850 <CSL_REG32_RD_RAW>:
700b5850: b081         	sub	sp, #0x4
700b5852: 9000         	str	r0, [sp]
700b5854: 9800         	ldr	r0, [sp]
700b5856: 6800         	ldr	r0, [r0]
700b5858: b001         	add	sp, #0x4
700b585a: 4770         	bx	lr
700b585c: 0000         	movs	r0, r0
700b585e: 0000         	movs	r0, r0

700b5860 <CSL_REG32_RD_RAW>:
700b5860: b081         	sub	sp, #0x4
700b5862: 9000         	str	r0, [sp]
700b5864: 9800         	ldr	r0, [sp]
700b5866: 6800         	ldr	r0, [r0]
700b5868: b001         	add	sp, #0x4
700b586a: 4770         	bx	lr
700b586c: 0000         	movs	r0, r0
700b586e: 0000         	movs	r0, r0

700b5870 <CSL_REG32_RD_RAW>:
700b5870: b081         	sub	sp, #0x4
700b5872: 9000         	str	r0, [sp]
700b5874: 9800         	ldr	r0, [sp]
700b5876: 6800         	ldr	r0, [r0]
700b5878: b001         	add	sp, #0x4
700b587a: 4770         	bx	lr
700b587c: 0000         	movs	r0, r0
700b587e: 0000         	movs	r0, r0

700b5880 <CSL_REG32_RD_RAW>:
700b5880: b081         	sub	sp, #0x4
700b5882: 9000         	str	r0, [sp]
700b5884: 9800         	ldr	r0, [sp]
700b5886: 6800         	ldr	r0, [r0]
700b5888: b001         	add	sp, #0x4
700b588a: 4770         	bx	lr
700b588c: 0000         	movs	r0, r0
700b588e: 0000         	movs	r0, r0

700b5890 <CSL_REG32_RD_RAW>:
700b5890: b081         	sub	sp, #0x4
700b5892: 9000         	str	r0, [sp]
700b5894: 9800         	ldr	r0, [sp]
700b5896: 6800         	ldr	r0, [r0]
700b5898: b001         	add	sp, #0x4
700b589a: 4770         	bx	lr
700b589c: 0000         	movs	r0, r0
700b589e: 0000         	movs	r0, r0

700b58a0 <PMU_resetCounters>:
700b58a0: b580         	push	{r7, lr}
700b58a2: f7f3 ed80    	blx	0x700a93a4 <CSL_armR5PmuResetCycleCnt> @ imm = #-0xc500
700b58a6: f7f3 ed86    	blx	0x700a93b4 <CSL_armR5PmuResetCntrs> @ imm = #-0xc4f4
700b58aa: bd80         	pop	{r7, pc}
700b58ac: 0000         	movs	r0, r0
700b58ae: 0000         	movs	r0, r0

700b58b0 <Sciclient_getSelfDevIdCore>:
700b58b0: f248 60f8    	movw	r0, #0x86f8
700b58b4: f2c7 000b    	movt	r0, #0x700b
700b58b8: 6880         	ldr	r0, [r0, #0x8]
700b58ba: 4770         	bx	lr
700b58bc: 0000         	movs	r0, r0
700b58be: 0000         	movs	r0, r0

700b58c0 <Sciclient_rmPsGetPsp>:
700b58c0: f64a 10a8    	movw	r0, #0xa9a8
700b58c4: f2c7 0008    	movt	r0, #0x7008
700b58c8: 8c80         	ldrh	r0, [r0, #0x24]
700b58ca: 4770         	bx	lr
700b58cc: 0000         	movs	r0, r0
700b58ce: 0000         	movs	r0, r0

700b58d0 <Udma_rmFreeFreeRing>:
700b58d0: b082         	sub	sp, #0x8
700b58d2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b58d6: 9100         	str	r1, [sp]
700b58d8: b002         	add	sp, #0x8
700b58da: 4770         	bx	lr
700b58dc: 0000         	movs	r0, r0
700b58de: 0000         	movs	r0, r0

700b58e0 <_tx_initialize_high_level>:
700b58e0: b580         	push	{r7, lr}
700b58e2: f7ff fb75    	bl	0x700b4fd0 <_tx_thread_initialize> @ imm = #-0x916
700b58e6: f7fe fcab    	bl	0x700b4240 <_tx_timer_initialize> @ imm = #-0x16aa
700b58ea: bd80         	pop	{r7, pc}
700b58ec: 0000         	movs	r0, r0
700b58ee: 0000         	movs	r0, r0

700b58f0 <Hwip_dataAndInstructionBarrier>:
700b58f0: f3bf 8f6f    	isb	sy
700b58f4: f3bf 8f4f    	dsb	sy
700b58f8: 4770         	bx	lr
700b58fa: 0000         	movs	r0, r0
700b58fc: 0000         	movs	r0, r0
700b58fe: 0000         	movs	r0, r0

700b5900 <.Lfastpath_exit>:
700b5900: e0420003     	sub	r0, r2, r3
700b5904: e12fff1e     	bx	lr
700b5908: e320f000     	nop
700b590c: 00000000     	andeq	r0, r0, r0

700b5910 <ClockP_getTicks>:
700b5910: b580         	push	{r7, lr}
700b5912: f7ff fb75    	bl	0x700b5000 <_tx_time_get> @ imm = #-0x916
700b5916: bd80         	pop	{r7, pc}
		...

700b5920 <TaskP_yield>:
700b5920: b580         	push	{r7, lr}
700b5922: f7fe ff55    	bl	0x700b47d0 <_txe_thread_relinquish> @ imm = #-0x1156
700b5926: bd80         	pop	{r7, pc}
		...

700b5930 <UART_lld_errorCallback>:
700b5930: b081         	sub	sp, #0x4
700b5932: 9000         	str	r0, [sp]
700b5934: b001         	add	sp, #0x4
700b5936: 4770         	bx	lr
		...

700b5940 <Udma_ringAssertFnPointers>:
700b5940: b081         	sub	sp, #0x4
700b5942: 9000         	str	r0, [sp]
700b5944: b001         	add	sp, #0x4
700b5946: 4770         	bx	lr
		...

700b5950 <tm_interrupt_raise>:
;    HwiP_post(SOFTWARE_INTERRUPT_ID);
700b5950: 200a         	movs	r0, #0xa
700b5952: f000 b8dd    	b.w	0x700b5b10 <HwiP_post>  @ imm = #0x1ba
		...
700b595e: 0000         	movs	r0, r0

700b5960 <Board_driversOpen>:
;     return status;
700b5960: 2000         	movs	r0, #0x0
700b5962: 4770         	bx	lr
		...

700b5970 <Sciclient_rmPsGetMaxPsp>:
700b5970: 2003         	movs	r0, #0x3
700b5972: 4770         	bx	lr
		...

700b5980 <main>:
;    return rtos_main_threadx();
700b5980: f7fb bd46    	b.w	0x700b1410 <rtos_main_threadx> @ imm = #-0x4574
		...

700b5990 <threadx_main>:
;     main_message_isr_test(); /* Startet den Benchmark-Test */
700b5990: f7ff be96    	b.w	0x700b56c0 <main_message_isr_test> @ imm = #-0x2d4
		...

700b59a0 <tm_pmu_profile_end>:
;    PMU_profileEnd(name);
700b59a0: f7f6 bd86    	b.w	0x700ac4b0 <PMU_profileEnd> @ imm = #-0x94f4
		...

700b59b0 <tm_pmu_profile_print>:
;    PMU_profilePrintEntry(name);
700b59b0: f7f8 bc0e    	b.w	0x700ae1d0 <PMU_profilePrintEntry> @ imm = #-0x77e4
		...

700b59c0 <tm_pmu_profile_start>:
;    PMU_profileStart(name);
700b59c0: f7fa b80e    	b.w	0x700af9e0 <PMU_profileStart> @ imm = #-0x5fe4
		...

700b59d0 <Board_init>:
; }
700b59d0: 4770         	bx	lr
		...
700b59de: 0000         	movs	r0, r0

700b59e0 <tm_initialize>:
;    test_initialization_function();
700b59e0: 4700         	bx	r0
		...
700b59fe: 0000         	movs	r0, r0
