--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.586 ns
From           : D[13]
To             : SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q
From Clock     : --
To Clock       : EN
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 19.237 ns
From           : SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q
To             : output3[6]
From Clock     : SC[1]
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 18.016 ns
From           : SC[1]
To             : output6[6]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 6.071 ns
From           : D[9]
To             : SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q
From Clock     : --
To Clock       : SC[1]
Failed Paths   : 0

Type           : Clock Setup: 'EN'
Slack          : N/A
Required Time  : None
Actual Time    : 240.62 MHz ( period = 4.156 ns )
From           : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q
To             : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q
From Clock     : EN
To Clock       : EN
Failed Paths   : 0

Type           : Clock Setup: 'SC[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 240.62 MHz ( period = 4.156 ns )
From           : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q
To             : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q
From Clock     : SC[1]
To Clock       : SC[1]
Failed Paths   : 0

Type           : Clock Setup: 'SC[3]'
Slack          : N/A
Required Time  : None
Actual Time    : 240.62 MHz ( period = 4.156 ns )
From           : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q
To             : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q
From Clock     : SC[3]
To Clock       : SC[3]
Failed Paths   : 0

Type           : Clock Setup: 'SC[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 240.62 MHz ( period = 4.156 ns )
From           : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q
To             : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q
From Clock     : SC[2]
To Clock       : SC[2]
Failed Paths   : 0

Type           : Clock Setup: 'SC[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 240.62 MHz ( period = 4.156 ns )
From           : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q
To             : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q
From Clock     : SC[0]
To Clock       : SC[0]
Failed Paths   : 0

Type           : Clock Setup: 'WE'
Slack          : N/A
Required Time  : None
Actual Time    : 240.62 MHz ( period = 4.156 ns )
From           : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q
To             : SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q
From Clock     : WE
To Clock       : WE
Failed Paths   : 0

Type           : Clock Hold: 'WE'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q
To             : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q
From Clock     : WE
To Clock       : WE
Failed Paths   : 256

Type           : Clock Hold: 'SC[0]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q
To             : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q
From Clock     : SC[0]
To Clock       : SC[0]
Failed Paths   : 256

Type           : Clock Hold: 'SC[2]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q
To             : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q
From Clock     : SC[2]
To Clock       : SC[2]
Failed Paths   : 256

Type           : Clock Hold: 'SC[3]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q
To             : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q
From Clock     : SC[3]
To Clock       : SC[3]
Failed Paths   : 256

Type           : Clock Hold: 'SC[1]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q
To             : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q
From Clock     : SC[1]
To Clock       : SC[1]
Failed Paths   : 256

Type           : Clock Hold: 'EN'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q
To             : SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q
From Clock     : EN
To Clock       : EN
Failed Paths   : 256

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1536

--------------------------------------------------------------------------------------

