// Seed: 3272850013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    output tri1 id_7,
    output wor id_8,
    output tri id_9,
    input uwire id_10,
    input supply0 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri1 id_17,
    input wor id_18,
    input uwire id_19
    , id_39,
    input supply1 id_20,
    output tri id_21,
    output wor id_22,
    input tri0 id_23,
    output supply1 id_24,
    output wor id_25,
    input wor id_26,
    output supply1 id_27,
    input wire id_28,
    output tri1 id_29,
    input uwire id_30,
    output supply1 id_31,
    input wor id_32,
    input tri id_33,
    input tri0 id_34,
    input uwire id_35,
    input wor id_36,
    input wand id_37
);
  wire id_40;
  wire id_41;
  xor (
      id_22,
      id_36,
      id_41,
      id_5,
      id_33,
      id_14,
      id_30,
      id_18,
      id_32,
      id_40,
      id_6,
      id_2,
      id_10,
      id_19,
      id_39,
      id_37,
      id_23,
      id_42,
      id_20,
      id_34,
      id_16,
      id_4,
      id_35,
      id_26,
      id_11,
      id_28
  );
  wire id_42;
  wire id_43;
  module_0(
      id_41, id_41, id_43, id_39, id_43, id_42, id_42, id_40, id_42, id_42, id_42, id_43
  );
  wire id_44;
  assign id_21 = 1;
endmodule
