set company "iclab"
set desinger "Student"

set search_path         " ./ \
			../01_RTL                     \
                        /cell_base_lib/umc018/Synthesis/    \
                        /cell_base_lib/umc018/Sdb/          \
                        /usr/cad/synopsys/synthesis/cur/libraries/syn/ \
                        /usr/cad/synopsys/synthesis/cur/dw\
                        /cell_base_lib/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_hvt/\
                        /cell_base_lib/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/\
                        /cell_base_lib/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_lvt/ "
set target_library " sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db \
                     sc9_cln40g_base_hvt_ss_typical_max_0p81v_125c.db \
                     sc9_cln40g_base_lvt_ss_typical_max_0p81v_125c.db "
set link_library        " * $target_library dw_foundation.sldb standard.sldb "
set symbol_library      " *.sdb "
set synthetic_library   " dw_foundation.sldb "

set verilogout_no_tri true
set hdlin_enable_presto_for_vhdl "TRUE"
set sh_enable_line_editing true 
history keep 100
alias h history
