#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Oct  5 16:33:33 2019
# Process ID: 7311
# Current directory: /home/pedro/Development/VCS-1
# Command line: vivado
# Log file: /home/pedro/Development/VCS-1/vivado.log
# Journal file: /home/pedro/Development/VCS-1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pedro/Development/Xilinx/Builds/2018.3/ZU4EV/VCS-1_ZU4EV/VCS-1_ZU4EV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/Development/Xilinx/Builds/2018.3/IP_Repo_ZU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pedro/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 6461.672 ; gain = 166.023 ; free physical = 192 ; free virtual = 11145
update_compile_order -fileset sources_1
open_bd_design {/home/pedro/Development/Xilinx/Builds/2018.3/ZU4EV/VCS-1_ZU4EV/VCS-1_ZU4EV.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - Ethernet_LEDs
Adding cell -- sundance.com:user:SPI_US_Buffering:1.0 - SPI_US_Buffering
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - IOs
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - M_LEDs
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - C_LEDs
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - ADC_UART_RQs
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - ADC_UART_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - ADC_UART_2
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - ADC_UART_3
Adding cell -- xilinx.com:ip:axi_iic:2.0 - FMC_I2C
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - PLPS_INT
Adding cell -- xilinx.com:ip:v_tpg:8.0 - v_tpg_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- trenz.biz:user:video_io_to_hdmi:1.0 - video_io_to_hdmi_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- trenz.biz:user:axis_fb_conv:1.0 - axis_fb_conv_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_mem
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_75M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- xilinx.com:ip:xlconcat:2.1 - PLPS_INT_HDMI
Successfully read diagram <design_1> from BD file </home/pedro/Development/Xilinx/Builds/2018.3/ZU4EV/VCS-1_ZU4EV/VCS-1_ZU4EV.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7020.086 ; gain = 0.000 ; free physical = 286 ; free virtual = 10737
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  5 16:44:17 2019...
