{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602774638649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602774638661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 11:10:38 2020 " "Processing started: Thu Oct 15 11:10:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602774638661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602774638661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_8 -c Lab_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_8 -c Lab_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602774638661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1602774639809 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal9 " "Variable or input pin \"outputSignal9\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639966 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal8 " "Variable or input pin \"outputSignal8\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639966 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal7 " "Variable or input pin \"outputSignal7\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639966 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal6 " "Variable or input pin \"outputSignal6\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639966 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal5 " "Variable or input pin \"outputSignal5\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639966 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal4 " "Variable or input pin \"outputSignal4\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639966 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal3 " "Variable or input pin \"outputSignal3\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639967 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal2 " "Variable or input pin \"outputSignal2\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639967 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal1 " "Variable or input pin \"outputSignal1\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639969 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outputSignal0 " "Variable or input pin \"outputSignal0\" is defined but never used." {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 9 15 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1602774639969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_8 " "Found entity 1: Lab_8" {  } { { "Lab_8.tdf" "" { Text "W:/Classes/ECET 229/Quartus/Lab_8/Lab_8.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602774639980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602774639980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602774640082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602774640082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block3 " "Elaborating entity \"Block3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602774640213 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "N " "Converted elements in bus name \"N\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[0\] N0 " "Converted element name(s) from \"N\[0\]\" to \"N0\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 176 136 168 192 "N\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[1\] N1 " "Converted element name(s) from \"N\[1\]\" to \"N1\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 192 136 167 208 "N\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[2\] N2 " "Converted element name(s) from \"N\[2\]\" to \"N2\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 208 136 184 224 "N\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[3\] N3 " "Converted element name(s) from \"N\[3\]\" to \"N3\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 224 136 200 240 "N\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[4\] N4 " "Converted element name(s) from \"N\[4\]\" to \"N4\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 240 136 216 256 "N\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[5\] N5 " "Converted element name(s) from \"N\[5\]\" to \"N5\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 256 136 224 272 "N\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[6\] N6 " "Converted element name(s) from \"N\[6\]\" to \"N6\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 272 136 232 288 "N\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[7\] N7 " "Converted element name(s) from \"N\[7\]\" to \"N7\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 288 136 240 304 "N\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[8\] N8 " "Converted element name(s) from \"N\[8\]\" to \"N8\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 304 136 248 320 "N\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[9\] N9 " "Converted element name(s) from \"N\[9\]\" to \"N9\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 320 136 256 336 "N\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "N\[9..0\] N9..0 " "Converted element name(s) from \"N\[9..0\]\" to \"N9..0\"" {  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 192 184 218 208 "N\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640238 ""}  } { { "Block3.bdf" "" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 176 136 168 192 "N\[0\]" "" } { 192 136 167 208 "N\[1\]" "" } { 208 136 184 224 "N\[2\]" "" } { 224 136 200 240 "N\[3\]" "" } { 240 136 216 256 "N\[4\]" "" } { 256 136 224 272 "N\[5\]" "" } { 272 136 232 288 "N\[6\]" "" } { 288 136 240 304 "N\[7\]" "" } { 304 136 248 320 "N\[8\]" "" } { 320 136 256 336 "N\[9\]" "" } { 192 184 218 208 "N\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1602774640238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab_8 Lab_8:inst " "Elaborating entity \"Lab_8\" for hierarchy \"Lab_8:inst\"" {  } { { "Block3.bdf" "inst" { Schematic "W:/Classes/ECET 229/Quartus/Lab_8/Block3.bdf" { { 160 272 416 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602774640281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602774642466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602774642466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602774642964 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602774642964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602774642964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602774642964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602774643146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 11:10:43 2020 " "Processing ended: Thu Oct 15 11:10:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602774643146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602774643146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602774643146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602774643146 ""}
