
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_1__0_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.14 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net265 (net)
                  0.05    0.00   -0.14 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.28    0.13 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net263 (net)
                  0.07    0.00    0.13 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.28    0.41 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net266 (net)
                  0.06    0.00    0.41 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.12    0.54 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.09    0.00    0.54 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.55    1.09 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net267 (net)
                  0.10    0.00    1.09 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.95    0.67    1.76 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   292    0.96                           net264 (net)
                  1.05    0.26    2.01 ^ sb_1__0_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.01   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00  100.32 ^ clkbuf_4_9_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.49 ^ clkbuf_4_9_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_9_0_prog_clk (net)
                  0.06    0.00  100.49 ^ sb_1__0_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.39   clock uncertainty
                          0.00  100.39   clock reconvergence pessimism
                         -0.16  100.23   library recovery time
                                100.23   data required time
-----------------------------------------------------------------------------
                                100.23   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 98.21   slack (MET)


Startpoint: cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.54 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_8_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.11    0.43    0.97 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.02                           net111 (net)
                  0.11    0.00    0.97 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.18    0.22    1.20 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.18    0.00    1.20 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    1.32 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.32 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.24    0.33    1.65 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.24    0.00    1.65 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.41    2.07 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.07    0.00    2.07 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    2.38 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    2.38 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    2.72 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.09    0.00    2.73 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.20    2.92 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.03                           sb_1__0_.mux_left_track_1.out (net)
                  0.11    0.00    2.92 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    3.24 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    3.24 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    3.54 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.05    0.00    3.54 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    3.84 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.05    0.00    3.84 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    4.20 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    4.20 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    4.34 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.05    0.00    4.34 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.15    4.48 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.48 v _198_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    4.61 v _198_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net207 (net)
                  0.06    0.00    4.61 v output207/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.80 v output207/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[0] (net)
                  0.07    0.00    4.80 v gfpga_pad_io_soc_out[0] (out)
                                  4.80   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.80   data arrival time
-----------------------------------------------------------------------------
                                 92.10   slack (MET)


Startpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.35 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.24    0.60 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    30    0.07                           clknet_4_15_0_prog_clk (net)
                  0.13    0.00    0.60 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.12    0.60    1.20 v sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
    10    0.05                           sb_1__0_.mem_top_track_0.mem_out[0] (net)
                  0.12    0.00    1.21 v sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.21   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.02                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00  100.32 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_13_0_prog_clk (net)
                  0.08    0.00  100.51 ^ sb_1__0_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.41   clock uncertainty
                          0.03  100.44   clock reconvergence pessimism
                         -0.14  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                 99.10   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
