|top
clk => clk.IN7
rst_n => rst_n.IN9
switch => switch.IN1
key3 => key3.IN1
cmos_scl_1 <> i2c_dri:u_i2c_dr_m1.scl
cmos_sda_1 <> i2c_dri:u_i2c_dr_m1.sda
cmos_vsync_1 => cmos_vsync_reg.DATAA
cmos_vsync_1 => cmos_vsync_reg.DATAB
cmos_href_1 => cmos_href_reg.DATAA
cmos_href_1 => cmos_href_reg.DATAB
cmos_pclk => cmos_pclk.IN4
cmos_xclk_1 <= cmos_capture_raw_gray:cmos_capture_raw_gray.cmos_xclk
cmos_db_1[0] => cmos_db_reg.DATAA
cmos_db_1[0] => cmos_db_reg.DATAB
cmos_db_1[1] => cmos_db_reg.DATAA
cmos_db_1[1] => cmos_db_reg.DATAB
cmos_db_1[2] => cmos_db_reg.DATAA
cmos_db_1[2] => cmos_db_reg.DATAB
cmos_db_1[3] => cmos_db_reg.DATAA
cmos_db_1[3] => cmos_db_reg.DATAB
cmos_db_1[4] => cmos_db_reg.DATAA
cmos_db_1[4] => cmos_db_reg.DATAB
cmos_db_1[5] => cmos_db_reg.DATAA
cmos_db_1[5] => cmos_db_reg.DATAB
cmos_db_1[6] => cmos_db_reg.DATAA
cmos_db_1[6] => cmos_db_reg.DATAB
cmos_db_1[7] => cmos_db_reg.DATAA
cmos_db_1[7] => cmos_db_reg.DATAB
cmos_rst_n_1 => ~NO_FANOUT~
cmos_pwdn_1 <= <GND>
cmos_scl_2 <> i2c_dri:u_i2c_dr_m2.scl
cmos_sda_2 <> i2c_dri:u_i2c_dr_m2.sda
cmos_vsync_2 => cmos_vsync_reg.DATAB
cmos_href_2 => cmos_href_reg.DATAB
cmos_xclk_2 <= cmos_capture_raw_gray:cmos_capture_raw_gray.cmos_xclk
cmos_db_2[0] => cmos_db_reg.DATAB
cmos_db_2[1] => cmos_db_reg.DATAB
cmos_db_2[2] => cmos_db_reg.DATAB
cmos_db_2[3] => cmos_db_reg.DATAB
cmos_db_2[4] => cmos_db_reg.DATAB
cmos_db_2[5] => cmos_db_reg.DATAB
cmos_db_2[6] => cmos_db_reg.DATAB
cmos_db_2[7] => cmos_db_reg.DATAB
cmos_rst_n_2 => ~NO_FANOUT~
cmos_pwdn_2 <= <GND>
cmos_scl_3 <> i2c_dri:u_i2c_dr_m3.scl
cmos_sda_3 <> i2c_dri:u_i2c_dr_m3.sda
cmos_vsync_3 => cmos_vsync_reg.DATAB
cmos_href_3 => cmos_href_reg.DATAB
cmos_xclk_3 <= cmos_capture_raw_gray:cmos_capture_raw_gray.cmos_xclk
cmos_db_3[0] => cmos_db_reg.DATAB
cmos_db_3[1] => cmos_db_reg.DATAB
cmos_db_3[2] => cmos_db_reg.DATAB
cmos_db_3[3] => cmos_db_reg.DATAB
cmos_db_3[4] => cmos_db_reg.DATAB
cmos_db_3[5] => cmos_db_reg.DATAB
cmos_db_3[6] => cmos_db_reg.DATAB
cmos_db_3[7] => cmos_db_reg.DATAB
cmos_rst_n_3 => ~NO_FANOUT~
cmos_pwdn_3 <= <GND>
vga_out_hs <= vga_out_hs_reg.DB_MAX_OUTPUT_PORT_TYPE
vga_out_vs <= vga_out_vs_reg.DB_MAX_OUTPUT_PORT_TYPE
vga_out_r[0] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_out_r[1] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_out_r[2] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_out_r[3] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_out_r[4] <= vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_out_g[0] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_out_g[1] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_out_g[2] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_out_g[3] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_out_g[4] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_out_g[5] <= vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_out_b[0] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_out_b[1] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_out_b[2] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_out_b[3] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_out_b[4] <= vga_b.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= ext_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_core:sdram_core_m0.sdram_cke
sdram_cs_n <= sdram_core:sdram_core_m0.sdram_cs_n
sdram_we_n <= sdram_core:sdram_core_m0.sdram_we_n
sdram_cas_n <= sdram_core:sdram_core_m0.sdram_cas_n
sdram_ras_n <= sdram_core:sdram_core_m0.sdram_ras_n
sdram_dqm[0] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_dqm[1] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_ba[0] <= sdram_core:sdram_core_m0.sdram_ba
sdram_ba[1] <= sdram_core:sdram_core_m0.sdram_ba
sdram_addr[0] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[1] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[2] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[3] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[4] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[5] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[6] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[7] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[8] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[9] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[10] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[11] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[12] <= sdram_core:sdram_core_m0.sdram_addr
sdram_dq[0] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[1] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[2] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[3] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[4] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[5] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[6] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[7] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[8] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[9] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[10] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[11] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[12] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[13] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[14] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[15] <> sdram_core:sdram_core_m0.sdram_dq
seg_sel[0] <= seg_sel.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel.DB_MAX_OUTPUT_PORT_TYPE
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[7] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
buzzer <= <GND>
led00 <= led0.DB_MAX_OUTPUT_PORT_TYPE
led01 <= led1.DB_MAX_OUTPUT_PORT_TYPE
led02 <= led2.DB_MAX_OUTPUT_PORT_TYPE
led03 <= led3.DB_MAX_OUTPUT_PORT_TYPE


|top|ax_debounce:ax_debounce_m0
clk => button_negedge~reg0.CLK
clk => button_posedge~reg0.CLK
clk => button_out_d0.CLK
clk => button_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => DFF2.CLK
clk => DFF1.CLK
rst => button_negedge~reg0.ACLR
rst => button_posedge~reg0.ACLR
rst => button_out_d0.PRESET
rst => button_out~reg0.PRESET
rst => q_reg[0].ACLR
rst => q_reg[1].ACLR
rst => q_reg[2].ACLR
rst => q_reg[3].ACLR
rst => q_reg[4].ACLR
rst => q_reg[5].ACLR
rst => q_reg[6].ACLR
rst => q_reg[7].ACLR
rst => q_reg[8].ACLR
rst => q_reg[9].ACLR
rst => q_reg[10].ACLR
rst => q_reg[11].ACLR
rst => q_reg[12].ACLR
rst => q_reg[13].ACLR
rst => q_reg[14].ACLR
rst => q_reg[15].ACLR
rst => q_reg[16].ACLR
rst => q_reg[17].ACLR
rst => q_reg[18].ACLR
rst => q_reg[19].ACLR
rst => q_reg[20].ACLR
rst => q_reg[21].ACLR
rst => q_reg[22].ACLR
rst => q_reg[23].ACLR
rst => q_reg[24].ACLR
rst => q_reg[25].ACLR
rst => q_reg[26].ACLR
rst => q_reg[27].ACLR
rst => q_reg[28].ACLR
rst => q_reg[29].ACLR
rst => q_reg[30].ACLR
rst => q_reg[31].ACLR
rst => DFF2.ACLR
rst => DFF1.ACLR
button_in => DFF1.DATAIN
button_posedge <= button_posedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_negedge <= button_negedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sys_pll:sys_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|top|sys_pll:sys_pll_m0|altpll:altpll_component
inclk[0] => sys_pll_altpll:auto_generated.inclk[0]
inclk[1] => sys_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|sys_pll_2:sys_pll_m1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|sys_pll_2:sys_pll_m1|altpll:altpll_component
inclk[0] => sys_pll_2_altpll:auto_generated.inclk[0]
inclk[1] => sys_pll_2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => sys_pll_2_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= sys_pll_2_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sys_pll_2:sys_pll_m1|altpll:altpll_component|sys_pll_2_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_cfg:u_i2c_cfg_m1
clk => cfg_cnt[0].CLK
clk => cfg_cnt[1].CLK
clk => cfg_cnt[2].CLK
clk => cfg_cnt[3].CLK
clk => cfg_done~reg0.CLK
clk => i2c_wr_data[0]~reg0.CLK
clk => i2c_wr_data[1]~reg0.CLK
clk => i2c_wr_data[2]~reg0.CLK
clk => i2c_wr_data[3]~reg0.CLK
clk => i2c_wr_data[4]~reg0.CLK
clk => i2c_wr_data[5]~reg0.CLK
clk => i2c_wr_data[6]~reg0.CLK
clk => i2c_wr_data[7]~reg0.CLK
clk => i2c_wr_data[8]~reg0.CLK
clk => i2c_wr_data[9]~reg0.CLK
clk => i2c_wr_data[10]~reg0.CLK
clk => i2c_wr_data[11]~reg0.CLK
clk => i2c_wr_data[12]~reg0.CLK
clk => i2c_wr_data[13]~reg0.CLK
clk => i2c_wr_data[14]~reg0.CLK
clk => i2c_wr_data[15]~reg0.CLK
clk => i2c_addr[0]~reg0.CLK
clk => i2c_addr[1]~reg0.CLK
clk => i2c_addr[2]~reg0.CLK
clk => i2c_addr[3]~reg0.CLK
clk => i2c_addr[4]~reg0.CLK
clk => i2c_addr[5]~reg0.CLK
clk => i2c_addr[6]~reg0.CLK
clk => i2c_addr[7]~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => delay_done.CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
rst_n => cfg_cnt[0].ACLR
rst_n => cfg_cnt[1].ACLR
rst_n => cfg_cnt[2].ACLR
rst_n => cfg_cnt[3].ACLR
rst_n => cfg_done~reg0.ACLR
rst_n => i2c_wr_data[0]~reg0.ACLR
rst_n => i2c_wr_data[1]~reg0.ACLR
rst_n => i2c_wr_data[2]~reg0.ACLR
rst_n => i2c_wr_data[3]~reg0.ACLR
rst_n => i2c_wr_data[4]~reg0.ACLR
rst_n => i2c_wr_data[5]~reg0.ACLR
rst_n => i2c_wr_data[6]~reg0.ACLR
rst_n => i2c_wr_data[7]~reg0.ACLR
rst_n => i2c_wr_data[8]~reg0.ACLR
rst_n => i2c_wr_data[9]~reg0.ACLR
rst_n => i2c_wr_data[10]~reg0.ACLR
rst_n => i2c_wr_data[11]~reg0.ACLR
rst_n => i2c_wr_data[12]~reg0.ACLR
rst_n => i2c_wr_data[13]~reg0.ACLR
rst_n => i2c_wr_data[14]~reg0.ACLR
rst_n => i2c_wr_data[15]~reg0.ACLR
rst_n => i2c_addr[0]~reg0.ACLR
rst_n => i2c_addr[1]~reg0.ACLR
rst_n => i2c_addr[2]~reg0.ACLR
rst_n => i2c_addr[3]~reg0.ACLR
rst_n => i2c_addr[4]~reg0.ACLR
rst_n => i2c_addr[5]~reg0.ACLR
rst_n => i2c_addr[6]~reg0.ACLR
rst_n => i2c_addr[7]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => delay_done.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_done.OUTPUTSELECT
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[7] <= i2c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[0] <= i2c_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[1] <= i2c_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[2] <= i2c_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[3] <= i2c_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[4] <= i2c_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[5] <= i2c_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[6] <= i2c_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[7] <= i2c_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[8] <= i2c_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[9] <= i2c_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[10] <= i2c_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[11] <= i2c_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[12] <= i2c_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[13] <= i2c_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[14] <= i2c_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[15] <= i2c_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_dri:u_i2c_dr_m1
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => data_wr_t[8].ACLR
rst_n => data_wr_t[9].ACLR
rst_n => data_wr_t[10].ACLR
rst_n => data_wr_t[11].ACLR
rst_n => data_wr_t[12].ACLR
rst_n => data_wr_t[13].ACLR
rst_n => data_wr_t[14].ACLR
rst_n => data_wr_t[15].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_ack~reg0.ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.ACLR
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => i2c_ack.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
data_ctrl => next_state.DATAB
data_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_w[8] => data_wr_t.DATAB
i2c_data_w[9] => data_wr_t.DATAB
i2c_data_w[10] => data_wr_t.DATAB
i2c_data_w[11] => data_wr_t.DATAB
i2c_data_w[12] => data_wr_t.DATAB
i2c_data_w[13] => data_wr_t.DATAB
i2c_data_w[14] => data_wr_t.DATAB
i2c_data_w[15] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_ack <= i2c_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_cfg:u_i2c_cfg_m2
clk => cfg_cnt[0].CLK
clk => cfg_cnt[1].CLK
clk => cfg_cnt[2].CLK
clk => cfg_cnt[3].CLK
clk => cfg_done~reg0.CLK
clk => i2c_wr_data[0]~reg0.CLK
clk => i2c_wr_data[1]~reg0.CLK
clk => i2c_wr_data[2]~reg0.CLK
clk => i2c_wr_data[3]~reg0.CLK
clk => i2c_wr_data[4]~reg0.CLK
clk => i2c_wr_data[5]~reg0.CLK
clk => i2c_wr_data[6]~reg0.CLK
clk => i2c_wr_data[7]~reg0.CLK
clk => i2c_wr_data[8]~reg0.CLK
clk => i2c_wr_data[9]~reg0.CLK
clk => i2c_wr_data[10]~reg0.CLK
clk => i2c_wr_data[11]~reg0.CLK
clk => i2c_wr_data[12]~reg0.CLK
clk => i2c_wr_data[13]~reg0.CLK
clk => i2c_wr_data[14]~reg0.CLK
clk => i2c_wr_data[15]~reg0.CLK
clk => i2c_addr[0]~reg0.CLK
clk => i2c_addr[1]~reg0.CLK
clk => i2c_addr[2]~reg0.CLK
clk => i2c_addr[3]~reg0.CLK
clk => i2c_addr[4]~reg0.CLK
clk => i2c_addr[5]~reg0.CLK
clk => i2c_addr[6]~reg0.CLK
clk => i2c_addr[7]~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => delay_done.CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
rst_n => cfg_cnt[0].ACLR
rst_n => cfg_cnt[1].ACLR
rst_n => cfg_cnt[2].ACLR
rst_n => cfg_cnt[3].ACLR
rst_n => cfg_done~reg0.ACLR
rst_n => i2c_wr_data[0]~reg0.ACLR
rst_n => i2c_wr_data[1]~reg0.ACLR
rst_n => i2c_wr_data[2]~reg0.ACLR
rst_n => i2c_wr_data[3]~reg0.ACLR
rst_n => i2c_wr_data[4]~reg0.ACLR
rst_n => i2c_wr_data[5]~reg0.ACLR
rst_n => i2c_wr_data[6]~reg0.ACLR
rst_n => i2c_wr_data[7]~reg0.ACLR
rst_n => i2c_wr_data[8]~reg0.ACLR
rst_n => i2c_wr_data[9]~reg0.ACLR
rst_n => i2c_wr_data[10]~reg0.ACLR
rst_n => i2c_wr_data[11]~reg0.ACLR
rst_n => i2c_wr_data[12]~reg0.ACLR
rst_n => i2c_wr_data[13]~reg0.ACLR
rst_n => i2c_wr_data[14]~reg0.ACLR
rst_n => i2c_wr_data[15]~reg0.ACLR
rst_n => i2c_addr[0]~reg0.ACLR
rst_n => i2c_addr[1]~reg0.ACLR
rst_n => i2c_addr[2]~reg0.ACLR
rst_n => i2c_addr[3]~reg0.ACLR
rst_n => i2c_addr[4]~reg0.ACLR
rst_n => i2c_addr[5]~reg0.ACLR
rst_n => i2c_addr[6]~reg0.ACLR
rst_n => i2c_addr[7]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => delay_done.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_done.OUTPUTSELECT
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[7] <= i2c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[0] <= i2c_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[1] <= i2c_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[2] <= i2c_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[3] <= i2c_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[4] <= i2c_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[5] <= i2c_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[6] <= i2c_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[7] <= i2c_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[8] <= i2c_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[9] <= i2c_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[10] <= i2c_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[11] <= i2c_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[12] <= i2c_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[13] <= i2c_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[14] <= i2c_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[15] <= i2c_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_dri:u_i2c_dr_m2
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => data_wr_t[8].ACLR
rst_n => data_wr_t[9].ACLR
rst_n => data_wr_t[10].ACLR
rst_n => data_wr_t[11].ACLR
rst_n => data_wr_t[12].ACLR
rst_n => data_wr_t[13].ACLR
rst_n => data_wr_t[14].ACLR
rst_n => data_wr_t[15].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_ack~reg0.ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.ACLR
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => i2c_ack.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
data_ctrl => next_state.DATAB
data_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_w[8] => data_wr_t.DATAB
i2c_data_w[9] => data_wr_t.DATAB
i2c_data_w[10] => data_wr_t.DATAB
i2c_data_w[11] => data_wr_t.DATAB
i2c_data_w[12] => data_wr_t.DATAB
i2c_data_w[13] => data_wr_t.DATAB
i2c_data_w[14] => data_wr_t.DATAB
i2c_data_w[15] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_ack <= i2c_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_cfg:u_i2c_cfg_m3
clk => cfg_cnt[0].CLK
clk => cfg_cnt[1].CLK
clk => cfg_cnt[2].CLK
clk => cfg_cnt[3].CLK
clk => cfg_done~reg0.CLK
clk => i2c_wr_data[0]~reg0.CLK
clk => i2c_wr_data[1]~reg0.CLK
clk => i2c_wr_data[2]~reg0.CLK
clk => i2c_wr_data[3]~reg0.CLK
clk => i2c_wr_data[4]~reg0.CLK
clk => i2c_wr_data[5]~reg0.CLK
clk => i2c_wr_data[6]~reg0.CLK
clk => i2c_wr_data[7]~reg0.CLK
clk => i2c_wr_data[8]~reg0.CLK
clk => i2c_wr_data[9]~reg0.CLK
clk => i2c_wr_data[10]~reg0.CLK
clk => i2c_wr_data[11]~reg0.CLK
clk => i2c_wr_data[12]~reg0.CLK
clk => i2c_wr_data[13]~reg0.CLK
clk => i2c_wr_data[14]~reg0.CLK
clk => i2c_wr_data[15]~reg0.CLK
clk => i2c_addr[0]~reg0.CLK
clk => i2c_addr[1]~reg0.CLK
clk => i2c_addr[2]~reg0.CLK
clk => i2c_addr[3]~reg0.CLK
clk => i2c_addr[4]~reg0.CLK
clk => i2c_addr[5]~reg0.CLK
clk => i2c_addr[6]~reg0.CLK
clk => i2c_addr[7]~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => delay_done.CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
rst_n => cfg_cnt[0].ACLR
rst_n => cfg_cnt[1].ACLR
rst_n => cfg_cnt[2].ACLR
rst_n => cfg_cnt[3].ACLR
rst_n => cfg_done~reg0.ACLR
rst_n => i2c_wr_data[0]~reg0.ACLR
rst_n => i2c_wr_data[1]~reg0.ACLR
rst_n => i2c_wr_data[2]~reg0.ACLR
rst_n => i2c_wr_data[3]~reg0.ACLR
rst_n => i2c_wr_data[4]~reg0.ACLR
rst_n => i2c_wr_data[5]~reg0.ACLR
rst_n => i2c_wr_data[6]~reg0.ACLR
rst_n => i2c_wr_data[7]~reg0.ACLR
rst_n => i2c_wr_data[8]~reg0.ACLR
rst_n => i2c_wr_data[9]~reg0.ACLR
rst_n => i2c_wr_data[10]~reg0.ACLR
rst_n => i2c_wr_data[11]~reg0.ACLR
rst_n => i2c_wr_data[12]~reg0.ACLR
rst_n => i2c_wr_data[13]~reg0.ACLR
rst_n => i2c_wr_data[14]~reg0.ACLR
rst_n => i2c_wr_data[15]~reg0.ACLR
rst_n => i2c_addr[0]~reg0.ACLR
rst_n => i2c_addr[1]~reg0.ACLR
rst_n => i2c_addr[2]~reg0.ACLR
rst_n => i2c_addr[3]~reg0.ACLR
rst_n => i2c_addr[4]~reg0.ACLR
rst_n => i2c_addr[5]~reg0.ACLR
rst_n => i2c_addr[6]~reg0.ACLR
rst_n => i2c_addr[7]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => delay_done.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_cnt.OUTPUTSELECT
i2c_done => delay_done.OUTPUTSELECT
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[7] <= i2c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[0] <= i2c_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[1] <= i2c_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[2] <= i2c_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[3] <= i2c_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[4] <= i2c_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[5] <= i2c_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[6] <= i2c_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[7] <= i2c_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[8] <= i2c_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[9] <= i2c_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[10] <= i2c_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[11] <= i2c_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[12] <= i2c_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[13] <= i2c_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[14] <= i2c_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_wr_data[15] <= i2c_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_dri:u_i2c_dr_m3
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => data_wr_t[8].ACLR
rst_n => data_wr_t[9].ACLR
rst_n => data_wr_t[10].ACLR
rst_n => data_wr_t[11].ACLR
rst_n => data_wr_t[12].ACLR
rst_n => data_wr_t[13].ACLR
rst_n => data_wr_t[14].ACLR
rst_n => data_wr_t[15].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_ack~reg0.ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.ACLR
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => i2c_ack.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
data_ctrl => next_state.DATAB
data_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_w[8] => data_wr_t.DATAB
i2c_data_w[9] => data_wr_t.DATAB
i2c_data_w[10] => data_wr_t.DATAB
i2c_data_w[11] => data_wr_t.DATAB
i2c_data_w[12] => data_wr_t.DATAB
i2c_data_w[13] => data_wr_t.DATAB
i2c_data_w[14] => data_wr_t.DATAB
i2c_data_w[15] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_ack <= i2c_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cmos_capture_raw_gray:cmos_capture_raw_gray
clk_cmos => cmos_xclk.DATAIN
rst_n => cmos_data_r1[0].ACLR
rst_n => cmos_data_r1[1].ACLR
rst_n => cmos_data_r1[2].ACLR
rst_n => cmos_data_r1[3].ACLR
rst_n => cmos_data_r1[4].ACLR
rst_n => cmos_data_r1[5].ACLR
rst_n => cmos_data_r1[6].ACLR
rst_n => cmos_data_r1[7].ACLR
rst_n => cmos_data_r0[0].ACLR
rst_n => cmos_data_r0[1].ACLR
rst_n => cmos_data_r0[2].ACLR
rst_n => cmos_data_r0[3].ACLR
rst_n => cmos_data_r0[4].ACLR
rst_n => cmos_data_r0[5].ACLR
rst_n => cmos_data_r0[6].ACLR
rst_n => cmos_data_r0[7].ACLR
rst_n => cmos_href_r[0].ACLR
rst_n => cmos_href_r[1].ACLR
rst_n => cmos_vsync_r[0].ACLR
rst_n => cmos_vsync_r[1].ACLR
rst_n => cmos_fps_rate[0]~reg0.ACLR
rst_n => cmos_fps_rate[1]~reg0.ACLR
rst_n => cmos_fps_rate[2]~reg0.ACLR
rst_n => cmos_fps_rate[3]~reg0.ACLR
rst_n => cmos_fps_rate[4]~reg0.ACLR
rst_n => cmos_fps_rate[5]~reg0.ACLR
rst_n => cmos_fps_rate[6]~reg0.ACLR
rst_n => cmos_fps_rate[7]~reg0.ACLR
rst_n => cmos_fps_cnt2[0].ACLR
rst_n => cmos_fps_cnt2[1].ACLR
rst_n => cmos_fps_cnt2[2].ACLR
rst_n => cmos_fps_cnt2[3].ACLR
rst_n => cmos_fps_cnt2[4].ACLR
rst_n => cmos_fps_cnt2[5].ACLR
rst_n => cmos_fps_cnt2[6].ACLR
rst_n => cmos_fps_cnt2[7].ACLR
rst_n => cmos_fps_cnt2[8].ACLR
rst_n => cmos_fps_cnt[0].ACLR
rst_n => cmos_fps_cnt[1].ACLR
rst_n => cmos_fps_cnt[2].ACLR
rst_n => cmos_fps_cnt[3].ACLR
rst_n => frame_sync_flag.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => delay_cnt[20].ACLR
rst_n => delay_cnt[21].ACLR
rst_n => delay_cnt[22].ACLR
rst_n => delay_cnt[23].ACLR
rst_n => delay_cnt[24].ACLR
rst_n => delay_cnt[25].ACLR
rst_n => delay_cnt[26].ACLR
rst_n => delay_cnt[27].ACLR
cmos_pclk => cmos_fps_rate[0]~reg0.CLK
cmos_pclk => cmos_fps_rate[1]~reg0.CLK
cmos_pclk => cmos_fps_rate[2]~reg0.CLK
cmos_pclk => cmos_fps_rate[3]~reg0.CLK
cmos_pclk => cmos_fps_rate[4]~reg0.CLK
cmos_pclk => cmos_fps_rate[5]~reg0.CLK
cmos_pclk => cmos_fps_rate[6]~reg0.CLK
cmos_pclk => cmos_fps_rate[7]~reg0.CLK
cmos_pclk => cmos_fps_cnt2[0].CLK
cmos_pclk => cmos_fps_cnt2[1].CLK
cmos_pclk => cmos_fps_cnt2[2].CLK
cmos_pclk => cmos_fps_cnt2[3].CLK
cmos_pclk => cmos_fps_cnt2[4].CLK
cmos_pclk => cmos_fps_cnt2[5].CLK
cmos_pclk => cmos_fps_cnt2[6].CLK
cmos_pclk => cmos_fps_cnt2[7].CLK
cmos_pclk => cmos_fps_cnt2[8].CLK
cmos_pclk => delay_cnt[0].CLK
cmos_pclk => delay_cnt[1].CLK
cmos_pclk => delay_cnt[2].CLK
cmos_pclk => delay_cnt[3].CLK
cmos_pclk => delay_cnt[4].CLK
cmos_pclk => delay_cnt[5].CLK
cmos_pclk => delay_cnt[6].CLK
cmos_pclk => delay_cnt[7].CLK
cmos_pclk => delay_cnt[8].CLK
cmos_pclk => delay_cnt[9].CLK
cmos_pclk => delay_cnt[10].CLK
cmos_pclk => delay_cnt[11].CLK
cmos_pclk => delay_cnt[12].CLK
cmos_pclk => delay_cnt[13].CLK
cmos_pclk => delay_cnt[14].CLK
cmos_pclk => delay_cnt[15].CLK
cmos_pclk => delay_cnt[16].CLK
cmos_pclk => delay_cnt[17].CLK
cmos_pclk => delay_cnt[18].CLK
cmos_pclk => delay_cnt[19].CLK
cmos_pclk => delay_cnt[20].CLK
cmos_pclk => delay_cnt[21].CLK
cmos_pclk => delay_cnt[22].CLK
cmos_pclk => delay_cnt[23].CLK
cmos_pclk => delay_cnt[24].CLK
cmos_pclk => delay_cnt[25].CLK
cmos_pclk => delay_cnt[26].CLK
cmos_pclk => delay_cnt[27].CLK
cmos_pclk => frame_sync_flag.CLK
cmos_pclk => cmos_fps_cnt[0].CLK
cmos_pclk => cmos_fps_cnt[1].CLK
cmos_pclk => cmos_fps_cnt[2].CLK
cmos_pclk => cmos_fps_cnt[3].CLK
cmos_pclk => cmos_data_r1[0].CLK
cmos_pclk => cmos_data_r1[1].CLK
cmos_pclk => cmos_data_r1[2].CLK
cmos_pclk => cmos_data_r1[3].CLK
cmos_pclk => cmos_data_r1[4].CLK
cmos_pclk => cmos_data_r1[5].CLK
cmos_pclk => cmos_data_r1[6].CLK
cmos_pclk => cmos_data_r1[7].CLK
cmos_pclk => cmos_data_r0[0].CLK
cmos_pclk => cmos_data_r0[1].CLK
cmos_pclk => cmos_data_r0[2].CLK
cmos_pclk => cmos_data_r0[3].CLK
cmos_pclk => cmos_data_r0[4].CLK
cmos_pclk => cmos_data_r0[5].CLK
cmos_pclk => cmos_data_r0[6].CLK
cmos_pclk => cmos_data_r0[7].CLK
cmos_pclk => cmos_href_r[0].CLK
cmos_pclk => cmos_href_r[1].CLK
cmos_pclk => cmos_vsync_r[0].CLK
cmos_pclk => cmos_vsync_r[1].CLK
cmos_xclk <= clk_cmos.DB_MAX_OUTPUT_PORT_TYPE
cmos_vsync => cmos_vsync_r[0].DATAIN
cmos_href => cmos_href_r[0].DATAIN
cmos_data[0] => cmos_data_r0[0].DATAIN
cmos_data[1] => cmos_data_r0[1].DATAIN
cmos_data[2] => cmos_data_r0[2].DATAIN
cmos_data[3] => cmos_data_r0[3].DATAIN
cmos_data[4] => cmos_data_r0[4].DATAIN
cmos_data[5] => cmos_data_r0[5].DATAIN
cmos_data[6] => cmos_data_r0[6].DATAIN
cmos_data[7] => cmos_data_r0[7].DATAIN
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_clken <= cmos_frame_clken.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[0] <= cmos_fps_rate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[1] <= cmos_fps_rate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[2] <= cmos_fps_rate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[3] <= cmos_fps_rate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[4] <= cmos_fps_rate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[5] <= cmos_fps_rate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[6] <= cmos_fps_rate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[7] <= cmos_fps_rate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|RAW8_RGB888:u_RAW8_RGB888
clk => clk.IN1
rst_n => rst_n.IN1
per_frame_vsync => per_frame_vsync.IN1
per_frame_href => per_frame_href.IN1
per_img_RAW[0] => per_img_RAW[0].IN1
per_img_RAW[1] => per_img_RAW[1].IN1
per_img_RAW[2] => per_img_RAW[2].IN1
per_img_RAW[3] => per_img_RAW[3].IN1
per_img_RAW[4] => per_img_RAW[4].IN1
per_img_RAW[5] => per_img_RAW[5].IN1
per_img_RAW[6] => per_img_RAW[6].IN1
per_img_RAW[7] => per_img_RAW[7].IN1
post_frame_vsync <= post_frame_vsync_r[0].DB_MAX_OUTPUT_PORT_TYPE
post_frame_href <= post_frame_href_r[0].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[0] <= post_img_red_r[0].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[1] <= post_img_red_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[2] <= post_img_red_r[2].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[3] <= post_img_red_r[3].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[4] <= post_img_red_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[5] <= post_img_red_r[5].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[6] <= post_img_red_r[6].DB_MAX_OUTPUT_PORT_TYPE
post_img_red[7] <= post_img_red_r[7].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[0] <= post_img_green_r[0].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[1] <= post_img_green_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[2] <= post_img_green_r[2].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[3] <= post_img_green_r[3].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[4] <= post_img_green_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[5] <= post_img_green_r[5].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[6] <= post_img_green_r[6].DB_MAX_OUTPUT_PORT_TYPE
post_img_green[7] <= post_img_green_r[7].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[0] <= post_img_blue_r[0].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[1] <= post_img_blue_r[1].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[2] <= post_img_blue_r[2].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[3] <= post_img_blue_r[3].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[4] <= post_img_blue_r[4].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[5] <= post_img_blue_r[5].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[6] <= post_img_blue_r[6].DB_MAX_OUTPUT_PORT_TYPE
post_img_blue[7] <= post_img_blue_r[7].DB_MAX_OUTPUT_PORT_TYPE


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit
clk => clk.IN1
rst_n => matrix_p33[0]~reg0.ACLR
rst_n => matrix_p33[1]~reg0.ACLR
rst_n => matrix_p33[2]~reg0.ACLR
rst_n => matrix_p33[3]~reg0.ACLR
rst_n => matrix_p33[4]~reg0.ACLR
rst_n => matrix_p33[5]~reg0.ACLR
rst_n => matrix_p33[6]~reg0.ACLR
rst_n => matrix_p33[7]~reg0.ACLR
rst_n => matrix_p32[0]~reg0.ACLR
rst_n => matrix_p32[1]~reg0.ACLR
rst_n => matrix_p32[2]~reg0.ACLR
rst_n => matrix_p32[3]~reg0.ACLR
rst_n => matrix_p32[4]~reg0.ACLR
rst_n => matrix_p32[5]~reg0.ACLR
rst_n => matrix_p32[6]~reg0.ACLR
rst_n => matrix_p32[7]~reg0.ACLR
rst_n => matrix_p31[0]~reg0.ACLR
rst_n => matrix_p31[1]~reg0.ACLR
rst_n => matrix_p31[2]~reg0.ACLR
rst_n => matrix_p31[3]~reg0.ACLR
rst_n => matrix_p31[4]~reg0.ACLR
rst_n => matrix_p31[5]~reg0.ACLR
rst_n => matrix_p31[6]~reg0.ACLR
rst_n => matrix_p31[7]~reg0.ACLR
rst_n => matrix_p23[0]~reg0.ACLR
rst_n => matrix_p23[1]~reg0.ACLR
rst_n => matrix_p23[2]~reg0.ACLR
rst_n => matrix_p23[3]~reg0.ACLR
rst_n => matrix_p23[4]~reg0.ACLR
rst_n => matrix_p23[5]~reg0.ACLR
rst_n => matrix_p23[6]~reg0.ACLR
rst_n => matrix_p23[7]~reg0.ACLR
rst_n => matrix_p22[0]~reg0.ACLR
rst_n => matrix_p22[1]~reg0.ACLR
rst_n => matrix_p22[2]~reg0.ACLR
rst_n => matrix_p22[3]~reg0.ACLR
rst_n => matrix_p22[4]~reg0.ACLR
rst_n => matrix_p22[5]~reg0.ACLR
rst_n => matrix_p22[6]~reg0.ACLR
rst_n => matrix_p22[7]~reg0.ACLR
rst_n => matrix_p21[0]~reg0.ACLR
rst_n => matrix_p21[1]~reg0.ACLR
rst_n => matrix_p21[2]~reg0.ACLR
rst_n => matrix_p21[3]~reg0.ACLR
rst_n => matrix_p21[4]~reg0.ACLR
rst_n => matrix_p21[5]~reg0.ACLR
rst_n => matrix_p21[6]~reg0.ACLR
rst_n => matrix_p21[7]~reg0.ACLR
rst_n => matrix_p13[0]~reg0.ACLR
rst_n => matrix_p13[1]~reg0.ACLR
rst_n => matrix_p13[2]~reg0.ACLR
rst_n => matrix_p13[3]~reg0.ACLR
rst_n => matrix_p13[4]~reg0.ACLR
rst_n => matrix_p13[5]~reg0.ACLR
rst_n => matrix_p13[6]~reg0.ACLR
rst_n => matrix_p13[7]~reg0.ACLR
rst_n => matrix_p12[0]~reg0.ACLR
rst_n => matrix_p12[1]~reg0.ACLR
rst_n => matrix_p12[2]~reg0.ACLR
rst_n => matrix_p12[3]~reg0.ACLR
rst_n => matrix_p12[4]~reg0.ACLR
rst_n => matrix_p12[5]~reg0.ACLR
rst_n => matrix_p12[6]~reg0.ACLR
rst_n => matrix_p12[7]~reg0.ACLR
rst_n => matrix_p11[0]~reg0.ACLR
rst_n => matrix_p11[1]~reg0.ACLR
rst_n => matrix_p11[2]~reg0.ACLR
rst_n => matrix_p11[3]~reg0.ACLR
rst_n => matrix_p11[4]~reg0.ACLR
rst_n => matrix_p11[5]~reg0.ACLR
rst_n => matrix_p11[6]~reg0.ACLR
rst_n => matrix_p11[7]~reg0.ACLR
rst_n => row3_data1[0].ACLR
rst_n => row3_data1[1].ACLR
rst_n => row3_data1[2].ACLR
rst_n => row3_data1[3].ACLR
rst_n => row3_data1[4].ACLR
rst_n => row3_data1[5].ACLR
rst_n => row3_data1[6].ACLR
rst_n => row3_data1[7].ACLR
rst_n => row3_data0[0].ACLR
rst_n => row3_data0[1].ACLR
rst_n => row3_data0[2].ACLR
rst_n => row3_data0[3].ACLR
rst_n => row3_data0[4].ACLR
rst_n => row3_data0[5].ACLR
rst_n => row3_data0[6].ACLR
rst_n => row3_data0[7].ACLR
rst_n => row2_data1[0].ACLR
rst_n => row2_data1[1].ACLR
rst_n => row2_data1[2].ACLR
rst_n => row2_data1[3].ACLR
rst_n => row2_data1[4].ACLR
rst_n => row2_data1[5].ACLR
rst_n => row2_data1[6].ACLR
rst_n => row2_data1[7].ACLR
rst_n => row2_data0[0].ACLR
rst_n => row2_data0[1].ACLR
rst_n => row2_data0[2].ACLR
rst_n => row2_data0[3].ACLR
rst_n => row2_data0[4].ACLR
rst_n => row2_data0[5].ACLR
rst_n => row2_data0[6].ACLR
rst_n => row2_data0[7].ACLR
rst_n => row1_data1[0].ACLR
rst_n => row1_data1[1].ACLR
rst_n => row1_data1[2].ACLR
rst_n => row1_data1[3].ACLR
rst_n => row1_data1[4].ACLR
rst_n => row1_data1[5].ACLR
rst_n => row1_data1[6].ACLR
rst_n => row1_data1[7].ACLR
rst_n => row1_data0[0].ACLR
rst_n => row1_data0[1].ACLR
rst_n => row1_data0[2].ACLR
rst_n => row1_data0[3].ACLR
rst_n => row1_data0[4].ACLR
rst_n => row1_data0[5].ACLR
rst_n => row1_data0[6].ACLR
rst_n => row1_data0[7].ACLR
rst_n => pixel_cnt[0].ACLR
rst_n => pixel_cnt[1].ACLR
rst_n => pixel_cnt[2].ACLR
rst_n => pixel_cnt[3].ACLR
rst_n => pixel_cnt[4].ACLR
rst_n => pixel_cnt[5].ACLR
rst_n => pixel_cnt[6].ACLR
rst_n => pixel_cnt[7].ACLR
rst_n => pixel_cnt[8].ACLR
rst_n => pixel_cnt[9].ACLR
rst_n => pixel_cnt[10].ACLR
rst_n => per_frame_href_r[0].ACLR
rst_n => per_frame_href_r[1].ACLR
rst_n => per_frame_href_r[2].ACLR
rst_n => per_frame_vsync_r[0].ACLR
rst_n => per_frame_vsync_r[1].ACLR
rst_n => per_frame_vsync_r[2].ACLR
rst_n => row3_data[0].ACLR
rst_n => row3_data[1].ACLR
rst_n => row3_data[2].ACLR
rst_n => row3_data[3].ACLR
rst_n => row3_data[4].ACLR
rst_n => row3_data[5].ACLR
rst_n => row3_data[6].ACLR
rst_n => row3_data[7].ACLR
per_frame_vsync => per_frame_vsync_r[0].DATAIN
per_frame_href => shift_clk_en.IN1
per_img_Gray[0] => row3_data.DATAB
per_img_Gray[1] => row3_data.DATAB
per_img_Gray[2] => row3_data.DATAB
per_img_Gray[3] => row3_data.DATAB
per_img_Gray[4] => row3_data.DATAB
per_img_Gray[5] => row3_data.DATAB
per_img_Gray[6] => row3_data.DATAB
per_img_Gray[7] => row3_data.DATAB
matrix_frame_vsync <= per_frame_vsync_r[2].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_href <= per_frame_href_r[2].DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[0] <= matrix_p11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[1] <= matrix_p11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[2] <= matrix_p11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[3] <= matrix_p11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[4] <= matrix_p11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[5] <= matrix_p11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[6] <= matrix_p11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p11[7] <= matrix_p11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[0] <= matrix_p12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[1] <= matrix_p12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[2] <= matrix_p12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[3] <= matrix_p12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[4] <= matrix_p12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[5] <= matrix_p12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[6] <= matrix_p12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p12[7] <= matrix_p12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[0] <= matrix_p13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[1] <= matrix_p13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[2] <= matrix_p13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[3] <= matrix_p13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[4] <= matrix_p13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[5] <= matrix_p13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[6] <= matrix_p13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p13[7] <= matrix_p13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[0] <= matrix_p21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[1] <= matrix_p21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[2] <= matrix_p21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[3] <= matrix_p21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[4] <= matrix_p21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[5] <= matrix_p21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[6] <= matrix_p21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p21[7] <= matrix_p21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[0] <= matrix_p22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[1] <= matrix_p22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[2] <= matrix_p22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[3] <= matrix_p22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[4] <= matrix_p22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[5] <= matrix_p22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[6] <= matrix_p22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p22[7] <= matrix_p22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[0] <= matrix_p23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[1] <= matrix_p23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[2] <= matrix_p23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[3] <= matrix_p23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[4] <= matrix_p23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[5] <= matrix_p23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[6] <= matrix_p23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p23[7] <= matrix_p23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[0] <= matrix_p31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[1] <= matrix_p31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[2] <= matrix_p31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[3] <= matrix_p31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[4] <= matrix_p31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[5] <= matrix_p31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[6] <= matrix_p31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p31[7] <= matrix_p31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[0] <= matrix_p32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[1] <= matrix_p32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[2] <= matrix_p32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[3] <= matrix_p32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[4] <= matrix_p32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[5] <= matrix_p32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[6] <= matrix_p32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p32[7] <= matrix_p32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[0] <= matrix_p33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[1] <= matrix_p33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[2] <= matrix_p33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[3] <= matrix_p33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[4] <= matrix_p33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[5] <= matrix_p33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[6] <= matrix_p33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_p33[7] <= matrix_p33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_7rv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_7rv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_7rv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_7rv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_7rv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_7rv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_7rv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_7rv:auto_generated.shiftin[7]
clock => shift_taps_7rv:auto_generated.clock
clken => shift_taps_7rv:auto_generated.clken
shiftout[0] <= shift_taps_7rv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_7rv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_7rv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_7rv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_7rv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_7rv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_7rv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_7rv:auto_generated.shiftout[7]
taps[0] <= shift_taps_7rv:auto_generated.taps[0]
taps[1] <= shift_taps_7rv:auto_generated.taps[1]
taps[2] <= shift_taps_7rv:auto_generated.taps[2]
taps[3] <= shift_taps_7rv:auto_generated.taps[3]
taps[4] <= shift_taps_7rv:auto_generated.taps[4]
taps[5] <= shift_taps_7rv:auto_generated.taps[5]
taps[6] <= shift_taps_7rv:auto_generated.taps[6]
taps[7] <= shift_taps_7rv:auto_generated.taps[7]
taps[8] <= shift_taps_7rv:auto_generated.taps[8]
taps[9] <= shift_taps_7rv:auto_generated.taps[9]
taps[10] <= shift_taps_7rv:auto_generated.taps[10]
taps[11] <= shift_taps_7rv:auto_generated.taps[11]
taps[12] <= shift_taps_7rv:auto_generated.taps[12]
taps[13] <= shift_taps_7rv:auto_generated.taps[13]
taps[14] <= shift_taps_7rv:auto_generated.taps[14]
taps[15] <= shift_taps_7rv:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated
clken => altsyncram_pja1:altsyncram2.clocken0
clken => cntr_3uf:cntr1.clk_en
clock => altsyncram_pja1:altsyncram2.clock0
clock => cntr_3uf:cntr1.clock
shiftin[0] => altsyncram_pja1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_pja1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_pja1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_pja1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_pja1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_pja1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_pja1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_pja1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_pja1:altsyncram2.q_b[8]
shiftout[1] <= altsyncram_pja1:altsyncram2.q_b[9]
shiftout[2] <= altsyncram_pja1:altsyncram2.q_b[10]
shiftout[3] <= altsyncram_pja1:altsyncram2.q_b[11]
shiftout[4] <= altsyncram_pja1:altsyncram2.q_b[12]
shiftout[5] <= altsyncram_pja1:altsyncram2.q_b[13]
shiftout[6] <= altsyncram_pja1:altsyncram2.q_b[14]
shiftout[7] <= altsyncram_pja1:altsyncram2.q_b[15]
taps[0] <= altsyncram_pja1:altsyncram2.q_b[0]
taps[1] <= altsyncram_pja1:altsyncram2.q_b[1]
taps[2] <= altsyncram_pja1:altsyncram2.q_b[2]
taps[3] <= altsyncram_pja1:altsyncram2.q_b[3]
taps[4] <= altsyncram_pja1:altsyncram2.q_b[4]
taps[5] <= altsyncram_pja1:altsyncram2.q_b[5]
taps[6] <= altsyncram_pja1:altsyncram2.q_b[6]
taps[7] <= altsyncram_pja1:altsyncram2.q_b[7]
taps[8] <= altsyncram_pja1:altsyncram2.q_b[8]
taps[9] <= altsyncram_pja1:altsyncram2.q_b[9]
taps[10] <= altsyncram_pja1:altsyncram2.q_b[10]
taps[11] <= altsyncram_pja1:altsyncram2.q_b[11]
taps[12] <= altsyncram_pja1:altsyncram2.q_b[12]
taps[13] <= altsyncram_pja1:altsyncram2.q_b[13]
taps[14] <= altsyncram_pja1:altsyncram2.q_b[14]
taps[15] <= altsyncram_pja1:altsyncram2.q_b[15]


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|top|RAW8_RGB888:u_RAW8_RGB888|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|cmos_write_req_gen:cmos_write_req_gen_m0
rst => read_addr_index[0]~reg0.ACLR
rst => read_addr_index[1]~reg0.ACLR
rst => write_addr_index[0]~reg0.ACLR
rst => write_addr_index[1]~reg0.ACLR
rst => write_req~reg0.ACLR
rst => cmos_vsync_d1.ACLR
rst => cmos_vsync_d0.ACLR
pclk => read_addr_index[0]~reg0.CLK
pclk => read_addr_index[1]~reg0.CLK
pclk => write_addr_index[0]~reg0.CLK
pclk => write_addr_index[1]~reg0.CLK
pclk => write_req~reg0.CLK
pclk => cmos_vsync_d1.CLK
pclk => cmos_vsync_d0.CLK
cmos_vsync => cmos_vsync_d0.DATAIN
write_req <= write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[0] <= write_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[1] <= write_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[0] <= read_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[1] <= read_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_req_ack => write_req.OUTPUTSELECT


|top|video_timing_data:video_timing_data_m0
video_clk => video_clk.IN1
rst => rst.IN1
read_req <= read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_req_ack => read_req.OUTPUTSELECT
read_en <= color_bar:color_bar_m0.de
read_data[0] => vout_data_r.DATAB
read_data[1] => vout_data_r.DATAB
read_data[2] => vout_data_r.DATAB
read_data[3] => vout_data_r.DATAB
read_data[4] => vout_data_r.DATAB
read_data[5] => vout_data_r.DATAB
read_data[6] => vout_data_r.DATAB
read_data[7] => vout_data_r.DATAB
read_data[8] => vout_data_r.DATAB
read_data[9] => vout_data_r.DATAB
read_data[10] => vout_data_r.DATAB
read_data[11] => vout_data_r.DATAB
read_data[12] => vout_data_r.DATAB
read_data[13] => vout_data_r.DATAB
read_data[14] => vout_data_r.DATAB
read_data[15] => vout_data_r.DATAB
hs <= video_hs_d1.DB_MAX_OUTPUT_PORT_TYPE
vs <= video_vs_d1.DB_MAX_OUTPUT_PORT_TYPE
de <= video_de_d1.DB_MAX_OUTPUT_PORT_TYPE
vout_data[0] <= vout_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
vout_data[1] <= vout_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
vout_data[2] <= vout_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
vout_data[3] <= vout_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
vout_data[4] <= vout_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
vout_data[5] <= vout_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
vout_data[6] <= vout_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
vout_data[7] <= vout_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
vout_data[8] <= vout_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
vout_data[9] <= vout_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
vout_data[10] <= vout_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
vout_data[11] <= vout_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
vout_data[12] <= vout_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
vout_data[13] <= vout_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
vout_data[14] <= vout_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
vout_data[15] <= vout_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[0] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[1] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[2] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[3] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[4] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[5] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[6] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[7] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[8] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[9] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[10] <= color_bar:color_bar_m0.h_active_cnt
h_active_cnt[11] <= color_bar:color_bar_m0.h_active_cnt
v_active_cnt[0] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[1] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[2] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[3] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[4] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[5] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[6] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[7] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[8] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[9] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[10] <= color_bar:color_bar_m0.v_active_cnt
v_active_cnt[11] <= color_bar:color_bar_m0.v_active_cnt


|top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0
clk => rgb_b_reg[0].CLK
clk => rgb_b_reg[1].CLK
clk => rgb_b_reg[2].CLK
clk => rgb_b_reg[3].CLK
clk => rgb_b_reg[4].CLK
clk => rgb_b_reg[5].CLK
clk => rgb_b_reg[6].CLK
clk => rgb_b_reg[7].CLK
clk => rgb_g_reg[0].CLK
clk => rgb_g_reg[1].CLK
clk => rgb_g_reg[2].CLK
clk => rgb_g_reg[3].CLK
clk => rgb_g_reg[4].CLK
clk => rgb_g_reg[5].CLK
clk => rgb_g_reg[6].CLK
clk => rgb_g_reg[7].CLK
clk => rgb_r_reg[0].CLK
clk => rgb_r_reg[1].CLK
clk => rgb_r_reg[2].CLK
clk => rgb_r_reg[3].CLK
clk => rgb_r_reg[4].CLK
clk => rgb_r_reg[5].CLK
clk => rgb_r_reg[6].CLK
clk => rgb_r_reg[7].CLK
clk => active_y_delay[0].CLK
clk => active_y_delay[1].CLK
clk => active_y_delay[2].CLK
clk => active_y_delay[3].CLK
clk => active_y_delay[4].CLK
clk => active_y_delay[5].CLK
clk => active_y_delay[6].CLK
clk => active_y_delay[7].CLK
clk => active_y_delay[8].CLK
clk => active_y_delay[9].CLK
clk => active_y_delay[10].CLK
clk => active_y_delay[11].CLK
clk => v_active.CLK
clk => vs_reg.CLK
clk => h_active.CLK
clk => hs_reg.CLK
clk => v_cnt_delay[0].CLK
clk => v_cnt_delay[1].CLK
clk => v_cnt_delay[2].CLK
clk => v_cnt_delay[3].CLK
clk => v_cnt_delay[4].CLK
clk => v_cnt_delay[5].CLK
clk => v_cnt_delay[6].CLK
clk => v_cnt_delay[7].CLK
clk => v_cnt_delay[8].CLK
clk => v_cnt_delay[9].CLK
clk => v_cnt_delay[10].CLK
clk => v_cnt_delay[11].CLK
clk => v_cnt[0].CLK
clk => v_cnt[1].CLK
clk => v_cnt[2].CLK
clk => v_cnt[3].CLK
clk => v_cnt[4].CLK
clk => v_cnt[5].CLK
clk => v_cnt[6].CLK
clk => v_cnt[7].CLK
clk => v_cnt[8].CLK
clk => v_cnt[9].CLK
clk => v_cnt[10].CLK
clk => v_cnt[11].CLK
clk => active_x_delay[0].CLK
clk => active_x_delay[1].CLK
clk => active_x_delay[2].CLK
clk => active_x_delay[3].CLK
clk => active_x_delay[4].CLK
clk => active_x_delay[5].CLK
clk => active_x_delay[6].CLK
clk => active_x_delay[7].CLK
clk => active_x_delay[8].CLK
clk => active_x_delay[9].CLK
clk => active_x_delay[10].CLK
clk => active_x_delay[11].CLK
clk => active_x[0].CLK
clk => active_x[1].CLK
clk => active_x[2].CLK
clk => active_x[3].CLK
clk => active_x[4].CLK
clk => active_x[5].CLK
clk => active_x[6].CLK
clk => active_x[7].CLK
clk => active_x[8].CLK
clk => active_x[9].CLK
clk => active_x[10].CLK
clk => active_x[11].CLK
clk => h_cnt_delay[0].CLK
clk => h_cnt_delay[1].CLK
clk => h_cnt_delay[2].CLK
clk => h_cnt_delay[3].CLK
clk => h_cnt_delay[4].CLK
clk => h_cnt_delay[5].CLK
clk => h_cnt_delay[6].CLK
clk => h_cnt_delay[7].CLK
clk => h_cnt_delay[8].CLK
clk => h_cnt_delay[9].CLK
clk => h_cnt_delay[10].CLK
clk => h_cnt_delay[11].CLK
clk => h_cnt[0].CLK
clk => h_cnt[1].CLK
clk => h_cnt[2].CLK
clk => h_cnt[3].CLK
clk => h_cnt[4].CLK
clk => h_cnt[5].CLK
clk => h_cnt[6].CLK
clk => h_cnt[7].CLK
clk => h_cnt[8].CLK
clk => h_cnt[9].CLK
clk => h_cnt[10].CLK
clk => h_cnt[11].CLK
clk => video_active_d0.CLK
clk => vs_reg_d0.CLK
clk => hs_reg_d0.CLK
rst => rgb_b_reg[0].ACLR
rst => rgb_b_reg[1].ACLR
rst => rgb_b_reg[2].ACLR
rst => rgb_b_reg[3].ACLR
rst => rgb_b_reg[4].ACLR
rst => rgb_b_reg[5].ACLR
rst => rgb_b_reg[6].ACLR
rst => rgb_b_reg[7].ACLR
rst => rgb_g_reg[0].ACLR
rst => rgb_g_reg[1].ACLR
rst => rgb_g_reg[2].ACLR
rst => rgb_g_reg[3].ACLR
rst => rgb_g_reg[4].ACLR
rst => rgb_g_reg[5].ACLR
rst => rgb_g_reg[6].ACLR
rst => rgb_g_reg[7].ACLR
rst => rgb_r_reg[0].ACLR
rst => rgb_r_reg[1].ACLR
rst => rgb_r_reg[2].ACLR
rst => rgb_r_reg[3].ACLR
rst => rgb_r_reg[4].ACLR
rst => rgb_r_reg[5].ACLR
rst => rgb_r_reg[6].ACLR
rst => rgb_r_reg[7].ACLR
rst => active_y_delay[0].ACLR
rst => active_y_delay[1].ACLR
rst => active_y_delay[2].ACLR
rst => active_y_delay[3].ACLR
rst => active_y_delay[4].ACLR
rst => active_y_delay[5].ACLR
rst => active_y_delay[6].ACLR
rst => active_y_delay[7].ACLR
rst => active_y_delay[8].ACLR
rst => active_y_delay[9].ACLR
rst => active_y_delay[10].ACLR
rst => active_y_delay[11].ACLR
rst => v_active.ACLR
rst => vs_reg.ACLR
rst => h_active.ACLR
rst => hs_reg.ACLR
rst => v_cnt_delay[0].ACLR
rst => v_cnt_delay[1].ACLR
rst => v_cnt_delay[2].ACLR
rst => v_cnt_delay[3].ACLR
rst => v_cnt_delay[4].ACLR
rst => v_cnt_delay[5].ACLR
rst => v_cnt_delay[6].ACLR
rst => v_cnt_delay[7].ACLR
rst => v_cnt_delay[8].ACLR
rst => v_cnt_delay[9].ACLR
rst => v_cnt_delay[10].ACLR
rst => v_cnt_delay[11].ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => active_x_delay[0].ACLR
rst => active_x_delay[1].ACLR
rst => active_x_delay[2].ACLR
rst => active_x_delay[3].ACLR
rst => active_x_delay[4].ACLR
rst => active_x_delay[5].ACLR
rst => active_x_delay[6].ACLR
rst => active_x_delay[7].ACLR
rst => active_x_delay[8].ACLR
rst => active_x_delay[9].ACLR
rst => active_x_delay[10].ACLR
rst => active_x_delay[11].ACLR
rst => active_x[0].ACLR
rst => active_x[1].ACLR
rst => active_x[2].ACLR
rst => active_x[3].ACLR
rst => active_x[4].ACLR
rst => active_x[5].ACLR
rst => active_x[6].ACLR
rst => active_x[7].ACLR
rst => active_x[8].ACLR
rst => active_x[9].ACLR
rst => active_x[10].ACLR
rst => active_x[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
rst => video_active_d0.ACLR
rst => vs_reg_d0.ACLR
rst => hs_reg_d0.ACLR
hs <= hs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= video_active_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_reg[7].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[0] <= active_x_delay[0].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[1] <= active_x_delay[1].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[2] <= active_x_delay[2].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[3] <= active_x_delay[3].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[4] <= active_x_delay[4].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[5] <= active_x_delay[5].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[6] <= active_x_delay[6].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[7] <= active_x_delay[7].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[8] <= active_x_delay[8].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[9] <= active_x_delay[9].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[10] <= active_x_delay[10].DB_MAX_OUTPUT_PORT_TYPE
h_active_cnt[11] <= active_x_delay[11].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[0] <= active_y_delay[0].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[1] <= active_y_delay[1].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[2] <= active_y_delay[2].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[3] <= active_y_delay[3].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[4] <= active_y_delay[4].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[5] <= active_y_delay[5].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[6] <= active_y_delay[6].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[7] <= active_y_delay[7].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[8] <= active_y_delay[8].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[9] <= active_y_delay[9].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[10] <= active_y_delay[10].DB_MAX_OUTPUT_PORT_TYPE
v_active_cnt[11] <= active_y_delay[11].DB_MAX_OUTPUT_PORT_TYPE


|top|rgb_to_ycbcr:rgb_to_ycbcr_m0
clk => ycbcr_de~reg0.CLK
clk => ycbcr_vs~reg0.CLK
clk => ycbcr_hs~reg0.CLK
clk => i_data_en_delay_3.CLK
clk => i_v_sync_delay_3.CLK
clk => i_h_sync_delay_3.CLK
clk => i_data_en_delay_2.CLK
clk => i_v_sync_delay_2.CLK
clk => i_h_sync_delay_2.CLK
clk => i_data_en_delay_1.CLK
clk => i_v_sync_delay_1.CLK
clk => i_h_sync_delay_1.CLK
clk => cr_tmp[0].CLK
clk => cr_tmp[1].CLK
clk => cr_tmp[2].CLK
clk => cr_tmp[3].CLK
clk => cr_tmp[4].CLK
clk => cr_tmp[5].CLK
clk => cr_tmp[6].CLK
clk => cr_tmp[7].CLK
clk => cr_tmp[8].CLK
clk => cr_tmp[9].CLK
clk => cb_tmp[0].CLK
clk => cb_tmp[1].CLK
clk => cb_tmp[2].CLK
clk => cb_tmp[3].CLK
clk => cb_tmp[4].CLK
clk => cb_tmp[5].CLK
clk => cb_tmp[6].CLK
clk => cb_tmp[7].CLK
clk => cb_tmp[8].CLK
clk => cb_tmp[9].CLK
clk => y_tmp[0].CLK
clk => y_tmp[1].CLK
clk => y_tmp[2].CLK
clk => y_tmp[3].CLK
clk => y_tmp[4].CLK
clk => y_tmp[5].CLK
clk => y_tmp[6].CLK
clk => y_tmp[7].CLK
clk => y_tmp[8].CLK
clk => y_tmp[9].CLK
clk => result_cr_18b[7].CLK
clk => result_cr_18b[8].CLK
clk => result_cr_18b[9].CLK
clk => result_cr_18b[10].CLK
clk => result_cr_18b[11].CLK
clk => result_cr_18b[12].CLK
clk => result_cr_18b[13].CLK
clk => result_cr_18b[14].CLK
clk => result_cr_18b[15].CLK
clk => result_cr_18b[16].CLK
clk => result_cr_18b[17].CLK
clk => result_cb_18b[7].CLK
clk => result_cb_18b[8].CLK
clk => result_cb_18b[9].CLK
clk => result_cb_18b[10].CLK
clk => result_cb_18b[11].CLK
clk => result_cb_18b[12].CLK
clk => result_cb_18b[13].CLK
clk => result_cb_18b[14].CLK
clk => result_cb_18b[15].CLK
clk => result_cb_18b[16].CLK
clk => result_cb_18b[17].CLK
clk => result_y_18b[7].CLK
clk => result_y_18b[8].CLK
clk => result_y_18b[9].CLK
clk => result_y_18b[10].CLK
clk => result_y_18b[11].CLK
clk => result_y_18b[12].CLK
clk => result_y_18b[13].CLK
clk => result_y_18b[14].CLK
clk => result_y_18b[15].CLK
clk => result_y_18b[16].CLK
clk => result_y_18b[17].CLK
clk => add_cr_1_18b[0].CLK
clk => add_cr_1_18b[1].CLK
clk => add_cr_1_18b[2].CLK
clk => add_cr_1_18b[3].CLK
clk => add_cr_1_18b[4].CLK
clk => add_cr_1_18b[5].CLK
clk => add_cr_1_18b[6].CLK
clk => add_cr_1_18b[7].CLK
clk => add_cr_1_18b[8].CLK
clk => add_cr_1_18b[9].CLK
clk => add_cr_1_18b[10].CLK
clk => add_cr_1_18b[11].CLK
clk => add_cr_1_18b[12].CLK
clk => add_cr_1_18b[13].CLK
clk => add_cr_1_18b[14].CLK
clk => add_cr_1_18b[15].CLK
clk => add_cr_1_18b[16].CLK
clk => add_cr_1_18b[17].CLK
clk => add_cb_1_18b[0].CLK
clk => add_cb_1_18b[1].CLK
clk => add_cb_1_18b[2].CLK
clk => add_cb_1_18b[3].CLK
clk => add_cb_1_18b[4].CLK
clk => add_cb_1_18b[5].CLK
clk => add_cb_1_18b[6].CLK
clk => add_cb_1_18b[7].CLK
clk => add_cb_1_18b[8].CLK
clk => add_cb_1_18b[9].CLK
clk => add_cb_1_18b[10].CLK
clk => add_cb_1_18b[11].CLK
clk => add_cb_1_18b[12].CLK
clk => add_cb_1_18b[13].CLK
clk => add_cb_1_18b[14].CLK
clk => add_cb_1_18b[15].CLK
clk => add_cb_1_18b[16].CLK
clk => add_cb_1_18b[17].CLK
clk => add_y_1_18b[0].CLK
clk => add_y_1_18b[1].CLK
clk => add_y_1_18b[2].CLK
clk => add_y_1_18b[3].CLK
clk => add_y_1_18b[4].CLK
clk => add_y_1_18b[5].CLK
clk => add_y_1_18b[6].CLK
clk => add_y_1_18b[7].CLK
clk => add_y_1_18b[8].CLK
clk => add_y_1_18b[9].CLK
clk => add_y_1_18b[10].CLK
clk => add_y_1_18b[11].CLK
clk => add_y_1_18b[12].CLK
clk => add_y_1_18b[13].CLK
clk => add_y_1_18b[14].CLK
clk => add_y_1_18b[15].CLK
clk => add_y_1_18b[16].CLK
clk => add_y_1_18b[17].CLK
clk => add_cr_0_18b[0].CLK
clk => add_cr_0_18b[1].CLK
clk => add_cr_0_18b[2].CLK
clk => add_cr_0_18b[3].CLK
clk => add_cr_0_18b[4].CLK
clk => add_cr_0_18b[5].CLK
clk => add_cr_0_18b[6].CLK
clk => add_cr_0_18b[7].CLK
clk => add_cr_0_18b[8].CLK
clk => add_cr_0_18b[9].CLK
clk => add_cr_0_18b[10].CLK
clk => add_cr_0_18b[11].CLK
clk => add_cr_0_18b[12].CLK
clk => add_cr_0_18b[13].CLK
clk => add_cr_0_18b[14].CLK
clk => add_cr_0_18b[15].CLK
clk => add_cr_0_18b[16].CLK
clk => add_cr_0_18b[17].CLK
clk => add_cb_0_18b[0].CLK
clk => add_cb_0_18b[1].CLK
clk => add_cb_0_18b[2].CLK
clk => add_cb_0_18b[3].CLK
clk => add_cb_0_18b[4].CLK
clk => add_cb_0_18b[5].CLK
clk => add_cb_0_18b[6].CLK
clk => add_cb_0_18b[7].CLK
clk => add_cb_0_18b[8].CLK
clk => add_cb_0_18b[9].CLK
clk => add_cb_0_18b[10].CLK
clk => add_cb_0_18b[11].CLK
clk => add_cb_0_18b[12].CLK
clk => add_cb_0_18b[13].CLK
clk => add_cb_0_18b[14].CLK
clk => add_cb_0_18b[15].CLK
clk => add_cb_0_18b[16].CLK
clk => add_cb_0_18b[17].CLK
clk => add_y_0_18b[0].CLK
clk => add_y_0_18b[1].CLK
clk => add_y_0_18b[2].CLK
clk => add_y_0_18b[3].CLK
clk => add_y_0_18b[4].CLK
clk => add_y_0_18b[5].CLK
clk => add_y_0_18b[6].CLK
clk => add_y_0_18b[7].CLK
clk => add_y_0_18b[8].CLK
clk => add_y_0_18b[9].CLK
clk => add_y_0_18b[10].CLK
clk => add_y_0_18b[11].CLK
clk => add_y_0_18b[12].CLK
clk => add_y_0_18b[13].CLK
clk => add_y_0_18b[14].CLK
clk => add_y_0_18b[15].CLK
clk => add_y_0_18b[16].CLK
clk => add_y_0_18b[17].CLK
clk => mult_b_for_cr_18b[0].CLK
clk => mult_b_for_cr_18b[1].CLK
clk => mult_b_for_cr_18b[2].CLK
clk => mult_b_for_cr_18b[3].CLK
clk => mult_b_for_cr_18b[4].CLK
clk => mult_b_for_cr_18b[5].CLK
clk => mult_b_for_cr_18b[6].CLK
clk => mult_b_for_cr_18b[7].CLK
clk => mult_b_for_cr_18b[8].CLK
clk => mult_b_for_cr_18b[9].CLK
clk => mult_b_for_cr_18b[10].CLK
clk => mult_b_for_cr_18b[11].CLK
clk => mult_b_for_cr_18b[12].CLK
clk => mult_b_for_cr_18b[13].CLK
clk => mult_b_for_cr_18b[14].CLK
clk => mult_b_for_cr_18b[15].CLK
clk => mult_b_for_cr_18b[16].CLK
clk => mult_b_for_cr_18b[17].CLK
clk => mult_b_for_cb_18b[0].CLK
clk => mult_b_for_cb_18b[1].CLK
clk => mult_b_for_cb_18b[2].CLK
clk => mult_b_for_cb_18b[3].CLK
clk => mult_b_for_cb_18b[4].CLK
clk => mult_b_for_cb_18b[5].CLK
clk => mult_b_for_cb_18b[6].CLK
clk => mult_b_for_cb_18b[7].CLK
clk => mult_b_for_cb_18b[8].CLK
clk => mult_b_for_cb_18b[9].CLK
clk => mult_b_for_cb_18b[10].CLK
clk => mult_b_for_cb_18b[11].CLK
clk => mult_b_for_cb_18b[12].CLK
clk => mult_b_for_cb_18b[13].CLK
clk => mult_b_for_cb_18b[14].CLK
clk => mult_b_for_cb_18b[15].CLK
clk => mult_b_for_cb_18b[16].CLK
clk => mult_b_for_cb_18b[17].CLK
clk => mult_b_for_y_18b[0].CLK
clk => mult_b_for_y_18b[1].CLK
clk => mult_b_for_y_18b[2].CLK
clk => mult_b_for_y_18b[3].CLK
clk => mult_b_for_y_18b[4].CLK
clk => mult_b_for_y_18b[5].CLK
clk => mult_b_for_y_18b[6].CLK
clk => mult_b_for_y_18b[7].CLK
clk => mult_b_for_y_18b[8].CLK
clk => mult_b_for_y_18b[9].CLK
clk => mult_b_for_y_18b[10].CLK
clk => mult_b_for_y_18b[11].CLK
clk => mult_b_for_y_18b[12].CLK
clk => mult_b_for_y_18b[13].CLK
clk => mult_b_for_y_18b[14].CLK
clk => mult_b_for_y_18b[15].CLK
clk => mult_b_for_y_18b[16].CLK
clk => mult_b_for_y_18b[17].CLK
clk => mult_g_for_cr_18b[0].CLK
clk => mult_g_for_cr_18b[1].CLK
clk => mult_g_for_cr_18b[2].CLK
clk => mult_g_for_cr_18b[3].CLK
clk => mult_g_for_cr_18b[4].CLK
clk => mult_g_for_cr_18b[5].CLK
clk => mult_g_for_cr_18b[6].CLK
clk => mult_g_for_cr_18b[7].CLK
clk => mult_g_for_cr_18b[8].CLK
clk => mult_g_for_cr_18b[9].CLK
clk => mult_g_for_cr_18b[10].CLK
clk => mult_g_for_cr_18b[11].CLK
clk => mult_g_for_cr_18b[12].CLK
clk => mult_g_for_cr_18b[13].CLK
clk => mult_g_for_cr_18b[14].CLK
clk => mult_g_for_cr_18b[15].CLK
clk => mult_g_for_cr_18b[16].CLK
clk => mult_g_for_cr_18b[17].CLK
clk => mult_g_for_cb_18b[0].CLK
clk => mult_g_for_cb_18b[1].CLK
clk => mult_g_for_cb_18b[2].CLK
clk => mult_g_for_cb_18b[3].CLK
clk => mult_g_for_cb_18b[4].CLK
clk => mult_g_for_cb_18b[5].CLK
clk => mult_g_for_cb_18b[6].CLK
clk => mult_g_for_cb_18b[7].CLK
clk => mult_g_for_cb_18b[8].CLK
clk => mult_g_for_cb_18b[9].CLK
clk => mult_g_for_cb_18b[10].CLK
clk => mult_g_for_cb_18b[11].CLK
clk => mult_g_for_cb_18b[12].CLK
clk => mult_g_for_cb_18b[13].CLK
clk => mult_g_for_cb_18b[14].CLK
clk => mult_g_for_cb_18b[15].CLK
clk => mult_g_for_cb_18b[16].CLK
clk => mult_g_for_cb_18b[17].CLK
clk => mult_g_for_y_18b[0].CLK
clk => mult_g_for_y_18b[1].CLK
clk => mult_g_for_y_18b[2].CLK
clk => mult_g_for_y_18b[3].CLK
clk => mult_g_for_y_18b[4].CLK
clk => mult_g_for_y_18b[5].CLK
clk => mult_g_for_y_18b[6].CLK
clk => mult_g_for_y_18b[7].CLK
clk => mult_g_for_y_18b[8].CLK
clk => mult_g_for_y_18b[9].CLK
clk => mult_g_for_y_18b[10].CLK
clk => mult_g_for_y_18b[11].CLK
clk => mult_g_for_y_18b[12].CLK
clk => mult_g_for_y_18b[13].CLK
clk => mult_g_for_y_18b[14].CLK
clk => mult_g_for_y_18b[15].CLK
clk => mult_g_for_y_18b[16].CLK
clk => mult_g_for_y_18b[17].CLK
clk => mult_r_for_cr_18b[0].CLK
clk => mult_r_for_cr_18b[1].CLK
clk => mult_r_for_cr_18b[2].CLK
clk => mult_r_for_cr_18b[3].CLK
clk => mult_r_for_cr_18b[4].CLK
clk => mult_r_for_cr_18b[5].CLK
clk => mult_r_for_cr_18b[6].CLK
clk => mult_r_for_cr_18b[7].CLK
clk => mult_r_for_cr_18b[8].CLK
clk => mult_r_for_cr_18b[9].CLK
clk => mult_r_for_cr_18b[10].CLK
clk => mult_r_for_cr_18b[11].CLK
clk => mult_r_for_cr_18b[12].CLK
clk => mult_r_for_cr_18b[13].CLK
clk => mult_r_for_cr_18b[14].CLK
clk => mult_r_for_cr_18b[15].CLK
clk => mult_r_for_cr_18b[16].CLK
clk => mult_r_for_cr_18b[17].CLK
clk => mult_r_for_cb_18b[0].CLK
clk => mult_r_for_cb_18b[1].CLK
clk => mult_r_for_cb_18b[2].CLK
clk => mult_r_for_cb_18b[3].CLK
clk => mult_r_for_cb_18b[4].CLK
clk => mult_r_for_cb_18b[5].CLK
clk => mult_r_for_cb_18b[6].CLK
clk => mult_r_for_cb_18b[7].CLK
clk => mult_r_for_cb_18b[8].CLK
clk => mult_r_for_cb_18b[9].CLK
clk => mult_r_for_cb_18b[10].CLK
clk => mult_r_for_cb_18b[11].CLK
clk => mult_r_for_cb_18b[12].CLK
clk => mult_r_for_cb_18b[13].CLK
clk => mult_r_for_cb_18b[14].CLK
clk => mult_r_for_cb_18b[15].CLK
clk => mult_r_for_cb_18b[16].CLK
clk => mult_r_for_cb_18b[17].CLK
clk => mult_r_for_y_18b[0].CLK
clk => mult_r_for_y_18b[1].CLK
clk => mult_r_for_y_18b[2].CLK
clk => mult_r_for_y_18b[3].CLK
clk => mult_r_for_y_18b[4].CLK
clk => mult_r_for_y_18b[5].CLK
clk => mult_r_for_y_18b[6].CLK
clk => mult_r_for_y_18b[7].CLK
clk => mult_r_for_y_18b[8].CLK
clk => mult_r_for_y_18b[9].CLK
clk => mult_r_for_y_18b[10].CLK
clk => mult_r_for_y_18b[11].CLK
clk => mult_r_for_y_18b[12].CLK
clk => mult_r_for_y_18b[13].CLK
clk => mult_r_for_y_18b[14].CLK
clk => mult_r_for_y_18b[15].CLK
clk => mult_r_for_y_18b[16].CLK
clk => mult_r_for_y_18b[17].CLK
rst => ycbcr_de~reg0.ACLR
rst => ycbcr_vs~reg0.ACLR
rst => ycbcr_hs~reg0.ACLR
rst => i_data_en_delay_3.ACLR
rst => i_v_sync_delay_3.ACLR
rst => i_h_sync_delay_3.ACLR
rst => i_data_en_delay_2.ACLR
rst => i_v_sync_delay_2.ACLR
rst => i_h_sync_delay_2.ACLR
rst => i_data_en_delay_1.ACLR
rst => i_v_sync_delay_1.ACLR
rst => i_h_sync_delay_1.ACLR
rst => cr_tmp[0].ACLR
rst => cr_tmp[1].ACLR
rst => cr_tmp[2].ACLR
rst => cr_tmp[3].ACLR
rst => cr_tmp[4].ACLR
rst => cr_tmp[5].ACLR
rst => cr_tmp[6].ACLR
rst => cr_tmp[7].ACLR
rst => cr_tmp[8].ACLR
rst => cr_tmp[9].ACLR
rst => cb_tmp[0].ACLR
rst => cb_tmp[1].ACLR
rst => cb_tmp[2].ACLR
rst => cb_tmp[3].ACLR
rst => cb_tmp[4].ACLR
rst => cb_tmp[5].ACLR
rst => cb_tmp[6].ACLR
rst => cb_tmp[7].ACLR
rst => cb_tmp[8].ACLR
rst => cb_tmp[9].ACLR
rst => y_tmp[0].ACLR
rst => y_tmp[1].ACLR
rst => y_tmp[2].ACLR
rst => y_tmp[3].ACLR
rst => y_tmp[4].ACLR
rst => y_tmp[5].ACLR
rst => y_tmp[6].ACLR
rst => y_tmp[7].ACLR
rst => y_tmp[8].ACLR
rst => y_tmp[9].ACLR
rst => result_cr_18b[7].ACLR
rst => result_cr_18b[8].ACLR
rst => result_cr_18b[9].ACLR
rst => result_cr_18b[10].ACLR
rst => result_cr_18b[11].ACLR
rst => result_cr_18b[12].ACLR
rst => result_cr_18b[13].ACLR
rst => result_cr_18b[14].ACLR
rst => result_cr_18b[15].ACLR
rst => result_cr_18b[16].ACLR
rst => result_cr_18b[17].ACLR
rst => result_cb_18b[7].ACLR
rst => result_cb_18b[8].ACLR
rst => result_cb_18b[9].ACLR
rst => result_cb_18b[10].ACLR
rst => result_cb_18b[11].ACLR
rst => result_cb_18b[12].ACLR
rst => result_cb_18b[13].ACLR
rst => result_cb_18b[14].ACLR
rst => result_cb_18b[15].ACLR
rst => result_cb_18b[16].ACLR
rst => result_cb_18b[17].ACLR
rst => result_y_18b[7].ACLR
rst => result_y_18b[8].ACLR
rst => result_y_18b[9].ACLR
rst => result_y_18b[10].ACLR
rst => result_y_18b[11].ACLR
rst => result_y_18b[12].ACLR
rst => result_y_18b[13].ACLR
rst => result_y_18b[14].ACLR
rst => result_y_18b[15].ACLR
rst => result_y_18b[16].ACLR
rst => result_y_18b[17].ACLR
rst => add_cr_1_18b[0].ACLR
rst => add_cr_1_18b[1].ACLR
rst => add_cr_1_18b[2].ACLR
rst => add_cr_1_18b[3].ACLR
rst => add_cr_1_18b[4].ACLR
rst => add_cr_1_18b[5].ACLR
rst => add_cr_1_18b[6].ACLR
rst => add_cr_1_18b[7].ACLR
rst => add_cr_1_18b[8].ACLR
rst => add_cr_1_18b[9].ACLR
rst => add_cr_1_18b[10].ACLR
rst => add_cr_1_18b[11].ACLR
rst => add_cr_1_18b[12].ACLR
rst => add_cr_1_18b[13].ACLR
rst => add_cr_1_18b[14].ACLR
rst => add_cr_1_18b[15].ACLR
rst => add_cr_1_18b[16].ACLR
rst => add_cr_1_18b[17].ACLR
rst => add_cb_1_18b[0].ACLR
rst => add_cb_1_18b[1].ACLR
rst => add_cb_1_18b[2].ACLR
rst => add_cb_1_18b[3].ACLR
rst => add_cb_1_18b[4].ACLR
rst => add_cb_1_18b[5].ACLR
rst => add_cb_1_18b[6].ACLR
rst => add_cb_1_18b[7].ACLR
rst => add_cb_1_18b[8].ACLR
rst => add_cb_1_18b[9].ACLR
rst => add_cb_1_18b[10].ACLR
rst => add_cb_1_18b[11].ACLR
rst => add_cb_1_18b[12].ACLR
rst => add_cb_1_18b[13].ACLR
rst => add_cb_1_18b[14].ACLR
rst => add_cb_1_18b[15].ACLR
rst => add_cb_1_18b[16].ACLR
rst => add_cb_1_18b[17].ACLR
rst => add_y_1_18b[0].ACLR
rst => add_y_1_18b[1].ACLR
rst => add_y_1_18b[2].ACLR
rst => add_y_1_18b[3].ACLR
rst => add_y_1_18b[4].ACLR
rst => add_y_1_18b[5].ACLR
rst => add_y_1_18b[6].ACLR
rst => add_y_1_18b[7].ACLR
rst => add_y_1_18b[8].ACLR
rst => add_y_1_18b[9].ACLR
rst => add_y_1_18b[10].ACLR
rst => add_y_1_18b[11].ACLR
rst => add_y_1_18b[12].ACLR
rst => add_y_1_18b[13].ACLR
rst => add_y_1_18b[14].ACLR
rst => add_y_1_18b[15].ACLR
rst => add_y_1_18b[16].ACLR
rst => add_y_1_18b[17].ACLR
rst => add_cr_0_18b[0].ACLR
rst => add_cr_0_18b[1].ACLR
rst => add_cr_0_18b[2].ACLR
rst => add_cr_0_18b[3].ACLR
rst => add_cr_0_18b[4].ACLR
rst => add_cr_0_18b[5].ACLR
rst => add_cr_0_18b[6].ACLR
rst => add_cr_0_18b[7].ACLR
rst => add_cr_0_18b[8].ACLR
rst => add_cr_0_18b[9].ACLR
rst => add_cr_0_18b[10].ACLR
rst => add_cr_0_18b[11].ACLR
rst => add_cr_0_18b[12].ACLR
rst => add_cr_0_18b[13].ACLR
rst => add_cr_0_18b[14].ACLR
rst => add_cr_0_18b[15].ACLR
rst => add_cr_0_18b[16].ACLR
rst => add_cr_0_18b[17].ACLR
rst => add_cb_0_18b[0].ACLR
rst => add_cb_0_18b[1].ACLR
rst => add_cb_0_18b[2].ACLR
rst => add_cb_0_18b[3].ACLR
rst => add_cb_0_18b[4].ACLR
rst => add_cb_0_18b[5].ACLR
rst => add_cb_0_18b[6].ACLR
rst => add_cb_0_18b[7].ACLR
rst => add_cb_0_18b[8].ACLR
rst => add_cb_0_18b[9].ACLR
rst => add_cb_0_18b[10].ACLR
rst => add_cb_0_18b[11].ACLR
rst => add_cb_0_18b[12].ACLR
rst => add_cb_0_18b[13].ACLR
rst => add_cb_0_18b[14].ACLR
rst => add_cb_0_18b[15].ACLR
rst => add_cb_0_18b[16].ACLR
rst => add_cb_0_18b[17].ACLR
rst => add_y_0_18b[0].ACLR
rst => add_y_0_18b[1].ACLR
rst => add_y_0_18b[2].ACLR
rst => add_y_0_18b[3].ACLR
rst => add_y_0_18b[4].ACLR
rst => add_y_0_18b[5].ACLR
rst => add_y_0_18b[6].ACLR
rst => add_y_0_18b[7].ACLR
rst => add_y_0_18b[8].ACLR
rst => add_y_0_18b[9].ACLR
rst => add_y_0_18b[10].ACLR
rst => add_y_0_18b[11].ACLR
rst => add_y_0_18b[12].ACLR
rst => add_y_0_18b[13].ACLR
rst => add_y_0_18b[14].ACLR
rst => add_y_0_18b[15].ACLR
rst => add_y_0_18b[16].ACLR
rst => add_y_0_18b[17].ACLR
rst => mult_b_for_cr_18b[0].ACLR
rst => mult_b_for_cr_18b[1].ACLR
rst => mult_b_for_cr_18b[2].ACLR
rst => mult_b_for_cr_18b[3].ACLR
rst => mult_b_for_cr_18b[4].ACLR
rst => mult_b_for_cr_18b[5].ACLR
rst => mult_b_for_cr_18b[6].ACLR
rst => mult_b_for_cr_18b[7].ACLR
rst => mult_b_for_cr_18b[8].ACLR
rst => mult_b_for_cr_18b[9].ACLR
rst => mult_b_for_cr_18b[10].ACLR
rst => mult_b_for_cr_18b[11].ACLR
rst => mult_b_for_cr_18b[12].ACLR
rst => mult_b_for_cr_18b[13].ACLR
rst => mult_b_for_cr_18b[14].ACLR
rst => mult_b_for_cr_18b[15].ACLR
rst => mult_b_for_cr_18b[16].ACLR
rst => mult_b_for_cr_18b[17].ACLR
rst => mult_b_for_cb_18b[0].ACLR
rst => mult_b_for_cb_18b[1].ACLR
rst => mult_b_for_cb_18b[2].ACLR
rst => mult_b_for_cb_18b[3].ACLR
rst => mult_b_for_cb_18b[4].ACLR
rst => mult_b_for_cb_18b[5].ACLR
rst => mult_b_for_cb_18b[6].ACLR
rst => mult_b_for_cb_18b[7].ACLR
rst => mult_b_for_cb_18b[8].ACLR
rst => mult_b_for_cb_18b[9].ACLR
rst => mult_b_for_cb_18b[10].ACLR
rst => mult_b_for_cb_18b[11].ACLR
rst => mult_b_for_cb_18b[12].ACLR
rst => mult_b_for_cb_18b[13].ACLR
rst => mult_b_for_cb_18b[14].ACLR
rst => mult_b_for_cb_18b[15].ACLR
rst => mult_b_for_cb_18b[16].ACLR
rst => mult_b_for_cb_18b[17].ACLR
rst => mult_b_for_y_18b[0].ACLR
rst => mult_b_for_y_18b[1].ACLR
rst => mult_b_for_y_18b[2].ACLR
rst => mult_b_for_y_18b[3].ACLR
rst => mult_b_for_y_18b[4].ACLR
rst => mult_b_for_y_18b[5].ACLR
rst => mult_b_for_y_18b[6].ACLR
rst => mult_b_for_y_18b[7].ACLR
rst => mult_b_for_y_18b[8].ACLR
rst => mult_b_for_y_18b[9].ACLR
rst => mult_b_for_y_18b[10].ACLR
rst => mult_b_for_y_18b[11].ACLR
rst => mult_b_for_y_18b[12].ACLR
rst => mult_b_for_y_18b[13].ACLR
rst => mult_b_for_y_18b[14].ACLR
rst => mult_b_for_y_18b[15].ACLR
rst => mult_b_for_y_18b[16].ACLR
rst => mult_b_for_y_18b[17].ACLR
rst => mult_g_for_cr_18b[0].ACLR
rst => mult_g_for_cr_18b[1].ACLR
rst => mult_g_for_cr_18b[2].ACLR
rst => mult_g_for_cr_18b[3].ACLR
rst => mult_g_for_cr_18b[4].ACLR
rst => mult_g_for_cr_18b[5].ACLR
rst => mult_g_for_cr_18b[6].ACLR
rst => mult_g_for_cr_18b[7].ACLR
rst => mult_g_for_cr_18b[8].ACLR
rst => mult_g_for_cr_18b[9].ACLR
rst => mult_g_for_cr_18b[10].ACLR
rst => mult_g_for_cr_18b[11].ACLR
rst => mult_g_for_cr_18b[12].ACLR
rst => mult_g_for_cr_18b[13].ACLR
rst => mult_g_for_cr_18b[14].ACLR
rst => mult_g_for_cr_18b[15].ACLR
rst => mult_g_for_cr_18b[16].ACLR
rst => mult_g_for_cr_18b[17].ACLR
rst => mult_g_for_cb_18b[0].ACLR
rst => mult_g_for_cb_18b[1].ACLR
rst => mult_g_for_cb_18b[2].ACLR
rst => mult_g_for_cb_18b[3].ACLR
rst => mult_g_for_cb_18b[4].ACLR
rst => mult_g_for_cb_18b[5].ACLR
rst => mult_g_for_cb_18b[6].ACLR
rst => mult_g_for_cb_18b[7].ACLR
rst => mult_g_for_cb_18b[8].ACLR
rst => mult_g_for_cb_18b[9].ACLR
rst => mult_g_for_cb_18b[10].ACLR
rst => mult_g_for_cb_18b[11].ACLR
rst => mult_g_for_cb_18b[12].ACLR
rst => mult_g_for_cb_18b[13].ACLR
rst => mult_g_for_cb_18b[14].ACLR
rst => mult_g_for_cb_18b[15].ACLR
rst => mult_g_for_cb_18b[16].ACLR
rst => mult_g_for_cb_18b[17].ACLR
rst => mult_g_for_y_18b[0].ACLR
rst => mult_g_for_y_18b[1].ACLR
rst => mult_g_for_y_18b[2].ACLR
rst => mult_g_for_y_18b[3].ACLR
rst => mult_g_for_y_18b[4].ACLR
rst => mult_g_for_y_18b[5].ACLR
rst => mult_g_for_y_18b[6].ACLR
rst => mult_g_for_y_18b[7].ACLR
rst => mult_g_for_y_18b[8].ACLR
rst => mult_g_for_y_18b[9].ACLR
rst => mult_g_for_y_18b[10].ACLR
rst => mult_g_for_y_18b[11].ACLR
rst => mult_g_for_y_18b[12].ACLR
rst => mult_g_for_y_18b[13].ACLR
rst => mult_g_for_y_18b[14].ACLR
rst => mult_g_for_y_18b[15].ACLR
rst => mult_g_for_y_18b[16].ACLR
rst => mult_g_for_y_18b[17].ACLR
rst => mult_r_for_cr_18b[0].ACLR
rst => mult_r_for_cr_18b[1].ACLR
rst => mult_r_for_cr_18b[2].ACLR
rst => mult_r_for_cr_18b[3].ACLR
rst => mult_r_for_cr_18b[4].ACLR
rst => mult_r_for_cr_18b[5].ACLR
rst => mult_r_for_cr_18b[6].ACLR
rst => mult_r_for_cr_18b[7].ACLR
rst => mult_r_for_cr_18b[8].ACLR
rst => mult_r_for_cr_18b[9].ACLR
rst => mult_r_for_cr_18b[10].ACLR
rst => mult_r_for_cr_18b[11].ACLR
rst => mult_r_for_cr_18b[12].ACLR
rst => mult_r_for_cr_18b[13].ACLR
rst => mult_r_for_cr_18b[14].ACLR
rst => mult_r_for_cr_18b[15].ACLR
rst => mult_r_for_cr_18b[16].ACLR
rst => mult_r_for_cr_18b[17].ACLR
rst => mult_r_for_cb_18b[0].ACLR
rst => mult_r_for_cb_18b[1].ACLR
rst => mult_r_for_cb_18b[2].ACLR
rst => mult_r_for_cb_18b[3].ACLR
rst => mult_r_for_cb_18b[4].ACLR
rst => mult_r_for_cb_18b[5].ACLR
rst => mult_r_for_cb_18b[6].ACLR
rst => mult_r_for_cb_18b[7].ACLR
rst => mult_r_for_cb_18b[8].ACLR
rst => mult_r_for_cb_18b[9].ACLR
rst => mult_r_for_cb_18b[10].ACLR
rst => mult_r_for_cb_18b[11].ACLR
rst => mult_r_for_cb_18b[12].ACLR
rst => mult_r_for_cb_18b[13].ACLR
rst => mult_r_for_cb_18b[14].ACLR
rst => mult_r_for_cb_18b[15].ACLR
rst => mult_r_for_cb_18b[16].ACLR
rst => mult_r_for_cb_18b[17].ACLR
rst => mult_r_for_y_18b[0].ACLR
rst => mult_r_for_y_18b[1].ACLR
rst => mult_r_for_y_18b[2].ACLR
rst => mult_r_for_y_18b[3].ACLR
rst => mult_r_for_y_18b[4].ACLR
rst => mult_r_for_y_18b[5].ACLR
rst => mult_r_for_y_18b[6].ACLR
rst => mult_r_for_y_18b[7].ACLR
rst => mult_r_for_y_18b[8].ACLR
rst => mult_r_for_y_18b[9].ACLR
rst => mult_r_for_y_18b[10].ACLR
rst => mult_r_for_y_18b[11].ACLR
rst => mult_r_for_y_18b[12].ACLR
rst => mult_r_for_y_18b[13].ACLR
rst => mult_r_for_y_18b[14].ACLR
rst => mult_r_for_y_18b[15].ACLR
rst => mult_r_for_y_18b[16].ACLR
rst => mult_r_for_y_18b[17].ACLR
rgb_r[0] => Mult0.IN13
rgb_r[0] => Mult1.IN12
rgb_r[0] => Add1.IN30
rgb_r[0] => Add0.IN19
rgb_r[1] => Mult0.IN12
rgb_r[1] => Mult1.IN11
rgb_r[1] => Add1.IN29
rgb_r[1] => Add0.IN18
rgb_r[2] => Mult0.IN11
rgb_r[2] => Mult1.IN10
rgb_r[2] => Add1.IN28
rgb_r[2] => Add0.IN17
rgb_r[3] => Mult0.IN10
rgb_r[3] => Mult1.IN9
rgb_r[3] => Add1.IN27
rgb_r[3] => Add0.IN16
rgb_r[4] => Mult0.IN9
rgb_r[4] => Mult1.IN8
rgb_r[4] => Add1.IN26
rgb_r[4] => Add0.IN15
rgb_r[5] => Mult0.IN8
rgb_r[5] => Mult1.IN7
rgb_r[5] => Add1.IN25
rgb_r[5] => Add0.IN14
rgb_r[6] => Mult0.IN7
rgb_r[6] => Mult1.IN6
rgb_r[6] => Add1.IN24
rgb_r[6] => Add0.IN13
rgb_r[7] => Mult0.IN6
rgb_r[7] => Mult1.IN5
rgb_r[7] => Add1.IN23
rgb_r[7] => Add0.IN12
rgb_g[0] => Mult2.IN15
rgb_g[0] => Mult3.IN14
rgb_g[0] => Mult4.IN14
rgb_g[1] => Mult2.IN14
rgb_g[1] => Mult3.IN13
rgb_g[1] => Mult4.IN13
rgb_g[2] => Mult2.IN13
rgb_g[2] => Mult3.IN12
rgb_g[2] => Mult4.IN12
rgb_g[3] => Mult2.IN12
rgb_g[3] => Mult3.IN11
rgb_g[3] => Mult4.IN11
rgb_g[4] => Mult2.IN11
rgb_g[4] => Mult3.IN10
rgb_g[4] => Mult4.IN10
rgb_g[5] => Mult2.IN10
rgb_g[5] => Mult3.IN9
rgb_g[5] => Mult4.IN9
rgb_g[6] => Mult2.IN9
rgb_g[6] => Mult3.IN8
rgb_g[6] => Mult4.IN8
rgb_g[7] => Mult2.IN8
rgb_g[7] => Mult3.IN7
rgb_g[7] => Mult4.IN7
rgb_b[0] => Add3.IN30
rgb_b[0] => Add4.IN16
rgb_b[0] => mult_b_for_cr_18b[1].DATAIN
rgb_b[0] => mult_b_for_y_18b[4].DATAIN
rgb_b[0] => Add2.IN19
rgb_b[1] => Add3.IN29
rgb_b[1] => Add4.IN15
rgb_b[1] => mult_b_for_cr_18b[2].DATAIN
rgb_b[1] => mult_b_for_y_18b[5].DATAIN
rgb_b[1] => Add2.IN18
rgb_b[2] => Add3.IN28
rgb_b[2] => Add4.IN13
rgb_b[2] => Add4.IN14
rgb_b[2] => mult_b_for_y_18b[6].DATAIN
rgb_b[2] => Add2.IN17
rgb_b[3] => Add3.IN27
rgb_b[3] => Add4.IN11
rgb_b[3] => Add4.IN12
rgb_b[3] => mult_b_for_y_18b[7].DATAIN
rgb_b[3] => Add2.IN16
rgb_b[4] => Add3.IN26
rgb_b[4] => Add4.IN9
rgb_b[4] => Add4.IN10
rgb_b[4] => mult_b_for_y_18b[8].DATAIN
rgb_b[4] => Add2.IN15
rgb_b[5] => Add3.IN25
rgb_b[5] => Add4.IN7
rgb_b[5] => Add4.IN8
rgb_b[5] => mult_b_for_y_18b[9].DATAIN
rgb_b[5] => Add2.IN14
rgb_b[6] => Add3.IN24
rgb_b[6] => Add4.IN5
rgb_b[6] => Add4.IN6
rgb_b[6] => mult_b_for_y_18b[10].DATAIN
rgb_b[6] => Add2.IN13
rgb_b[7] => Add3.IN23
rgb_b[7] => Add4.IN3
rgb_b[7] => Add4.IN4
rgb_b[7] => mult_b_for_y_18b[11].DATAIN
rgb_b[7] => Add2.IN12
rgb_hs => i_h_sync_delay_1.DATAIN
rgb_vs => i_v_sync_delay_1.DATAIN
rgb_de => i_data_en_delay_1.DATAIN
ycbcr_y[0] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[1] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[2] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[3] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[4] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[5] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[6] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_y[7] <= ycbcr_y.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[0] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[1] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[2] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[3] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[4] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[5] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[6] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cb[7] <= ycbcr_cb.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[0] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[1] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[2] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[3] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[4] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[5] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[6] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_cr[7] <= ycbcr_cr.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_hs <= ycbcr_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_vs <= ycbcr_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycbcr_de <= ycbcr_de~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m0
rst_n => _.IN1
rst_n => _.IN1
rst_n => Median[0].ACLR
rst_n => Median[1].ACLR
rst_n => Median[2].ACLR
rst_n => Median[3].ACLR
rst_n => Median[4].ACLR
rst_n => Median[5].ACLR
rst_n => Median[6].ACLR
rst_n => Median[7].ACLR
rst_n => Max_of_Min[0].ACLR
rst_n => Max_of_Min[1].ACLR
rst_n => Max_of_Min[2].ACLR
rst_n => Max_of_Min[3].ACLR
rst_n => Max_of_Min[4].ACLR
rst_n => Max_of_Min[5].ACLR
rst_n => Max_of_Min[6].ACLR
rst_n => Max_of_Min[7].ACLR
rst_n => Med_of_Med[0].ACLR
rst_n => Med_of_Med[1].ACLR
rst_n => Med_of_Med[2].ACLR
rst_n => Med_of_Med[3].ACLR
rst_n => Med_of_Med[4].ACLR
rst_n => Med_of_Med[5].ACLR
rst_n => Med_of_Med[6].ACLR
rst_n => Med_of_Med[7].ACLR
rst_n => Min_of_Max[0].ACLR
rst_n => Min_of_Max[1].ACLR
rst_n => Min_of_Max[2].ACLR
rst_n => Min_of_Max[3].ACLR
rst_n => Min_of_Max[4].ACLR
rst_n => Min_of_Max[5].ACLR
rst_n => Min_of_Max[6].ACLR
rst_n => Min_of_Max[7].ACLR
rst_n => Min3[0].ACLR
rst_n => Min3[1].ACLR
rst_n => Min3[2].ACLR
rst_n => Min3[3].ACLR
rst_n => Min3[4].ACLR
rst_n => Min3[5].ACLR
rst_n => Min3[6].ACLR
rst_n => Min3[7].ACLR
rst_n => Min2[0].ACLR
rst_n => Min2[1].ACLR
rst_n => Min2[2].ACLR
rst_n => Min2[3].ACLR
rst_n => Min2[4].ACLR
rst_n => Min2[5].ACLR
rst_n => Min2[6].ACLR
rst_n => Min2[7].ACLR
rst_n => Min1[0].ACLR
rst_n => Min1[1].ACLR
rst_n => Min1[2].ACLR
rst_n => Min1[3].ACLR
rst_n => Min1[4].ACLR
rst_n => Min1[5].ACLR
rst_n => Min1[6].ACLR
rst_n => Min1[7].ACLR
rst_n => Med3[0].ACLR
rst_n => Med3[1].ACLR
rst_n => Med3[2].ACLR
rst_n => Med3[3].ACLR
rst_n => Med3[4].ACLR
rst_n => Med3[5].ACLR
rst_n => Med3[6].ACLR
rst_n => Med3[7].ACLR
rst_n => Med2[0].ACLR
rst_n => Med2[1].ACLR
rst_n => Med2[2].ACLR
rst_n => Med2[3].ACLR
rst_n => Med2[4].ACLR
rst_n => Med2[5].ACLR
rst_n => Med2[6].ACLR
rst_n => Med2[7].ACLR
rst_n => Med1[0].ACLR
rst_n => Med1[1].ACLR
rst_n => Med1[2].ACLR
rst_n => Med1[3].ACLR
rst_n => Med1[4].ACLR
rst_n => Med1[5].ACLR
rst_n => Med1[6].ACLR
rst_n => Med1[7].ACLR
rst_n => Max3[0].ACLR
rst_n => Max3[1].ACLR
rst_n => Max3[2].ACLR
rst_n => Max3[3].ACLR
rst_n => Max3[4].ACLR
rst_n => Max3[5].ACLR
rst_n => Max3[6].ACLR
rst_n => Max3[7].ACLR
rst_n => Max2[0].ACLR
rst_n => Max2[1].ACLR
rst_n => Max2[2].ACLR
rst_n => Max2[3].ACLR
rst_n => Max2[4].ACLR
rst_n => Max2[5].ACLR
rst_n => Max2[6].ACLR
rst_n => Max2[7].ACLR
rst_n => Max1[0].ACLR
rst_n => Max1[1].ACLR
rst_n => Max1[2].ACLR
rst_n => Max1[3].ACLR
rst_n => Max1[4].ACLR
rst_n => Max1[5].ACLR
rst_n => Max1[6].ACLR
rst_n => Max1[7].ACLR
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => de_buf[7].ACLR
rst_n => de_buf[8].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => vs_buf[7].ACLR
rst_n => vs_buf[8].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => hs_buf[7].ACLR
rst_n => hs_buf[8].ACLR
pclk => pclk.IN2
ycbcr_hs => hs_buf[0].DATAIN
ycbcr_vs => vs_buf[0].DATAIN
ycbcr_de => ycbcr_de.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Median[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Median[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Median[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Median[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Median[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Median[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Median[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Median[7].DB_MAX_OUTPUT_PORT_TYPE
median_hs <= hs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_vs <= vs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_de <= de_buf[8].DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
data_in[1] => linebuffer:lb1.data_in[1]
data_in[2] => linebuffer:lb1.data_in[2]
data_in[3] => linebuffer:lb1.data_in[3]
data_in[4] => linebuffer:lb1.data_in[4]
data_in[5] => linebuffer:lb1.data_in[5]
data_in[6] => linebuffer:lb1.data_in[6]
data_in[7] => linebuffer:lb1.data_in[7]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[0][1]
data_out[2] <= linebuffer:lb1.data_out[0][2]
data_out[3] <= linebuffer:lb1.data_out[0][3]
data_out[4] <= linebuffer:lb1.data_out[0][4]
data_out[5] <= linebuffer:lb1.data_out[0][5]
data_out[6] <= linebuffer:lb1.data_out[0][6]
data_out[7] <= linebuffer:lb1.data_out[0][7]
data_out[8] <= linebuffer:lb1.data_out[1][0]
data_out[9] <= linebuffer:lb1.data_out[1][1]
data_out[10] <= linebuffer:lb1.data_out[1][2]
data_out[11] <= linebuffer:lb1.data_out[1][3]
data_out[12] <= linebuffer:lb1.data_out[1][4]
data_out[13] <= linebuffer:lb1.data_out[1][5]
data_out[14] <= linebuffer:lb1.data_out[1][6]
data_out[15] <= linebuffer:lb1.data_out[1][7]
data_out[16] <= linebuffer:lb1.data_out[2][0]
data_out[17] <= linebuffer:lb1.data_out[2][1]
data_out[18] <= linebuffer:lb1.data_out[2][2]
data_out[19] <= linebuffer:lb1.data_out[2][3]
data_out[20] <= linebuffer:lb1.data_out[2][4]
data_out[21] <= linebuffer:lb1.data_out[2][5]
data_out[22] <= linebuffer:lb1.data_out[2][6]
data_out[23] <= linebuffer:lb1.data_out[2][7]


|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][7].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_cascade_en[0].ENA
ce => d_read_h_pointer[0][0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[1][1].ENA
ce => d2_mem_dout[1][2].ENA
ce => d2_mem_dout[1][3].ENA
ce => d2_mem_dout[1][4].ENA
ce => d2_mem_dout[1][5].ENA
ce => d2_mem_dout[1][6].ENA
ce => d2_mem_dout[1][7].ENA
ce => d2_mem_dout[0][0].ENA
ce => d2_mem_dout[0][1].ENA
ce => d2_mem_dout[0][2].ENA
ce => d2_mem_dout[0][3].ENA
ce => d2_mem_dout[0][4].ENA
ce => d2_mem_dout[0][5].ENA
ce => d2_mem_dout[0][6].ENA
ce => d2_mem_dout[0][7].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_data_in[1].ENA
ce => d_data_in[2].ENA
ce => d_data_in[3].ENA
ce => d_data_in[4].ENA
ce => d_data_in[5].ENA
ce => d_data_in[6].ENA
ce => d_data_in[7].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_data_in[1].CLK
wr_clk => d_data_in[2].CLK
wr_clk => d_data_in[3].CLK
wr_clk => d_data_in[4].CLK
wr_clk => d_data_in[5].CLK
wr_clk => d_data_in[6].CLK
wr_clk => d_data_in[7].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
data_in[1] => d_data_in[1].DATAIN
data_in[2] => d_data_in[2].DATAIN
data_in[3] => d_data_in[3].DATAIN
data_in[4] => d_data_in[4].DATAIN
data_in[5] => d_data_in[5].DATAIN
data_in[6] => d_data_in[6].DATAIN
data_in[7] => d_data_in[7].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[1][1].CLK
rd_clk => d2_mem_dout[1][2].CLK
rd_clk => d2_mem_dout[1][3].CLK
rd_clk => d2_mem_dout[1][4].CLK
rd_clk => d2_mem_dout[1][5].CLK
rd_clk => d2_mem_dout[1][6].CLK
rd_clk => d2_mem_dout[1][7].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d2_mem_dout[0][1].CLK
rd_clk => d2_mem_dout[0][2].CLK
rd_clk => d2_mem_dout[0][3].CLK
rd_clk => d2_mem_dout[0][4].CLK
rd_clk => d2_mem_dout[0][5].CLK
rd_clk => d2_mem_dout[0][6].CLK
rd_clk => d2_mem_dout[0][7].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= dp_bram:linebuf1.dout[1]
data_out[0][2] <= dp_bram:linebuf1.dout[2]
data_out[0][3] <= dp_bram:linebuf1.dout[3]
data_out[0][4] <= dp_bram:linebuf1.dout[4]
data_out[0][5] <= dp_bram:linebuf1.dout[5]
data_out[0][6] <= dp_bram:linebuf1.dout[6]
data_out[0][7] <= dp_bram:linebuf1.dout[7]
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= dp_bram:mem_array_wr:1:linebufn.dout[1]
data_out[1][2] <= dp_bram:mem_array_wr:1:linebufn.dout[2]
data_out[1][3] <= dp_bram:mem_array_wr:1:linebufn.dout[3]
data_out[1][4] <= dp_bram:mem_array_wr:1:linebufn.dout[4]
data_out[1][5] <= dp_bram:mem_array_wr:1:linebufn.dout[5]
data_out[1][6] <= dp_bram:mem_array_wr:1:linebufn.dout[6]
data_out[1][7] <= dp_bram:mem_array_wr:1:linebufn.dout[7]
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= dp_bram:mem_array_wr:2:linebufn.dout[1]
data_out[2][2] <= dp_bram:mem_array_wr:2:linebufn.dout[2]
data_out[2][3] <= dp_bram:mem_array_wr:2:linebufn.dout[3]
data_out[2][4] <= dp_bram:mem_array_wr:2:linebufn.dout[4]
data_out[2][5] <= dp_bram:mem_array_wr:2:linebufn.dout[5]
data_out[2][6] <= dp_bram:mem_array_wr:2:linebufn.dout[6]
data_out[2][7] <= dp_bram:mem_array_wr:2:linebufn.dout[7]
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m0|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m2
rst_n => _.IN1
rst_n => _.IN1
rst_n => Median[0].ACLR
rst_n => Median[1].ACLR
rst_n => Median[2].ACLR
rst_n => Median[3].ACLR
rst_n => Median[4].ACLR
rst_n => Median[5].ACLR
rst_n => Median[6].ACLR
rst_n => Median[7].ACLR
rst_n => Max_of_Min[0].ACLR
rst_n => Max_of_Min[1].ACLR
rst_n => Max_of_Min[2].ACLR
rst_n => Max_of_Min[3].ACLR
rst_n => Max_of_Min[4].ACLR
rst_n => Max_of_Min[5].ACLR
rst_n => Max_of_Min[6].ACLR
rst_n => Max_of_Min[7].ACLR
rst_n => Med_of_Med[0].ACLR
rst_n => Med_of_Med[1].ACLR
rst_n => Med_of_Med[2].ACLR
rst_n => Med_of_Med[3].ACLR
rst_n => Med_of_Med[4].ACLR
rst_n => Med_of_Med[5].ACLR
rst_n => Med_of_Med[6].ACLR
rst_n => Med_of_Med[7].ACLR
rst_n => Min_of_Max[0].ACLR
rst_n => Min_of_Max[1].ACLR
rst_n => Min_of_Max[2].ACLR
rst_n => Min_of_Max[3].ACLR
rst_n => Min_of_Max[4].ACLR
rst_n => Min_of_Max[5].ACLR
rst_n => Min_of_Max[6].ACLR
rst_n => Min_of_Max[7].ACLR
rst_n => Min3[0].ACLR
rst_n => Min3[1].ACLR
rst_n => Min3[2].ACLR
rst_n => Min3[3].ACLR
rst_n => Min3[4].ACLR
rst_n => Min3[5].ACLR
rst_n => Min3[6].ACLR
rst_n => Min3[7].ACLR
rst_n => Min2[0].ACLR
rst_n => Min2[1].ACLR
rst_n => Min2[2].ACLR
rst_n => Min2[3].ACLR
rst_n => Min2[4].ACLR
rst_n => Min2[5].ACLR
rst_n => Min2[6].ACLR
rst_n => Min2[7].ACLR
rst_n => Min1[0].ACLR
rst_n => Min1[1].ACLR
rst_n => Min1[2].ACLR
rst_n => Min1[3].ACLR
rst_n => Min1[4].ACLR
rst_n => Min1[5].ACLR
rst_n => Min1[6].ACLR
rst_n => Min1[7].ACLR
rst_n => Med3[0].ACLR
rst_n => Med3[1].ACLR
rst_n => Med3[2].ACLR
rst_n => Med3[3].ACLR
rst_n => Med3[4].ACLR
rst_n => Med3[5].ACLR
rst_n => Med3[6].ACLR
rst_n => Med3[7].ACLR
rst_n => Med2[0].ACLR
rst_n => Med2[1].ACLR
rst_n => Med2[2].ACLR
rst_n => Med2[3].ACLR
rst_n => Med2[4].ACLR
rst_n => Med2[5].ACLR
rst_n => Med2[6].ACLR
rst_n => Med2[7].ACLR
rst_n => Med1[0].ACLR
rst_n => Med1[1].ACLR
rst_n => Med1[2].ACLR
rst_n => Med1[3].ACLR
rst_n => Med1[4].ACLR
rst_n => Med1[5].ACLR
rst_n => Med1[6].ACLR
rst_n => Med1[7].ACLR
rst_n => Max3[0].ACLR
rst_n => Max3[1].ACLR
rst_n => Max3[2].ACLR
rst_n => Max3[3].ACLR
rst_n => Max3[4].ACLR
rst_n => Max3[5].ACLR
rst_n => Max3[6].ACLR
rst_n => Max3[7].ACLR
rst_n => Max2[0].ACLR
rst_n => Max2[1].ACLR
rst_n => Max2[2].ACLR
rst_n => Max2[3].ACLR
rst_n => Max2[4].ACLR
rst_n => Max2[5].ACLR
rst_n => Max2[6].ACLR
rst_n => Max2[7].ACLR
rst_n => Max1[0].ACLR
rst_n => Max1[1].ACLR
rst_n => Max1[2].ACLR
rst_n => Max1[3].ACLR
rst_n => Max1[4].ACLR
rst_n => Max1[5].ACLR
rst_n => Max1[6].ACLR
rst_n => Max1[7].ACLR
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => de_buf[7].ACLR
rst_n => de_buf[8].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => vs_buf[7].ACLR
rst_n => vs_buf[8].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => hs_buf[7].ACLR
rst_n => hs_buf[8].ACLR
pclk => pclk.IN2
ycbcr_hs => hs_buf[0].DATAIN
ycbcr_vs => vs_buf[0].DATAIN
ycbcr_de => ycbcr_de.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Median[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Median[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Median[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Median[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Median[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Median[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Median[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Median[7].DB_MAX_OUTPUT_PORT_TYPE
median_hs <= hs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_vs <= vs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_de <= de_buf[8].DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
data_in[1] => linebuffer:lb1.data_in[1]
data_in[2] => linebuffer:lb1.data_in[2]
data_in[3] => linebuffer:lb1.data_in[3]
data_in[4] => linebuffer:lb1.data_in[4]
data_in[5] => linebuffer:lb1.data_in[5]
data_in[6] => linebuffer:lb1.data_in[6]
data_in[7] => linebuffer:lb1.data_in[7]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[0][1]
data_out[2] <= linebuffer:lb1.data_out[0][2]
data_out[3] <= linebuffer:lb1.data_out[0][3]
data_out[4] <= linebuffer:lb1.data_out[0][4]
data_out[5] <= linebuffer:lb1.data_out[0][5]
data_out[6] <= linebuffer:lb1.data_out[0][6]
data_out[7] <= linebuffer:lb1.data_out[0][7]
data_out[8] <= linebuffer:lb1.data_out[1][0]
data_out[9] <= linebuffer:lb1.data_out[1][1]
data_out[10] <= linebuffer:lb1.data_out[1][2]
data_out[11] <= linebuffer:lb1.data_out[1][3]
data_out[12] <= linebuffer:lb1.data_out[1][4]
data_out[13] <= linebuffer:lb1.data_out[1][5]
data_out[14] <= linebuffer:lb1.data_out[1][6]
data_out[15] <= linebuffer:lb1.data_out[1][7]
data_out[16] <= linebuffer:lb1.data_out[2][0]
data_out[17] <= linebuffer:lb1.data_out[2][1]
data_out[18] <= linebuffer:lb1.data_out[2][2]
data_out[19] <= linebuffer:lb1.data_out[2][3]
data_out[20] <= linebuffer:lb1.data_out[2][4]
data_out[21] <= linebuffer:lb1.data_out[2][5]
data_out[22] <= linebuffer:lb1.data_out[2][6]
data_out[23] <= linebuffer:lb1.data_out[2][7]


|top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][7].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_cascade_en[0].ENA
ce => d_read_h_pointer[0][0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[1][1].ENA
ce => d2_mem_dout[1][2].ENA
ce => d2_mem_dout[1][3].ENA
ce => d2_mem_dout[1][4].ENA
ce => d2_mem_dout[1][5].ENA
ce => d2_mem_dout[1][6].ENA
ce => d2_mem_dout[1][7].ENA
ce => d2_mem_dout[0][0].ENA
ce => d2_mem_dout[0][1].ENA
ce => d2_mem_dout[0][2].ENA
ce => d2_mem_dout[0][3].ENA
ce => d2_mem_dout[0][4].ENA
ce => d2_mem_dout[0][5].ENA
ce => d2_mem_dout[0][6].ENA
ce => d2_mem_dout[0][7].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_data_in[1].ENA
ce => d_data_in[2].ENA
ce => d_data_in[3].ENA
ce => d_data_in[4].ENA
ce => d_data_in[5].ENA
ce => d_data_in[6].ENA
ce => d_data_in[7].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_data_in[1].CLK
wr_clk => d_data_in[2].CLK
wr_clk => d_data_in[3].CLK
wr_clk => d_data_in[4].CLK
wr_clk => d_data_in[5].CLK
wr_clk => d_data_in[6].CLK
wr_clk => d_data_in[7].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
data_in[1] => d_data_in[1].DATAIN
data_in[2] => d_data_in[2].DATAIN
data_in[3] => d_data_in[3].DATAIN
data_in[4] => d_data_in[4].DATAIN
data_in[5] => d_data_in[5].DATAIN
data_in[6] => d_data_in[6].DATAIN
data_in[7] => d_data_in[7].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[1][1].CLK
rd_clk => d2_mem_dout[1][2].CLK
rd_clk => d2_mem_dout[1][3].CLK
rd_clk => d2_mem_dout[1][4].CLK
rd_clk => d2_mem_dout[1][5].CLK
rd_clk => d2_mem_dout[1][6].CLK
rd_clk => d2_mem_dout[1][7].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d2_mem_dout[0][1].CLK
rd_clk => d2_mem_dout[0][2].CLK
rd_clk => d2_mem_dout[0][3].CLK
rd_clk => d2_mem_dout[0][4].CLK
rd_clk => d2_mem_dout[0][5].CLK
rd_clk => d2_mem_dout[0][6].CLK
rd_clk => d2_mem_dout[0][7].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= dp_bram:linebuf1.dout[1]
data_out[0][2] <= dp_bram:linebuf1.dout[2]
data_out[0][3] <= dp_bram:linebuf1.dout[3]
data_out[0][4] <= dp_bram:linebuf1.dout[4]
data_out[0][5] <= dp_bram:linebuf1.dout[5]
data_out[0][6] <= dp_bram:linebuf1.dout[6]
data_out[0][7] <= dp_bram:linebuf1.dout[7]
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= dp_bram:mem_array_wr:1:linebufn.dout[1]
data_out[1][2] <= dp_bram:mem_array_wr:1:linebufn.dout[2]
data_out[1][3] <= dp_bram:mem_array_wr:1:linebufn.dout[3]
data_out[1][4] <= dp_bram:mem_array_wr:1:linebufn.dout[4]
data_out[1][5] <= dp_bram:mem_array_wr:1:linebufn.dout[5]
data_out[1][6] <= dp_bram:mem_array_wr:1:linebufn.dout[6]
data_out[1][7] <= dp_bram:mem_array_wr:1:linebufn.dout[7]
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= dp_bram:mem_array_wr:2:linebufn.dout[1]
data_out[2][2] <= dp_bram:mem_array_wr:2:linebufn.dout[2]
data_out[2][3] <= dp_bram:mem_array_wr:2:linebufn.dout[3]
data_out[2][4] <= dp_bram:mem_array_wr:2:linebufn.dout[4]
data_out[2][5] <= dp_bram:mem_array_wr:2:linebufn.dout[5]
data_out[2][6] <= dp_bram:mem_array_wr:2:linebufn.dout[6]
data_out[2][7] <= dp_bram:mem_array_wr:2:linebufn.dout[7]
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m2|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m3
rst_n => _.IN1
rst_n => _.IN1
rst_n => Median[0].ACLR
rst_n => Median[1].ACLR
rst_n => Median[2].ACLR
rst_n => Median[3].ACLR
rst_n => Median[4].ACLR
rst_n => Median[5].ACLR
rst_n => Median[6].ACLR
rst_n => Median[7].ACLR
rst_n => Max_of_Min[0].ACLR
rst_n => Max_of_Min[1].ACLR
rst_n => Max_of_Min[2].ACLR
rst_n => Max_of_Min[3].ACLR
rst_n => Max_of_Min[4].ACLR
rst_n => Max_of_Min[5].ACLR
rst_n => Max_of_Min[6].ACLR
rst_n => Max_of_Min[7].ACLR
rst_n => Med_of_Med[0].ACLR
rst_n => Med_of_Med[1].ACLR
rst_n => Med_of_Med[2].ACLR
rst_n => Med_of_Med[3].ACLR
rst_n => Med_of_Med[4].ACLR
rst_n => Med_of_Med[5].ACLR
rst_n => Med_of_Med[6].ACLR
rst_n => Med_of_Med[7].ACLR
rst_n => Min_of_Max[0].ACLR
rst_n => Min_of_Max[1].ACLR
rst_n => Min_of_Max[2].ACLR
rst_n => Min_of_Max[3].ACLR
rst_n => Min_of_Max[4].ACLR
rst_n => Min_of_Max[5].ACLR
rst_n => Min_of_Max[6].ACLR
rst_n => Min_of_Max[7].ACLR
rst_n => Min3[0].ACLR
rst_n => Min3[1].ACLR
rst_n => Min3[2].ACLR
rst_n => Min3[3].ACLR
rst_n => Min3[4].ACLR
rst_n => Min3[5].ACLR
rst_n => Min3[6].ACLR
rst_n => Min3[7].ACLR
rst_n => Min2[0].ACLR
rst_n => Min2[1].ACLR
rst_n => Min2[2].ACLR
rst_n => Min2[3].ACLR
rst_n => Min2[4].ACLR
rst_n => Min2[5].ACLR
rst_n => Min2[6].ACLR
rst_n => Min2[7].ACLR
rst_n => Min1[0].ACLR
rst_n => Min1[1].ACLR
rst_n => Min1[2].ACLR
rst_n => Min1[3].ACLR
rst_n => Min1[4].ACLR
rst_n => Min1[5].ACLR
rst_n => Min1[6].ACLR
rst_n => Min1[7].ACLR
rst_n => Med3[0].ACLR
rst_n => Med3[1].ACLR
rst_n => Med3[2].ACLR
rst_n => Med3[3].ACLR
rst_n => Med3[4].ACLR
rst_n => Med3[5].ACLR
rst_n => Med3[6].ACLR
rst_n => Med3[7].ACLR
rst_n => Med2[0].ACLR
rst_n => Med2[1].ACLR
rst_n => Med2[2].ACLR
rst_n => Med2[3].ACLR
rst_n => Med2[4].ACLR
rst_n => Med2[5].ACLR
rst_n => Med2[6].ACLR
rst_n => Med2[7].ACLR
rst_n => Med1[0].ACLR
rst_n => Med1[1].ACLR
rst_n => Med1[2].ACLR
rst_n => Med1[3].ACLR
rst_n => Med1[4].ACLR
rst_n => Med1[5].ACLR
rst_n => Med1[6].ACLR
rst_n => Med1[7].ACLR
rst_n => Max3[0].ACLR
rst_n => Max3[1].ACLR
rst_n => Max3[2].ACLR
rst_n => Max3[3].ACLR
rst_n => Max3[4].ACLR
rst_n => Max3[5].ACLR
rst_n => Max3[6].ACLR
rst_n => Max3[7].ACLR
rst_n => Max2[0].ACLR
rst_n => Max2[1].ACLR
rst_n => Max2[2].ACLR
rst_n => Max2[3].ACLR
rst_n => Max2[4].ACLR
rst_n => Max2[5].ACLR
rst_n => Max2[6].ACLR
rst_n => Max2[7].ACLR
rst_n => Max1[0].ACLR
rst_n => Max1[1].ACLR
rst_n => Max1[2].ACLR
rst_n => Max1[3].ACLR
rst_n => Max1[4].ACLR
rst_n => Max1[5].ACLR
rst_n => Max1[6].ACLR
rst_n => Max1[7].ACLR
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => de_buf[7].ACLR
rst_n => de_buf[8].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => vs_buf[7].ACLR
rst_n => vs_buf[8].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => hs_buf[7].ACLR
rst_n => hs_buf[8].ACLR
pclk => pclk.IN2
ycbcr_hs => hs_buf[0].DATAIN
ycbcr_vs => vs_buf[0].DATAIN
ycbcr_de => ycbcr_de.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Median[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Median[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Median[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Median[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Median[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Median[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Median[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Median[7].DB_MAX_OUTPUT_PORT_TYPE
median_hs <= hs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_vs <= vs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_de <= de_buf[8].DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
data_in[1] => linebuffer:lb1.data_in[1]
data_in[2] => linebuffer:lb1.data_in[2]
data_in[3] => linebuffer:lb1.data_in[3]
data_in[4] => linebuffer:lb1.data_in[4]
data_in[5] => linebuffer:lb1.data_in[5]
data_in[6] => linebuffer:lb1.data_in[6]
data_in[7] => linebuffer:lb1.data_in[7]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[0][1]
data_out[2] <= linebuffer:lb1.data_out[0][2]
data_out[3] <= linebuffer:lb1.data_out[0][3]
data_out[4] <= linebuffer:lb1.data_out[0][4]
data_out[5] <= linebuffer:lb1.data_out[0][5]
data_out[6] <= linebuffer:lb1.data_out[0][6]
data_out[7] <= linebuffer:lb1.data_out[0][7]
data_out[8] <= linebuffer:lb1.data_out[1][0]
data_out[9] <= linebuffer:lb1.data_out[1][1]
data_out[10] <= linebuffer:lb1.data_out[1][2]
data_out[11] <= linebuffer:lb1.data_out[1][3]
data_out[12] <= linebuffer:lb1.data_out[1][4]
data_out[13] <= linebuffer:lb1.data_out[1][5]
data_out[14] <= linebuffer:lb1.data_out[1][6]
data_out[15] <= linebuffer:lb1.data_out[1][7]
data_out[16] <= linebuffer:lb1.data_out[2][0]
data_out[17] <= linebuffer:lb1.data_out[2][1]
data_out[18] <= linebuffer:lb1.data_out[2][2]
data_out[19] <= linebuffer:lb1.data_out[2][3]
data_out[20] <= linebuffer:lb1.data_out[2][4]
data_out[21] <= linebuffer:lb1.data_out[2][5]
data_out[22] <= linebuffer:lb1.data_out[2][6]
data_out[23] <= linebuffer:lb1.data_out[2][7]


|top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][7].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_cascade_en[0].ENA
ce => d_read_h_pointer[0][0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[1][1].ENA
ce => d2_mem_dout[1][2].ENA
ce => d2_mem_dout[1][3].ENA
ce => d2_mem_dout[1][4].ENA
ce => d2_mem_dout[1][5].ENA
ce => d2_mem_dout[1][6].ENA
ce => d2_mem_dout[1][7].ENA
ce => d2_mem_dout[0][0].ENA
ce => d2_mem_dout[0][1].ENA
ce => d2_mem_dout[0][2].ENA
ce => d2_mem_dout[0][3].ENA
ce => d2_mem_dout[0][4].ENA
ce => d2_mem_dout[0][5].ENA
ce => d2_mem_dout[0][6].ENA
ce => d2_mem_dout[0][7].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_data_in[1].ENA
ce => d_data_in[2].ENA
ce => d_data_in[3].ENA
ce => d_data_in[4].ENA
ce => d_data_in[5].ENA
ce => d_data_in[6].ENA
ce => d_data_in[7].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_data_in[1].CLK
wr_clk => d_data_in[2].CLK
wr_clk => d_data_in[3].CLK
wr_clk => d_data_in[4].CLK
wr_clk => d_data_in[5].CLK
wr_clk => d_data_in[6].CLK
wr_clk => d_data_in[7].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
data_in[1] => d_data_in[1].DATAIN
data_in[2] => d_data_in[2].DATAIN
data_in[3] => d_data_in[3].DATAIN
data_in[4] => d_data_in[4].DATAIN
data_in[5] => d_data_in[5].DATAIN
data_in[6] => d_data_in[6].DATAIN
data_in[7] => d_data_in[7].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[1][1].CLK
rd_clk => d2_mem_dout[1][2].CLK
rd_clk => d2_mem_dout[1][3].CLK
rd_clk => d2_mem_dout[1][4].CLK
rd_clk => d2_mem_dout[1][5].CLK
rd_clk => d2_mem_dout[1][6].CLK
rd_clk => d2_mem_dout[1][7].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d2_mem_dout[0][1].CLK
rd_clk => d2_mem_dout[0][2].CLK
rd_clk => d2_mem_dout[0][3].CLK
rd_clk => d2_mem_dout[0][4].CLK
rd_clk => d2_mem_dout[0][5].CLK
rd_clk => d2_mem_dout[0][6].CLK
rd_clk => d2_mem_dout[0][7].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= dp_bram:linebuf1.dout[1]
data_out[0][2] <= dp_bram:linebuf1.dout[2]
data_out[0][3] <= dp_bram:linebuf1.dout[3]
data_out[0][4] <= dp_bram:linebuf1.dout[4]
data_out[0][5] <= dp_bram:linebuf1.dout[5]
data_out[0][6] <= dp_bram:linebuf1.dout[6]
data_out[0][7] <= dp_bram:linebuf1.dout[7]
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= dp_bram:mem_array_wr:1:linebufn.dout[1]
data_out[1][2] <= dp_bram:mem_array_wr:1:linebufn.dout[2]
data_out[1][3] <= dp_bram:mem_array_wr:1:linebufn.dout[3]
data_out[1][4] <= dp_bram:mem_array_wr:1:linebufn.dout[4]
data_out[1][5] <= dp_bram:mem_array_wr:1:linebufn.dout[5]
data_out[1][6] <= dp_bram:mem_array_wr:1:linebufn.dout[6]
data_out[1][7] <= dp_bram:mem_array_wr:1:linebufn.dout[7]
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= dp_bram:mem_array_wr:2:linebufn.dout[1]
data_out[2][2] <= dp_bram:mem_array_wr:2:linebufn.dout[2]
data_out[2][3] <= dp_bram:mem_array_wr:2:linebufn.dout[3]
data_out[2][4] <= dp_bram:mem_array_wr:2:linebufn.dout[4]
data_out[2][5] <= dp_bram:mem_array_wr:2:linebufn.dout[5]
data_out[2][6] <= dp_bram:mem_array_wr:2:linebufn.dout[6]
data_out[2][7] <= dp_bram:mem_array_wr:2:linebufn.dout[7]
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m3|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m1
rst_n => _.IN1
rst_n => _.IN1
rst_n => Median[0].ACLR
rst_n => Median[1].ACLR
rst_n => Median[2].ACLR
rst_n => Median[3].ACLR
rst_n => Median[4].ACLR
rst_n => Median[5].ACLR
rst_n => Median[6].ACLR
rst_n => Median[7].ACLR
rst_n => Max_of_Min[0].ACLR
rst_n => Max_of_Min[1].ACLR
rst_n => Max_of_Min[2].ACLR
rst_n => Max_of_Min[3].ACLR
rst_n => Max_of_Min[4].ACLR
rst_n => Max_of_Min[5].ACLR
rst_n => Max_of_Min[6].ACLR
rst_n => Max_of_Min[7].ACLR
rst_n => Med_of_Med[0].ACLR
rst_n => Med_of_Med[1].ACLR
rst_n => Med_of_Med[2].ACLR
rst_n => Med_of_Med[3].ACLR
rst_n => Med_of_Med[4].ACLR
rst_n => Med_of_Med[5].ACLR
rst_n => Med_of_Med[6].ACLR
rst_n => Med_of_Med[7].ACLR
rst_n => Min_of_Max[0].ACLR
rst_n => Min_of_Max[1].ACLR
rst_n => Min_of_Max[2].ACLR
rst_n => Min_of_Max[3].ACLR
rst_n => Min_of_Max[4].ACLR
rst_n => Min_of_Max[5].ACLR
rst_n => Min_of_Max[6].ACLR
rst_n => Min_of_Max[7].ACLR
rst_n => Min3[0].ACLR
rst_n => Min3[1].ACLR
rst_n => Min3[2].ACLR
rst_n => Min3[3].ACLR
rst_n => Min3[4].ACLR
rst_n => Min3[5].ACLR
rst_n => Min3[6].ACLR
rst_n => Min3[7].ACLR
rst_n => Min2[0].ACLR
rst_n => Min2[1].ACLR
rst_n => Min2[2].ACLR
rst_n => Min2[3].ACLR
rst_n => Min2[4].ACLR
rst_n => Min2[5].ACLR
rst_n => Min2[6].ACLR
rst_n => Min2[7].ACLR
rst_n => Min1[0].ACLR
rst_n => Min1[1].ACLR
rst_n => Min1[2].ACLR
rst_n => Min1[3].ACLR
rst_n => Min1[4].ACLR
rst_n => Min1[5].ACLR
rst_n => Min1[6].ACLR
rst_n => Min1[7].ACLR
rst_n => Med3[0].ACLR
rst_n => Med3[1].ACLR
rst_n => Med3[2].ACLR
rst_n => Med3[3].ACLR
rst_n => Med3[4].ACLR
rst_n => Med3[5].ACLR
rst_n => Med3[6].ACLR
rst_n => Med3[7].ACLR
rst_n => Med2[0].ACLR
rst_n => Med2[1].ACLR
rst_n => Med2[2].ACLR
rst_n => Med2[3].ACLR
rst_n => Med2[4].ACLR
rst_n => Med2[5].ACLR
rst_n => Med2[6].ACLR
rst_n => Med2[7].ACLR
rst_n => Med1[0].ACLR
rst_n => Med1[1].ACLR
rst_n => Med1[2].ACLR
rst_n => Med1[3].ACLR
rst_n => Med1[4].ACLR
rst_n => Med1[5].ACLR
rst_n => Med1[6].ACLR
rst_n => Med1[7].ACLR
rst_n => Max3[0].ACLR
rst_n => Max3[1].ACLR
rst_n => Max3[2].ACLR
rst_n => Max3[3].ACLR
rst_n => Max3[4].ACLR
rst_n => Max3[5].ACLR
rst_n => Max3[6].ACLR
rst_n => Max3[7].ACLR
rst_n => Max2[0].ACLR
rst_n => Max2[1].ACLR
rst_n => Max2[2].ACLR
rst_n => Max2[3].ACLR
rst_n => Max2[4].ACLR
rst_n => Max2[5].ACLR
rst_n => Max2[6].ACLR
rst_n => Max2[7].ACLR
rst_n => Max1[0].ACLR
rst_n => Max1[1].ACLR
rst_n => Max1[2].ACLR
rst_n => Max1[3].ACLR
rst_n => Max1[4].ACLR
rst_n => Max1[5].ACLR
rst_n => Max1[6].ACLR
rst_n => Max1[7].ACLR
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => de_buf[7].ACLR
rst_n => de_buf[8].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => vs_buf[7].ACLR
rst_n => vs_buf[8].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => hs_buf[7].ACLR
rst_n => hs_buf[8].ACLR
pclk => pclk.IN2
ycbcr_hs => hs_buf[0].DATAIN
ycbcr_vs => vs_buf[0].DATAIN
ycbcr_de => ycbcr_de.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= Median[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Median[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Median[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Median[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Median[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Median[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Median[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Median[7].DB_MAX_OUTPUT_PORT_TYPE
median_hs <= hs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_vs <= vs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
median_de <= de_buf[8].DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
data_in[1] => linebuffer:lb1.data_in[1]
data_in[2] => linebuffer:lb1.data_in[2]
data_in[3] => linebuffer:lb1.data_in[3]
data_in[4] => linebuffer:lb1.data_in[4]
data_in[5] => linebuffer:lb1.data_in[5]
data_in[6] => linebuffer:lb1.data_in[6]
data_in[7] => linebuffer:lb1.data_in[7]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[0][1]
data_out[2] <= linebuffer:lb1.data_out[0][2]
data_out[3] <= linebuffer:lb1.data_out[0][3]
data_out[4] <= linebuffer:lb1.data_out[0][4]
data_out[5] <= linebuffer:lb1.data_out[0][5]
data_out[6] <= linebuffer:lb1.data_out[0][6]
data_out[7] <= linebuffer:lb1.data_out[0][7]
data_out[8] <= linebuffer:lb1.data_out[1][0]
data_out[9] <= linebuffer:lb1.data_out[1][1]
data_out[10] <= linebuffer:lb1.data_out[1][2]
data_out[11] <= linebuffer:lb1.data_out[1][3]
data_out[12] <= linebuffer:lb1.data_out[1][4]
data_out[13] <= linebuffer:lb1.data_out[1][5]
data_out[14] <= linebuffer:lb1.data_out[1][6]
data_out[15] <= linebuffer:lb1.data_out[1][7]
data_out[16] <= linebuffer:lb1.data_out[2][0]
data_out[17] <= linebuffer:lb1.data_out[2][1]
data_out[18] <= linebuffer:lb1.data_out[2][2]
data_out[19] <= linebuffer:lb1.data_out[2][3]
data_out[20] <= linebuffer:lb1.data_out[2][4]
data_out[21] <= linebuffer:lb1.data_out[2][5]
data_out[22] <= linebuffer:lb1.data_out[2][6]
data_out[23] <= linebuffer:lb1.data_out[2][7]


|top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][7].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_cascade_en[0].ENA
ce => d_read_h_pointer[0][0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[1][1].ENA
ce => d2_mem_dout[1][2].ENA
ce => d2_mem_dout[1][3].ENA
ce => d2_mem_dout[1][4].ENA
ce => d2_mem_dout[1][5].ENA
ce => d2_mem_dout[1][6].ENA
ce => d2_mem_dout[1][7].ENA
ce => d2_mem_dout[0][0].ENA
ce => d2_mem_dout[0][1].ENA
ce => d2_mem_dout[0][2].ENA
ce => d2_mem_dout[0][3].ENA
ce => d2_mem_dout[0][4].ENA
ce => d2_mem_dout[0][5].ENA
ce => d2_mem_dout[0][6].ENA
ce => d2_mem_dout[0][7].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_data_in[1].ENA
ce => d_data_in[2].ENA
ce => d_data_in[3].ENA
ce => d_data_in[4].ENA
ce => d_data_in[5].ENA
ce => d_data_in[6].ENA
ce => d_data_in[7].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_data_in[1].CLK
wr_clk => d_data_in[2].CLK
wr_clk => d_data_in[3].CLK
wr_clk => d_data_in[4].CLK
wr_clk => d_data_in[5].CLK
wr_clk => d_data_in[6].CLK
wr_clk => d_data_in[7].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
data_in[1] => d_data_in[1].DATAIN
data_in[2] => d_data_in[2].DATAIN
data_in[3] => d_data_in[3].DATAIN
data_in[4] => d_data_in[4].DATAIN
data_in[5] => d_data_in[5].DATAIN
data_in[6] => d_data_in[6].DATAIN
data_in[7] => d_data_in[7].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[1][1].CLK
rd_clk => d2_mem_dout[1][2].CLK
rd_clk => d2_mem_dout[1][3].CLK
rd_clk => d2_mem_dout[1][4].CLK
rd_clk => d2_mem_dout[1][5].CLK
rd_clk => d2_mem_dout[1][6].CLK
rd_clk => d2_mem_dout[1][7].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d2_mem_dout[0][1].CLK
rd_clk => d2_mem_dout[0][2].CLK
rd_clk => d2_mem_dout[0][3].CLK
rd_clk => d2_mem_dout[0][4].CLK
rd_clk => d2_mem_dout[0][5].CLK
rd_clk => d2_mem_dout[0][6].CLK
rd_clk => d2_mem_dout[0][7].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= dp_bram:linebuf1.dout[1]
data_out[0][2] <= dp_bram:linebuf1.dout[2]
data_out[0][3] <= dp_bram:linebuf1.dout[3]
data_out[0][4] <= dp_bram:linebuf1.dout[4]
data_out[0][5] <= dp_bram:linebuf1.dout[5]
data_out[0][6] <= dp_bram:linebuf1.dout[6]
data_out[0][7] <= dp_bram:linebuf1.dout[7]
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= dp_bram:mem_array_wr:1:linebufn.dout[1]
data_out[1][2] <= dp_bram:mem_array_wr:1:linebufn.dout[2]
data_out[1][3] <= dp_bram:mem_array_wr:1:linebufn.dout[3]
data_out[1][4] <= dp_bram:mem_array_wr:1:linebufn.dout[4]
data_out[1][5] <= dp_bram:mem_array_wr:1:linebufn.dout[5]
data_out[1][6] <= dp_bram:mem_array_wr:1:linebufn.dout[6]
data_out[1][7] <= dp_bram:mem_array_wr:1:linebufn.dout[7]
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= dp_bram:mem_array_wr:2:linebufn.dout[1]
data_out[2][2] <= dp_bram:mem_array_wr:2:linebufn.dout[2]
data_out[2][3] <= dp_bram:mem_array_wr:2:linebufn.dout[3]
data_out[2][4] <= dp_bram:mem_array_wr:2:linebufn.dout[4]
data_out[2][5] <= dp_bram:mem_array_wr:2:linebufn.dout[5]
data_out[2][6] <= dp_bram:mem_array_wr:2:linebufn.dout[6]
data_out[2][7] <= dp_bram:mem_array_wr:2:linebufn.dout[7]
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MedianSeletor:median_m1|linebuffer_Wapper:linebuffer_Wapper_m0|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel:sobel_m0
rst => rst.IN2
pclk => pclk.IN2
threshold[0] => LessThan2.IN11
threshold[1] => LessThan2.IN10
threshold[2] => LessThan2.IN9
threshold[3] => LessThan2.IN8
threshold[4] => LessThan2.IN7
threshold[5] => LessThan2.IN6
threshold[6] => LessThan2.IN5
threshold[7] => LessThan2.IN4
threshold[8] => LessThan2.IN3
threshold[9] => LessThan2.IN2
threshold[10] => LessThan2.IN1
ycbcr_hs => hs_buf[0].DATAIN
ycbcr_vs => vs_buf[0].DATAIN
ycbcr_de => ycbcr_de.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_dout <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
sobel_hs <= hs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
sobel_vs <= vs_buf[8].DB_MAX_OUTPUT_PORT_TYPE
sobel_de <= de_buf[8].DB_MAX_OUTPUT_PORT_TYPE


|top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
data_in[1] => linebuffer:lb1.data_in[1]
data_in[2] => linebuffer:lb1.data_in[2]
data_in[3] => linebuffer:lb1.data_in[3]
data_in[4] => linebuffer:lb1.data_in[4]
data_in[5] => linebuffer:lb1.data_in[5]
data_in[6] => linebuffer:lb1.data_in[6]
data_in[7] => linebuffer:lb1.data_in[7]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[0][1]
data_out[2] <= linebuffer:lb1.data_out[0][2]
data_out[3] <= linebuffer:lb1.data_out[0][3]
data_out[4] <= linebuffer:lb1.data_out[0][4]
data_out[5] <= linebuffer:lb1.data_out[0][5]
data_out[6] <= linebuffer:lb1.data_out[0][6]
data_out[7] <= linebuffer:lb1.data_out[0][7]
data_out[8] <= linebuffer:lb1.data_out[1][0]
data_out[9] <= linebuffer:lb1.data_out[1][1]
data_out[10] <= linebuffer:lb1.data_out[1][2]
data_out[11] <= linebuffer:lb1.data_out[1][3]
data_out[12] <= linebuffer:lb1.data_out[1][4]
data_out[13] <= linebuffer:lb1.data_out[1][5]
data_out[14] <= linebuffer:lb1.data_out[1][6]
data_out[15] <= linebuffer:lb1.data_out[1][7]
data_out[16] <= linebuffer:lb1.data_out[2][0]
data_out[17] <= linebuffer:lb1.data_out[2][1]
data_out[18] <= linebuffer:lb1.data_out[2][2]
data_out[19] <= linebuffer:lb1.data_out[2][3]
data_out[20] <= linebuffer:lb1.data_out[2][4]
data_out[21] <= linebuffer:lb1.data_out[2][5]
data_out[22] <= linebuffer:lb1.data_out[2][6]
data_out[23] <= linebuffer:lb1.data_out[2][7]


|top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][7].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_cascade_en[0].ENA
ce => d_read_h_pointer[0][0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[1][1].ENA
ce => d2_mem_dout[1][2].ENA
ce => d2_mem_dout[1][3].ENA
ce => d2_mem_dout[1][4].ENA
ce => d2_mem_dout[1][5].ENA
ce => d2_mem_dout[1][6].ENA
ce => d2_mem_dout[1][7].ENA
ce => d2_mem_dout[0][0].ENA
ce => d2_mem_dout[0][1].ENA
ce => d2_mem_dout[0][2].ENA
ce => d2_mem_dout[0][3].ENA
ce => d2_mem_dout[0][4].ENA
ce => d2_mem_dout[0][5].ENA
ce => d2_mem_dout[0][6].ENA
ce => d2_mem_dout[0][7].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_data_in[1].ENA
ce => d_data_in[2].ENA
ce => d_data_in[3].ENA
ce => d_data_in[4].ENA
ce => d_data_in[5].ENA
ce => d_data_in[6].ENA
ce => d_data_in[7].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_data_in[1].CLK
wr_clk => d_data_in[2].CLK
wr_clk => d_data_in[3].CLK
wr_clk => d_data_in[4].CLK
wr_clk => d_data_in[5].CLK
wr_clk => d_data_in[6].CLK
wr_clk => d_data_in[7].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
data_in[1] => d_data_in[1].DATAIN
data_in[2] => d_data_in[2].DATAIN
data_in[3] => d_data_in[3].DATAIN
data_in[4] => d_data_in[4].DATAIN
data_in[5] => d_data_in[5].DATAIN
data_in[6] => d_data_in[6].DATAIN
data_in[7] => d_data_in[7].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[1][1].CLK
rd_clk => d2_mem_dout[1][2].CLK
rd_clk => d2_mem_dout[1][3].CLK
rd_clk => d2_mem_dout[1][4].CLK
rd_clk => d2_mem_dout[1][5].CLK
rd_clk => d2_mem_dout[1][6].CLK
rd_clk => d2_mem_dout[1][7].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d2_mem_dout[0][1].CLK
rd_clk => d2_mem_dout[0][2].CLK
rd_clk => d2_mem_dout[0][3].CLK
rd_clk => d2_mem_dout[0][4].CLK
rd_clk => d2_mem_dout[0][5].CLK
rd_clk => d2_mem_dout[0][6].CLK
rd_clk => d2_mem_dout[0][7].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= dp_bram:linebuf1.dout[1]
data_out[0][2] <= dp_bram:linebuf1.dout[2]
data_out[0][3] <= dp_bram:linebuf1.dout[3]
data_out[0][4] <= dp_bram:linebuf1.dout[4]
data_out[0][5] <= dp_bram:linebuf1.dout[5]
data_out[0][6] <= dp_bram:linebuf1.dout[6]
data_out[0][7] <= dp_bram:linebuf1.dout[7]
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= dp_bram:mem_array_wr:1:linebufn.dout[1]
data_out[1][2] <= dp_bram:mem_array_wr:1:linebufn.dout[2]
data_out[1][3] <= dp_bram:mem_array_wr:1:linebufn.dout[3]
data_out[1][4] <= dp_bram:mem_array_wr:1:linebufn.dout[4]
data_out[1][5] <= dp_bram:mem_array_wr:1:linebufn.dout[5]
data_out[1][6] <= dp_bram:mem_array_wr:1:linebufn.dout[6]
data_out[1][7] <= dp_bram:mem_array_wr:1:linebufn.dout[7]
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= dp_bram:mem_array_wr:2:linebufn.dout[1]
data_out[2][2] <= dp_bram:mem_array_wr:2:linebufn.dout[2]
data_out[2][3] <= dp_bram:mem_array_wr:2:linebufn.dout[3]
data_out[2][4] <= dp_bram:mem_array_wr:2:linebufn.dout[4]
data_out[2][5] <= dp_bram:mem_array_wr:2:linebufn.dout[5]
data_out[2][6] <= dp_bram:mem_array_wr:2:linebufn.dout[6]
data_out[2][7] <= dp_bram:mem_array_wr:2:linebufn.dout[7]
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sobel:sobel_m0|linebuffer_Wapper:linebuffer_Wapper_m1|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|erode:erode_m0
rst_n => _.IN1
rst_n => _.IN1
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => erode.ACLR
rst_n => erode3.ACLR
rst_n => erode2.ACLR
rst_n => erode1.ACLR
pclk => pclk.IN2
sobel_hs => hs_buf[0].DATAIN
sobel_vs => vs_buf[0].DATAIN
sobel_de => sobel_de.IN2
sobel_din => sobel_din.IN1
erode_hs <= hs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
erode_vs <= vs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
erode_de <= de_buf[6].DB_MAX_OUTPUT_PORT_TYPE
erode_dout <= erode.DB_MAX_OUTPUT_PORT_TYPE


|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[1][0]
data_out[2] <= linebuffer:lb1.data_out[2][0]


|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_read_h_pointer[0][0].ENA
ce => d_cascade_en[0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][7].ENA
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[0][0].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= <GND>
data_out[0][2] <= <GND>
data_out[0][3] <= <GND>
data_out[0][4] <= <GND>
data_out[0][5] <= <GND>
data_out[0][6] <= <GND>
data_out[0][7] <= <GND>
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= <GND>
data_out[1][2] <= <GND>
data_out[1][3] <= <GND>
data_out[1][4] <= <GND>
data_out[1][5] <= <GND>
data_out[1][6] <= <GND>
data_out[1][7] <= <GND>
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= <GND>
data_out[2][2] <= <GND>
data_out[2][3] <= <GND>
data_out[2][4] <= <GND>
data_out[2][5] <= <GND>
data_out[2][6] <= <GND>
data_out[2][7] <= <GND>
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|erode:erode_m0|linebuffer_Wapper:linebuffer_Wapper_m2|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m0
rst_n => _.IN1
rst_n => _.IN1
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => dilate.ACLR
rst_n => dilate3.ACLR
rst_n => dilate2.ACLR
rst_n => dilate1.ACLR
pclk => pclk.IN2
erode_hs => hs_buf[0].DATAIN
erode_vs => vs_buf[0].DATAIN
erode_de => erode_de.IN2
erode_din => erode_din.IN1
dilate_hs <= hs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dilate_vs <= vs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dilate_de <= de_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dilate_dout <= dilate.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[1][0]
data_out[2] <= linebuffer:lb1.data_out[2][0]


|top|dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_read_h_pointer[0][0].ENA
ce => d_cascade_en[0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][7].ENA
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[0][0].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= <GND>
data_out[0][2] <= <GND>
data_out[0][3] <= <GND>
data_out[0][4] <= <GND>
data_out[0][5] <= <GND>
data_out[0][6] <= <GND>
data_out[0][7] <= <GND>
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= <GND>
data_out[1][2] <= <GND>
data_out[1][3] <= <GND>
data_out[1][4] <= <GND>
data_out[1][5] <= <GND>
data_out[1][6] <= <GND>
data_out[1][7] <= <GND>
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= <GND>
data_out[2][2] <= <GND>
data_out[2][3] <= <GND>
data_out[2][4] <= <GND>
data_out[2][5] <= <GND>
data_out[2][6] <= <GND>
data_out[2][7] <= <GND>
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m0|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m1
rst_n => _.IN1
rst_n => _.IN1
rst_n => de_buf[0].ACLR
rst_n => de_buf[1].ACLR
rst_n => de_buf[2].ACLR
rst_n => de_buf[3].ACLR
rst_n => de_buf[4].ACLR
rst_n => de_buf[5].ACLR
rst_n => de_buf[6].ACLR
rst_n => vs_buf[0].ACLR
rst_n => vs_buf[1].ACLR
rst_n => vs_buf[2].ACLR
rst_n => vs_buf[3].ACLR
rst_n => vs_buf[4].ACLR
rst_n => vs_buf[5].ACLR
rst_n => vs_buf[6].ACLR
rst_n => hs_buf[0].ACLR
rst_n => hs_buf[1].ACLR
rst_n => hs_buf[2].ACLR
rst_n => hs_buf[3].ACLR
rst_n => hs_buf[4].ACLR
rst_n => hs_buf[5].ACLR
rst_n => hs_buf[6].ACLR
rst_n => dilate.ACLR
rst_n => dilate3.ACLR
rst_n => dilate2.ACLR
rst_n => dilate1.ACLR
pclk => pclk.IN2
erode_hs => hs_buf[0].DATAIN
erode_vs => vs_buf[0].DATAIN
erode_de => erode_de.IN2
erode_din => erode_din.IN1
dilate_hs <= hs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dilate_vs <= vs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dilate_de <= de_buf[6].DB_MAX_OUTPUT_PORT_TYPE
dilate_dout <= dilate.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[1][0]
data_out[2] <= linebuffer:lb1.data_out[2][0]


|top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_read_h_pointer[0][0].ENA
ce => d_cascade_en[0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][7].ENA
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[0][0].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= <GND>
data_out[0][2] <= <GND>
data_out[0][3] <= <GND>
data_out[0][4] <= <GND>
data_out[0][5] <= <GND>
data_out[0][6] <= <GND>
data_out[0][7] <= <GND>
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= <GND>
data_out[1][2] <= <GND>
data_out[1][3] <= <GND>
data_out[1][4] <= <GND>
data_out[1][5] <= <GND>
data_out[1][6] <= <GND>
data_out[1][7] <= <GND>
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= <GND>
data_out[2][2] <= <GND>
data_out[2][3] <= <GND>
data_out[2][4] <= <GND>
data_out[2][5] <= <GND>
data_out[2][6] <= <GND>
data_out[2][7] <= <GND>
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|dilate:dilate_m1|linebuffer_Wapper:linebuffer_Wapper_m3|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale
clk => clk.IN2
clk_50M => clk_50M.IN1
rst => rst.IN2
hs => hs_buf[0].DATAIN
vs => vs_buf[0].DATAIN
de => de.IN2
h_cnt[0] => LessThan4.IN24
h_cnt[0] => LessThan5.IN24
h_cnt[0] => Equal2.IN11
h_cnt[0] => LessThan11.IN24
h_cnt[0] => LessThan12.IN24
h_cnt[0] => Equal0.IN31
h_cnt[0] => Equal1.IN31
h_cnt[0] => pointer_temp[0].DATAIN
h_cnt[1] => LessThan4.IN23
h_cnt[1] => LessThan5.IN23
h_cnt[1] => Equal2.IN10
h_cnt[1] => LessThan11.IN23
h_cnt[1] => LessThan12.IN23
h_cnt[1] => Add0.IN22
h_cnt[1] => Equal0.IN30
h_cnt[1] => Equal1.IN30
h_cnt[2] => LessThan4.IN22
h_cnt[2] => LessThan5.IN22
h_cnt[2] => Equal2.IN9
h_cnt[2] => LessThan11.IN22
h_cnt[2] => LessThan12.IN22
h_cnt[2] => Add0.IN21
h_cnt[2] => Equal0.IN29
h_cnt[2] => Equal1.IN29
h_cnt[3] => LessThan4.IN21
h_cnt[3] => LessThan5.IN21
h_cnt[3] => Equal2.IN8
h_cnt[3] => LessThan11.IN21
h_cnt[3] => LessThan12.IN21
h_cnt[3] => Add0.IN20
h_cnt[3] => Equal0.IN28
h_cnt[3] => Equal1.IN28
h_cnt[4] => LessThan4.IN20
h_cnt[4] => LessThan5.IN20
h_cnt[4] => Equal2.IN7
h_cnt[4] => LessThan11.IN20
h_cnt[4] => LessThan12.IN20
h_cnt[4] => Add0.IN19
h_cnt[4] => Equal0.IN1
h_cnt[4] => Equal1.IN2
h_cnt[5] => LessThan4.IN19
h_cnt[5] => LessThan5.IN19
h_cnt[5] => Equal2.IN6
h_cnt[5] => LessThan11.IN19
h_cnt[5] => LessThan12.IN19
h_cnt[5] => Add0.IN18
h_cnt[5] => Equal0.IN27
h_cnt[5] => Equal1.IN27
h_cnt[6] => LessThan4.IN18
h_cnt[6] => LessThan5.IN18
h_cnt[6] => Equal2.IN5
h_cnt[6] => LessThan11.IN18
h_cnt[6] => LessThan12.IN18
h_cnt[6] => Add0.IN17
h_cnt[6] => Equal0.IN0
h_cnt[6] => Equal1.IN26
h_cnt[7] => LessThan4.IN17
h_cnt[7] => LessThan5.IN17
h_cnt[7] => Equal2.IN4
h_cnt[7] => LessThan11.IN17
h_cnt[7] => LessThan12.IN17
h_cnt[7] => Add0.IN16
h_cnt[7] => Equal0.IN26
h_cnt[7] => Equal1.IN1
h_cnt[8] => LessThan4.IN16
h_cnt[8] => LessThan5.IN16
h_cnt[8] => Equal2.IN3
h_cnt[8] => LessThan11.IN16
h_cnt[8] => LessThan12.IN16
h_cnt[8] => Add0.IN15
h_cnt[8] => Equal0.IN25
h_cnt[8] => Equal1.IN0
h_cnt[9] => LessThan4.IN15
h_cnt[9] => LessThan5.IN15
h_cnt[9] => Equal2.IN2
h_cnt[9] => LessThan11.IN15
h_cnt[9] => LessThan12.IN15
h_cnt[9] => Add0.IN14
h_cnt[9] => Equal0.IN24
h_cnt[9] => Equal1.IN25
h_cnt[10] => LessThan4.IN14
h_cnt[10] => LessThan5.IN14
h_cnt[10] => Equal2.IN1
h_cnt[10] => LessThan11.IN14
h_cnt[10] => LessThan12.IN14
h_cnt[10] => Add0.IN13
h_cnt[10] => Equal0.IN23
h_cnt[10] => Equal1.IN24
h_cnt[11] => LessThan4.IN13
h_cnt[11] => LessThan5.IN13
h_cnt[11] => Equal2.IN0
h_cnt[11] => LessThan11.IN13
h_cnt[11] => LessThan12.IN13
h_cnt[11] => Add0.IN12
h_cnt[11] => Equal0.IN22
h_cnt[11] => Equal1.IN23
v_cnt[0] => LessThan0.IN24
v_cnt[0] => LessThan1.IN24
v_cnt[0] => LessThan2.IN24
v_cnt[0] => LessThan3.IN24
v_cnt[0] => LessThan9.IN24
v_cnt[0] => LessThan10.IN24
v_cnt[1] => LessThan0.IN23
v_cnt[1] => LessThan1.IN23
v_cnt[1] => LessThan2.IN23
v_cnt[1] => LessThan3.IN23
v_cnt[1] => LessThan9.IN23
v_cnt[1] => LessThan10.IN23
v_cnt[2] => LessThan0.IN22
v_cnt[2] => LessThan1.IN22
v_cnt[2] => LessThan2.IN22
v_cnt[2] => LessThan3.IN22
v_cnt[2] => LessThan9.IN22
v_cnt[2] => LessThan10.IN22
v_cnt[3] => LessThan0.IN21
v_cnt[3] => LessThan1.IN21
v_cnt[3] => LessThan2.IN21
v_cnt[3] => LessThan3.IN21
v_cnt[3] => LessThan9.IN21
v_cnt[3] => LessThan10.IN21
v_cnt[4] => LessThan0.IN20
v_cnt[4] => LessThan1.IN20
v_cnt[4] => LessThan2.IN20
v_cnt[4] => LessThan3.IN20
v_cnt[4] => LessThan9.IN20
v_cnt[4] => LessThan10.IN20
v_cnt[5] => LessThan0.IN19
v_cnt[5] => LessThan1.IN19
v_cnt[5] => LessThan2.IN19
v_cnt[5] => LessThan3.IN19
v_cnt[5] => LessThan9.IN19
v_cnt[5] => LessThan10.IN19
v_cnt[6] => LessThan0.IN18
v_cnt[6] => LessThan1.IN18
v_cnt[6] => LessThan2.IN18
v_cnt[6] => LessThan3.IN18
v_cnt[6] => LessThan9.IN18
v_cnt[6] => LessThan10.IN18
v_cnt[7] => LessThan0.IN17
v_cnt[7] => LessThan1.IN17
v_cnt[7] => LessThan2.IN17
v_cnt[7] => LessThan3.IN17
v_cnt[7] => LessThan9.IN17
v_cnt[7] => LessThan10.IN17
v_cnt[8] => LessThan0.IN16
v_cnt[8] => LessThan1.IN16
v_cnt[8] => LessThan2.IN16
v_cnt[8] => LessThan3.IN16
v_cnt[8] => LessThan9.IN16
v_cnt[8] => LessThan10.IN16
v_cnt[9] => LessThan0.IN15
v_cnt[9] => LessThan1.IN15
v_cnt[9] => LessThan2.IN15
v_cnt[9] => LessThan3.IN15
v_cnt[9] => LessThan9.IN15
v_cnt[9] => LessThan10.IN15
v_cnt[10] => LessThan0.IN14
v_cnt[10] => LessThan1.IN14
v_cnt[10] => LessThan2.IN14
v_cnt[10] => LessThan3.IN14
v_cnt[10] => LessThan9.IN14
v_cnt[10] => LessThan10.IN14
v_cnt[11] => LessThan0.IN13
v_cnt[11] => LessThan1.IN13
v_cnt[11] => LessThan2.IN13
v_cnt[11] => LessThan3.IN13
v_cnt[11] => LessThan9.IN13
v_cnt[11] => LessThan10.IN13
ycbcr_y[0] => ycbcr_y[0].IN1
ycbcr_y[1] => ycbcr_y[1].IN1
ycbcr_y[2] => ycbcr_y[2].IN1
ycbcr_y[3] => ycbcr_y[3].IN1
ycbcr_y[4] => ycbcr_y[4].IN1
ycbcr_y[5] => ycbcr_y[5].IN1
ycbcr_y[6] => ycbcr_y[6].IN1
ycbcr_y[7] => ycbcr_y[7].IN1
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[8] <= vga_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[9] <= vga_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[10] <= vga_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[11] <= vga_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[12] <= vga_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[13] <= vga_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[14] <= vga_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[15] <= vga_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= hs_buf[0].DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vs_buf[0].DB_MAX_OUTPUT_PORT_TYPE
vga_de <= de_buf[0].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[0] <= seg:seg_mark_m0.seg_sel
seg_sel[1] <= seg:seg_mark_m0.seg_sel
seg_sel[2] <= seg:seg_mark_m0.seg_sel
seg_sel[3] <= seg:seg_mark_m0.seg_sel
seg_sel[4] <= seg:seg_mark_m0.seg_sel
seg_sel[5] <= seg:seg_mark_m0.seg_sel
seg_data[0] <= seg:seg_mark_m0.seg_data
seg_data[1] <= seg:seg_mark_m0.seg_data
seg_data[2] <= seg:seg_mark_m0.seg_data
seg_data[3] <= seg:seg_mark_m0.seg_data
seg_data[4] <= seg:seg_mark_m0.seg_data
seg_data[5] <= seg:seg_mark_m0.seg_data
seg_data[6] <= seg:seg_mark_m0.seg_data
seg_data[7] <= seg:seg_mark_m0.seg_data


|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
data_in[1] => linebuffer:lb1.data_in[1]
data_in[2] => linebuffer:lb1.data_in[2]
data_in[3] => linebuffer:lb1.data_in[3]
data_in[4] => linebuffer:lb1.data_in[4]
data_in[5] => linebuffer:lb1.data_in[5]
data_in[6] => linebuffer:lb1.data_in[6]
data_in[7] => linebuffer:lb1.data_in[7]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[0][1]
data_out[2] <= linebuffer:lb1.data_out[0][2]
data_out[3] <= linebuffer:lb1.data_out[0][3]
data_out[4] <= linebuffer:lb1.data_out[0][4]
data_out[5] <= linebuffer:lb1.data_out[0][5]
data_out[6] <= linebuffer:lb1.data_out[0][6]
data_out[7] <= linebuffer:lb1.data_out[0][7]
data_out[8] <= linebuffer:lb1.data_out[1][0]
data_out[9] <= linebuffer:lb1.data_out[1][1]
data_out[10] <= linebuffer:lb1.data_out[1][2]
data_out[11] <= linebuffer:lb1.data_out[1][3]
data_out[12] <= linebuffer:lb1.data_out[1][4]
data_out[13] <= linebuffer:lb1.data_out[1][5]
data_out[14] <= linebuffer:lb1.data_out[1][6]
data_out[15] <= linebuffer:lb1.data_out[1][7]
data_out[16] <= linebuffer:lb1.data_out[2][0]
data_out[17] <= linebuffer:lb1.data_out[2][1]
data_out[18] <= linebuffer:lb1.data_out[2][2]
data_out[19] <= linebuffer:lb1.data_out[2][3]
data_out[20] <= linebuffer:lb1.data_out[2][4]
data_out[21] <= linebuffer:lb1.data_out[2][5]
data_out[22] <= linebuffer:lb1.data_out[2][6]
data_out[23] <= linebuffer:lb1.data_out[2][7]


|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][7].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_cascade_en[0].ENA
ce => d_read_h_pointer[0][0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[1][1].ENA
ce => d2_mem_dout[1][2].ENA
ce => d2_mem_dout[1][3].ENA
ce => d2_mem_dout[1][4].ENA
ce => d2_mem_dout[1][5].ENA
ce => d2_mem_dout[1][6].ENA
ce => d2_mem_dout[1][7].ENA
ce => d2_mem_dout[0][0].ENA
ce => d2_mem_dout[0][1].ENA
ce => d2_mem_dout[0][2].ENA
ce => d2_mem_dout[0][3].ENA
ce => d2_mem_dout[0][4].ENA
ce => d2_mem_dout[0][5].ENA
ce => d2_mem_dout[0][6].ENA
ce => d2_mem_dout[0][7].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_data_in[1].ENA
ce => d_data_in[2].ENA
ce => d_data_in[3].ENA
ce => d_data_in[4].ENA
ce => d_data_in[5].ENA
ce => d_data_in[6].ENA
ce => d_data_in[7].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_data_in[1].CLK
wr_clk => d_data_in[2].CLK
wr_clk => d_data_in[3].CLK
wr_clk => d_data_in[4].CLK
wr_clk => d_data_in[5].CLK
wr_clk => d_data_in[6].CLK
wr_clk => d_data_in[7].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
data_in[1] => d_data_in[1].DATAIN
data_in[2] => d_data_in[2].DATAIN
data_in[3] => d_data_in[3].DATAIN
data_in[4] => d_data_in[4].DATAIN
data_in[5] => d_data_in[5].DATAIN
data_in[6] => d_data_in[6].DATAIN
data_in[7] => d_data_in[7].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[1][1].CLK
rd_clk => d2_mem_dout[1][2].CLK
rd_clk => d2_mem_dout[1][3].CLK
rd_clk => d2_mem_dout[1][4].CLK
rd_clk => d2_mem_dout[1][5].CLK
rd_clk => d2_mem_dout[1][6].CLK
rd_clk => d2_mem_dout[1][7].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d2_mem_dout[0][1].CLK
rd_clk => d2_mem_dout[0][2].CLK
rd_clk => d2_mem_dout[0][3].CLK
rd_clk => d2_mem_dout[0][4].CLK
rd_clk => d2_mem_dout[0][5].CLK
rd_clk => d2_mem_dout[0][6].CLK
rd_clk => d2_mem_dout[0][7].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= dp_bram:linebuf1.dout[1]
data_out[0][2] <= dp_bram:linebuf1.dout[2]
data_out[0][3] <= dp_bram:linebuf1.dout[3]
data_out[0][4] <= dp_bram:linebuf1.dout[4]
data_out[0][5] <= dp_bram:linebuf1.dout[5]
data_out[0][6] <= dp_bram:linebuf1.dout[6]
data_out[0][7] <= dp_bram:linebuf1.dout[7]
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= dp_bram:mem_array_wr:1:linebufn.dout[1]
data_out[1][2] <= dp_bram:mem_array_wr:1:linebufn.dout[2]
data_out[1][3] <= dp_bram:mem_array_wr:1:linebufn.dout[3]
data_out[1][4] <= dp_bram:mem_array_wr:1:linebufn.dout[4]
data_out[1][5] <= dp_bram:mem_array_wr:1:linebufn.dout[5]
data_out[1][6] <= dp_bram:mem_array_wr:1:linebufn.dout[6]
data_out[1][7] <= dp_bram:mem_array_wr:1:linebufn.dout[7]
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= dp_bram:mem_array_wr:2:linebufn.dout[1]
data_out[2][2] <= dp_bram:mem_array_wr:2:linebufn.dout[2]
data_out[2][3] <= dp_bram:mem_array_wr:2:linebufn.dout[3]
data_out[2][4] <= dp_bram:mem_array_wr:2:linebufn.dout[4]
data_out[2][5] <= dp_bram:mem_array_wr:2:linebufn.dout[5]
data_out[2][6] <= dp_bram:mem_array_wr:2:linebufn.dout[6]
data_out[2][7] <= dp_bram:mem_array_wr:2:linebufn.dout[7]
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
ce => dout[1]~reg0.ENA
ce => dout[2]~reg0.ENA
ce => dout[3]~reg0.ENA
ce => dout[4]~reg0.ENA
ce => dout[5]~reg0.ENA
ce => dout[6]~reg0.ENA
ce => dout[7]~reg0.ENA
din[0] => mem_array~17.DATAIN
din[0] => mem_array.DATAIN
din[1] => mem_array~16.DATAIN
din[1] => mem_array.DATAIN1
din[2] => mem_array~15.DATAIN
din[2] => mem_array.DATAIN2
din[3] => mem_array~14.DATAIN
din[3] => mem_array.DATAIN3
din[4] => mem_array~13.DATAIN
din[4] => mem_array.DATAIN4
din[5] => mem_array~12.DATAIN
din[5] => mem_array.DATAIN5
din[6] => mem_array~11.DATAIN
din[6] => mem_array.DATAIN6
din[7] => mem_array~10.DATAIN
din[7] => mem_array.DATAIN7
wr_en => mem_array.DATAB
wr_clk => mem_array~18.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array~11.CLK
wr_clk => mem_array~12.CLK
wr_clk => mem_array~13.CLK
wr_clk => mem_array~14.CLK
wr_clk => mem_array~15.CLK
wr_clk => mem_array~16.CLK
wr_clk => mem_array~17.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_clk => dout[1]~reg0.CLK
rd_clk => dout[2]~reg0.CLK
rd_clk => dout[3]~reg0.CLK
rd_clk => dout[4]~reg0.CLK
rd_clk => dout[5]~reg0.CLK
rd_clk => dout[6]~reg0.CLK
rd_clk => dout[7]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0
clk => clk.IN1
rst_n => rst_n.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din_val => ~NO_FANOUT~
seg_sel[0] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[1] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[2] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[3] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[4] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[5] <= seg_scan:seg_scan_m0.seg_sel
seg_data[0] <= seg_scan:seg_scan_m0.seg_data
seg_data[1] <= seg_scan:seg_scan_m0.seg_data
seg_data[2] <= seg_scan:seg_scan_m0.seg_data
seg_data[3] <= seg_scan:seg_scan_m0.seg_data
seg_data[4] <= seg_scan:seg_scan_m0.seg_data
seg_data[5] <= seg_scan:seg_scan_m0.seg_data
seg_data[6] <= seg_scan:seg_scan_m0.seg_data
seg_data[7] <= seg_scan:seg_scan_m0.seg_data


|top|mark:mark_scale|seg:seg_mark_m0|BCD:BCD_m0
binary[0] => dot[0].DATAIN
binary[1] => LessThan17.IN8
binary[1] => Add17.IN8
binary[1] => dot.DATAA
binary[2] => LessThan14.IN8
binary[2] => Add14.IN8
binary[2] => dot.DATAA
binary[3] => LessThan11.IN8
binary[3] => Add11.IN8
binary[3] => dot.DATAA
binary[4] => LessThan8.IN8
binary[4] => Add8.IN8
binary[4] => dot.DATAA
binary[5] => LessThan6.IN8
binary[5] => Add6.IN8
binary[5] => dot.DATAA
binary[6] => LessThan4.IN8
binary[6] => Add4.IN8
binary[6] => dot.DATAA
binary[7] => LessThan2.IN8
binary[7] => Add2.IN8
binary[7] => dot.DATAA
binary[8] => LessThan1.IN8
binary[8] => Add1.IN8
binary[8] => dot.DATAA
binary[9] => LessThan0.IN6
binary[9] => Add0.IN6
binary[9] => dot.DATAA
binary[10] => LessThan0.IN5
binary[10] => Add0.IN5
binary[10] => dot.DATAA
binary[11] => LessThan0.IN4
binary[11] => Add0.IN4
binary[11] => dot.DATAA
hun[0] <= ten.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= ten.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= ten.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= <GND>
ten[0] <= one.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= dot.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one.DB_MAX_OUTPUT_PORT_TYPE
dot[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
dot[1] <= dot.DB_MAX_OUTPUT_PORT_TYPE
dot[2] <= dot.DB_MAX_OUTPUT_PORT_TYPE
dot[3] <= dot.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m0
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m1
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m2
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m3
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m4
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_decoder:seg_decoder_m5
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark:mark_scale|seg:seg_mark_m0|seg_scan:seg_scan_m0
clk => seg_data[0]~reg0.CLK
clk => seg_data[1]~reg0.CLK
clk => seg_data[2]~reg0.CLK
clk => seg_data[3]~reg0.CLK
clk => seg_data[4]~reg0.CLK
clk => seg_data[5]~reg0.CLK
clk => seg_data[6]~reg0.CLK
clk => seg_data[7]~reg0.CLK
clk => seg_sel[0]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[3]~reg0.CLK
clk => seg_sel[4]~reg0.CLK
clk => seg_sel[5]~reg0.CLK
clk => scan_sel[0].CLK
clk => scan_sel[1].CLK
clk => scan_sel[2].CLK
clk => scan_sel[3].CLK
clk => scan_timer[0].CLK
clk => scan_timer[1].CLK
clk => scan_timer[2].CLK
clk => scan_timer[3].CLK
clk => scan_timer[4].CLK
clk => scan_timer[5].CLK
clk => scan_timer[6].CLK
clk => scan_timer[7].CLK
clk => scan_timer[8].CLK
clk => scan_timer[9].CLK
clk => scan_timer[10].CLK
clk => scan_timer[11].CLK
clk => scan_timer[12].CLK
clk => scan_timer[13].CLK
clk => scan_timer[14].CLK
clk => scan_timer[15].CLK
clk => scan_timer[16].CLK
clk => scan_timer[17].CLK
clk => scan_timer[18].CLK
clk => scan_timer[19].CLK
clk => scan_timer[20].CLK
clk => scan_timer[21].CLK
clk => scan_timer[22].CLK
clk => scan_timer[23].CLK
clk => scan_timer[24].CLK
clk => scan_timer[25].CLK
clk => scan_timer[26].CLK
clk => scan_timer[27].CLK
clk => scan_timer[28].CLK
clk => scan_timer[29].CLK
clk => scan_timer[30].CLK
clk => scan_timer[31].CLK
rst_n => scan_sel[0].ACLR
rst_n => scan_sel[1].ACLR
rst_n => scan_sel[2].ACLR
rst_n => scan_sel[3].ACLR
rst_n => scan_timer[0].ACLR
rst_n => scan_timer[1].ACLR
rst_n => scan_timer[2].ACLR
rst_n => scan_timer[3].ACLR
rst_n => scan_timer[4].ACLR
rst_n => scan_timer[5].ACLR
rst_n => scan_timer[6].ACLR
rst_n => scan_timer[7].ACLR
rst_n => scan_timer[8].ACLR
rst_n => scan_timer[9].ACLR
rst_n => scan_timer[10].ACLR
rst_n => scan_timer[11].ACLR
rst_n => scan_timer[12].ACLR
rst_n => scan_timer[13].ACLR
rst_n => scan_timer[14].ACLR
rst_n => scan_timer[15].ACLR
rst_n => scan_timer[16].ACLR
rst_n => scan_timer[17].ACLR
rst_n => scan_timer[18].ACLR
rst_n => scan_timer[19].ACLR
rst_n => scan_timer[20].ACLR
rst_n => scan_timer[21].ACLR
rst_n => scan_timer[22].ACLR
rst_n => scan_timer[23].ACLR
rst_n => scan_timer[24].ACLR
rst_n => scan_timer[25].ACLR
rst_n => scan_timer[26].ACLR
rst_n => scan_timer[27].ACLR
rst_n => scan_timer[28].ACLR
rst_n => scan_timer[29].ACLR
rst_n => scan_timer[30].ACLR
rst_n => scan_timer[31].ACLR
rst_n => seg_data[0]~reg0.PRESET
rst_n => seg_data[1]~reg0.PRESET
rst_n => seg_data[2]~reg0.PRESET
rst_n => seg_data[3]~reg0.PRESET
rst_n => seg_data[4]~reg0.PRESET
rst_n => seg_data[5]~reg0.PRESET
rst_n => seg_data[6]~reg0.PRESET
rst_n => seg_data[7]~reg0.PRESET
rst_n => seg_sel[0]~reg0.PRESET
rst_n => seg_sel[1]~reg0.PRESET
rst_n => seg_sel[2]~reg0.PRESET
rst_n => seg_sel[3]~reg0.PRESET
rst_n => seg_sel[4]~reg0.PRESET
rst_n => seg_sel[5]~reg0.PRESET
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[0] <= seg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[7] <= seg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data_0[0] => Mux7.IN10
seg_data_0[1] => Mux6.IN10
seg_data_0[2] => Mux5.IN10
seg_data_0[3] => Mux4.IN10
seg_data_0[4] => Mux3.IN10
seg_data_0[5] => Mux2.IN10
seg_data_0[6] => Mux1.IN10
seg_data_0[7] => Mux0.IN10
seg_data_1[0] => Mux7.IN11
seg_data_1[1] => Mux6.IN11
seg_data_1[2] => Mux5.IN11
seg_data_1[3] => Mux4.IN11
seg_data_1[4] => Mux3.IN11
seg_data_1[5] => Mux2.IN11
seg_data_1[6] => Mux1.IN11
seg_data_1[7] => Mux0.IN11
seg_data_2[0] => Mux7.IN12
seg_data_2[1] => Mux6.IN12
seg_data_2[2] => Mux5.IN12
seg_data_2[3] => Mux4.IN12
seg_data_2[4] => Mux3.IN12
seg_data_2[5] => Mux2.IN12
seg_data_2[6] => Mux1.IN12
seg_data_2[7] => Mux0.IN12
seg_data_3[0] => Mux7.IN13
seg_data_3[1] => Mux6.IN13
seg_data_3[2] => Mux5.IN13
seg_data_3[3] => Mux4.IN13
seg_data_3[4] => Mux3.IN13
seg_data_3[5] => Mux2.IN13
seg_data_3[6] => Mux1.IN13
seg_data_3[7] => Mux0.IN13
seg_data_4[0] => Mux7.IN14
seg_data_4[1] => Mux6.IN14
seg_data_4[2] => Mux5.IN14
seg_data_4[3] => Mux4.IN14
seg_data_4[4] => Mux3.IN14
seg_data_4[5] => Mux2.IN14
seg_data_4[6] => Mux1.IN14
seg_data_4[7] => Mux0.IN14
seg_data_5[0] => Mux7.IN15
seg_data_5[1] => Mux6.IN15
seg_data_5[2] => Mux5.IN15
seg_data_5[3] => Mux4.IN15
seg_data_5[4] => Mux3.IN15
seg_data_5[5] => Mux2.IN15
seg_data_5[6] => Mux1.IN15
seg_data_5[7] => Mux0.IN15


|top|mark_2:mark_rightside
clk => clk.IN4
rst => rst.IN2
num_rst_n => num_rst_n.IN1
hs => hs_buf[0].DATAIN
vs => vs_buf[0].DATAIN
de => de.IN2
h_cnt[0] => LessThan0.IN24
h_cnt[0] => LessThan1.IN24
h_cnt[0] => LessThan4.IN24
h_cnt[0] => LessThan5.IN24
h_cnt[0] => Equal3.IN31
h_cnt[0] => Equal4.IN31
h_cnt[0] => Equal7.IN3
h_cnt[1] => LessThan0.IN23
h_cnt[1] => LessThan1.IN23
h_cnt[1] => LessThan4.IN23
h_cnt[1] => LessThan5.IN23
h_cnt[1] => Equal3.IN30
h_cnt[1] => Equal4.IN30
h_cnt[1] => Equal7.IN2
h_cnt[2] => LessThan0.IN22
h_cnt[2] => LessThan1.IN22
h_cnt[2] => LessThan4.IN22
h_cnt[2] => LessThan5.IN22
h_cnt[2] => Equal3.IN29
h_cnt[2] => Equal4.IN2
h_cnt[2] => Equal7.IN1
h_cnt[3] => LessThan0.IN21
h_cnt[3] => LessThan1.IN21
h_cnt[3] => LessThan4.IN21
h_cnt[3] => LessThan5.IN21
h_cnt[3] => Equal3.IN28
h_cnt[3] => Equal4.IN29
h_cnt[3] => Equal7.IN31
h_cnt[4] => LessThan0.IN20
h_cnt[4] => LessThan1.IN20
h_cnt[4] => LessThan4.IN20
h_cnt[4] => LessThan5.IN20
h_cnt[4] => Equal3.IN27
h_cnt[4] => Equal4.IN1
h_cnt[4] => Equal7.IN30
h_cnt[5] => LessThan0.IN19
h_cnt[5] => LessThan1.IN19
h_cnt[5] => LessThan4.IN19
h_cnt[5] => LessThan5.IN19
h_cnt[5] => Equal3.IN26
h_cnt[5] => Equal4.IN28
h_cnt[5] => Equal7.IN29
h_cnt[6] => LessThan0.IN18
h_cnt[6] => LessThan1.IN18
h_cnt[6] => LessThan4.IN18
h_cnt[6] => LessThan5.IN18
h_cnt[6] => Equal3.IN25
h_cnt[6] => Equal4.IN27
h_cnt[6] => Equal7.IN28
h_cnt[7] => LessThan0.IN17
h_cnt[7] => LessThan1.IN17
h_cnt[7] => LessThan4.IN17
h_cnt[7] => LessThan5.IN17
h_cnt[7] => Equal3.IN24
h_cnt[7] => Equal4.IN26
h_cnt[7] => Equal7.IN27
h_cnt[8] => LessThan0.IN16
h_cnt[8] => LessThan1.IN16
h_cnt[8] => LessThan4.IN16
h_cnt[8] => LessThan5.IN16
h_cnt[8] => Equal3.IN0
h_cnt[8] => Equal4.IN0
h_cnt[8] => Equal7.IN0
h_cnt[9] => LessThan0.IN15
h_cnt[9] => LessThan1.IN15
h_cnt[9] => LessThan4.IN15
h_cnt[9] => LessThan5.IN15
h_cnt[9] => Equal3.IN23
h_cnt[9] => Equal4.IN25
h_cnt[9] => Equal7.IN26
h_cnt[10] => LessThan0.IN14
h_cnt[10] => LessThan1.IN14
h_cnt[10] => LessThan4.IN14
h_cnt[10] => LessThan5.IN14
h_cnt[10] => Equal3.IN22
h_cnt[10] => Equal4.IN24
h_cnt[10] => Equal7.IN25
h_cnt[11] => LessThan0.IN13
h_cnt[11] => LessThan1.IN13
h_cnt[11] => LessThan4.IN13
h_cnt[11] => LessThan5.IN13
h_cnt[11] => Equal3.IN21
h_cnt[11] => Equal4.IN23
h_cnt[11] => Equal7.IN24
v_cnt[0] => LessThan2.IN24
v_cnt[0] => LessThan3.IN24
v_cnt[0] => Equal5.IN11
v_cnt[0] => Equal6.IN11
v_cnt[0] => LessThan6.IN64
v_cnt[0] => LessThan7.IN26
v_cnt[0] => LessThan8.IN64
v_cnt[0] => LessThan9.IN26
v_cnt[0] => LessThan10.IN24
v_cnt[0] => vcount_top_temp.DATAB
v_cnt[0] => vcount_bottom_temp.DATAA
v_cnt[0] => Equal0.IN31
v_cnt[0] => Equal1.IN4
v_cnt[0] => Equal2.IN3
v_cnt[1] => LessThan2.IN23
v_cnt[1] => LessThan3.IN23
v_cnt[1] => Equal5.IN10
v_cnt[1] => Equal6.IN10
v_cnt[1] => LessThan6.IN63
v_cnt[1] => LessThan7.IN25
v_cnt[1] => LessThan8.IN63
v_cnt[1] => LessThan9.IN25
v_cnt[1] => LessThan10.IN23
v_cnt[1] => vcount_top_temp.DATAB
v_cnt[1] => vcount_bottom_temp.DATAA
v_cnt[1] => Equal0.IN30
v_cnt[1] => Equal1.IN3
v_cnt[1] => Equal2.IN31
v_cnt[2] => LessThan2.IN22
v_cnt[2] => LessThan3.IN22
v_cnt[2] => Equal5.IN9
v_cnt[2] => Equal6.IN9
v_cnt[2] => LessThan6.IN62
v_cnt[2] => LessThan7.IN24
v_cnt[2] => LessThan8.IN62
v_cnt[2] => LessThan9.IN24
v_cnt[2] => LessThan10.IN22
v_cnt[2] => vcount_top_temp.DATAB
v_cnt[2] => vcount_bottom_temp.DATAA
v_cnt[2] => Equal0.IN29
v_cnt[2] => Equal1.IN2
v_cnt[2] => Equal2.IN30
v_cnt[3] => LessThan2.IN21
v_cnt[3] => LessThan3.IN21
v_cnt[3] => Equal5.IN8
v_cnt[3] => Equal6.IN8
v_cnt[3] => LessThan6.IN61
v_cnt[3] => LessThan7.IN23
v_cnt[3] => LessThan8.IN61
v_cnt[3] => LessThan9.IN23
v_cnt[3] => LessThan10.IN21
v_cnt[3] => vcount_top_temp.DATAB
v_cnt[3] => vcount_bottom_temp.DATAA
v_cnt[3] => Equal0.IN28
v_cnt[3] => Equal1.IN1
v_cnt[3] => Equal2.IN29
v_cnt[4] => LessThan2.IN20
v_cnt[4] => LessThan3.IN20
v_cnt[4] => Equal5.IN7
v_cnt[4] => Equal6.IN7
v_cnt[4] => LessThan6.IN60
v_cnt[4] => LessThan7.IN22
v_cnt[4] => LessThan8.IN60
v_cnt[4] => LessThan9.IN22
v_cnt[4] => LessThan10.IN20
v_cnt[4] => vcount_top_temp.DATAB
v_cnt[4] => vcount_bottom_temp.DATAA
v_cnt[4] => Equal0.IN3
v_cnt[4] => Equal1.IN31
v_cnt[4] => Equal2.IN2
v_cnt[5] => LessThan2.IN19
v_cnt[5] => LessThan3.IN19
v_cnt[5] => Equal5.IN6
v_cnt[5] => Equal6.IN6
v_cnt[5] => LessThan6.IN59
v_cnt[5] => LessThan7.IN21
v_cnt[5] => LessThan8.IN59
v_cnt[5] => LessThan9.IN21
v_cnt[5] => LessThan10.IN19
v_cnt[5] => vcount_top_temp.DATAB
v_cnt[5] => vcount_bottom_temp.DATAA
v_cnt[5] => Equal0.IN2
v_cnt[5] => Equal1.IN30
v_cnt[5] => Equal2.IN28
v_cnt[6] => LessThan2.IN18
v_cnt[6] => LessThan3.IN18
v_cnt[6] => Equal5.IN5
v_cnt[6] => Equal6.IN5
v_cnt[6] => LessThan6.IN58
v_cnt[6] => LessThan7.IN20
v_cnt[6] => LessThan8.IN58
v_cnt[6] => LessThan9.IN20
v_cnt[6] => LessThan10.IN18
v_cnt[6] => vcount_top_temp.DATAB
v_cnt[6] => vcount_bottom_temp.DATAA
v_cnt[6] => Equal0.IN1
v_cnt[6] => Equal1.IN29
v_cnt[6] => Equal2.IN1
v_cnt[7] => LessThan2.IN17
v_cnt[7] => LessThan3.IN17
v_cnt[7] => Equal5.IN4
v_cnt[7] => Equal6.IN4
v_cnt[7] => LessThan6.IN57
v_cnt[7] => LessThan7.IN19
v_cnt[7] => LessThan8.IN57
v_cnt[7] => LessThan9.IN19
v_cnt[7] => LessThan10.IN17
v_cnt[7] => vcount_top_temp.DATAB
v_cnt[7] => vcount_bottom_temp.DATAA
v_cnt[7] => Equal0.IN0
v_cnt[7] => Equal1.IN0
v_cnt[7] => Equal2.IN27
v_cnt[8] => LessThan2.IN16
v_cnt[8] => LessThan3.IN16
v_cnt[8] => Equal5.IN3
v_cnt[8] => Equal6.IN3
v_cnt[8] => LessThan6.IN56
v_cnt[8] => LessThan7.IN18
v_cnt[8] => LessThan8.IN56
v_cnt[8] => LessThan9.IN18
v_cnt[8] => LessThan10.IN16
v_cnt[8] => vcount_top_temp.DATAB
v_cnt[8] => vcount_bottom_temp.DATAA
v_cnt[8] => Equal0.IN27
v_cnt[8] => Equal1.IN28
v_cnt[8] => Equal2.IN0
v_cnt[9] => LessThan2.IN15
v_cnt[9] => LessThan3.IN15
v_cnt[9] => Equal5.IN2
v_cnt[9] => Equal6.IN2
v_cnt[9] => LessThan6.IN55
v_cnt[9] => LessThan7.IN17
v_cnt[9] => LessThan8.IN55
v_cnt[9] => LessThan9.IN17
v_cnt[9] => LessThan10.IN15
v_cnt[9] => vcount_top_temp.DATAB
v_cnt[9] => vcount_bottom_temp.DATAA
v_cnt[9] => Equal0.IN26
v_cnt[9] => Equal1.IN27
v_cnt[9] => Equal2.IN26
v_cnt[10] => LessThan2.IN14
v_cnt[10] => LessThan3.IN14
v_cnt[10] => Equal5.IN1
v_cnt[10] => Equal6.IN1
v_cnt[10] => LessThan6.IN54
v_cnt[10] => LessThan7.IN16
v_cnt[10] => LessThan8.IN54
v_cnt[10] => LessThan9.IN16
v_cnt[10] => LessThan10.IN14
v_cnt[10] => vcount_top_temp.DATAB
v_cnt[10] => vcount_bottom_temp.DATAA
v_cnt[10] => Equal0.IN25
v_cnt[10] => Equal1.IN26
v_cnt[10] => Equal2.IN25
v_cnt[11] => LessThan2.IN13
v_cnt[11] => LessThan3.IN13
v_cnt[11] => Equal5.IN0
v_cnt[11] => Equal6.IN0
v_cnt[11] => LessThan6.IN53
v_cnt[11] => LessThan7.IN15
v_cnt[11] => LessThan8.IN53
v_cnt[11] => LessThan9.IN15
v_cnt[11] => LessThan10.IN13
v_cnt[11] => vcount_top_temp.DATAB
v_cnt[11] => vcount_bottom_temp.DATAA
v_cnt[11] => Equal0.IN24
v_cnt[11] => Equal1.IN25
v_cnt[11] => Equal2.IN24
dilate => dilate.IN1
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[8] <= vga_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[9] <= vga_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[10] <= vga_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[11] <= vga_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[12] <= vga_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[13] <= vga_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[14] <= vga_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[15] <= vga_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= hs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vs_buf[6].DB_MAX_OUTPUT_PORT_TYPE
vga_de <= de_buf[6].DB_MAX_OUTPUT_PORT_TYPE
seg_sel[0] <= seg:seg_mark_m2.seg_sel
seg_sel[1] <= seg:seg_mark_m2.seg_sel
seg_sel[2] <= seg:seg_mark_m2.seg_sel
seg_sel[3] <= seg:seg_mark_m2.seg_sel
seg_sel[4] <= seg:seg_mark_m2.seg_sel
seg_sel[5] <= seg:seg_mark_m2.seg_sel
seg_data[0] <= seg:seg_mark_m2.seg_data
seg_data[1] <= seg:seg_mark_m2.seg_data
seg_data[2] <= seg:seg_mark_m2.seg_data
seg_data[3] <= seg:seg_mark_m2.seg_data
seg_data[4] <= seg:seg_mark_m2.seg_data
seg_data[5] <= seg:seg_mark_m2.seg_data
seg_data[6] <= seg:seg_mark_m2.seg_data
seg_data[7] <= seg:seg_mark_m2.seg_data
buzzer <= buzzer_pwm_test:buzzer_pwm_test_m0.buzzer


|top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11
ce => linebuffer:lb1.ce
wr_clk => linebuffer:lb1.wr_clk
wr_en => linebuffer:lb1.wr_en
wr_rst => linebuffer:lb1.wr_rst
data_in[0] => linebuffer:lb1.data_in[0]
rd_en => linebuffer:lb1.rd_en
rd_clk => linebuffer:lb1.rd_clk
rd_rst => linebuffer:lb1.rd_rst
data_out[0] <= linebuffer:lb1.data_out[0][0]
data_out[1] <= linebuffer:lb1.data_out[1][0]
data_out[2] <= linebuffer:lb1.data_out[2][0]


|top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1
ce => dp_bram:linebuf1.ce
ce => dp_bram:mem_array_wr:1:linebufn.ce
ce => dp_bram:mem_array_wr:2:linebufn.ce
ce => d_read_h_pointer[0][6].ENA
ce => d_read_h_pointer[0][5].ENA
ce => last_wr_location~reg0.ENA
ce => d_read_h_pointer[0][4].ENA
ce => d_read_h_pointer[0][3].ENA
ce => d_read_h_pointer[0][2].ENA
ce => d_read_h_pointer[0][1].ENA
ce => d_read_h_pointer[0][0].ENA
ce => d_cascade_en[0].ENA
ce => last_rd_location~reg0.ENA
ce => d_read_h_pointer[0][7].ENA
ce => d_read_h_pointer[0][8].ENA
ce => d_read_h_pointer[0][9].ENA
ce => d_read_h_pointer[1][0].ENA
ce => d_read_h_pointer[1][1].ENA
ce => d_read_h_pointer[1][2].ENA
ce => d_read_h_pointer[1][3].ENA
ce => d_read_h_pointer[1][4].ENA
ce => d_read_h_pointer[1][5].ENA
ce => d_read_h_pointer[1][6].ENA
ce => d_read_h_pointer[1][7].ENA
ce => d_read_h_pointer[1][8].ENA
ce => d_read_h_pointer[1][9].ENA
ce => d_read_h_pointer[2][0].ENA
ce => d_read_h_pointer[2][1].ENA
ce => d_read_h_pointer[2][2].ENA
ce => d_read_h_pointer[2][3].ENA
ce => d_read_h_pointer[2][4].ENA
ce => d_read_h_pointer[2][5].ENA
ce => d_read_h_pointer[2][6].ENA
ce => d_read_h_pointer[2][7].ENA
ce => d_read_h_pointer[2][8].ENA
ce => d_read_h_pointer[2][9].ENA
ce => d3_rd_en.ENA
ce => d2_rd_en.ENA
ce => d_rd_en[0].ENA
ce => d_rd_en[1].ENA
ce => d_rd_en[2].ENA
ce => d2_mem_dout[1][0].ENA
ce => d2_mem_dout[0][0].ENA
ce => d_cascade_en[1].ENA
ce => d_cascade_en[2].ENA
ce => t_write_h_pointer[0].ENA
ce => t_write_h_pointer[1].ENA
ce => t_write_h_pointer[2].ENA
ce => t_write_h_pointer[3].ENA
ce => t_write_h_pointer[4].ENA
ce => t_write_h_pointer[5].ENA
ce => t_write_h_pointer[6].ENA
ce => t_write_h_pointer[7].ENA
ce => t_write_h_pointer[8].ENA
ce => t_write_h_pointer[9].ENA
ce => d_data_in[0].ENA
ce => d_wr_en.ENA
wr_clk => dp_bram:linebuf1.wr_clk
wr_clk => last_wr_location~reg0.CLK
wr_clk => t_write_h_pointer[0].CLK
wr_clk => t_write_h_pointer[1].CLK
wr_clk => t_write_h_pointer[2].CLK
wr_clk => t_write_h_pointer[3].CLK
wr_clk => t_write_h_pointer[4].CLK
wr_clk => t_write_h_pointer[5].CLK
wr_clk => t_write_h_pointer[6].CLK
wr_clk => t_write_h_pointer[7].CLK
wr_clk => t_write_h_pointer[8].CLK
wr_clk => t_write_h_pointer[9].CLK
wr_clk => d_data_in[0].CLK
wr_clk => d_wr_en.CLK
wr_en => d_wr_en.DATAIN
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => t_write_h_pointer.OUTPUTSELECT
wr_rst => last_wr_location.OUTPUTSELECT
data_in[0] => d_data_in[0].DATAIN
write_h_pointer[0] <= t_write_h_pointer[0].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[1] <= t_write_h_pointer[1].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[2] <= t_write_h_pointer[2].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[3] <= t_write_h_pointer[3].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[4] <= t_write_h_pointer[4].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[5] <= t_write_h_pointer[5].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[6] <= t_write_h_pointer[6].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[7] <= t_write_h_pointer[7].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[8] <= t_write_h_pointer[8].DB_MAX_OUTPUT_PORT_TYPE
write_h_pointer[9] <= t_write_h_pointer[9].DB_MAX_OUTPUT_PORT_TYPE
last_wr_location <= last_wr_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_clk => dp_bram:linebuf1.rd_clk
rd_clk => last_rd_location~reg0.CLK
rd_clk => d_read_h_pointer[0][0].CLK
rd_clk => d_read_h_pointer[0][1].CLK
rd_clk => d_read_h_pointer[0][2].CLK
rd_clk => d_read_h_pointer[0][3].CLK
rd_clk => d_read_h_pointer[0][4].CLK
rd_clk => d_read_h_pointer[0][5].CLK
rd_clk => d_read_h_pointer[0][6].CLK
rd_clk => d_read_h_pointer[0][7].CLK
rd_clk => d_read_h_pointer[0][8].CLK
rd_clk => d_read_h_pointer[0][9].CLK
rd_clk => d_read_h_pointer[1][0].CLK
rd_clk => d_read_h_pointer[1][1].CLK
rd_clk => d_read_h_pointer[1][2].CLK
rd_clk => d_read_h_pointer[1][3].CLK
rd_clk => d_read_h_pointer[1][4].CLK
rd_clk => d_read_h_pointer[1][5].CLK
rd_clk => d_read_h_pointer[1][6].CLK
rd_clk => d_read_h_pointer[1][7].CLK
rd_clk => d_read_h_pointer[1][8].CLK
rd_clk => d_read_h_pointer[1][9].CLK
rd_clk => d_read_h_pointer[2][0].CLK
rd_clk => d_read_h_pointer[2][1].CLK
rd_clk => d_read_h_pointer[2][2].CLK
rd_clk => d_read_h_pointer[2][3].CLK
rd_clk => d_read_h_pointer[2][4].CLK
rd_clk => d_read_h_pointer[2][5].CLK
rd_clk => d_read_h_pointer[2][6].CLK
rd_clk => d_read_h_pointer[2][7].CLK
rd_clk => d_read_h_pointer[2][8].CLK
rd_clk => d_read_h_pointer[2][9].CLK
rd_clk => d3_rd_en.CLK
rd_clk => d2_rd_en.CLK
rd_clk => d_rd_en[0].CLK
rd_clk => d_rd_en[1].CLK
rd_clk => d_rd_en[2].CLK
rd_clk => d2_mem_dout[1][0].CLK
rd_clk => d2_mem_dout[0][0].CLK
rd_clk => d_cascade_en[0].CLK
rd_clk => d_cascade_en[1].CLK
rd_clk => d_cascade_en[2].CLK
rd_clk => dp_bram:mem_array_wr:1:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:1:linebufn.rd_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.wr_clk
rd_clk => dp_bram:mem_array_wr:2:linebufn.rd_clk
rd_en => d_rd_en[0].DATAIN
rd_en => d_rd_en[1].DATAIN
rd_en => d_rd_en[2].DATAIN
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => d_read_h_pointer.OUTPUTSELECT
rd_rst => last_rd_location.OUTPUTSELECT
cascade_en => d_cascade_en[0].DATAIN
read_h_pointer[0] <= d_read_h_pointer[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[1] <= d_read_h_pointer[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[2] <= d_read_h_pointer[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[3] <= d_read_h_pointer[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[4] <= d_read_h_pointer[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[5] <= d_read_h_pointer[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[6] <= d_read_h_pointer[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[7] <= d_read_h_pointer[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[8] <= d_read_h_pointer[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_h_pointer[9] <= d_read_h_pointer[0][9].DB_MAX_OUTPUT_PORT_TYPE
last_rd_location <= last_rd_location~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0][0] <= dp_bram:linebuf1.dout[0]
data_out[0][1] <= <GND>
data_out[0][2] <= <GND>
data_out[0][3] <= <GND>
data_out[0][4] <= <GND>
data_out[0][5] <= <GND>
data_out[0][6] <= <GND>
data_out[0][7] <= <GND>
data_out[0][8] <= <GND>
data_out[0][9] <= <GND>
data_out[0][10] <= <GND>
data_out[0][11] <= <GND>
data_out[0][12] <= <GND>
data_out[0][13] <= <GND>
data_out[0][14] <= <GND>
data_out[0][15] <= <GND>
data_out[0][16] <= <GND>
data_out[0][17] <= <GND>
data_out[0][18] <= <GND>
data_out[0][19] <= <GND>
data_out[0][20] <= <GND>
data_out[0][21] <= <GND>
data_out[0][22] <= <GND>
data_out[0][23] <= <GND>
data_out[0][24] <= <GND>
data_out[0][25] <= <GND>
data_out[0][26] <= <GND>
data_out[0][27] <= <GND>
data_out[0][28] <= <GND>
data_out[0][29] <= <GND>
data_out[0][30] <= <GND>
data_out[0][31] <= <GND>
data_out[0][32] <= <GND>
data_out[0][33] <= <GND>
data_out[0][34] <= <GND>
data_out[0][35] <= <GND>
data_out[0][36] <= <GND>
data_out[0][37] <= <GND>
data_out[0][38] <= <GND>
data_out[0][39] <= <GND>
data_out[0][40] <= <GND>
data_out[0][41] <= <GND>
data_out[0][42] <= <GND>
data_out[0][43] <= <GND>
data_out[0][44] <= <GND>
data_out[0][45] <= <GND>
data_out[0][46] <= <GND>
data_out[0][47] <= <GND>
data_out[0][48] <= <GND>
data_out[0][49] <= <GND>
data_out[0][50] <= <GND>
data_out[0][51] <= <GND>
data_out[0][52] <= <GND>
data_out[0][53] <= <GND>
data_out[0][54] <= <GND>
data_out[0][55] <= <GND>
data_out[0][56] <= <GND>
data_out[0][57] <= <GND>
data_out[0][58] <= <GND>
data_out[0][59] <= <GND>
data_out[0][60] <= <GND>
data_out[0][61] <= <GND>
data_out[0][62] <= <GND>
data_out[0][63] <= <GND>
data_out[0][64] <= <GND>
data_out[0][65] <= <GND>
data_out[0][66] <= <GND>
data_out[0][67] <= <GND>
data_out[0][68] <= <GND>
data_out[0][69] <= <GND>
data_out[0][70] <= <GND>
data_out[0][71] <= <GND>
data_out[0][72] <= <GND>
data_out[0][73] <= <GND>
data_out[0][74] <= <GND>
data_out[0][75] <= <GND>
data_out[0][76] <= <GND>
data_out[0][77] <= <GND>
data_out[0][78] <= <GND>
data_out[0][79] <= <GND>
data_out[0][80] <= <GND>
data_out[0][81] <= <GND>
data_out[0][82] <= <GND>
data_out[0][83] <= <GND>
data_out[0][84] <= <GND>
data_out[0][85] <= <GND>
data_out[0][86] <= <GND>
data_out[0][87] <= <GND>
data_out[0][88] <= <GND>
data_out[0][89] <= <GND>
data_out[0][90] <= <GND>
data_out[0][91] <= <GND>
data_out[0][92] <= <GND>
data_out[0][93] <= <GND>
data_out[0][94] <= <GND>
data_out[0][95] <= <GND>
data_out[0][96] <= <GND>
data_out[0][97] <= <GND>
data_out[0][98] <= <GND>
data_out[0][99] <= <GND>
data_out[0][100] <= <GND>
data_out[0][101] <= <GND>
data_out[0][102] <= <GND>
data_out[0][103] <= <GND>
data_out[0][104] <= <GND>
data_out[0][105] <= <GND>
data_out[0][106] <= <GND>
data_out[0][107] <= <GND>
data_out[0][108] <= <GND>
data_out[0][109] <= <GND>
data_out[0][110] <= <GND>
data_out[0][111] <= <GND>
data_out[0][112] <= <GND>
data_out[0][113] <= <GND>
data_out[0][114] <= <GND>
data_out[0][115] <= <GND>
data_out[0][116] <= <GND>
data_out[0][117] <= <GND>
data_out[0][118] <= <GND>
data_out[0][119] <= <GND>
data_out[0][120] <= <GND>
data_out[0][121] <= <GND>
data_out[0][122] <= <GND>
data_out[0][123] <= <GND>
data_out[0][124] <= <GND>
data_out[0][125] <= <GND>
data_out[0][126] <= <GND>
data_out[0][127] <= <GND>
data_out[0][128] <= <GND>
data_out[0][129] <= <GND>
data_out[0][130] <= <GND>
data_out[0][131] <= <GND>
data_out[0][132] <= <GND>
data_out[0][133] <= <GND>
data_out[0][134] <= <GND>
data_out[0][135] <= <GND>
data_out[0][136] <= <GND>
data_out[0][137] <= <GND>
data_out[0][138] <= <GND>
data_out[0][139] <= <GND>
data_out[0][140] <= <GND>
data_out[0][141] <= <GND>
data_out[0][142] <= <GND>
data_out[0][143] <= <GND>
data_out[0][144] <= <GND>
data_out[0][145] <= <GND>
data_out[0][146] <= <GND>
data_out[0][147] <= <GND>
data_out[0][148] <= <GND>
data_out[0][149] <= <GND>
data_out[0][150] <= <GND>
data_out[0][151] <= <GND>
data_out[0][152] <= <GND>
data_out[0][153] <= <GND>
data_out[0][154] <= <GND>
data_out[0][155] <= <GND>
data_out[0][156] <= <GND>
data_out[0][157] <= <GND>
data_out[0][158] <= <GND>
data_out[0][159] <= <GND>
data_out[0][160] <= <GND>
data_out[0][161] <= <GND>
data_out[0][162] <= <GND>
data_out[0][163] <= <GND>
data_out[0][164] <= <GND>
data_out[0][165] <= <GND>
data_out[0][166] <= <GND>
data_out[0][167] <= <GND>
data_out[0][168] <= <GND>
data_out[0][169] <= <GND>
data_out[0][170] <= <GND>
data_out[0][171] <= <GND>
data_out[0][172] <= <GND>
data_out[0][173] <= <GND>
data_out[0][174] <= <GND>
data_out[0][175] <= <GND>
data_out[0][176] <= <GND>
data_out[0][177] <= <GND>
data_out[0][178] <= <GND>
data_out[0][179] <= <GND>
data_out[0][180] <= <GND>
data_out[0][181] <= <GND>
data_out[0][182] <= <GND>
data_out[0][183] <= <GND>
data_out[0][184] <= <GND>
data_out[0][185] <= <GND>
data_out[0][186] <= <GND>
data_out[0][187] <= <GND>
data_out[0][188] <= <GND>
data_out[0][189] <= <GND>
data_out[0][190] <= <GND>
data_out[0][191] <= <GND>
data_out[0][192] <= <GND>
data_out[0][193] <= <GND>
data_out[0][194] <= <GND>
data_out[0][195] <= <GND>
data_out[0][196] <= <GND>
data_out[0][197] <= <GND>
data_out[0][198] <= <GND>
data_out[0][199] <= <GND>
data_out[0][200] <= <GND>
data_out[0][201] <= <GND>
data_out[0][202] <= <GND>
data_out[0][203] <= <GND>
data_out[0][204] <= <GND>
data_out[0][205] <= <GND>
data_out[0][206] <= <GND>
data_out[0][207] <= <GND>
data_out[0][208] <= <GND>
data_out[0][209] <= <GND>
data_out[0][210] <= <GND>
data_out[0][211] <= <GND>
data_out[0][212] <= <GND>
data_out[0][213] <= <GND>
data_out[0][214] <= <GND>
data_out[0][215] <= <GND>
data_out[0][216] <= <GND>
data_out[0][217] <= <GND>
data_out[0][218] <= <GND>
data_out[0][219] <= <GND>
data_out[0][220] <= <GND>
data_out[0][221] <= <GND>
data_out[0][222] <= <GND>
data_out[0][223] <= <GND>
data_out[0][224] <= <GND>
data_out[0][225] <= <GND>
data_out[0][226] <= <GND>
data_out[0][227] <= <GND>
data_out[0][228] <= <GND>
data_out[0][229] <= <GND>
data_out[0][230] <= <GND>
data_out[0][231] <= <GND>
data_out[0][232] <= <GND>
data_out[0][233] <= <GND>
data_out[0][234] <= <GND>
data_out[0][235] <= <GND>
data_out[0][236] <= <GND>
data_out[0][237] <= <GND>
data_out[0][238] <= <GND>
data_out[0][239] <= <GND>
data_out[0][240] <= <GND>
data_out[0][241] <= <GND>
data_out[0][242] <= <GND>
data_out[0][243] <= <GND>
data_out[0][244] <= <GND>
data_out[0][245] <= <GND>
data_out[0][246] <= <GND>
data_out[0][247] <= <GND>
data_out[0][248] <= <GND>
data_out[0][249] <= <GND>
data_out[0][250] <= <GND>
data_out[0][251] <= <GND>
data_out[0][252] <= <GND>
data_out[0][253] <= <GND>
data_out[0][254] <= <GND>
data_out[0][255] <= <GND>
data_out[1][0] <= dp_bram:mem_array_wr:1:linebufn.dout[0]
data_out[1][1] <= <GND>
data_out[1][2] <= <GND>
data_out[1][3] <= <GND>
data_out[1][4] <= <GND>
data_out[1][5] <= <GND>
data_out[1][6] <= <GND>
data_out[1][7] <= <GND>
data_out[1][8] <= <GND>
data_out[1][9] <= <GND>
data_out[1][10] <= <GND>
data_out[1][11] <= <GND>
data_out[1][12] <= <GND>
data_out[1][13] <= <GND>
data_out[1][14] <= <GND>
data_out[1][15] <= <GND>
data_out[1][16] <= <GND>
data_out[1][17] <= <GND>
data_out[1][18] <= <GND>
data_out[1][19] <= <GND>
data_out[1][20] <= <GND>
data_out[1][21] <= <GND>
data_out[1][22] <= <GND>
data_out[1][23] <= <GND>
data_out[1][24] <= <GND>
data_out[1][25] <= <GND>
data_out[1][26] <= <GND>
data_out[1][27] <= <GND>
data_out[1][28] <= <GND>
data_out[1][29] <= <GND>
data_out[1][30] <= <GND>
data_out[1][31] <= <GND>
data_out[1][32] <= <GND>
data_out[1][33] <= <GND>
data_out[1][34] <= <GND>
data_out[1][35] <= <GND>
data_out[1][36] <= <GND>
data_out[1][37] <= <GND>
data_out[1][38] <= <GND>
data_out[1][39] <= <GND>
data_out[1][40] <= <GND>
data_out[1][41] <= <GND>
data_out[1][42] <= <GND>
data_out[1][43] <= <GND>
data_out[1][44] <= <GND>
data_out[1][45] <= <GND>
data_out[1][46] <= <GND>
data_out[1][47] <= <GND>
data_out[1][48] <= <GND>
data_out[1][49] <= <GND>
data_out[1][50] <= <GND>
data_out[1][51] <= <GND>
data_out[1][52] <= <GND>
data_out[1][53] <= <GND>
data_out[1][54] <= <GND>
data_out[1][55] <= <GND>
data_out[1][56] <= <GND>
data_out[1][57] <= <GND>
data_out[1][58] <= <GND>
data_out[1][59] <= <GND>
data_out[1][60] <= <GND>
data_out[1][61] <= <GND>
data_out[1][62] <= <GND>
data_out[1][63] <= <GND>
data_out[1][64] <= <GND>
data_out[1][65] <= <GND>
data_out[1][66] <= <GND>
data_out[1][67] <= <GND>
data_out[1][68] <= <GND>
data_out[1][69] <= <GND>
data_out[1][70] <= <GND>
data_out[1][71] <= <GND>
data_out[1][72] <= <GND>
data_out[1][73] <= <GND>
data_out[1][74] <= <GND>
data_out[1][75] <= <GND>
data_out[1][76] <= <GND>
data_out[1][77] <= <GND>
data_out[1][78] <= <GND>
data_out[1][79] <= <GND>
data_out[1][80] <= <GND>
data_out[1][81] <= <GND>
data_out[1][82] <= <GND>
data_out[1][83] <= <GND>
data_out[1][84] <= <GND>
data_out[1][85] <= <GND>
data_out[1][86] <= <GND>
data_out[1][87] <= <GND>
data_out[1][88] <= <GND>
data_out[1][89] <= <GND>
data_out[1][90] <= <GND>
data_out[1][91] <= <GND>
data_out[1][92] <= <GND>
data_out[1][93] <= <GND>
data_out[1][94] <= <GND>
data_out[1][95] <= <GND>
data_out[1][96] <= <GND>
data_out[1][97] <= <GND>
data_out[1][98] <= <GND>
data_out[1][99] <= <GND>
data_out[1][100] <= <GND>
data_out[1][101] <= <GND>
data_out[1][102] <= <GND>
data_out[1][103] <= <GND>
data_out[1][104] <= <GND>
data_out[1][105] <= <GND>
data_out[1][106] <= <GND>
data_out[1][107] <= <GND>
data_out[1][108] <= <GND>
data_out[1][109] <= <GND>
data_out[1][110] <= <GND>
data_out[1][111] <= <GND>
data_out[1][112] <= <GND>
data_out[1][113] <= <GND>
data_out[1][114] <= <GND>
data_out[1][115] <= <GND>
data_out[1][116] <= <GND>
data_out[1][117] <= <GND>
data_out[1][118] <= <GND>
data_out[1][119] <= <GND>
data_out[1][120] <= <GND>
data_out[1][121] <= <GND>
data_out[1][122] <= <GND>
data_out[1][123] <= <GND>
data_out[1][124] <= <GND>
data_out[1][125] <= <GND>
data_out[1][126] <= <GND>
data_out[1][127] <= <GND>
data_out[1][128] <= <GND>
data_out[1][129] <= <GND>
data_out[1][130] <= <GND>
data_out[1][131] <= <GND>
data_out[1][132] <= <GND>
data_out[1][133] <= <GND>
data_out[1][134] <= <GND>
data_out[1][135] <= <GND>
data_out[1][136] <= <GND>
data_out[1][137] <= <GND>
data_out[1][138] <= <GND>
data_out[1][139] <= <GND>
data_out[1][140] <= <GND>
data_out[1][141] <= <GND>
data_out[1][142] <= <GND>
data_out[1][143] <= <GND>
data_out[1][144] <= <GND>
data_out[1][145] <= <GND>
data_out[1][146] <= <GND>
data_out[1][147] <= <GND>
data_out[1][148] <= <GND>
data_out[1][149] <= <GND>
data_out[1][150] <= <GND>
data_out[1][151] <= <GND>
data_out[1][152] <= <GND>
data_out[1][153] <= <GND>
data_out[1][154] <= <GND>
data_out[1][155] <= <GND>
data_out[1][156] <= <GND>
data_out[1][157] <= <GND>
data_out[1][158] <= <GND>
data_out[1][159] <= <GND>
data_out[1][160] <= <GND>
data_out[1][161] <= <GND>
data_out[1][162] <= <GND>
data_out[1][163] <= <GND>
data_out[1][164] <= <GND>
data_out[1][165] <= <GND>
data_out[1][166] <= <GND>
data_out[1][167] <= <GND>
data_out[1][168] <= <GND>
data_out[1][169] <= <GND>
data_out[1][170] <= <GND>
data_out[1][171] <= <GND>
data_out[1][172] <= <GND>
data_out[1][173] <= <GND>
data_out[1][174] <= <GND>
data_out[1][175] <= <GND>
data_out[1][176] <= <GND>
data_out[1][177] <= <GND>
data_out[1][178] <= <GND>
data_out[1][179] <= <GND>
data_out[1][180] <= <GND>
data_out[1][181] <= <GND>
data_out[1][182] <= <GND>
data_out[1][183] <= <GND>
data_out[1][184] <= <GND>
data_out[1][185] <= <GND>
data_out[1][186] <= <GND>
data_out[1][187] <= <GND>
data_out[1][188] <= <GND>
data_out[1][189] <= <GND>
data_out[1][190] <= <GND>
data_out[1][191] <= <GND>
data_out[1][192] <= <GND>
data_out[1][193] <= <GND>
data_out[1][194] <= <GND>
data_out[1][195] <= <GND>
data_out[1][196] <= <GND>
data_out[1][197] <= <GND>
data_out[1][198] <= <GND>
data_out[1][199] <= <GND>
data_out[1][200] <= <GND>
data_out[1][201] <= <GND>
data_out[1][202] <= <GND>
data_out[1][203] <= <GND>
data_out[1][204] <= <GND>
data_out[1][205] <= <GND>
data_out[1][206] <= <GND>
data_out[1][207] <= <GND>
data_out[1][208] <= <GND>
data_out[1][209] <= <GND>
data_out[1][210] <= <GND>
data_out[1][211] <= <GND>
data_out[1][212] <= <GND>
data_out[1][213] <= <GND>
data_out[1][214] <= <GND>
data_out[1][215] <= <GND>
data_out[1][216] <= <GND>
data_out[1][217] <= <GND>
data_out[1][218] <= <GND>
data_out[1][219] <= <GND>
data_out[1][220] <= <GND>
data_out[1][221] <= <GND>
data_out[1][222] <= <GND>
data_out[1][223] <= <GND>
data_out[1][224] <= <GND>
data_out[1][225] <= <GND>
data_out[1][226] <= <GND>
data_out[1][227] <= <GND>
data_out[1][228] <= <GND>
data_out[1][229] <= <GND>
data_out[1][230] <= <GND>
data_out[1][231] <= <GND>
data_out[1][232] <= <GND>
data_out[1][233] <= <GND>
data_out[1][234] <= <GND>
data_out[1][235] <= <GND>
data_out[1][236] <= <GND>
data_out[1][237] <= <GND>
data_out[1][238] <= <GND>
data_out[1][239] <= <GND>
data_out[1][240] <= <GND>
data_out[1][241] <= <GND>
data_out[1][242] <= <GND>
data_out[1][243] <= <GND>
data_out[1][244] <= <GND>
data_out[1][245] <= <GND>
data_out[1][246] <= <GND>
data_out[1][247] <= <GND>
data_out[1][248] <= <GND>
data_out[1][249] <= <GND>
data_out[1][250] <= <GND>
data_out[1][251] <= <GND>
data_out[1][252] <= <GND>
data_out[1][253] <= <GND>
data_out[1][254] <= <GND>
data_out[1][255] <= <GND>
data_out[2][0] <= dp_bram:mem_array_wr:2:linebufn.dout[0]
data_out[2][1] <= <GND>
data_out[2][2] <= <GND>
data_out[2][3] <= <GND>
data_out[2][4] <= <GND>
data_out[2][5] <= <GND>
data_out[2][6] <= <GND>
data_out[2][7] <= <GND>
data_out[2][8] <= <GND>
data_out[2][9] <= <GND>
data_out[2][10] <= <GND>
data_out[2][11] <= <GND>
data_out[2][12] <= <GND>
data_out[2][13] <= <GND>
data_out[2][14] <= <GND>
data_out[2][15] <= <GND>
data_out[2][16] <= <GND>
data_out[2][17] <= <GND>
data_out[2][18] <= <GND>
data_out[2][19] <= <GND>
data_out[2][20] <= <GND>
data_out[2][21] <= <GND>
data_out[2][22] <= <GND>
data_out[2][23] <= <GND>
data_out[2][24] <= <GND>
data_out[2][25] <= <GND>
data_out[2][26] <= <GND>
data_out[2][27] <= <GND>
data_out[2][28] <= <GND>
data_out[2][29] <= <GND>
data_out[2][30] <= <GND>
data_out[2][31] <= <GND>
data_out[2][32] <= <GND>
data_out[2][33] <= <GND>
data_out[2][34] <= <GND>
data_out[2][35] <= <GND>
data_out[2][36] <= <GND>
data_out[2][37] <= <GND>
data_out[2][38] <= <GND>
data_out[2][39] <= <GND>
data_out[2][40] <= <GND>
data_out[2][41] <= <GND>
data_out[2][42] <= <GND>
data_out[2][43] <= <GND>
data_out[2][44] <= <GND>
data_out[2][45] <= <GND>
data_out[2][46] <= <GND>
data_out[2][47] <= <GND>
data_out[2][48] <= <GND>
data_out[2][49] <= <GND>
data_out[2][50] <= <GND>
data_out[2][51] <= <GND>
data_out[2][52] <= <GND>
data_out[2][53] <= <GND>
data_out[2][54] <= <GND>
data_out[2][55] <= <GND>
data_out[2][56] <= <GND>
data_out[2][57] <= <GND>
data_out[2][58] <= <GND>
data_out[2][59] <= <GND>
data_out[2][60] <= <GND>
data_out[2][61] <= <GND>
data_out[2][62] <= <GND>
data_out[2][63] <= <GND>
data_out[2][64] <= <GND>
data_out[2][65] <= <GND>
data_out[2][66] <= <GND>
data_out[2][67] <= <GND>
data_out[2][68] <= <GND>
data_out[2][69] <= <GND>
data_out[2][70] <= <GND>
data_out[2][71] <= <GND>
data_out[2][72] <= <GND>
data_out[2][73] <= <GND>
data_out[2][74] <= <GND>
data_out[2][75] <= <GND>
data_out[2][76] <= <GND>
data_out[2][77] <= <GND>
data_out[2][78] <= <GND>
data_out[2][79] <= <GND>
data_out[2][80] <= <GND>
data_out[2][81] <= <GND>
data_out[2][82] <= <GND>
data_out[2][83] <= <GND>
data_out[2][84] <= <GND>
data_out[2][85] <= <GND>
data_out[2][86] <= <GND>
data_out[2][87] <= <GND>
data_out[2][88] <= <GND>
data_out[2][89] <= <GND>
data_out[2][90] <= <GND>
data_out[2][91] <= <GND>
data_out[2][92] <= <GND>
data_out[2][93] <= <GND>
data_out[2][94] <= <GND>
data_out[2][95] <= <GND>
data_out[2][96] <= <GND>
data_out[2][97] <= <GND>
data_out[2][98] <= <GND>
data_out[2][99] <= <GND>
data_out[2][100] <= <GND>
data_out[2][101] <= <GND>
data_out[2][102] <= <GND>
data_out[2][103] <= <GND>
data_out[2][104] <= <GND>
data_out[2][105] <= <GND>
data_out[2][106] <= <GND>
data_out[2][107] <= <GND>
data_out[2][108] <= <GND>
data_out[2][109] <= <GND>
data_out[2][110] <= <GND>
data_out[2][111] <= <GND>
data_out[2][112] <= <GND>
data_out[2][113] <= <GND>
data_out[2][114] <= <GND>
data_out[2][115] <= <GND>
data_out[2][116] <= <GND>
data_out[2][117] <= <GND>
data_out[2][118] <= <GND>
data_out[2][119] <= <GND>
data_out[2][120] <= <GND>
data_out[2][121] <= <GND>
data_out[2][122] <= <GND>
data_out[2][123] <= <GND>
data_out[2][124] <= <GND>
data_out[2][125] <= <GND>
data_out[2][126] <= <GND>
data_out[2][127] <= <GND>
data_out[2][128] <= <GND>
data_out[2][129] <= <GND>
data_out[2][130] <= <GND>
data_out[2][131] <= <GND>
data_out[2][132] <= <GND>
data_out[2][133] <= <GND>
data_out[2][134] <= <GND>
data_out[2][135] <= <GND>
data_out[2][136] <= <GND>
data_out[2][137] <= <GND>
data_out[2][138] <= <GND>
data_out[2][139] <= <GND>
data_out[2][140] <= <GND>
data_out[2][141] <= <GND>
data_out[2][142] <= <GND>
data_out[2][143] <= <GND>
data_out[2][144] <= <GND>
data_out[2][145] <= <GND>
data_out[2][146] <= <GND>
data_out[2][147] <= <GND>
data_out[2][148] <= <GND>
data_out[2][149] <= <GND>
data_out[2][150] <= <GND>
data_out[2][151] <= <GND>
data_out[2][152] <= <GND>
data_out[2][153] <= <GND>
data_out[2][154] <= <GND>
data_out[2][155] <= <GND>
data_out[2][156] <= <GND>
data_out[2][157] <= <GND>
data_out[2][158] <= <GND>
data_out[2][159] <= <GND>
data_out[2][160] <= <GND>
data_out[2][161] <= <GND>
data_out[2][162] <= <GND>
data_out[2][163] <= <GND>
data_out[2][164] <= <GND>
data_out[2][165] <= <GND>
data_out[2][166] <= <GND>
data_out[2][167] <= <GND>
data_out[2][168] <= <GND>
data_out[2][169] <= <GND>
data_out[2][170] <= <GND>
data_out[2][171] <= <GND>
data_out[2][172] <= <GND>
data_out[2][173] <= <GND>
data_out[2][174] <= <GND>
data_out[2][175] <= <GND>
data_out[2][176] <= <GND>
data_out[2][177] <= <GND>
data_out[2][178] <= <GND>
data_out[2][179] <= <GND>
data_out[2][180] <= <GND>
data_out[2][181] <= <GND>
data_out[2][182] <= <GND>
data_out[2][183] <= <GND>
data_out[2][184] <= <GND>
data_out[2][185] <= <GND>
data_out[2][186] <= <GND>
data_out[2][187] <= <GND>
data_out[2][188] <= <GND>
data_out[2][189] <= <GND>
data_out[2][190] <= <GND>
data_out[2][191] <= <GND>
data_out[2][192] <= <GND>
data_out[2][193] <= <GND>
data_out[2][194] <= <GND>
data_out[2][195] <= <GND>
data_out[2][196] <= <GND>
data_out[2][197] <= <GND>
data_out[2][198] <= <GND>
data_out[2][199] <= <GND>
data_out[2][200] <= <GND>
data_out[2][201] <= <GND>
data_out[2][202] <= <GND>
data_out[2][203] <= <GND>
data_out[2][204] <= <GND>
data_out[2][205] <= <GND>
data_out[2][206] <= <GND>
data_out[2][207] <= <GND>
data_out[2][208] <= <GND>
data_out[2][209] <= <GND>
data_out[2][210] <= <GND>
data_out[2][211] <= <GND>
data_out[2][212] <= <GND>
data_out[2][213] <= <GND>
data_out[2][214] <= <GND>
data_out[2][215] <= <GND>
data_out[2][216] <= <GND>
data_out[2][217] <= <GND>
data_out[2][218] <= <GND>
data_out[2][219] <= <GND>
data_out[2][220] <= <GND>
data_out[2][221] <= <GND>
data_out[2][222] <= <GND>
data_out[2][223] <= <GND>
data_out[2][224] <= <GND>
data_out[2][225] <= <GND>
data_out[2][226] <= <GND>
data_out[2][227] <= <GND>
data_out[2][228] <= <GND>
data_out[2][229] <= <GND>
data_out[2][230] <= <GND>
data_out[2][231] <= <GND>
data_out[2][232] <= <GND>
data_out[2][233] <= <GND>
data_out[2][234] <= <GND>
data_out[2][235] <= <GND>
data_out[2][236] <= <GND>
data_out[2][237] <= <GND>
data_out[2][238] <= <GND>
data_out[2][239] <= <GND>
data_out[2][240] <= <GND>
data_out[2][241] <= <GND>
data_out[2][242] <= <GND>
data_out[2][243] <= <GND>
data_out[2][244] <= <GND>
data_out[2][245] <= <GND>
data_out[2][246] <= <GND>
data_out[2][247] <= <GND>
data_out[2][248] <= <GND>
data_out[2][249] <= <GND>
data_out[2][250] <= <GND>
data_out[2][251] <= <GND>
data_out[2][252] <= <GND>
data_out[2][253] <= <GND>
data_out[2][254] <= <GND>
data_out[2][255] <= <GND>


|top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:linebuf1
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:1:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|linebuffer_Wapper:linebuffer_Wapper_m11|linebuffer:lb1|dp_bram:\mem_array_wr:2:linebufn
ce => mem_array.OUTPUTSELECT
ce => dout[0]~reg0.ENA
din[0] => mem_array~10.DATAIN
din[0] => mem_array.DATAIN
wr_en => mem_array.DATAB
wr_clk => mem_array~11.CLK
wr_clk => mem_array~0.CLK
wr_clk => mem_array~1.CLK
wr_clk => mem_array~2.CLK
wr_clk => mem_array~3.CLK
wr_clk => mem_array~4.CLK
wr_clk => mem_array~5.CLK
wr_clk => mem_array~6.CLK
wr_clk => mem_array~7.CLK
wr_clk => mem_array~8.CLK
wr_clk => mem_array~9.CLK
wr_clk => mem_array~10.CLK
wr_clk => mem_array.CLK0
wr_addr[0] => mem_array~9.DATAIN
wr_addr[0] => mem_array.WADDR
wr_addr[1] => mem_array~8.DATAIN
wr_addr[1] => mem_array.WADDR1
wr_addr[2] => mem_array~7.DATAIN
wr_addr[2] => mem_array.WADDR2
wr_addr[3] => mem_array~6.DATAIN
wr_addr[3] => mem_array.WADDR3
wr_addr[4] => mem_array~5.DATAIN
wr_addr[4] => mem_array.WADDR4
wr_addr[5] => mem_array~4.DATAIN
wr_addr[5] => mem_array.WADDR5
wr_addr[6] => mem_array~3.DATAIN
wr_addr[6] => mem_array.WADDR6
wr_addr[7] => mem_array~2.DATAIN
wr_addr[7] => mem_array.WADDR7
wr_addr[8] => mem_array~1.DATAIN
wr_addr[8] => mem_array.WADDR8
wr_addr[9] => mem_array~0.DATAIN
wr_addr[9] => mem_array.WADDR9
rd_en => dout.OUTPUTSELECT
rd_clk => dout[0]~reg0.CLK
rd_addr[0] => mem_array.RADDR
rd_addr[1] => mem_array.RADDR1
rd_addr[2] => mem_array.RADDR2
rd_addr[3] => mem_array.RADDR3
rd_addr[4] => mem_array.RADDR4
rd_addr[5] => mem_array.RADDR5
rd_addr[6] => mem_array.RADDR6
rd_addr[7] => mem_array.RADDR7
rd_addr[8] => mem_array.RADDR8
rd_addr[9] => mem_array.RADDR9
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2
clk => clk.IN1
rst_n => rst_n.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din_val => ~NO_FANOUT~
seg_sel[0] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[1] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[2] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[3] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[4] <= seg_scan:seg_scan_m0.seg_sel
seg_sel[5] <= seg_scan:seg_scan_m0.seg_sel
seg_data[0] <= seg_scan:seg_scan_m0.seg_data
seg_data[1] <= seg_scan:seg_scan_m0.seg_data
seg_data[2] <= seg_scan:seg_scan_m0.seg_data
seg_data[3] <= seg_scan:seg_scan_m0.seg_data
seg_data[4] <= seg_scan:seg_scan_m0.seg_data
seg_data[5] <= seg_scan:seg_scan_m0.seg_data
seg_data[6] <= seg_scan:seg_scan_m0.seg_data
seg_data[7] <= seg_scan:seg_scan_m0.seg_data


|top|mark_2:mark_rightside|seg:seg_mark_m2|BCD:BCD_m0
binary[0] => dot[0].DATAIN
binary[1] => LessThan17.IN8
binary[1] => Add17.IN8
binary[1] => dot.DATAA
binary[2] => LessThan14.IN8
binary[2] => Add14.IN8
binary[2] => dot.DATAA
binary[3] => LessThan11.IN8
binary[3] => Add11.IN8
binary[3] => dot.DATAA
binary[4] => LessThan8.IN8
binary[4] => Add8.IN8
binary[4] => dot.DATAA
binary[5] => LessThan6.IN8
binary[5] => Add6.IN8
binary[5] => dot.DATAA
binary[6] => LessThan4.IN8
binary[6] => Add4.IN8
binary[6] => dot.DATAA
binary[7] => LessThan2.IN8
binary[7] => Add2.IN8
binary[7] => dot.DATAA
binary[8] => LessThan1.IN8
binary[8] => Add1.IN8
binary[8] => dot.DATAA
binary[9] => LessThan0.IN6
binary[9] => Add0.IN6
binary[9] => dot.DATAA
binary[10] => LessThan0.IN5
binary[10] => Add0.IN5
binary[10] => dot.DATAA
binary[11] => LessThan0.IN4
binary[11] => Add0.IN4
binary[11] => dot.DATAA
hun[0] <= ten.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= ten.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= ten.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= <GND>
ten[0] <= one.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten.DB_MAX_OUTPUT_PORT_TYPE
one[0] <= dot.DB_MAX_OUTPUT_PORT_TYPE
one[1] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[2] <= one.DB_MAX_OUTPUT_PORT_TYPE
one[3] <= one.DB_MAX_OUTPUT_PORT_TYPE
dot[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
dot[1] <= dot.DB_MAX_OUTPUT_PORT_TYPE
dot[2] <= dot.DB_MAX_OUTPUT_PORT_TYPE
dot[3] <= dot.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m0
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m1
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m2
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m3
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m4
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_decoder:seg_decoder_m5
bin_data[0] => Decoder0.IN3
bin_data[1] => Decoder0.IN2
bin_data[2] => Decoder0.IN1
bin_data[3] => Decoder0.IN0
seg_data[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|seg:seg_mark_m2|seg_scan:seg_scan_m0
clk => seg_data[0]~reg0.CLK
clk => seg_data[1]~reg0.CLK
clk => seg_data[2]~reg0.CLK
clk => seg_data[3]~reg0.CLK
clk => seg_data[4]~reg0.CLK
clk => seg_data[5]~reg0.CLK
clk => seg_data[6]~reg0.CLK
clk => seg_data[7]~reg0.CLK
clk => seg_sel[0]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[3]~reg0.CLK
clk => seg_sel[4]~reg0.CLK
clk => seg_sel[5]~reg0.CLK
clk => scan_sel[0].CLK
clk => scan_sel[1].CLK
clk => scan_sel[2].CLK
clk => scan_sel[3].CLK
clk => scan_timer[0].CLK
clk => scan_timer[1].CLK
clk => scan_timer[2].CLK
clk => scan_timer[3].CLK
clk => scan_timer[4].CLK
clk => scan_timer[5].CLK
clk => scan_timer[6].CLK
clk => scan_timer[7].CLK
clk => scan_timer[8].CLK
clk => scan_timer[9].CLK
clk => scan_timer[10].CLK
clk => scan_timer[11].CLK
clk => scan_timer[12].CLK
clk => scan_timer[13].CLK
clk => scan_timer[14].CLK
clk => scan_timer[15].CLK
clk => scan_timer[16].CLK
clk => scan_timer[17].CLK
clk => scan_timer[18].CLK
clk => scan_timer[19].CLK
clk => scan_timer[20].CLK
clk => scan_timer[21].CLK
clk => scan_timer[22].CLK
clk => scan_timer[23].CLK
clk => scan_timer[24].CLK
clk => scan_timer[25].CLK
clk => scan_timer[26].CLK
clk => scan_timer[27].CLK
clk => scan_timer[28].CLK
clk => scan_timer[29].CLK
clk => scan_timer[30].CLK
clk => scan_timer[31].CLK
rst_n => scan_sel[0].ACLR
rst_n => scan_sel[1].ACLR
rst_n => scan_sel[2].ACLR
rst_n => scan_sel[3].ACLR
rst_n => scan_timer[0].ACLR
rst_n => scan_timer[1].ACLR
rst_n => scan_timer[2].ACLR
rst_n => scan_timer[3].ACLR
rst_n => scan_timer[4].ACLR
rst_n => scan_timer[5].ACLR
rst_n => scan_timer[6].ACLR
rst_n => scan_timer[7].ACLR
rst_n => scan_timer[8].ACLR
rst_n => scan_timer[9].ACLR
rst_n => scan_timer[10].ACLR
rst_n => scan_timer[11].ACLR
rst_n => scan_timer[12].ACLR
rst_n => scan_timer[13].ACLR
rst_n => scan_timer[14].ACLR
rst_n => scan_timer[15].ACLR
rst_n => scan_timer[16].ACLR
rst_n => scan_timer[17].ACLR
rst_n => scan_timer[18].ACLR
rst_n => scan_timer[19].ACLR
rst_n => scan_timer[20].ACLR
rst_n => scan_timer[21].ACLR
rst_n => scan_timer[22].ACLR
rst_n => scan_timer[23].ACLR
rst_n => scan_timer[24].ACLR
rst_n => scan_timer[25].ACLR
rst_n => scan_timer[26].ACLR
rst_n => scan_timer[27].ACLR
rst_n => scan_timer[28].ACLR
rst_n => scan_timer[29].ACLR
rst_n => scan_timer[30].ACLR
rst_n => scan_timer[31].ACLR
rst_n => seg_data[0]~reg0.PRESET
rst_n => seg_data[1]~reg0.PRESET
rst_n => seg_data[2]~reg0.PRESET
rst_n => seg_data[3]~reg0.PRESET
rst_n => seg_data[4]~reg0.PRESET
rst_n => seg_data[5]~reg0.PRESET
rst_n => seg_data[6]~reg0.PRESET
rst_n => seg_data[7]~reg0.PRESET
rst_n => seg_sel[0]~reg0.PRESET
rst_n => seg_sel[1]~reg0.PRESET
rst_n => seg_sel[2]~reg0.PRESET
rst_n => seg_sel[3]~reg0.PRESET
rst_n => seg_sel[4]~reg0.PRESET
rst_n => seg_sel[5]~reg0.PRESET
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[0] <= seg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data[7] <= seg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_data_0[0] => Mux7.IN10
seg_data_0[1] => Mux6.IN10
seg_data_0[2] => Mux5.IN10
seg_data_0[3] => Mux4.IN10
seg_data_0[4] => Mux3.IN10
seg_data_0[5] => Mux2.IN10
seg_data_0[6] => Mux1.IN10
seg_data_0[7] => Mux0.IN10
seg_data_1[0] => Mux7.IN11
seg_data_1[1] => Mux6.IN11
seg_data_1[2] => Mux5.IN11
seg_data_1[3] => Mux4.IN11
seg_data_1[4] => Mux3.IN11
seg_data_1[5] => Mux2.IN11
seg_data_1[6] => Mux1.IN11
seg_data_1[7] => Mux0.IN11
seg_data_2[0] => Mux7.IN12
seg_data_2[1] => Mux6.IN12
seg_data_2[2] => Mux5.IN12
seg_data_2[3] => Mux4.IN12
seg_data_2[4] => Mux3.IN12
seg_data_2[5] => Mux2.IN12
seg_data_2[6] => Mux1.IN12
seg_data_2[7] => Mux0.IN12
seg_data_3[0] => Mux7.IN13
seg_data_3[1] => Mux6.IN13
seg_data_3[2] => Mux5.IN13
seg_data_3[3] => Mux4.IN13
seg_data_3[4] => Mux3.IN13
seg_data_3[5] => Mux2.IN13
seg_data_3[6] => Mux1.IN13
seg_data_3[7] => Mux0.IN13
seg_data_4[0] => Mux7.IN14
seg_data_4[1] => Mux6.IN14
seg_data_4[2] => Mux5.IN14
seg_data_4[3] => Mux4.IN14
seg_data_4[4] => Mux3.IN14
seg_data_4[5] => Mux2.IN14
seg_data_4[6] => Mux1.IN14
seg_data_4[7] => Mux0.IN14
seg_data_5[0] => Mux7.IN15
seg_data_5[1] => Mux6.IN15
seg_data_5[2] => Mux5.IN15
seg_data_5[3] => Mux4.IN15
seg_data_5[4] => Mux3.IN15
seg_data_5[5] => Mux2.IN15
seg_data_5[6] => Mux1.IN15
seg_data_5[7] => Mux0.IN15


|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0
clk => clk.IN2
rst_n => timer[0].ACLR
rst_n => timer[1].ACLR
rst_n => timer[2].ACLR
rst_n => timer[3].ACLR
rst_n => timer[4].ACLR
rst_n => timer[5].ACLR
rst_n => timer[6].ACLR
rst_n => timer[7].ACLR
rst_n => timer[8].ACLR
rst_n => timer[9].ACLR
rst_n => timer[10].ACLR
rst_n => timer[11].ACLR
rst_n => timer[12].ACLR
rst_n => timer[13].ACLR
rst_n => timer[14].ACLR
rst_n => timer[15].ACLR
rst_n => timer[16].ACLR
rst_n => timer[17].ACLR
rst_n => timer[18].ACLR
rst_n => timer[19].ACLR
rst_n => timer[20].ACLR
rst_n => timer[21].ACLR
rst_n => timer[22].ACLR
rst_n => timer[23].ACLR
rst_n => timer[24].ACLR
rst_n => timer[25].ACLR
rst_n => timer[26].ACLR
rst_n => timer[27].ACLR
rst_n => timer[28].ACLR
rst_n => timer[29].ACLR
rst_n => timer[30].ACLR
rst_n => timer[31].ACLR
rst_n => period[0].ACLR
rst_n => period[1].ACLR
rst_n => period[2].ACLR
rst_n => period[3].ACLR
rst_n => period[4].ACLR
rst_n => period[5].ACLR
rst_n => period[6].ACLR
rst_n => period[7].ACLR
rst_n => period[8].ACLR
rst_n => period[9].ACLR
rst_n => period[10].ACLR
rst_n => period[11].ACLR
rst_n => period[12].ACLR
rst_n => period[13].ACLR
rst_n => period[14].ACLR
rst_n => period[15].ACLR
rst_n => period[16].ACLR
rst_n => period[17].ACLR
rst_n => period[18].ACLR
rst_n => period[19].ACLR
rst_n => period[20].ACLR
rst_n => period[21].ACLR
rst_n => period[22].ACLR
rst_n => period[23].ACLR
rst_n => period[24].ACLR
rst_n => period[25].ACLR
rst_n => period[26].ACLR
rst_n => period[27].ACLR
rst_n => period[28].ACLR
rst_n => period[29].ACLR
rst_n => period[30].ACLR
rst_n => period[31].ACLR
rst_n => state~4.DATAIN
rst_n => _.IN1
rst_n => _.IN1
key1 => key1.IN1
buzzer <= buzzer.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_debounce:ax_debounce_m0
clk => button_negedge~reg0.CLK
clk => button_posedge~reg0.CLK
clk => button_out_d0.CLK
clk => button_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => DFF2.CLK
clk => DFF1.CLK
rst => button_negedge~reg0.ACLR
rst => button_posedge~reg0.ACLR
rst => button_out_d0.PRESET
rst => button_out~reg0.PRESET
rst => q_reg[0].ACLR
rst => q_reg[1].ACLR
rst => q_reg[2].ACLR
rst => q_reg[3].ACLR
rst => q_reg[4].ACLR
rst => q_reg[5].ACLR
rst => q_reg[6].ACLR
rst => q_reg[7].ACLR
rst => q_reg[8].ACLR
rst => q_reg[9].ACLR
rst => q_reg[10].ACLR
rst => q_reg[11].ACLR
rst => q_reg[12].ACLR
rst => q_reg[13].ACLR
rst => q_reg[14].ACLR
rst => q_reg[15].ACLR
rst => q_reg[16].ACLR
rst => q_reg[17].ACLR
rst => q_reg[18].ACLR
rst => q_reg[19].ACLR
rst => q_reg[20].ACLR
rst => q_reg[21].ACLR
rst => q_reg[22].ACLR
rst => q_reg[23].ACLR
rst => q_reg[24].ACLR
rst => q_reg[25].ACLR
rst => q_reg[26].ACLR
rst => q_reg[27].ACLR
rst => q_reg[28].ACLR
rst => q_reg[29].ACLR
rst => q_reg[30].ACLR
rst => q_reg[31].ACLR
rst => DFF2.ACLR
rst => DFF1.ACLR
button_in => DFF1.DATAIN
button_posedge <= button_posedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_negedge <= button_negedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mark_2:mark_rightside|buzzer_pwm_test:buzzer_pwm_test_m0|ax_pwm:ax_pwm_m0
clk => pwm_r.CLK
clk => period_cnt[0].CLK
clk => period_cnt[1].CLK
clk => period_cnt[2].CLK
clk => period_cnt[3].CLK
clk => period_cnt[4].CLK
clk => period_cnt[5].CLK
clk => period_cnt[6].CLK
clk => period_cnt[7].CLK
clk => period_cnt[8].CLK
clk => period_cnt[9].CLK
clk => period_cnt[10].CLK
clk => period_cnt[11].CLK
clk => period_cnt[12].CLK
clk => period_cnt[13].CLK
clk => period_cnt[14].CLK
clk => period_cnt[15].CLK
clk => period_cnt[16].CLK
clk => period_cnt[17].CLK
clk => period_cnt[18].CLK
clk => period_cnt[19].CLK
clk => period_cnt[20].CLK
clk => period_cnt[21].CLK
clk => period_cnt[22].CLK
clk => period_cnt[23].CLK
clk => period_cnt[24].CLK
clk => period_cnt[25].CLK
clk => period_cnt[26].CLK
clk => period_cnt[27].CLK
clk => period_cnt[28].CLK
clk => period_cnt[29].CLK
clk => period_cnt[30].CLK
clk => period_cnt[31].CLK
clk => duty_r[0].CLK
clk => duty_r[1].CLK
clk => duty_r[2].CLK
clk => duty_r[3].CLK
clk => duty_r[4].CLK
clk => duty_r[5].CLK
clk => duty_r[6].CLK
clk => duty_r[7].CLK
clk => duty_r[8].CLK
clk => duty_r[9].CLK
clk => duty_r[10].CLK
clk => duty_r[11].CLK
clk => duty_r[12].CLK
clk => duty_r[13].CLK
clk => duty_r[14].CLK
clk => duty_r[15].CLK
clk => duty_r[16].CLK
clk => duty_r[17].CLK
clk => duty_r[18].CLK
clk => duty_r[19].CLK
clk => duty_r[20].CLK
clk => duty_r[21].CLK
clk => duty_r[22].CLK
clk => duty_r[23].CLK
clk => duty_r[24].CLK
clk => duty_r[25].CLK
clk => duty_r[26].CLK
clk => duty_r[27].CLK
clk => duty_r[28].CLK
clk => duty_r[29].CLK
clk => duty_r[30].CLK
clk => duty_r[31].CLK
clk => period_r[0].CLK
clk => period_r[1].CLK
clk => period_r[2].CLK
clk => period_r[3].CLK
clk => period_r[4].CLK
clk => period_r[5].CLK
clk => period_r[6].CLK
clk => period_r[7].CLK
clk => period_r[8].CLK
clk => period_r[9].CLK
clk => period_r[10].CLK
clk => period_r[11].CLK
clk => period_r[12].CLK
clk => period_r[13].CLK
clk => period_r[14].CLK
clk => period_r[15].CLK
clk => period_r[16].CLK
clk => period_r[17].CLK
clk => period_r[18].CLK
clk => period_r[19].CLK
clk => period_r[20].CLK
clk => period_r[21].CLK
clk => period_r[22].CLK
clk => period_r[23].CLK
clk => period_r[24].CLK
clk => period_r[25].CLK
clk => period_r[26].CLK
clk => period_r[27].CLK
clk => period_r[28].CLK
clk => period_r[29].CLK
clk => period_r[30].CLK
clk => period_r[31].CLK
rst => pwm_r.ACLR
rst => period_cnt[0].ACLR
rst => period_cnt[1].ACLR
rst => period_cnt[2].ACLR
rst => period_cnt[3].ACLR
rst => period_cnt[4].ACLR
rst => period_cnt[5].ACLR
rst => period_cnt[6].ACLR
rst => period_cnt[7].ACLR
rst => period_cnt[8].ACLR
rst => period_cnt[9].ACLR
rst => period_cnt[10].ACLR
rst => period_cnt[11].ACLR
rst => period_cnt[12].ACLR
rst => period_cnt[13].ACLR
rst => period_cnt[14].ACLR
rst => period_cnt[15].ACLR
rst => period_cnt[16].ACLR
rst => period_cnt[17].ACLR
rst => period_cnt[18].ACLR
rst => period_cnt[19].ACLR
rst => period_cnt[20].ACLR
rst => period_cnt[21].ACLR
rst => period_cnt[22].ACLR
rst => period_cnt[23].ACLR
rst => period_cnt[24].ACLR
rst => period_cnt[25].ACLR
rst => period_cnt[26].ACLR
rst => period_cnt[27].ACLR
rst => period_cnt[28].ACLR
rst => period_cnt[29].ACLR
rst => period_cnt[30].ACLR
rst => period_cnt[31].ACLR
rst => duty_r[0].ACLR
rst => duty_r[1].ACLR
rst => duty_r[2].ACLR
rst => duty_r[3].ACLR
rst => duty_r[4].ACLR
rst => duty_r[5].ACLR
rst => duty_r[6].ACLR
rst => duty_r[7].ACLR
rst => duty_r[8].ACLR
rst => duty_r[9].ACLR
rst => duty_r[10].ACLR
rst => duty_r[11].ACLR
rst => duty_r[12].ACLR
rst => duty_r[13].ACLR
rst => duty_r[14].ACLR
rst => duty_r[15].ACLR
rst => duty_r[16].ACLR
rst => duty_r[17].ACLR
rst => duty_r[18].ACLR
rst => duty_r[19].ACLR
rst => duty_r[20].ACLR
rst => duty_r[21].ACLR
rst => duty_r[22].ACLR
rst => duty_r[23].ACLR
rst => duty_r[24].ACLR
rst => duty_r[25].ACLR
rst => duty_r[26].ACLR
rst => duty_r[27].ACLR
rst => duty_r[28].ACLR
rst => duty_r[29].ACLR
rst => duty_r[30].ACLR
rst => duty_r[31].ACLR
rst => period_r[0].ACLR
rst => period_r[1].ACLR
rst => period_r[2].ACLR
rst => period_r[3].ACLR
rst => period_r[4].ACLR
rst => period_r[5].ACLR
rst => period_r[6].ACLR
rst => period_r[7].ACLR
rst => period_r[8].ACLR
rst => period_r[9].ACLR
rst => period_r[10].ACLR
rst => period_r[11].ACLR
rst => period_r[12].ACLR
rst => period_r[13].ACLR
rst => period_r[14].ACLR
rst => period_r[15].ACLR
rst => period_r[16].ACLR
rst => period_r[17].ACLR
rst => period_r[18].ACLR
rst => period_r[19].ACLR
rst => period_r[20].ACLR
rst => period_r[21].ACLR
rst => period_r[22].ACLR
rst => period_r[23].ACLR
rst => period_r[24].ACLR
rst => period_r[25].ACLR
rst => period_r[26].ACLR
rst => period_r[27].ACLR
rst => period_r[28].ACLR
rst => period_r[29].ACLR
rst => period_r[30].ACLR
rst => period_r[31].ACLR
period[0] => period_r[0].DATAIN
period[1] => period_r[1].DATAIN
period[2] => period_r[2].DATAIN
period[3] => period_r[3].DATAIN
period[4] => period_r[4].DATAIN
period[5] => period_r[5].DATAIN
period[6] => period_r[6].DATAIN
period[7] => period_r[7].DATAIN
period[8] => period_r[8].DATAIN
period[9] => period_r[9].DATAIN
period[10] => period_r[10].DATAIN
period[11] => period_r[11].DATAIN
period[12] => period_r[12].DATAIN
period[13] => period_r[13].DATAIN
period[14] => period_r[14].DATAIN
period[15] => period_r[15].DATAIN
period[16] => period_r[16].DATAIN
period[17] => period_r[17].DATAIN
period[18] => period_r[18].DATAIN
period[19] => period_r[19].DATAIN
period[20] => period_r[20].DATAIN
period[21] => period_r[21].DATAIN
period[22] => period_r[22].DATAIN
period[23] => period_r[23].DATAIN
period[24] => period_r[24].DATAIN
period[25] => period_r[25].DATAIN
period[26] => period_r[26].DATAIN
period[27] => period_r[27].DATAIN
period[28] => period_r[28].DATAIN
period[29] => period_r[29].DATAIN
period[30] => period_r[30].DATAIN
period[31] => period_r[31].DATAIN
duty[0] => duty_r[0].DATAIN
duty[1] => duty_r[1].DATAIN
duty[2] => duty_r[2].DATAIN
duty[3] => duty_r[3].DATAIN
duty[4] => duty_r[4].DATAIN
duty[5] => duty_r[5].DATAIN
duty[6] => duty_r[6].DATAIN
duty[7] => duty_r[7].DATAIN
duty[8] => duty_r[8].DATAIN
duty[9] => duty_r[9].DATAIN
duty[10] => duty_r[10].DATAIN
duty[11] => duty_r[11].DATAIN
duty[12] => duty_r[12].DATAIN
duty[13] => duty_r[13].DATAIN
duty[14] => duty_r[14].DATAIN
duty[15] => duty_r[15].DATAIN
duty[16] => duty_r[16].DATAIN
duty[17] => duty_r[17].DATAIN
duty[18] => duty_r[18].DATAIN
duty[19] => duty_r[19].DATAIN
duty[20] => duty_r[20].DATAIN
duty[21] => duty_r[21].DATAIN
duty[22] => duty_r[22].DATAIN
duty[23] => duty_r[23].DATAIN
duty[24] => duty_r[24].DATAIN
duty[25] => duty_r[25].DATAIN
duty[26] => duty_r[26].DATAIN
duty[27] => duty_r[27].DATAIN
duty[28] => duty_r[28].DATAIN
duty[29] => duty_r[29].DATAIN
duty[30] => duty_r[30].DATAIN
duty[31] => duty_r[31].DATAIN
pwm_out <= pwm_r.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0
rst => rst.IN2
mem_clk => mem_clk.IN4
rd_burst_req <= frame_fifo_read:frame_fifo_read_m0.rd_burst_req
rd_burst_len[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_addr[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[10] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[11] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[12] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[13] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[14] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[15] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[16] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[17] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[18] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[19] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[20] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[21] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[22] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[23] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_data_valid => rd_burst_data_valid.IN2
rd_burst_data[0] => rd_burst_data[0].IN1
rd_burst_data[1] => rd_burst_data[1].IN1
rd_burst_data[2] => rd_burst_data[2].IN1
rd_burst_data[3] => rd_burst_data[3].IN1
rd_burst_data[4] => rd_burst_data[4].IN1
rd_burst_data[5] => rd_burst_data[5].IN1
rd_burst_data[6] => rd_burst_data[6].IN1
rd_burst_data[7] => rd_burst_data[7].IN1
rd_burst_data[8] => rd_burst_data[8].IN1
rd_burst_data[9] => rd_burst_data[9].IN1
rd_burst_data[10] => rd_burst_data[10].IN1
rd_burst_data[11] => rd_burst_data[11].IN1
rd_burst_data[12] => rd_burst_data[12].IN1
rd_burst_data[13] => rd_burst_data[13].IN1
rd_burst_data[14] => rd_burst_data[14].IN1
rd_burst_data[15] => rd_burst_data[15].IN1
rd_burst_finish => rd_burst_finish.IN1
read_clk => read_clk.IN1
read_req => read_req.IN1
read_req_ack <= frame_fifo_read:frame_fifo_read_m0.read_req_ack
read_finish <= frame_fifo_read:frame_fifo_read_m0.read_finish
read_addr_0[0] => read_addr_0[0].IN1
read_addr_0[1] => read_addr_0[1].IN1
read_addr_0[2] => read_addr_0[2].IN1
read_addr_0[3] => read_addr_0[3].IN1
read_addr_0[4] => read_addr_0[4].IN1
read_addr_0[5] => read_addr_0[5].IN1
read_addr_0[6] => read_addr_0[6].IN1
read_addr_0[7] => read_addr_0[7].IN1
read_addr_0[8] => read_addr_0[8].IN1
read_addr_0[9] => read_addr_0[9].IN1
read_addr_0[10] => read_addr_0[10].IN1
read_addr_0[11] => read_addr_0[11].IN1
read_addr_0[12] => read_addr_0[12].IN1
read_addr_0[13] => read_addr_0[13].IN1
read_addr_0[14] => read_addr_0[14].IN1
read_addr_0[15] => read_addr_0[15].IN1
read_addr_0[16] => read_addr_0[16].IN1
read_addr_0[17] => read_addr_0[17].IN1
read_addr_0[18] => read_addr_0[18].IN1
read_addr_0[19] => read_addr_0[19].IN1
read_addr_0[20] => read_addr_0[20].IN1
read_addr_0[21] => read_addr_0[21].IN1
read_addr_0[22] => read_addr_0[22].IN1
read_addr_0[23] => read_addr_0[23].IN1
read_addr_1[0] => read_addr_1[0].IN1
read_addr_1[1] => read_addr_1[1].IN1
read_addr_1[2] => read_addr_1[2].IN1
read_addr_1[3] => read_addr_1[3].IN1
read_addr_1[4] => read_addr_1[4].IN1
read_addr_1[5] => read_addr_1[5].IN1
read_addr_1[6] => read_addr_1[6].IN1
read_addr_1[7] => read_addr_1[7].IN1
read_addr_1[8] => read_addr_1[8].IN1
read_addr_1[9] => read_addr_1[9].IN1
read_addr_1[10] => read_addr_1[10].IN1
read_addr_1[11] => read_addr_1[11].IN1
read_addr_1[12] => read_addr_1[12].IN1
read_addr_1[13] => read_addr_1[13].IN1
read_addr_1[14] => read_addr_1[14].IN1
read_addr_1[15] => read_addr_1[15].IN1
read_addr_1[16] => read_addr_1[16].IN1
read_addr_1[17] => read_addr_1[17].IN1
read_addr_1[18] => read_addr_1[18].IN1
read_addr_1[19] => read_addr_1[19].IN1
read_addr_1[20] => read_addr_1[20].IN1
read_addr_1[21] => read_addr_1[21].IN1
read_addr_1[22] => read_addr_1[22].IN1
read_addr_1[23] => read_addr_1[23].IN1
read_addr_2[0] => read_addr_2[0].IN1
read_addr_2[1] => read_addr_2[1].IN1
read_addr_2[2] => read_addr_2[2].IN1
read_addr_2[3] => read_addr_2[3].IN1
read_addr_2[4] => read_addr_2[4].IN1
read_addr_2[5] => read_addr_2[5].IN1
read_addr_2[6] => read_addr_2[6].IN1
read_addr_2[7] => read_addr_2[7].IN1
read_addr_2[8] => read_addr_2[8].IN1
read_addr_2[9] => read_addr_2[9].IN1
read_addr_2[10] => read_addr_2[10].IN1
read_addr_2[11] => read_addr_2[11].IN1
read_addr_2[12] => read_addr_2[12].IN1
read_addr_2[13] => read_addr_2[13].IN1
read_addr_2[14] => read_addr_2[14].IN1
read_addr_2[15] => read_addr_2[15].IN1
read_addr_2[16] => read_addr_2[16].IN1
read_addr_2[17] => read_addr_2[17].IN1
read_addr_2[18] => read_addr_2[18].IN1
read_addr_2[19] => read_addr_2[19].IN1
read_addr_2[20] => read_addr_2[20].IN1
read_addr_2[21] => read_addr_2[21].IN1
read_addr_2[22] => read_addr_2[22].IN1
read_addr_2[23] => read_addr_2[23].IN1
read_addr_3[0] => read_addr_3[0].IN1
read_addr_3[1] => read_addr_3[1].IN1
read_addr_3[2] => read_addr_3[2].IN1
read_addr_3[3] => read_addr_3[3].IN1
read_addr_3[4] => read_addr_3[4].IN1
read_addr_3[5] => read_addr_3[5].IN1
read_addr_3[6] => read_addr_3[6].IN1
read_addr_3[7] => read_addr_3[7].IN1
read_addr_3[8] => read_addr_3[8].IN1
read_addr_3[9] => read_addr_3[9].IN1
read_addr_3[10] => read_addr_3[10].IN1
read_addr_3[11] => read_addr_3[11].IN1
read_addr_3[12] => read_addr_3[12].IN1
read_addr_3[13] => read_addr_3[13].IN1
read_addr_3[14] => read_addr_3[14].IN1
read_addr_3[15] => read_addr_3[15].IN1
read_addr_3[16] => read_addr_3[16].IN1
read_addr_3[17] => read_addr_3[17].IN1
read_addr_3[18] => read_addr_3[18].IN1
read_addr_3[19] => read_addr_3[19].IN1
read_addr_3[20] => read_addr_3[20].IN1
read_addr_3[21] => read_addr_3[21].IN1
read_addr_3[22] => read_addr_3[22].IN1
read_addr_3[23] => read_addr_3[23].IN1
read_addr_index[0] => read_addr_index[0].IN1
read_addr_index[1] => read_addr_index[1].IN1
read_len[0] => read_len[0].IN1
read_len[1] => read_len[1].IN1
read_len[2] => read_len[2].IN1
read_len[3] => read_len[3].IN1
read_len[4] => read_len[4].IN1
read_len[5] => read_len[5].IN1
read_len[6] => read_len[6].IN1
read_len[7] => read_len[7].IN1
read_len[8] => read_len[8].IN1
read_len[9] => read_len[9].IN1
read_len[10] => read_len[10].IN1
read_len[11] => read_len[11].IN1
read_len[12] => read_len[12].IN1
read_len[13] => read_len[13].IN1
read_len[14] => read_len[14].IN1
read_len[15] => read_len[15].IN1
read_len[16] => read_len[16].IN1
read_len[17] => read_len[17].IN1
read_len[18] => read_len[18].IN1
read_len[19] => read_len[19].IN1
read_len[20] => read_len[20].IN1
read_len[21] => read_len[21].IN1
read_len[22] => read_len[22].IN1
read_len[23] => read_len[23].IN1
read_en => read_en.IN1
read_data[0] <= afifo_16_512:read_buf.q
read_data[1] <= afifo_16_512:read_buf.q
read_data[2] <= afifo_16_512:read_buf.q
read_data[3] <= afifo_16_512:read_buf.q
read_data[4] <= afifo_16_512:read_buf.q
read_data[5] <= afifo_16_512:read_buf.q
read_data[6] <= afifo_16_512:read_buf.q
read_data[7] <= afifo_16_512:read_buf.q
read_data[8] <= afifo_16_512:read_buf.q
read_data[9] <= afifo_16_512:read_buf.q
read_data[10] <= afifo_16_512:read_buf.q
read_data[11] <= afifo_16_512:read_buf.q
read_data[12] <= afifo_16_512:read_buf.q
read_data[13] <= afifo_16_512:read_buf.q
read_data[14] <= afifo_16_512:read_buf.q
read_data[15] <= afifo_16_512:read_buf.q
wr_burst_req <= frame_fifo_write:frame_fifo_write_m0.wr_burst_req
wr_burst_len[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_addr[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[10] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[11] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[12] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[13] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[14] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[15] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[16] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[17] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[18] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[19] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[20] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[21] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[22] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[23] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_data_req => wr_burst_data_req.IN2
wr_burst_data[0] <= afifo_16_512:write_buf.q
wr_burst_data[1] <= afifo_16_512:write_buf.q
wr_burst_data[2] <= afifo_16_512:write_buf.q
wr_burst_data[3] <= afifo_16_512:write_buf.q
wr_burst_data[4] <= afifo_16_512:write_buf.q
wr_burst_data[5] <= afifo_16_512:write_buf.q
wr_burst_data[6] <= afifo_16_512:write_buf.q
wr_burst_data[7] <= afifo_16_512:write_buf.q
wr_burst_data[8] <= afifo_16_512:write_buf.q
wr_burst_data[9] <= afifo_16_512:write_buf.q
wr_burst_data[10] <= afifo_16_512:write_buf.q
wr_burst_data[11] <= afifo_16_512:write_buf.q
wr_burst_data[12] <= afifo_16_512:write_buf.q
wr_burst_data[13] <= afifo_16_512:write_buf.q
wr_burst_data[14] <= afifo_16_512:write_buf.q
wr_burst_data[15] <= afifo_16_512:write_buf.q
wr_burst_finish => wr_burst_finish.IN1
write_clk => write_clk.IN1
write_req => write_req.IN1
write_req_ack <= frame_fifo_write:frame_fifo_write_m0.write_req_ack
write_finish <= frame_fifo_write:frame_fifo_write_m0.write_finish
write_addr_0[0] => write_addr_0[0].IN1
write_addr_0[1] => write_addr_0[1].IN1
write_addr_0[2] => write_addr_0[2].IN1
write_addr_0[3] => write_addr_0[3].IN1
write_addr_0[4] => write_addr_0[4].IN1
write_addr_0[5] => write_addr_0[5].IN1
write_addr_0[6] => write_addr_0[6].IN1
write_addr_0[7] => write_addr_0[7].IN1
write_addr_0[8] => write_addr_0[8].IN1
write_addr_0[9] => write_addr_0[9].IN1
write_addr_0[10] => write_addr_0[10].IN1
write_addr_0[11] => write_addr_0[11].IN1
write_addr_0[12] => write_addr_0[12].IN1
write_addr_0[13] => write_addr_0[13].IN1
write_addr_0[14] => write_addr_0[14].IN1
write_addr_0[15] => write_addr_0[15].IN1
write_addr_0[16] => write_addr_0[16].IN1
write_addr_0[17] => write_addr_0[17].IN1
write_addr_0[18] => write_addr_0[18].IN1
write_addr_0[19] => write_addr_0[19].IN1
write_addr_0[20] => write_addr_0[20].IN1
write_addr_0[21] => write_addr_0[21].IN1
write_addr_0[22] => write_addr_0[22].IN1
write_addr_0[23] => write_addr_0[23].IN1
write_addr_1[0] => write_addr_1[0].IN1
write_addr_1[1] => write_addr_1[1].IN1
write_addr_1[2] => write_addr_1[2].IN1
write_addr_1[3] => write_addr_1[3].IN1
write_addr_1[4] => write_addr_1[4].IN1
write_addr_1[5] => write_addr_1[5].IN1
write_addr_1[6] => write_addr_1[6].IN1
write_addr_1[7] => write_addr_1[7].IN1
write_addr_1[8] => write_addr_1[8].IN1
write_addr_1[9] => write_addr_1[9].IN1
write_addr_1[10] => write_addr_1[10].IN1
write_addr_1[11] => write_addr_1[11].IN1
write_addr_1[12] => write_addr_1[12].IN1
write_addr_1[13] => write_addr_1[13].IN1
write_addr_1[14] => write_addr_1[14].IN1
write_addr_1[15] => write_addr_1[15].IN1
write_addr_1[16] => write_addr_1[16].IN1
write_addr_1[17] => write_addr_1[17].IN1
write_addr_1[18] => write_addr_1[18].IN1
write_addr_1[19] => write_addr_1[19].IN1
write_addr_1[20] => write_addr_1[20].IN1
write_addr_1[21] => write_addr_1[21].IN1
write_addr_1[22] => write_addr_1[22].IN1
write_addr_1[23] => write_addr_1[23].IN1
write_addr_2[0] => write_addr_2[0].IN1
write_addr_2[1] => write_addr_2[1].IN1
write_addr_2[2] => write_addr_2[2].IN1
write_addr_2[3] => write_addr_2[3].IN1
write_addr_2[4] => write_addr_2[4].IN1
write_addr_2[5] => write_addr_2[5].IN1
write_addr_2[6] => write_addr_2[6].IN1
write_addr_2[7] => write_addr_2[7].IN1
write_addr_2[8] => write_addr_2[8].IN1
write_addr_2[9] => write_addr_2[9].IN1
write_addr_2[10] => write_addr_2[10].IN1
write_addr_2[11] => write_addr_2[11].IN1
write_addr_2[12] => write_addr_2[12].IN1
write_addr_2[13] => write_addr_2[13].IN1
write_addr_2[14] => write_addr_2[14].IN1
write_addr_2[15] => write_addr_2[15].IN1
write_addr_2[16] => write_addr_2[16].IN1
write_addr_2[17] => write_addr_2[17].IN1
write_addr_2[18] => write_addr_2[18].IN1
write_addr_2[19] => write_addr_2[19].IN1
write_addr_2[20] => write_addr_2[20].IN1
write_addr_2[21] => write_addr_2[21].IN1
write_addr_2[22] => write_addr_2[22].IN1
write_addr_2[23] => write_addr_2[23].IN1
write_addr_3[0] => write_addr_3[0].IN1
write_addr_3[1] => write_addr_3[1].IN1
write_addr_3[2] => write_addr_3[2].IN1
write_addr_3[3] => write_addr_3[3].IN1
write_addr_3[4] => write_addr_3[4].IN1
write_addr_3[5] => write_addr_3[5].IN1
write_addr_3[6] => write_addr_3[6].IN1
write_addr_3[7] => write_addr_3[7].IN1
write_addr_3[8] => write_addr_3[8].IN1
write_addr_3[9] => write_addr_3[9].IN1
write_addr_3[10] => write_addr_3[10].IN1
write_addr_3[11] => write_addr_3[11].IN1
write_addr_3[12] => write_addr_3[12].IN1
write_addr_3[13] => write_addr_3[13].IN1
write_addr_3[14] => write_addr_3[14].IN1
write_addr_3[15] => write_addr_3[15].IN1
write_addr_3[16] => write_addr_3[16].IN1
write_addr_3[17] => write_addr_3[17].IN1
write_addr_3[18] => write_addr_3[18].IN1
write_addr_3[19] => write_addr_3[19].IN1
write_addr_3[20] => write_addr_3[20].IN1
write_addr_3[21] => write_addr_3[21].IN1
write_addr_3[22] => write_addr_3[22].IN1
write_addr_3[23] => write_addr_3[23].IN1
write_addr_index[0] => write_addr_index[0].IN1
write_addr_index[1] => write_addr_index[1].IN1
write_len[0] => write_len[0].IN1
write_len[1] => write_len[1].IN1
write_len[2] => write_len[2].IN1
write_len[3] => write_len[3].IN1
write_len[4] => write_len[4].IN1
write_len[5] => write_len[5].IN1
write_len[6] => write_len[6].IN1
write_len[7] => write_len[7].IN1
write_len[8] => write_len[8].IN1
write_len[9] => write_len[9].IN1
write_len[10] => write_len[10].IN1
write_len[11] => write_len[11].IN1
write_len[12] => write_len[12].IN1
write_len[13] => write_len[13].IN1
write_len[14] => write_len[14].IN1
write_len[15] => write_len[15].IN1
write_len[16] => write_len[16].IN1
write_len[17] => write_len[17].IN1
write_len[18] => write_len[18].IN1
write_len[19] => write_len[19].IN1
write_len[20] => write_len[20].IN1
write_len[21] => write_len[21].IN1
write_len[22] => write_len[22].IN1
write_len[23] => write_len[23].IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component
data[0] => dcfifo_7ql1:auto_generated.data[0]
data[1] => dcfifo_7ql1:auto_generated.data[1]
data[2] => dcfifo_7ql1:auto_generated.data[2]
data[3] => dcfifo_7ql1:auto_generated.data[3]
data[4] => dcfifo_7ql1:auto_generated.data[4]
data[5] => dcfifo_7ql1:auto_generated.data[5]
data[6] => dcfifo_7ql1:auto_generated.data[6]
data[7] => dcfifo_7ql1:auto_generated.data[7]
data[8] => dcfifo_7ql1:auto_generated.data[8]
data[9] => dcfifo_7ql1:auto_generated.data[9]
data[10] => dcfifo_7ql1:auto_generated.data[10]
data[11] => dcfifo_7ql1:auto_generated.data[11]
data[12] => dcfifo_7ql1:auto_generated.data[12]
data[13] => dcfifo_7ql1:auto_generated.data[13]
data[14] => dcfifo_7ql1:auto_generated.data[14]
data[15] => dcfifo_7ql1:auto_generated.data[15]
q[0] <= dcfifo_7ql1:auto_generated.q[0]
q[1] <= dcfifo_7ql1:auto_generated.q[1]
q[2] <= dcfifo_7ql1:auto_generated.q[2]
q[3] <= dcfifo_7ql1:auto_generated.q[3]
q[4] <= dcfifo_7ql1:auto_generated.q[4]
q[5] <= dcfifo_7ql1:auto_generated.q[5]
q[6] <= dcfifo_7ql1:auto_generated.q[6]
q[7] <= dcfifo_7ql1:auto_generated.q[7]
q[8] <= dcfifo_7ql1:auto_generated.q[8]
q[9] <= dcfifo_7ql1:auto_generated.q[9]
q[10] <= dcfifo_7ql1:auto_generated.q[10]
q[11] <= dcfifo_7ql1:auto_generated.q[11]
q[12] <= dcfifo_7ql1:auto_generated.q[12]
q[13] <= dcfifo_7ql1:auto_generated.q[13]
q[14] <= dcfifo_7ql1:auto_generated.q[14]
q[15] <= dcfifo_7ql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7ql1:auto_generated.rdclk
rdreq => dcfifo_7ql1:auto_generated.rdreq
wrclk => dcfifo_7ql1:auto_generated.wrclk
wrreq => dcfifo_7ql1:auto_generated.wrreq
aclr => dcfifo_7ql1:auto_generated.aclr
rdempty <= dcfifo_7ql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7ql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7ql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7ql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7ql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7ql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7ql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7ql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7ql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7ql1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_7ql1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_7ql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7ql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7ql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7ql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7ql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7ql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7ql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7ql1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7ql1:auto_generated.wrusedw[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ov61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ov61:fifo_ram.data_a[0]
data[1] => altsyncram_ov61:fifo_ram.data_a[1]
data[2] => altsyncram_ov61:fifo_ram.data_a[2]
data[3] => altsyncram_ov61:fifo_ram.data_a[3]
data[4] => altsyncram_ov61:fifo_ram.data_a[4]
data[5] => altsyncram_ov61:fifo_ram.data_a[5]
data[6] => altsyncram_ov61:fifo_ram.data_a[6]
data[7] => altsyncram_ov61:fifo_ram.data_a[7]
data[8] => altsyncram_ov61:fifo_ram.data_a[8]
data[9] => altsyncram_ov61:fifo_ram.data_a[9]
data[10] => altsyncram_ov61:fifo_ram.data_a[10]
data[11] => altsyncram_ov61:fifo_ram.data_a[11]
data[12] => altsyncram_ov61:fifo_ram.data_a[12]
data[13] => altsyncram_ov61:fifo_ram.data_a[13]
data[14] => altsyncram_ov61:fifo_ram.data_a[14]
data[15] => altsyncram_ov61:fifo_ram.data_a[15]
q[0] <= altsyncram_ov61:fifo_ram.q_b[0]
q[1] <= altsyncram_ov61:fifo_ram.q_b[1]
q[2] <= altsyncram_ov61:fifo_ram.q_b[2]
q[3] <= altsyncram_ov61:fifo_ram.q_b[3]
q[4] <= altsyncram_ov61:fifo_ram.q_b[4]
q[5] <= altsyncram_ov61:fifo_ram.q_b[5]
q[6] <= altsyncram_ov61:fifo_ram.q_b[6]
q[7] <= altsyncram_ov61:fifo_ram.q_b[7]
q[8] <= altsyncram_ov61:fifo_ram.q_b[8]
q[9] <= altsyncram_ov61:fifo_ram.q_b[9]
q[10] <= altsyncram_ov61:fifo_ram.q_b[10]
q[11] <= altsyncram_ov61:fifo_ram.q_b[11]
q[12] <= altsyncram_ov61:fifo_ram.q_b[12]
q[13] <= altsyncram_ov61:fifo_ram.q_b[13]
q[14] <= altsyncram_ov61:fifo_ram.q_b[14]
q[15] <= altsyncram_ov61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ov61:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ov61:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
rst => wr_burst_len[0]~reg0.ACLR
rst => wr_burst_len[1]~reg0.ACLR
rst => wr_burst_len[2]~reg0.ACLR
rst => wr_burst_len[3]~reg0.ACLR
rst => wr_burst_len[4]~reg0.ACLR
rst => wr_burst_len[5]~reg0.ACLR
rst => wr_burst_len[6]~reg0.ACLR
rst => wr_burst_len[7]~reg0.ACLR
rst => wr_burst_len[8]~reg0.ACLR
rst => wr_burst_len[9]~reg0.ACLR
rst => write_req_ack~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => write_cnt[0].ACLR
rst => write_cnt[1].ACLR
rst => write_cnt[2].ACLR
rst => write_cnt[3].ACLR
rst => write_cnt[4].ACLR
rst => write_cnt[5].ACLR
rst => write_cnt[6].ACLR
rst => write_cnt[7].ACLR
rst => write_cnt[8].ACLR
rst => write_cnt[9].ACLR
rst => write_cnt[10].ACLR
rst => write_cnt[11].ACLR
rst => write_cnt[12].ACLR
rst => write_cnt[13].ACLR
rst => write_cnt[14].ACLR
rst => write_cnt[15].ACLR
rst => write_cnt[16].ACLR
rst => write_cnt[17].ACLR
rst => write_cnt[18].ACLR
rst => write_cnt[19].ACLR
rst => write_cnt[20].ACLR
rst => write_cnt[21].ACLR
rst => write_cnt[22].ACLR
rst => write_cnt[23].ACLR
rst => wr_burst_req~reg0.ACLR
rst => wr_burst_addr[0]~reg0.ACLR
rst => wr_burst_addr[1]~reg0.ACLR
rst => wr_burst_addr[2]~reg0.ACLR
rst => wr_burst_addr[3]~reg0.ACLR
rst => wr_burst_addr[4]~reg0.ACLR
rst => wr_burst_addr[5]~reg0.ACLR
rst => wr_burst_addr[6]~reg0.ACLR
rst => wr_burst_addr[7]~reg0.ACLR
rst => wr_burst_addr[8]~reg0.ACLR
rst => wr_burst_addr[9]~reg0.ACLR
rst => wr_burst_addr[10]~reg0.ACLR
rst => wr_burst_addr[11]~reg0.ACLR
rst => wr_burst_addr[12]~reg0.ACLR
rst => wr_burst_addr[13]~reg0.ACLR
rst => wr_burst_addr[14]~reg0.ACLR
rst => wr_burst_addr[15]~reg0.ACLR
rst => wr_burst_addr[16]~reg0.ACLR
rst => wr_burst_addr[17]~reg0.ACLR
rst => wr_burst_addr[18]~reg0.ACLR
rst => wr_burst_addr[19]~reg0.ACLR
rst => wr_burst_addr[20]~reg0.ACLR
rst => wr_burst_addr[21]~reg0.ACLR
rst => wr_burst_addr[22]~reg0.ACLR
rst => wr_burst_addr[23]~reg0.ACLR
rst => write_len_latch[0].ACLR
rst => write_len_latch[1].ACLR
rst => write_len_latch[2].ACLR
rst => write_len_latch[3].ACLR
rst => write_len_latch[4].ACLR
rst => write_len_latch[5].ACLR
rst => write_len_latch[6].ACLR
rst => write_len_latch[7].ACLR
rst => write_len_latch[8].ACLR
rst => write_len_latch[9].ACLR
rst => write_len_latch[10].ACLR
rst => write_len_latch[11].ACLR
rst => write_len_latch[12].ACLR
rst => write_len_latch[13].ACLR
rst => write_len_latch[14].ACLR
rst => write_len_latch[15].ACLR
rst => write_len_latch[16].ACLR
rst => write_len_latch[17].ACLR
rst => write_len_latch[18].ACLR
rst => write_len_latch[19].ACLR
rst => write_len_latch[20].ACLR
rst => write_len_latch[21].ACLR
rst => write_len_latch[22].ACLR
rst => write_len_latch[23].ACLR
rst => write_addr_index_d1[0].ACLR
rst => write_addr_index_d1[1].ACLR
rst => write_addr_index_d0[0].ACLR
rst => write_addr_index_d0[1].ACLR
rst => write_len_d1[0].ACLR
rst => write_len_d1[1].ACLR
rst => write_len_d1[2].ACLR
rst => write_len_d1[3].ACLR
rst => write_len_d1[4].ACLR
rst => write_len_d1[5].ACLR
rst => write_len_d1[6].ACLR
rst => write_len_d1[7].ACLR
rst => write_len_d1[8].ACLR
rst => write_len_d1[9].ACLR
rst => write_len_d1[10].ACLR
rst => write_len_d1[11].ACLR
rst => write_len_d1[12].ACLR
rst => write_len_d1[13].ACLR
rst => write_len_d1[14].ACLR
rst => write_len_d1[15].ACLR
rst => write_len_d1[16].ACLR
rst => write_len_d1[17].ACLR
rst => write_len_d1[18].ACLR
rst => write_len_d1[19].ACLR
rst => write_len_d1[20].ACLR
rst => write_len_d1[21].ACLR
rst => write_len_d1[22].ACLR
rst => write_len_d1[23].ACLR
rst => write_len_d0[0].ACLR
rst => write_len_d0[1].ACLR
rst => write_len_d0[2].ACLR
rst => write_len_d0[3].ACLR
rst => write_len_d0[4].ACLR
rst => write_len_d0[5].ACLR
rst => write_len_d0[6].ACLR
rst => write_len_d0[7].ACLR
rst => write_len_d0[8].ACLR
rst => write_len_d0[9].ACLR
rst => write_len_d0[10].ACLR
rst => write_len_d0[11].ACLR
rst => write_len_d0[12].ACLR
rst => write_len_d0[13].ACLR
rst => write_len_d0[14].ACLR
rst => write_len_d0[15].ACLR
rst => write_len_d0[16].ACLR
rst => write_len_d0[17].ACLR
rst => write_len_d0[18].ACLR
rst => write_len_d0[19].ACLR
rst => write_len_d0[20].ACLR
rst => write_len_d0[21].ACLR
rst => write_len_d0[22].ACLR
rst => write_len_d0[23].ACLR
rst => write_req_d2.ACLR
rst => write_req_d1.ACLR
rst => write_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => wr_burst_len[0]~reg0.CLK
mem_clk => wr_burst_len[1]~reg0.CLK
mem_clk => wr_burst_len[2]~reg0.CLK
mem_clk => wr_burst_len[3]~reg0.CLK
mem_clk => wr_burst_len[4]~reg0.CLK
mem_clk => wr_burst_len[5]~reg0.CLK
mem_clk => wr_burst_len[6]~reg0.CLK
mem_clk => wr_burst_len[7]~reg0.CLK
mem_clk => wr_burst_len[8]~reg0.CLK
mem_clk => wr_burst_len[9]~reg0.CLK
mem_clk => write_req_ack~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => write_cnt[0].CLK
mem_clk => write_cnt[1].CLK
mem_clk => write_cnt[2].CLK
mem_clk => write_cnt[3].CLK
mem_clk => write_cnt[4].CLK
mem_clk => write_cnt[5].CLK
mem_clk => write_cnt[6].CLK
mem_clk => write_cnt[7].CLK
mem_clk => write_cnt[8].CLK
mem_clk => write_cnt[9].CLK
mem_clk => write_cnt[10].CLK
mem_clk => write_cnt[11].CLK
mem_clk => write_cnt[12].CLK
mem_clk => write_cnt[13].CLK
mem_clk => write_cnt[14].CLK
mem_clk => write_cnt[15].CLK
mem_clk => write_cnt[16].CLK
mem_clk => write_cnt[17].CLK
mem_clk => write_cnt[18].CLK
mem_clk => write_cnt[19].CLK
mem_clk => write_cnt[20].CLK
mem_clk => write_cnt[21].CLK
mem_clk => write_cnt[22].CLK
mem_clk => write_cnt[23].CLK
mem_clk => wr_burst_req~reg0.CLK
mem_clk => wr_burst_addr[0]~reg0.CLK
mem_clk => wr_burst_addr[1]~reg0.CLK
mem_clk => wr_burst_addr[2]~reg0.CLK
mem_clk => wr_burst_addr[3]~reg0.CLK
mem_clk => wr_burst_addr[4]~reg0.CLK
mem_clk => wr_burst_addr[5]~reg0.CLK
mem_clk => wr_burst_addr[6]~reg0.CLK
mem_clk => wr_burst_addr[7]~reg0.CLK
mem_clk => wr_burst_addr[8]~reg0.CLK
mem_clk => wr_burst_addr[9]~reg0.CLK
mem_clk => wr_burst_addr[10]~reg0.CLK
mem_clk => wr_burst_addr[11]~reg0.CLK
mem_clk => wr_burst_addr[12]~reg0.CLK
mem_clk => wr_burst_addr[13]~reg0.CLK
mem_clk => wr_burst_addr[14]~reg0.CLK
mem_clk => wr_burst_addr[15]~reg0.CLK
mem_clk => wr_burst_addr[16]~reg0.CLK
mem_clk => wr_burst_addr[17]~reg0.CLK
mem_clk => wr_burst_addr[18]~reg0.CLK
mem_clk => wr_burst_addr[19]~reg0.CLK
mem_clk => wr_burst_addr[20]~reg0.CLK
mem_clk => wr_burst_addr[21]~reg0.CLK
mem_clk => wr_burst_addr[22]~reg0.CLK
mem_clk => wr_burst_addr[23]~reg0.CLK
mem_clk => write_len_latch[0].CLK
mem_clk => write_len_latch[1].CLK
mem_clk => write_len_latch[2].CLK
mem_clk => write_len_latch[3].CLK
mem_clk => write_len_latch[4].CLK
mem_clk => write_len_latch[5].CLK
mem_clk => write_len_latch[6].CLK
mem_clk => write_len_latch[7].CLK
mem_clk => write_len_latch[8].CLK
mem_clk => write_len_latch[9].CLK
mem_clk => write_len_latch[10].CLK
mem_clk => write_len_latch[11].CLK
mem_clk => write_len_latch[12].CLK
mem_clk => write_len_latch[13].CLK
mem_clk => write_len_latch[14].CLK
mem_clk => write_len_latch[15].CLK
mem_clk => write_len_latch[16].CLK
mem_clk => write_len_latch[17].CLK
mem_clk => write_len_latch[18].CLK
mem_clk => write_len_latch[19].CLK
mem_clk => write_len_latch[20].CLK
mem_clk => write_len_latch[21].CLK
mem_clk => write_len_latch[22].CLK
mem_clk => write_len_latch[23].CLK
mem_clk => write_addr_index_d1[0].CLK
mem_clk => write_addr_index_d1[1].CLK
mem_clk => write_addr_index_d0[0].CLK
mem_clk => write_addr_index_d0[1].CLK
mem_clk => write_len_d1[0].CLK
mem_clk => write_len_d1[1].CLK
mem_clk => write_len_d1[2].CLK
mem_clk => write_len_d1[3].CLK
mem_clk => write_len_d1[4].CLK
mem_clk => write_len_d1[5].CLK
mem_clk => write_len_d1[6].CLK
mem_clk => write_len_d1[7].CLK
mem_clk => write_len_d1[8].CLK
mem_clk => write_len_d1[9].CLK
mem_clk => write_len_d1[10].CLK
mem_clk => write_len_d1[11].CLK
mem_clk => write_len_d1[12].CLK
mem_clk => write_len_d1[13].CLK
mem_clk => write_len_d1[14].CLK
mem_clk => write_len_d1[15].CLK
mem_clk => write_len_d1[16].CLK
mem_clk => write_len_d1[17].CLK
mem_clk => write_len_d1[18].CLK
mem_clk => write_len_d1[19].CLK
mem_clk => write_len_d1[20].CLK
mem_clk => write_len_d1[21].CLK
mem_clk => write_len_d1[22].CLK
mem_clk => write_len_d1[23].CLK
mem_clk => write_len_d0[0].CLK
mem_clk => write_len_d0[1].CLK
mem_clk => write_len_d0[2].CLK
mem_clk => write_len_d0[3].CLK
mem_clk => write_len_d0[4].CLK
mem_clk => write_len_d0[5].CLK
mem_clk => write_len_d0[6].CLK
mem_clk => write_len_d0[7].CLK
mem_clk => write_len_d0[8].CLK
mem_clk => write_len_d0[9].CLK
mem_clk => write_len_d0[10].CLK
mem_clk => write_len_d0[11].CLK
mem_clk => write_len_d0[12].CLK
mem_clk => write_len_d0[13].CLK
mem_clk => write_len_d0[14].CLK
mem_clk => write_len_d0[15].CLK
mem_clk => write_len_d0[16].CLK
mem_clk => write_len_d0[17].CLK
mem_clk => write_len_d0[18].CLK
mem_clk => write_len_d0[19].CLK
mem_clk => write_len_d0[20].CLK
mem_clk => write_len_d0[21].CLK
mem_clk => write_len_d0[22].CLK
mem_clk => write_len_d0[23].CLK
mem_clk => write_req_d2.CLK
mem_clk => write_req_d1.CLK
mem_clk => write_req_d0.CLK
mem_clk => state~6.DATAIN
wr_burst_req <= wr_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[0] <= wr_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[1] <= wr_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[2] <= wr_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[3] <= wr_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[4] <= wr_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[5] <= wr_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[6] <= wr_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[7] <= wr_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[8] <= wr_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[9] <= wr_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[0] <= wr_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[1] <= wr_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[2] <= wr_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[3] <= wr_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[4] <= wr_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[5] <= wr_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[6] <= wr_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[7] <= wr_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[8] <= wr_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[9] <= wr_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[10] <= wr_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[11] <= wr_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[12] <= wr_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[13] <= wr_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[14] <= wr_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[15] <= wr_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[16] <= wr_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[17] <= wr_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[18] <= wr_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[19] <= wr_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[20] <= wr_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[21] <= wr_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[22] <= wr_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[23] <= wr_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data_req => ~NO_FANOUT~
wr_burst_finish => wr_burst_req.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
write_req => write_req_d0.DATAIN
write_req_ack <= write_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_finish <= write_finish.DB_MAX_OUTPUT_PORT_TYPE
write_addr_0[0] => wr_burst_addr.DATAB
write_addr_0[1] => wr_burst_addr.DATAB
write_addr_0[2] => wr_burst_addr.DATAB
write_addr_0[3] => wr_burst_addr.DATAB
write_addr_0[4] => wr_burst_addr.DATAB
write_addr_0[5] => wr_burst_addr.DATAB
write_addr_0[6] => wr_burst_addr.DATAB
write_addr_0[7] => wr_burst_addr.DATAB
write_addr_0[8] => wr_burst_addr.DATAB
write_addr_0[9] => wr_burst_addr.DATAB
write_addr_0[10] => wr_burst_addr.DATAB
write_addr_0[11] => wr_burst_addr.DATAB
write_addr_0[12] => wr_burst_addr.DATAB
write_addr_0[13] => wr_burst_addr.DATAB
write_addr_0[14] => wr_burst_addr.DATAB
write_addr_0[15] => wr_burst_addr.DATAB
write_addr_0[16] => wr_burst_addr.DATAB
write_addr_0[17] => wr_burst_addr.DATAB
write_addr_0[18] => wr_burst_addr.DATAB
write_addr_0[19] => wr_burst_addr.DATAB
write_addr_0[20] => wr_burst_addr.DATAB
write_addr_0[21] => wr_burst_addr.DATAB
write_addr_0[22] => wr_burst_addr.DATAB
write_addr_0[23] => wr_burst_addr.DATAB
write_addr_1[0] => wr_burst_addr.DATAB
write_addr_1[1] => wr_burst_addr.DATAB
write_addr_1[2] => wr_burst_addr.DATAB
write_addr_1[3] => wr_burst_addr.DATAB
write_addr_1[4] => wr_burst_addr.DATAB
write_addr_1[5] => wr_burst_addr.DATAB
write_addr_1[6] => wr_burst_addr.DATAB
write_addr_1[7] => wr_burst_addr.DATAB
write_addr_1[8] => wr_burst_addr.DATAB
write_addr_1[9] => wr_burst_addr.DATAB
write_addr_1[10] => wr_burst_addr.DATAB
write_addr_1[11] => wr_burst_addr.DATAB
write_addr_1[12] => wr_burst_addr.DATAB
write_addr_1[13] => wr_burst_addr.DATAB
write_addr_1[14] => wr_burst_addr.DATAB
write_addr_1[15] => wr_burst_addr.DATAB
write_addr_1[16] => wr_burst_addr.DATAB
write_addr_1[17] => wr_burst_addr.DATAB
write_addr_1[18] => wr_burst_addr.DATAB
write_addr_1[19] => wr_burst_addr.DATAB
write_addr_1[20] => wr_burst_addr.DATAB
write_addr_1[21] => wr_burst_addr.DATAB
write_addr_1[22] => wr_burst_addr.DATAB
write_addr_1[23] => wr_burst_addr.DATAB
write_addr_2[0] => wr_burst_addr.DATAB
write_addr_2[1] => wr_burst_addr.DATAB
write_addr_2[2] => wr_burst_addr.DATAB
write_addr_2[3] => wr_burst_addr.DATAB
write_addr_2[4] => wr_burst_addr.DATAB
write_addr_2[5] => wr_burst_addr.DATAB
write_addr_2[6] => wr_burst_addr.DATAB
write_addr_2[7] => wr_burst_addr.DATAB
write_addr_2[8] => wr_burst_addr.DATAB
write_addr_2[9] => wr_burst_addr.DATAB
write_addr_2[10] => wr_burst_addr.DATAB
write_addr_2[11] => wr_burst_addr.DATAB
write_addr_2[12] => wr_burst_addr.DATAB
write_addr_2[13] => wr_burst_addr.DATAB
write_addr_2[14] => wr_burst_addr.DATAB
write_addr_2[15] => wr_burst_addr.DATAB
write_addr_2[16] => wr_burst_addr.DATAB
write_addr_2[17] => wr_burst_addr.DATAB
write_addr_2[18] => wr_burst_addr.DATAB
write_addr_2[19] => wr_burst_addr.DATAB
write_addr_2[20] => wr_burst_addr.DATAB
write_addr_2[21] => wr_burst_addr.DATAB
write_addr_2[22] => wr_burst_addr.DATAB
write_addr_2[23] => wr_burst_addr.DATAB
write_addr_3[0] => wr_burst_addr.DATAB
write_addr_3[1] => wr_burst_addr.DATAB
write_addr_3[2] => wr_burst_addr.DATAB
write_addr_3[3] => wr_burst_addr.DATAB
write_addr_3[4] => wr_burst_addr.DATAB
write_addr_3[5] => wr_burst_addr.DATAB
write_addr_3[6] => wr_burst_addr.DATAB
write_addr_3[7] => wr_burst_addr.DATAB
write_addr_3[8] => wr_burst_addr.DATAB
write_addr_3[9] => wr_burst_addr.DATAB
write_addr_3[10] => wr_burst_addr.DATAB
write_addr_3[11] => wr_burst_addr.DATAB
write_addr_3[12] => wr_burst_addr.DATAB
write_addr_3[13] => wr_burst_addr.DATAB
write_addr_3[14] => wr_burst_addr.DATAB
write_addr_3[15] => wr_burst_addr.DATAB
write_addr_3[16] => wr_burst_addr.DATAB
write_addr_3[17] => wr_burst_addr.DATAB
write_addr_3[18] => wr_burst_addr.DATAB
write_addr_3[19] => wr_burst_addr.DATAB
write_addr_3[20] => wr_burst_addr.DATAB
write_addr_3[21] => wr_burst_addr.DATAB
write_addr_3[22] => wr_burst_addr.DATAB
write_addr_3[23] => wr_burst_addr.DATAB
write_addr_index[0] => write_addr_index_d0[0].DATAIN
write_addr_index[1] => write_addr_index_d0[1].DATAIN
write_len[0] => write_len_d0[0].DATAIN
write_len[1] => write_len_d0[1].DATAIN
write_len[2] => write_len_d0[2].DATAIN
write_len[3] => write_len_d0[3].DATAIN
write_len[4] => write_len_d0[4].DATAIN
write_len[5] => write_len_d0[5].DATAIN
write_len[6] => write_len_d0[6].DATAIN
write_len[7] => write_len_d0[7].DATAIN
write_len[8] => write_len_d0[8].DATAIN
write_len[9] => write_len_d0[9].DATAIN
write_len[10] => write_len_d0[10].DATAIN
write_len[11] => write_len_d0[11].DATAIN
write_len[12] => write_len_d0[12].DATAIN
write_len[13] => write_len_d0[13].DATAIN
write_len[14] => write_len_d0[14].DATAIN
write_len[15] => write_len_d0[15].DATAIN
write_len[16] => write_len_d0[16].DATAIN
write_len[17] => write_len_d0[17].DATAIN
write_len[18] => write_len_d0[18].DATAIN
write_len[19] => write_len_d0[19].DATAIN
write_len[20] => write_len_d0[20].DATAIN
write_len[21] => write_len_d0[21].DATAIN
write_len[22] => write_len_d0[22].DATAIN
write_len[23] => write_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] => LessThan0.IN32
rdusedw[1] => LessThan0.IN31
rdusedw[2] => LessThan0.IN30
rdusedw[3] => LessThan0.IN29
rdusedw[4] => LessThan0.IN28
rdusedw[5] => LessThan0.IN27
rdusedw[6] => LessThan0.IN26
rdusedw[7] => LessThan0.IN25
rdusedw[8] => LessThan0.IN24
rdusedw[9] => LessThan0.IN23
rdusedw[10] => LessThan0.IN22
rdusedw[11] => LessThan0.IN21
rdusedw[12] => LessThan0.IN20
rdusedw[13] => LessThan0.IN19
rdusedw[14] => LessThan0.IN18
rdusedw[15] => LessThan0.IN17


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component
data[0] => dcfifo_7ql1:auto_generated.data[0]
data[1] => dcfifo_7ql1:auto_generated.data[1]
data[2] => dcfifo_7ql1:auto_generated.data[2]
data[3] => dcfifo_7ql1:auto_generated.data[3]
data[4] => dcfifo_7ql1:auto_generated.data[4]
data[5] => dcfifo_7ql1:auto_generated.data[5]
data[6] => dcfifo_7ql1:auto_generated.data[6]
data[7] => dcfifo_7ql1:auto_generated.data[7]
data[8] => dcfifo_7ql1:auto_generated.data[8]
data[9] => dcfifo_7ql1:auto_generated.data[9]
data[10] => dcfifo_7ql1:auto_generated.data[10]
data[11] => dcfifo_7ql1:auto_generated.data[11]
data[12] => dcfifo_7ql1:auto_generated.data[12]
data[13] => dcfifo_7ql1:auto_generated.data[13]
data[14] => dcfifo_7ql1:auto_generated.data[14]
data[15] => dcfifo_7ql1:auto_generated.data[15]
q[0] <= dcfifo_7ql1:auto_generated.q[0]
q[1] <= dcfifo_7ql1:auto_generated.q[1]
q[2] <= dcfifo_7ql1:auto_generated.q[2]
q[3] <= dcfifo_7ql1:auto_generated.q[3]
q[4] <= dcfifo_7ql1:auto_generated.q[4]
q[5] <= dcfifo_7ql1:auto_generated.q[5]
q[6] <= dcfifo_7ql1:auto_generated.q[6]
q[7] <= dcfifo_7ql1:auto_generated.q[7]
q[8] <= dcfifo_7ql1:auto_generated.q[8]
q[9] <= dcfifo_7ql1:auto_generated.q[9]
q[10] <= dcfifo_7ql1:auto_generated.q[10]
q[11] <= dcfifo_7ql1:auto_generated.q[11]
q[12] <= dcfifo_7ql1:auto_generated.q[12]
q[13] <= dcfifo_7ql1:auto_generated.q[13]
q[14] <= dcfifo_7ql1:auto_generated.q[14]
q[15] <= dcfifo_7ql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7ql1:auto_generated.rdclk
rdreq => dcfifo_7ql1:auto_generated.rdreq
wrclk => dcfifo_7ql1:auto_generated.wrclk
wrreq => dcfifo_7ql1:auto_generated.wrreq
aclr => dcfifo_7ql1:auto_generated.aclr
rdempty <= dcfifo_7ql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7ql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7ql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7ql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7ql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7ql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7ql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7ql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7ql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7ql1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_7ql1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_7ql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7ql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7ql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7ql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7ql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7ql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7ql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7ql1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7ql1:auto_generated.wrusedw[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ov61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ov61:fifo_ram.data_a[0]
data[1] => altsyncram_ov61:fifo_ram.data_a[1]
data[2] => altsyncram_ov61:fifo_ram.data_a[2]
data[3] => altsyncram_ov61:fifo_ram.data_a[3]
data[4] => altsyncram_ov61:fifo_ram.data_a[4]
data[5] => altsyncram_ov61:fifo_ram.data_a[5]
data[6] => altsyncram_ov61:fifo_ram.data_a[6]
data[7] => altsyncram_ov61:fifo_ram.data_a[7]
data[8] => altsyncram_ov61:fifo_ram.data_a[8]
data[9] => altsyncram_ov61:fifo_ram.data_a[9]
data[10] => altsyncram_ov61:fifo_ram.data_a[10]
data[11] => altsyncram_ov61:fifo_ram.data_a[11]
data[12] => altsyncram_ov61:fifo_ram.data_a[12]
data[13] => altsyncram_ov61:fifo_ram.data_a[13]
data[14] => altsyncram_ov61:fifo_ram.data_a[14]
data[15] => altsyncram_ov61:fifo_ram.data_a[15]
q[0] <= altsyncram_ov61:fifo_ram.q_b[0]
q[1] <= altsyncram_ov61:fifo_ram.q_b[1]
q[2] <= altsyncram_ov61:fifo_ram.q_b[2]
q[3] <= altsyncram_ov61:fifo_ram.q_b[3]
q[4] <= altsyncram_ov61:fifo_ram.q_b[4]
q[5] <= altsyncram_ov61:fifo_ram.q_b[5]
q[6] <= altsyncram_ov61:fifo_ram.q_b[6]
q[7] <= altsyncram_ov61:fifo_ram.q_b[7]
q[8] <= altsyncram_ov61:fifo_ram.q_b[8]
q[9] <= altsyncram_ov61:fifo_ram.q_b[9]
q[10] <= altsyncram_ov61:fifo_ram.q_b[10]
q[11] <= altsyncram_ov61:fifo_ram.q_b[11]
q[12] <= altsyncram_ov61:fifo_ram.q_b[12]
q[13] <= altsyncram_ov61:fifo_ram.q_b[13]
q[14] <= altsyncram_ov61:fifo_ram.q_b[14]
q[15] <= altsyncram_ov61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ov61:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ov61:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
rst => read_req_ack~reg0.ACLR
rst => rd_burst_len[0]~reg0.ACLR
rst => rd_burst_len[1]~reg0.ACLR
rst => rd_burst_len[2]~reg0.ACLR
rst => rd_burst_len[3]~reg0.ACLR
rst => rd_burst_len[4]~reg0.ACLR
rst => rd_burst_len[5]~reg0.ACLR
rst => rd_burst_len[6]~reg0.ACLR
rst => rd_burst_len[7]~reg0.ACLR
rst => rd_burst_len[8]~reg0.ACLR
rst => rd_burst_len[9]~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => read_cnt[0].ACLR
rst => read_cnt[1].ACLR
rst => read_cnt[2].ACLR
rst => read_cnt[3].ACLR
rst => read_cnt[4].ACLR
rst => read_cnt[5].ACLR
rst => read_cnt[6].ACLR
rst => read_cnt[7].ACLR
rst => read_cnt[8].ACLR
rst => read_cnt[9].ACLR
rst => read_cnt[10].ACLR
rst => read_cnt[11].ACLR
rst => read_cnt[12].ACLR
rst => read_cnt[13].ACLR
rst => read_cnt[14].ACLR
rst => read_cnt[15].ACLR
rst => read_cnt[16].ACLR
rst => read_cnt[17].ACLR
rst => read_cnt[18].ACLR
rst => read_cnt[19].ACLR
rst => read_cnt[20].ACLR
rst => read_cnt[21].ACLR
rst => read_cnt[22].ACLR
rst => read_cnt[23].ACLR
rst => rd_burst_req~reg0.ACLR
rst => rd_burst_addr[0]~reg0.ACLR
rst => rd_burst_addr[1]~reg0.ACLR
rst => rd_burst_addr[2]~reg0.ACLR
rst => rd_burst_addr[3]~reg0.ACLR
rst => rd_burst_addr[4]~reg0.ACLR
rst => rd_burst_addr[5]~reg0.ACLR
rst => rd_burst_addr[6]~reg0.ACLR
rst => rd_burst_addr[7]~reg0.ACLR
rst => rd_burst_addr[8]~reg0.ACLR
rst => rd_burst_addr[9]~reg0.ACLR
rst => rd_burst_addr[10]~reg0.ACLR
rst => rd_burst_addr[11]~reg0.ACLR
rst => rd_burst_addr[12]~reg0.ACLR
rst => rd_burst_addr[13]~reg0.ACLR
rst => rd_burst_addr[14]~reg0.ACLR
rst => rd_burst_addr[15]~reg0.ACLR
rst => rd_burst_addr[16]~reg0.ACLR
rst => rd_burst_addr[17]~reg0.ACLR
rst => rd_burst_addr[18]~reg0.ACLR
rst => rd_burst_addr[19]~reg0.ACLR
rst => rd_burst_addr[20]~reg0.ACLR
rst => rd_burst_addr[21]~reg0.ACLR
rst => rd_burst_addr[22]~reg0.ACLR
rst => rd_burst_addr[23]~reg0.ACLR
rst => read_len_latch[0].ACLR
rst => read_len_latch[1].ACLR
rst => read_len_latch[2].ACLR
rst => read_len_latch[3].ACLR
rst => read_len_latch[4].ACLR
rst => read_len_latch[5].ACLR
rst => read_len_latch[6].ACLR
rst => read_len_latch[7].ACLR
rst => read_len_latch[8].ACLR
rst => read_len_latch[9].ACLR
rst => read_len_latch[10].ACLR
rst => read_len_latch[11].ACLR
rst => read_len_latch[12].ACLR
rst => read_len_latch[13].ACLR
rst => read_len_latch[14].ACLR
rst => read_len_latch[15].ACLR
rst => read_len_latch[16].ACLR
rst => read_len_latch[17].ACLR
rst => read_len_latch[18].ACLR
rst => read_len_latch[19].ACLR
rst => read_len_latch[20].ACLR
rst => read_len_latch[21].ACLR
rst => read_len_latch[22].ACLR
rst => read_len_latch[23].ACLR
rst => read_addr_index_d1[0].ACLR
rst => read_addr_index_d1[1].ACLR
rst => read_addr_index_d0[0].ACLR
rst => read_addr_index_d0[1].ACLR
rst => read_len_d1[0].ACLR
rst => read_len_d1[1].ACLR
rst => read_len_d1[2].ACLR
rst => read_len_d1[3].ACLR
rst => read_len_d1[4].ACLR
rst => read_len_d1[5].ACLR
rst => read_len_d1[6].ACLR
rst => read_len_d1[7].ACLR
rst => read_len_d1[8].ACLR
rst => read_len_d1[9].ACLR
rst => read_len_d1[10].ACLR
rst => read_len_d1[11].ACLR
rst => read_len_d1[12].ACLR
rst => read_len_d1[13].ACLR
rst => read_len_d1[14].ACLR
rst => read_len_d1[15].ACLR
rst => read_len_d1[16].ACLR
rst => read_len_d1[17].ACLR
rst => read_len_d1[18].ACLR
rst => read_len_d1[19].ACLR
rst => read_len_d1[20].ACLR
rst => read_len_d1[21].ACLR
rst => read_len_d1[22].ACLR
rst => read_len_d1[23].ACLR
rst => read_len_d0[0].ACLR
rst => read_len_d0[1].ACLR
rst => read_len_d0[2].ACLR
rst => read_len_d0[3].ACLR
rst => read_len_d0[4].ACLR
rst => read_len_d0[5].ACLR
rst => read_len_d0[6].ACLR
rst => read_len_d0[7].ACLR
rst => read_len_d0[8].ACLR
rst => read_len_d0[9].ACLR
rst => read_len_d0[10].ACLR
rst => read_len_d0[11].ACLR
rst => read_len_d0[12].ACLR
rst => read_len_d0[13].ACLR
rst => read_len_d0[14].ACLR
rst => read_len_d0[15].ACLR
rst => read_len_d0[16].ACLR
rst => read_len_d0[17].ACLR
rst => read_len_d0[18].ACLR
rst => read_len_d0[19].ACLR
rst => read_len_d0[20].ACLR
rst => read_len_d0[21].ACLR
rst => read_len_d0[22].ACLR
rst => read_len_d0[23].ACLR
rst => read_req_d2.ACLR
rst => read_req_d1.ACLR
rst => read_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => read_req_ack~reg0.CLK
mem_clk => rd_burst_len[0]~reg0.CLK
mem_clk => rd_burst_len[1]~reg0.CLK
mem_clk => rd_burst_len[2]~reg0.CLK
mem_clk => rd_burst_len[3]~reg0.CLK
mem_clk => rd_burst_len[4]~reg0.CLK
mem_clk => rd_burst_len[5]~reg0.CLK
mem_clk => rd_burst_len[6]~reg0.CLK
mem_clk => rd_burst_len[7]~reg0.CLK
mem_clk => rd_burst_len[8]~reg0.CLK
mem_clk => rd_burst_len[9]~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => read_cnt[0].CLK
mem_clk => read_cnt[1].CLK
mem_clk => read_cnt[2].CLK
mem_clk => read_cnt[3].CLK
mem_clk => read_cnt[4].CLK
mem_clk => read_cnt[5].CLK
mem_clk => read_cnt[6].CLK
mem_clk => read_cnt[7].CLK
mem_clk => read_cnt[8].CLK
mem_clk => read_cnt[9].CLK
mem_clk => read_cnt[10].CLK
mem_clk => read_cnt[11].CLK
mem_clk => read_cnt[12].CLK
mem_clk => read_cnt[13].CLK
mem_clk => read_cnt[14].CLK
mem_clk => read_cnt[15].CLK
mem_clk => read_cnt[16].CLK
mem_clk => read_cnt[17].CLK
mem_clk => read_cnt[18].CLK
mem_clk => read_cnt[19].CLK
mem_clk => read_cnt[20].CLK
mem_clk => read_cnt[21].CLK
mem_clk => read_cnt[22].CLK
mem_clk => read_cnt[23].CLK
mem_clk => rd_burst_req~reg0.CLK
mem_clk => rd_burst_addr[0]~reg0.CLK
mem_clk => rd_burst_addr[1]~reg0.CLK
mem_clk => rd_burst_addr[2]~reg0.CLK
mem_clk => rd_burst_addr[3]~reg0.CLK
mem_clk => rd_burst_addr[4]~reg0.CLK
mem_clk => rd_burst_addr[5]~reg0.CLK
mem_clk => rd_burst_addr[6]~reg0.CLK
mem_clk => rd_burst_addr[7]~reg0.CLK
mem_clk => rd_burst_addr[8]~reg0.CLK
mem_clk => rd_burst_addr[9]~reg0.CLK
mem_clk => rd_burst_addr[10]~reg0.CLK
mem_clk => rd_burst_addr[11]~reg0.CLK
mem_clk => rd_burst_addr[12]~reg0.CLK
mem_clk => rd_burst_addr[13]~reg0.CLK
mem_clk => rd_burst_addr[14]~reg0.CLK
mem_clk => rd_burst_addr[15]~reg0.CLK
mem_clk => rd_burst_addr[16]~reg0.CLK
mem_clk => rd_burst_addr[17]~reg0.CLK
mem_clk => rd_burst_addr[18]~reg0.CLK
mem_clk => rd_burst_addr[19]~reg0.CLK
mem_clk => rd_burst_addr[20]~reg0.CLK
mem_clk => rd_burst_addr[21]~reg0.CLK
mem_clk => rd_burst_addr[22]~reg0.CLK
mem_clk => rd_burst_addr[23]~reg0.CLK
mem_clk => read_len_latch[0].CLK
mem_clk => read_len_latch[1].CLK
mem_clk => read_len_latch[2].CLK
mem_clk => read_len_latch[3].CLK
mem_clk => read_len_latch[4].CLK
mem_clk => read_len_latch[5].CLK
mem_clk => read_len_latch[6].CLK
mem_clk => read_len_latch[7].CLK
mem_clk => read_len_latch[8].CLK
mem_clk => read_len_latch[9].CLK
mem_clk => read_len_latch[10].CLK
mem_clk => read_len_latch[11].CLK
mem_clk => read_len_latch[12].CLK
mem_clk => read_len_latch[13].CLK
mem_clk => read_len_latch[14].CLK
mem_clk => read_len_latch[15].CLK
mem_clk => read_len_latch[16].CLK
mem_clk => read_len_latch[17].CLK
mem_clk => read_len_latch[18].CLK
mem_clk => read_len_latch[19].CLK
mem_clk => read_len_latch[20].CLK
mem_clk => read_len_latch[21].CLK
mem_clk => read_len_latch[22].CLK
mem_clk => read_len_latch[23].CLK
mem_clk => read_addr_index_d1[0].CLK
mem_clk => read_addr_index_d1[1].CLK
mem_clk => read_addr_index_d0[0].CLK
mem_clk => read_addr_index_d0[1].CLK
mem_clk => read_len_d1[0].CLK
mem_clk => read_len_d1[1].CLK
mem_clk => read_len_d1[2].CLK
mem_clk => read_len_d1[3].CLK
mem_clk => read_len_d1[4].CLK
mem_clk => read_len_d1[5].CLK
mem_clk => read_len_d1[6].CLK
mem_clk => read_len_d1[7].CLK
mem_clk => read_len_d1[8].CLK
mem_clk => read_len_d1[9].CLK
mem_clk => read_len_d1[10].CLK
mem_clk => read_len_d1[11].CLK
mem_clk => read_len_d1[12].CLK
mem_clk => read_len_d1[13].CLK
mem_clk => read_len_d1[14].CLK
mem_clk => read_len_d1[15].CLK
mem_clk => read_len_d1[16].CLK
mem_clk => read_len_d1[17].CLK
mem_clk => read_len_d1[18].CLK
mem_clk => read_len_d1[19].CLK
mem_clk => read_len_d1[20].CLK
mem_clk => read_len_d1[21].CLK
mem_clk => read_len_d1[22].CLK
mem_clk => read_len_d1[23].CLK
mem_clk => read_len_d0[0].CLK
mem_clk => read_len_d0[1].CLK
mem_clk => read_len_d0[2].CLK
mem_clk => read_len_d0[3].CLK
mem_clk => read_len_d0[4].CLK
mem_clk => read_len_d0[5].CLK
mem_clk => read_len_d0[6].CLK
mem_clk => read_len_d0[7].CLK
mem_clk => read_len_d0[8].CLK
mem_clk => read_len_d0[9].CLK
mem_clk => read_len_d0[10].CLK
mem_clk => read_len_d0[11].CLK
mem_clk => read_len_d0[12].CLK
mem_clk => read_len_d0[13].CLK
mem_clk => read_len_d0[14].CLK
mem_clk => read_len_d0[15].CLK
mem_clk => read_len_d0[16].CLK
mem_clk => read_len_d0[17].CLK
mem_clk => read_len_d0[18].CLK
mem_clk => read_len_d0[19].CLK
mem_clk => read_len_d0[20].CLK
mem_clk => read_len_d0[21].CLK
mem_clk => read_len_d0[22].CLK
mem_clk => read_len_d0[23].CLK
mem_clk => read_req_d2.CLK
mem_clk => read_req_d1.CLK
mem_clk => read_req_d0.CLK
mem_clk => state~6.DATAIN
rd_burst_req <= rd_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[0] <= rd_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[1] <= rd_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[2] <= rd_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[3] <= rd_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[4] <= rd_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[5] <= rd_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[6] <= rd_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[7] <= rd_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[8] <= rd_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[9] <= rd_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[0] <= rd_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[1] <= rd_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[2] <= rd_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[3] <= rd_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[4] <= rd_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[5] <= rd_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[6] <= rd_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[7] <= rd_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[8] <= rd_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[9] <= rd_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[10] <= rd_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[11] <= rd_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[12] <= rd_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[13] <= rd_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[14] <= rd_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[15] <= rd_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[16] <= rd_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[17] <= rd_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[18] <= rd_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[19] <= rd_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[20] <= rd_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[21] <= rd_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[22] <= rd_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[23] <= rd_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid => rd_burst_req.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
read_req => read_req_d0.DATAIN
read_req_ack <= read_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_finish <= read_finish.DB_MAX_OUTPUT_PORT_TYPE
read_addr_0[0] => rd_burst_addr.DATAB
read_addr_0[1] => rd_burst_addr.DATAB
read_addr_0[2] => rd_burst_addr.DATAB
read_addr_0[3] => rd_burst_addr.DATAB
read_addr_0[4] => rd_burst_addr.DATAB
read_addr_0[5] => rd_burst_addr.DATAB
read_addr_0[6] => rd_burst_addr.DATAB
read_addr_0[7] => rd_burst_addr.DATAB
read_addr_0[8] => rd_burst_addr.DATAB
read_addr_0[9] => rd_burst_addr.DATAB
read_addr_0[10] => rd_burst_addr.DATAB
read_addr_0[11] => rd_burst_addr.DATAB
read_addr_0[12] => rd_burst_addr.DATAB
read_addr_0[13] => rd_burst_addr.DATAB
read_addr_0[14] => rd_burst_addr.DATAB
read_addr_0[15] => rd_burst_addr.DATAB
read_addr_0[16] => rd_burst_addr.DATAB
read_addr_0[17] => rd_burst_addr.DATAB
read_addr_0[18] => rd_burst_addr.DATAB
read_addr_0[19] => rd_burst_addr.DATAB
read_addr_0[20] => rd_burst_addr.DATAB
read_addr_0[21] => rd_burst_addr.DATAB
read_addr_0[22] => rd_burst_addr.DATAB
read_addr_0[23] => rd_burst_addr.DATAB
read_addr_1[0] => rd_burst_addr.DATAB
read_addr_1[1] => rd_burst_addr.DATAB
read_addr_1[2] => rd_burst_addr.DATAB
read_addr_1[3] => rd_burst_addr.DATAB
read_addr_1[4] => rd_burst_addr.DATAB
read_addr_1[5] => rd_burst_addr.DATAB
read_addr_1[6] => rd_burst_addr.DATAB
read_addr_1[7] => rd_burst_addr.DATAB
read_addr_1[8] => rd_burst_addr.DATAB
read_addr_1[9] => rd_burst_addr.DATAB
read_addr_1[10] => rd_burst_addr.DATAB
read_addr_1[11] => rd_burst_addr.DATAB
read_addr_1[12] => rd_burst_addr.DATAB
read_addr_1[13] => rd_burst_addr.DATAB
read_addr_1[14] => rd_burst_addr.DATAB
read_addr_1[15] => rd_burst_addr.DATAB
read_addr_1[16] => rd_burst_addr.DATAB
read_addr_1[17] => rd_burst_addr.DATAB
read_addr_1[18] => rd_burst_addr.DATAB
read_addr_1[19] => rd_burst_addr.DATAB
read_addr_1[20] => rd_burst_addr.DATAB
read_addr_1[21] => rd_burst_addr.DATAB
read_addr_1[22] => rd_burst_addr.DATAB
read_addr_1[23] => rd_burst_addr.DATAB
read_addr_2[0] => rd_burst_addr.DATAB
read_addr_2[1] => rd_burst_addr.DATAB
read_addr_2[2] => rd_burst_addr.DATAB
read_addr_2[3] => rd_burst_addr.DATAB
read_addr_2[4] => rd_burst_addr.DATAB
read_addr_2[5] => rd_burst_addr.DATAB
read_addr_2[6] => rd_burst_addr.DATAB
read_addr_2[7] => rd_burst_addr.DATAB
read_addr_2[8] => rd_burst_addr.DATAB
read_addr_2[9] => rd_burst_addr.DATAB
read_addr_2[10] => rd_burst_addr.DATAB
read_addr_2[11] => rd_burst_addr.DATAB
read_addr_2[12] => rd_burst_addr.DATAB
read_addr_2[13] => rd_burst_addr.DATAB
read_addr_2[14] => rd_burst_addr.DATAB
read_addr_2[15] => rd_burst_addr.DATAB
read_addr_2[16] => rd_burst_addr.DATAB
read_addr_2[17] => rd_burst_addr.DATAB
read_addr_2[18] => rd_burst_addr.DATAB
read_addr_2[19] => rd_burst_addr.DATAB
read_addr_2[20] => rd_burst_addr.DATAB
read_addr_2[21] => rd_burst_addr.DATAB
read_addr_2[22] => rd_burst_addr.DATAB
read_addr_2[23] => rd_burst_addr.DATAB
read_addr_3[0] => rd_burst_addr.DATAB
read_addr_3[1] => rd_burst_addr.DATAB
read_addr_3[2] => rd_burst_addr.DATAB
read_addr_3[3] => rd_burst_addr.DATAB
read_addr_3[4] => rd_burst_addr.DATAB
read_addr_3[5] => rd_burst_addr.DATAB
read_addr_3[6] => rd_burst_addr.DATAB
read_addr_3[7] => rd_burst_addr.DATAB
read_addr_3[8] => rd_burst_addr.DATAB
read_addr_3[9] => rd_burst_addr.DATAB
read_addr_3[10] => rd_burst_addr.DATAB
read_addr_3[11] => rd_burst_addr.DATAB
read_addr_3[12] => rd_burst_addr.DATAB
read_addr_3[13] => rd_burst_addr.DATAB
read_addr_3[14] => rd_burst_addr.DATAB
read_addr_3[15] => rd_burst_addr.DATAB
read_addr_3[16] => rd_burst_addr.DATAB
read_addr_3[17] => rd_burst_addr.DATAB
read_addr_3[18] => rd_burst_addr.DATAB
read_addr_3[19] => rd_burst_addr.DATAB
read_addr_3[20] => rd_burst_addr.DATAB
read_addr_3[21] => rd_burst_addr.DATAB
read_addr_3[22] => rd_burst_addr.DATAB
read_addr_3[23] => rd_burst_addr.DATAB
read_addr_index[0] => read_addr_index_d0[0].DATAIN
read_addr_index[1] => read_addr_index_d0[1].DATAIN
read_len[0] => read_len_d0[0].DATAIN
read_len[1] => read_len_d0[1].DATAIN
read_len[2] => read_len_d0[2].DATAIN
read_len[3] => read_len_d0[3].DATAIN
read_len[4] => read_len_d0[4].DATAIN
read_len[5] => read_len_d0[5].DATAIN
read_len[6] => read_len_d0[6].DATAIN
read_len[7] => read_len_d0[7].DATAIN
read_len[8] => read_len_d0[8].DATAIN
read_len[9] => read_len_d0[9].DATAIN
read_len[10] => read_len_d0[10].DATAIN
read_len[11] => read_len_d0[11].DATAIN
read_len[12] => read_len_d0[12].DATAIN
read_len[13] => read_len_d0[13].DATAIN
read_len[14] => read_len_d0[14].DATAIN
read_len[15] => read_len_d0[15].DATAIN
read_len[16] => read_len_d0[16].DATAIN
read_len[17] => read_len_d0[17].DATAIN
read_len[18] => read_len_d0[18].DATAIN
read_len[19] => read_len_d0[19].DATAIN
read_len[20] => read_len_d0[20].DATAIN
read_len[21] => read_len_d0[21].DATAIN
read_len[22] => read_len_d0[22].DATAIN
read_len[23] => read_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] => LessThan0.IN32
wrusedw[1] => LessThan0.IN31
wrusedw[2] => LessThan0.IN30
wrusedw[3] => LessThan0.IN29
wrusedw[4] => LessThan0.IN28
wrusedw[5] => LessThan0.IN27
wrusedw[6] => LessThan0.IN26
wrusedw[7] => LessThan0.IN25
wrusedw[8] => LessThan0.IN24
wrusedw[9] => LessThan0.IN23
wrusedw[10] => LessThan0.IN22
wrusedw[11] => LessThan0.IN21
wrusedw[12] => LessThan0.IN20
wrusedw[13] => LessThan0.IN19
wrusedw[14] => LessThan0.IN18
wrusedw[15] => LessThan0.IN17


|top|sdram_core:sdram_core_m0
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => we_n_r.CLK
clk => cas_n_r.CLK
clk => ras_n_r.CLK
clk => sdr_dq_in[0].CLK
clk => sdr_dq_in[1].CLK
clk => sdr_dq_in[2].CLK
clk => sdr_dq_in[3].CLK
clk => sdr_dq_in[4].CLK
clk => sdr_dq_in[5].CLK
clk => sdr_dq_in[6].CLK
clk => sdr_dq_in[7].CLK
clk => sdr_dq_in[8].CLK
clk => sdr_dq_in[9].CLK
clk => sdr_dq_in[10].CLK
clk => sdr_dq_in[11].CLK
clk => sdr_dq_in[12].CLK
clk => sdr_dq_in[13].CLK
clk => sdr_dq_in[14].CLK
clk => sdr_dq_in[15].CLK
clk => sdr_dq_oe.CLK
clk => sdr_dq_out[0].CLK
clk => sdr_dq_out[1].CLK
clk => sdr_dq_out[2].CLK
clk => sdr_dq_out[3].CLK
clk => sdr_dq_out[4].CLK
clk => sdr_dq_out[5].CLK
clk => sdr_dq_out[6].CLK
clk => sdr_dq_out[7].CLK
clk => sdr_dq_out[8].CLK
clk => sdr_dq_out[9].CLK
clk => sdr_dq_out[10].CLK
clk => sdr_dq_out[11].CLK
clk => sdr_dq_out[12].CLK
clk => sdr_dq_out[13].CLK
clk => sdr_dq_out[14].CLK
clk => sdr_dq_out[15].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => cnt_clk_r[9].CLK
clk => read_flag.CLK
clk => sdram_ref_req.CLK
clk => cnt_7p5us[0].CLK
clk => cnt_7p5us[1].CLK
clk => cnt_7p5us[2].CLK
clk => cnt_7p5us[3].CLK
clk => cnt_7p5us[4].CLK
clk => cnt_7p5us[5].CLK
clk => cnt_7p5us[6].CLK
clk => cnt_7p5us[7].CLK
clk => cnt_7p5us[8].CLK
clk => cnt_7p5us[9].CLK
clk => cnt_7p5us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => rd_burst_data_valid_d1.CLK
clk => rd_burst_data_valid_d0.CLK
clk => wr_burst_data_req_d1.CLK
clk => wr_burst_data_req_d0.CLK
clk => state~2.DATAIN
rst => sdram_addr_r[0].PRESET
rst => sdram_addr_r[1].PRESET
rst => sdram_addr_r[2].PRESET
rst => sdram_addr_r[3].PRESET
rst => sdram_addr_r[4].PRESET
rst => sdram_addr_r[5].PRESET
rst => sdram_addr_r[6].PRESET
rst => sdram_addr_r[7].PRESET
rst => sdram_addr_r[8].PRESET
rst => sdram_addr_r[9].PRESET
rst => sdram_addr_r[10].PRESET
rst => sdram_addr_r[11].PRESET
rst => sdram_addr_r[12].PRESET
rst => sdram_ba_r[0].PRESET
rst => sdram_ba_r[1].PRESET
rst => we_n_r.PRESET
rst => cas_n_r.PRESET
rst => ras_n_r.PRESET
rst => sdr_dq_in[0].ACLR
rst => sdr_dq_in[1].ACLR
rst => sdr_dq_in[2].ACLR
rst => sdr_dq_in[3].ACLR
rst => sdr_dq_in[4].ACLR
rst => sdr_dq_in[5].ACLR
rst => sdr_dq_in[6].ACLR
rst => sdr_dq_in[7].ACLR
rst => sdr_dq_in[8].ACLR
rst => sdr_dq_in[9].ACLR
rst => sdr_dq_in[10].ACLR
rst => sdr_dq_in[11].ACLR
rst => sdr_dq_in[12].ACLR
rst => sdr_dq_in[13].ACLR
rst => sdr_dq_in[14].ACLR
rst => sdr_dq_in[15].ACLR
rst => sdr_dq_oe.ACLR
rst => sdr_dq_out[0].ACLR
rst => sdr_dq_out[1].ACLR
rst => sdr_dq_out[2].ACLR
rst => sdr_dq_out[3].ACLR
rst => sdr_dq_out[4].ACLR
rst => sdr_dq_out[5].ACLR
rst => sdr_dq_out[6].ACLR
rst => sdr_dq_out[7].ACLR
rst => sdr_dq_out[8].ACLR
rst => sdr_dq_out[9].ACLR
rst => sdr_dq_out[10].ACLR
rst => sdr_dq_out[11].ACLR
rst => sdr_dq_out[12].ACLR
rst => sdr_dq_out[13].ACLR
rst => sdr_dq_out[14].ACLR
rst => sdr_dq_out[15].ACLR
rst => cnt_clk_r[0].ACLR
rst => cnt_clk_r[1].ACLR
rst => cnt_clk_r[2].ACLR
rst => cnt_clk_r[3].ACLR
rst => cnt_clk_r[4].ACLR
rst => cnt_clk_r[5].ACLR
rst => cnt_clk_r[6].ACLR
rst => cnt_clk_r[7].ACLR
rst => cnt_clk_r[8].ACLR
rst => cnt_clk_r[9].ACLR
rst => sdram_ref_req.ACLR
rst => cnt_7p5us[0].ACLR
rst => cnt_7p5us[1].ACLR
rst => cnt_7p5us[2].ACLR
rst => cnt_7p5us[3].ACLR
rst => cnt_7p5us[4].ACLR
rst => cnt_7p5us[5].ACLR
rst => cnt_7p5us[6].ACLR
rst => cnt_7p5us[7].ACLR
rst => cnt_7p5us[8].ACLR
rst => cnt_7p5us[9].ACLR
rst => cnt_7p5us[10].ACLR
rst => cnt_200us[0].ACLR
rst => cnt_200us[1].ACLR
rst => cnt_200us[2].ACLR
rst => cnt_200us[3].ACLR
rst => cnt_200us[4].ACLR
rst => cnt_200us[5].ACLR
rst => cnt_200us[6].ACLR
rst => cnt_200us[7].ACLR
rst => cnt_200us[8].ACLR
rst => cnt_200us[9].ACLR
rst => cnt_200us[10].ACLR
rst => cnt_200us[11].ACLR
rst => cnt_200us[12].ACLR
rst => cnt_200us[13].ACLR
rst => cnt_200us[14].ACLR
rst => rd_burst_data_valid_d1.ACLR
rst => rd_burst_data_valid_d0.ACLR
rst => wr_burst_data_req_d1.ACLR
rst => wr_burst_data_req_d0.ACLR
rst => state~4.DATAIN
rst => read_flag.ENA
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => read_flag.DATAA
wr_burst_data[0] => sdr_dq_out[0].DATAIN
wr_burst_data[1] => sdr_dq_out[1].DATAIN
wr_burst_data[2] => sdr_dq_out[2].DATAIN
wr_burst_data[3] => sdr_dq_out[3].DATAIN
wr_burst_data[4] => sdr_dq_out[4].DATAIN
wr_burst_data[5] => sdr_dq_out[5].DATAIN
wr_burst_data[6] => sdr_dq_out[6].DATAIN
wr_burst_data[7] => sdr_dq_out[7].DATAIN
wr_burst_data[8] => sdr_dq_out[8].DATAIN
wr_burst_data[9] => sdr_dq_out[9].DATAIN
wr_burst_data[10] => sdr_dq_out[10].DATAIN
wr_burst_data[11] => sdr_dq_out[11].DATAIN
wr_burst_data[12] => sdr_dq_out[12].DATAIN
wr_burst_data[13] => sdr_dq_out[13].DATAIN
wr_burst_data[14] => sdr_dq_out[14].DATAIN
wr_burst_data[15] => sdr_dq_out[15].DATAIN
wr_burst_len[0] => Add2.IN20
wr_burst_len[0] => LessThan2.IN10
wr_burst_len[1] => Add2.IN19
wr_burst_len[1] => Add5.IN18
wr_burst_len[2] => Add2.IN18
wr_burst_len[2] => Add5.IN17
wr_burst_len[3] => Add2.IN17
wr_burst_len[3] => Add5.IN16
wr_burst_len[4] => Add2.IN16
wr_burst_len[4] => Add5.IN15
wr_burst_len[5] => Add2.IN15
wr_burst_len[5] => Add5.IN14
wr_burst_len[6] => Add2.IN14
wr_burst_len[6] => Add5.IN13
wr_burst_len[7] => Add2.IN13
wr_burst_len[7] => Add5.IN12
wr_burst_len[8] => Add2.IN12
wr_burst_len[8] => Add5.IN11
wr_burst_len[9] => Add2.IN11
wr_burst_len[9] => Add5.IN10
wr_burst_addr[0] => sys_addr[0].DATAA
wr_burst_addr[1] => sys_addr[1].DATAA
wr_burst_addr[2] => sys_addr[2].DATAA
wr_burst_addr[3] => sys_addr[3].DATAA
wr_burst_addr[4] => sys_addr[4].DATAA
wr_burst_addr[5] => sys_addr[5].DATAA
wr_burst_addr[6] => sys_addr[6].DATAA
wr_burst_addr[7] => sys_addr[7].DATAA
wr_burst_addr[8] => sys_addr[8].DATAA
wr_burst_addr[9] => sys_addr[9].DATAA
wr_burst_addr[10] => sys_addr[10].DATAA
wr_burst_addr[11] => sys_addr[11].DATAA
wr_burst_addr[12] => sys_addr[12].DATAA
wr_burst_addr[13] => sys_addr[13].DATAA
wr_burst_addr[14] => sys_addr[14].DATAA
wr_burst_addr[15] => sys_addr[15].DATAA
wr_burst_addr[16] => sys_addr[16].DATAA
wr_burst_addr[17] => sys_addr[17].DATAA
wr_burst_addr[18] => sys_addr[18].DATAA
wr_burst_addr[19] => sys_addr[19].DATAA
wr_burst_addr[20] => sys_addr[20].DATAA
wr_burst_addr[21] => sys_addr[21].DATAA
wr_burst_addr[22] => sys_addr[22].DATAA
wr_burst_addr[23] => sys_addr[23].DATAA
wr_burst_data_req <= wr_burst_data_req.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_finish <= wr_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_req => state.DATAA
rd_burst_req => state.DATAA
rd_burst_len[0] => Equal4.IN53
rd_burst_len[0] => Equal5.IN53
rd_burst_len[0] => Add6.IN20
rd_burst_len[1] => Equal4.IN52
rd_burst_len[1] => Add1.IN18
rd_burst_len[1] => Add6.IN19
rd_burst_len[2] => Add0.IN16
rd_burst_len[2] => Add1.IN17
rd_burst_len[2] => Add6.IN18
rd_burst_len[3] => Add0.IN15
rd_burst_len[3] => Add1.IN16
rd_burst_len[3] => Add6.IN17
rd_burst_len[4] => Add0.IN14
rd_burst_len[4] => Add1.IN15
rd_burst_len[4] => Add6.IN16
rd_burst_len[5] => Add0.IN13
rd_burst_len[5] => Add1.IN14
rd_burst_len[5] => Add6.IN15
rd_burst_len[6] => Add0.IN12
rd_burst_len[6] => Add1.IN13
rd_burst_len[6] => Add6.IN14
rd_burst_len[7] => Add0.IN11
rd_burst_len[7] => Add1.IN12
rd_burst_len[7] => Add6.IN13
rd_burst_len[8] => Add0.IN10
rd_burst_len[8] => Add1.IN11
rd_burst_len[8] => Add6.IN12
rd_burst_len[9] => Add0.IN9
rd_burst_len[9] => Add1.IN10
rd_burst_len[9] => Add6.IN11
rd_burst_addr[0] => sys_addr[0].DATAB
rd_burst_addr[1] => sys_addr[1].DATAB
rd_burst_addr[2] => sys_addr[2].DATAB
rd_burst_addr[3] => sys_addr[3].DATAB
rd_burst_addr[4] => sys_addr[4].DATAB
rd_burst_addr[5] => sys_addr[5].DATAB
rd_burst_addr[6] => sys_addr[6].DATAB
rd_burst_addr[7] => sys_addr[7].DATAB
rd_burst_addr[8] => sys_addr[8].DATAB
rd_burst_addr[9] => sys_addr[9].DATAB
rd_burst_addr[10] => sys_addr[10].DATAB
rd_burst_addr[11] => sys_addr[11].DATAB
rd_burst_addr[12] => sys_addr[12].DATAB
rd_burst_addr[13] => sys_addr[13].DATAB
rd_burst_addr[14] => sys_addr[14].DATAB
rd_burst_addr[15] => sys_addr[15].DATAB
rd_burst_addr[16] => sys_addr[16].DATAB
rd_burst_addr[17] => sys_addr[17].DATAB
rd_burst_addr[18] => sys_addr[18].DATAB
rd_burst_addr[19] => sys_addr[19].DATAB
rd_burst_addr[20] => sys_addr[20].DATAB
rd_burst_addr[21] => sys_addr[21].DATAB
rd_burst_addr[22] => sys_addr[22].DATAB
rd_burst_addr[23] => sys_addr[23].DATAB
rd_burst_data[0] <= sdr_dq_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[1] <= sdr_dq_in[1].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[2] <= sdr_dq_in[2].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[3] <= sdr_dq_in[3].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[4] <= sdr_dq_in[4].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[5] <= sdr_dq_in[5].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[6] <= sdr_dq_in[6].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[7] <= sdr_dq_in[7].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[8] <= sdr_dq_in[8].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[9] <= sdr_dq_in[9].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[10] <= sdr_dq_in[10].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[11] <= sdr_dq_in[11].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[12] <= sdr_dq_in[12].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[13] <= sdr_dq_in[13].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[14] <= sdr_dq_in[14].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[15] <= sdr_dq_in[15].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid <= rd_burst_data_valid.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish <= rd_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_ras_n <= ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= we_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


