# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do IDENTIFIER_BLOCK_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/UFPE/7\ Periodo/Redes\ Automotivas/Projeto\ /CANDecoder/IDENTIFIER_BLOCK {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK/IDENTIFIER_BLOCK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:45 on Nov 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK" E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK/IDENTIFIER_BLOCK.v 
# -- Compiling module IDENTIFIER_BLOCK
# 
# Top level modules:
# 	IDENTIFIER_BLOCK
# End time: 18:18:45 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK/IDF_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:53 on Nov 18,2017
# vlog -reportprogress 300 -work work E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK/IDF_TB.v 
# -- Compiling module IDF_TB
# 
# Top level modules:
# 	IDF_TB
# End time: 18:18:54 on Nov 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.IDF_TB
# vsim work.IDF_TB 
# Start time: 18:18:56 on Nov 18,2017
# Loading work.IDF_TB
# Loading work.IDENTIFIER_BLOCK
add wave -position end  sim:/IDF_TB/reset
add wave -position end  sim:/IDF_TB/SP
add wave -position end  sim:/IDF_TB/IDF
add wave -position end  sim:/IDF_TB/IDF_EX
add wave -position end  sim:/IDF_TB/IDE
add wave -position end  sim:/IDF_TB/F_IDF
add wave -position end  sim:/IDF_TB/IDTFR
run -all
# ** Note: $stop    : E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK/IDF_TB.v(25)
#    Time: 6 ps  Iteration: 0  Instance: /IDF_TB
# Break in Module IDF_TB at E:/UFPE/7 Periodo/Redes Automotivas/Projeto /CANDecoder/IDENTIFIER_BLOCK/IDF_TB.v line 25
# End time: 18:19:33 on Nov 18,2017, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
