{
  "DESIGN_NAME": "trips_processor",
  "VERILOG_FILES": [
      "dir::src/includes/trips_defines.svh",
      "dir::src/includes/trips_config.svh",
      "dir::src/includes/trips_interfaces.svh",
      "dir::src/includes/trips_isa.svh",
      "dir::src/includes/trips_params.svh",
      "dir::src/includes/trips_types.svh",
      "dir::src/reservation_station.sv",
      "dir::src/router.sv",
      "dir::src/alu_fp_unit.sv",
      "dir::src/predicate_handler.sv",
      "dir::src/block_controller.sv",
      "dir::src/mem_tile.sv",
      "dir::src/onchip_mem_network.sv",
      "dir::src/switching_network.sv",
      "dir::src/r_tile.sv",
      "dir::src/d_tile.sv",
      "dir::src/e_tile.sv",
      "dir::src/g_tile.sv",
      "dir::src/i_tile.sv",
      "dir::src/lsid_unit.sv",
      "dir::src/isa_decoder.sv",
      "dir::src/trips_core.sv",
      "dir::src/trips_processor.sv"
   ],
  "VERILOG_INPUT_TYPE": "systemverilog",
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "SYNTH_STRATEGY": "DELAY 1",
  "PL_TARGET_DENSITY": 0.55,
  "FP_SIZING": "relative",
  "FP_CORE_UTIL": 24,
  "CLOCK_TREE_SYNTH": 1,
  "ROUTING_OPTIMIZATION": 1
}
