
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120080                       # Number of seconds simulated
sim_ticks                                120079583946                       # Number of ticks simulated
final_tick                               1177938405259                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56134                       # Simulator instruction rate (inst/s)
host_op_rate                                    70963                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3062498                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886740                       # Number of bytes of host memory used
host_seconds                                 39209.69                       # Real time elapsed on the host
sim_insts                                  2200993914                       # Number of instructions simulated
sim_ops                                    2782456145                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2884224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1758336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4645632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1708928                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1708928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13737                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36294                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13351                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13351                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24019270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14643089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38687942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14231628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14231628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14231628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24019270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14643089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52919570                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144153163                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178478                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086823                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931421                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9400050                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669938                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437183                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87508                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104469570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128049756                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178478                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107121                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27191173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6260847                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5435356                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101979                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141393416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114202243     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782668      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364933      1.67%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381467      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264881      1.60%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126632      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779175      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977785      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513632      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141393416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160791                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.888290                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103291687                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6858849                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26842322                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109684                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290865                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731978                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154446906                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51083                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290865                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103806139                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4189375                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1500850                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26427163                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1179016                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152995324                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1490                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400742                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        28071                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214055498                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713123121                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713123121                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45796273                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33921                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17899                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803917                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       313148                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1691431                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149134722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139208083                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108432                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25194761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57099637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1876                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141393416                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.984544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84010183     59.42%     59.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23721932     16.78%     76.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11964571      8.46%     84.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810862      5.52%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6898786      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703635      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068912      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118648      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95887      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141393416                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976622     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156683     12.00%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172321     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114971010     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012898      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362541     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845612      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139208083                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.965696                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305626                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421223640                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174364084                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135094029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140513709                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203846                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973771                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1017                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161503                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290865                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3499032                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249956                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149168642                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166021                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185900                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903173                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17898                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233443                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136832799                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111519                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375284                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955465                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295241                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843946                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.949218                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135100111                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135094029                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81537223                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221189055                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937156                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368631                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26754499                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956544                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137102551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.892922                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88005733     64.19%     64.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502348     16.41%     80.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808214      7.88%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817738      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766005      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537449      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563108      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095635      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006321      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137102551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006321                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283272645                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302643934                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2759747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.441532                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.441532                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.693707                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.693707                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618337683                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186409656                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145825445                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144153163                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22254842                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18347563                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1985954                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9178743                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8537855                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2335044                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87949                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108404019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122236984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22254842                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10872899                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25558387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5877889                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3504954                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12576626                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1642944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141326245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115767858     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1334959      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1889183      1.34%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2466969      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2767086      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2059652      1.46%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1185511      0.84%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1736863      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12118164      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141326245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.847966                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107207405                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5101128                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25100299                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58762                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3858650                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3553361                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147501565                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3858650                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107953660                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1070330                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2696692                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24415613                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1331294                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146518651                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1397                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268720                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1118                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    204330274                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    684503635                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    684503635                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166956459                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37373788                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38676                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22378                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4020468                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13925458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7233024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119580                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1576101                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142401093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133263241                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26234                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20486717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48338264                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141326245                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.942948                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84930096     60.10%     60.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22716152     16.07%     76.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12588095      8.91%     85.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8111048      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7445312      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2968664      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1802821      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516195      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       247862      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141326245                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64070     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93934     33.36%     56.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123574     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111882568     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2032261      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16298      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12154353      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7177761      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133263241                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.924456                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    408160534                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162926775                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130716209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133544819                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326211                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2908066                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171242                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3858650                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         807212                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109005                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142439731                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1363328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13925458                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7233024                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22340                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82982                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1166740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1121147                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287887                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131459860                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11989434                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1803376                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19165766                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18421181                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7176332                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.911946                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130716450                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130716209                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76574671                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208003535                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.906787                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368141                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97778108                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120173451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22274780                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2018433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137467595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874195                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.681913                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88755831     64.56%     64.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23419548     17.04%     81.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9199427      6.69%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4735305      3.44%     91.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4127738      3.00%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1983722      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1719863      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808894      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2717267      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137467595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97778108                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120173451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18079171                       # Number of memory references committed
system.switch_cpus1.commit.loads             11017389                       # Number of loads committed
system.switch_cpus1.commit.membars              16298                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17235629                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108320113                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2452045                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2717267                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           277198559                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288755175                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2826918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97778108                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120173451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97778108                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.474289                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.474289                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.678293                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.678293                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       592370079                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181367833                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138169877                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32596                       # number of misc regfile writes
system.l2.replacements                          36296                       # number of replacements
system.l2.tagsinuse                       8191.982062                       # Cycle average of tags in use
system.l2.total_refs                           936379                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44488                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.047901                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            33.530655                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.703238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3653.530379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.207261                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2324.465185                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1230.094933                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            946.450412                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004093                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.445988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000269                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.283748                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150158                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.115533                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        75390                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37520                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  112910                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38833                       # number of Writeback hits
system.l2.Writeback_hits::total                 38833                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        75390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37520                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112910                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        75390                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37520                       # number of overall hits
system.l2.overall_hits::total                  112910                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22533                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13733                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36290                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22533                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13737                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36294                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22533                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13737                       # number of overall misses
system.l2.overall_misses::total                 36294                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1713839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4651132898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2461708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2787533777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7442842222                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       784022                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        784022                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1713839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4651132898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2461708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2788317799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7443626244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1713839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4651132898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2461708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2788317799                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7443626244                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149200                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38833                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38833                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97923                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149204                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97923                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149204                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.230109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.243231                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.230109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.268002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243251                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.230109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.268002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243251                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171383.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206414.276750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 175836.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 202980.687177                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 205093.475393                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 196005.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 196005.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171383.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206414.276750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 175836.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 202978.656111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205092.473797                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171383.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206414.276750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 175836.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 202978.656111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205092.473797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13351                       # number of writebacks
system.l2.writebacks::total                     13351                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22533                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13733                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36290                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36294                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1132554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3339442110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1646494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1987136295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5329357453                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       549542                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       549542                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1132554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3339442110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1646494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1987685837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5329906995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1132554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3339442110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1646494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1987685837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5329906995                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.230109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.243231                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.230109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.268002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243251                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.230109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.268002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243251                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113255.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148202.285981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117606.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144697.902498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146854.710747                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 137385.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137385.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113255.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148202.285981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 117606.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 144695.773240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146853.667135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113255.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148202.285981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 117606.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 144695.773240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146853.667135                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941010                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109630                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840199.327273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941010                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101969                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101969                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101969                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101969                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101969                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101969                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1901839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1901839                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1901839                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1901839                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1901839                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1901839                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101979                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101979                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101979                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101979                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101979                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101979                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190183.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190183.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190183.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190183.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190183.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190183.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1797039                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1797039                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1797039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1797039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1797039                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1797039                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179703.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179703.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179703.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179703.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179703.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179703.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97923                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223010                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98179                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1947.697675                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.491051                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.508949                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915981                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084019                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958343                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958343                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17408                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18667758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18667758                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18667758                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18667758                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404647                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404757                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404757                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404757                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404757                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43339759325                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43339759325                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10154843                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10154843                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43349914168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43349914168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43349914168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43349914168                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11362990                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11362990                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072515                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035611                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021222                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107105.104758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107105.104758                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92316.754545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92316.754545                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107101.085758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107101.085758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107101.085758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107101.085758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17477                       # number of writebacks
system.cpu0.dcache.writebacks::total            17477                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306724                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306724                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306834                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306834                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97923                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97923                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97923                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97923                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97923                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97923                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9830035882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9830035882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9830035882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9830035882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9830035882                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9830035882                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008618                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008618                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005134                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005134                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005134                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005134                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 100385.362805                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100385.362805                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100385.362805                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100385.362805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100385.362805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100385.362805                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995912                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015800031                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043863.241449                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995912                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12576610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12576610                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12576610                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12576610                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12576610                       # number of overall hits
system.cpu1.icache.overall_hits::total       12576610                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2995852                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2995852                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2995852                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2995852                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2995852                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2995852                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12576626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12576626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12576626                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12576626                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12576626                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12576626                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187240.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187240.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187240.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187240.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187240.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187240.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2578108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2578108                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2578108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2578108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2578108                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2578108                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184150.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 184150.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 184150.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 184150.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 184150.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 184150.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51257                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172455093                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51513                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3347.797507                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.223946                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.776054                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911031                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088969                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8927105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8927105                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7025356                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7025356                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17173                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16298                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15952461                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15952461                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15952461                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15952461                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148438                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148438                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2844                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2844                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151282                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151282                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151282                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18614348071                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18614348071                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    453202523                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    453202523                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19067550594                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19067550594                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19067550594                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19067550594                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9075543                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9075543                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7028200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7028200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16103743                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16103743                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16103743                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16103743                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016356                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016356                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009394                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009394                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009394                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009394                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 125401.501442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 125401.501442                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 159353.911041                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159353.911041                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 126039.783940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126039.783940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 126039.783940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126039.783940                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1021760                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 113528.888889                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21356                       # number of writebacks
system.cpu1.dcache.writebacks::total            21356                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97185                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2840                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2840                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100025                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100025                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51253                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51257                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51257                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51257                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51257                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5369342269                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5369342269                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       817222                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       817222                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5370159491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5370159491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5370159491                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5370159491                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104761.521648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104761.521648                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 204305.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 204305.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104769.289873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104769.289873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104769.289873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104769.289873                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
