// Seed: 639535770
module module_0 (
    output wand id_0,
    input wand id_1,
    output wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output tri1 id_7
);
  assign id_3 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output wire id_3,
    input tri1 id_4,
    output logic id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wand id_10,
    input wire id_11,
    input tri id_12,
    output wire id_13,
    input wand id_14,
    output supply1 id_15,
    input supply0 id_16,
    input wand id_17,
    input tri id_18,
    output supply1 id_19,
    output uwire id_20,
    input tri0 id_21,
    output tri0 id_22,
    input wor id_23,
    input supply0 id_24
);
  always @(1 or id_4 or negedge 1) id_5 <= "";
  assign id_3 = 1 >> 1;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_19,
      id_22,
      id_18,
      id_2,
      id_22
  );
endmodule
