----------------------------------------------------------------------------------
-- Company: INFN TORINO
-- Engineer: M.Mignone
-- Create Date:    14:11:24 08/2018 
--
-- Algo_B EUSO-TA
--
-- Design Name: 
-- Module Name:    ALGO_B - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: TOP MODULE L1 TRIGGER
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;


--*******************************************************************************************************************************************
---------------------------------------------------------------------------------------------------------------------------------------------
--*******************************************************************************************************************************************
--Please.
--REMOVE THIS FILE FROM THE PROJECT.
--This entity has been inserted only to decrease the IO of the project (with the attribute DONT_TOUCH).
--A DUMMY TOP has been inserted only to be able to compile the project in order to reduce the IO used under the 200 pins allowed by the FPGA.
--When you use this project within yours, remove this architecture and use the ALGO_B.vhd file (entity ALGO_B) as the TOP MODULE.
--******************************************************************************************************************************************
--------------------------------------------------------------------------------------------------------------------------------------------
--******************************************************************************************************************************************
entity DUMMY_TOP is port (
	CLOCK_200                       :	in	std_logic;
	---------------------------EUSO-TA-PDM-------------------
    DATA_EC0EC1EC2	                :	in	std_logic_vector(15 downto 0);
    DATA_EC3EC4EC5	                :	in	std_logic_vector(15 downto 0);
    DATA_EC6EC7EC8	                :	in	std_logic_vector(15 downto 0);
    FRAME                           :	in	std_logic;
	------------------------------------------------------
	--AXI4 Stream FIFO L1 DATA 128 SUM EC0EC1EC2
    s_aresetn_EC0EC1EC2             :	in	std_logic;
    m_aclk_EC0EC1EC2                :	in	std_logic;
    m_axis_tvalid_EC0EC1EC2         :	out	std_logic;
	m_axis_tready_EC0EC1EC2         : 	in	std_logic;
--	m_axis_tdata_EC0EC1EC2          : 	out	std_logic_vector(31 downto 0);
    m_axis_tlast_EC0EC1EC2          :   out std_logic;
    --AXI4 Stream FIFO L1 DATA 128 SUM EC3EC4EC5
    s_aresetn_EC3EC4EC5             :   in  std_logic;
    m_aclk_EC3EC4EC5                :   in  std_logic;
    m_axis_tvalid_EC3EC4EC5         :   out std_logic;
    m_axis_tready_EC3EC4EC5         :   in  std_logic;
--    m_axis_tdata_EC3EC4EC5          :   out std_logic_vector(31 downto 0);
    m_axis_tlast_EC3EC4EC5          :   out std_logic;
    --AXI4 Stream FIFO L1 DATA 128 SUM EC6EC7EC8
    s_aresetn_EC6EC7EC8             :   in  std_logic;
    m_aclk_EC6EC7EC8                :   in  std_logic;
    m_axis_tvalid_EC6EC7EC8         :   out std_logic;
    m_axis_tdata_EC6EC7EC8          :   out std_logic_vector(31 downto 0);
    m_axis_tready_EC6EC7EC8         :   in  std_logic;
    m_axis_tlast_EC6EC7EC8          :   out std_logic;
    --AXI4 Stream FIFO EVENT
    s_aresetn_ev                    :   in  std_logic;
    m_aclk_ev                       :   in  std_logic;
    m_axis_tvalid_ev                :   out std_logic;
    m_axis_tready_ev                :   in  std_logic;
    m_axis_tdata_ev                 :   out std_logic_vector(31 downto 0);
    m_axis_tlast_ev                 :   out std_logic;
    --AXI4 Stream FIFO (INPUT L1 COMMAND THRESHOLD)
    s_aclk_cmd                      :   IN STD_LOGIC;
    s_aresetn_cmd                   :   IN STD_LOGIC;
    s_axis_tvalid_cmd               :   IN STD_LOGIC;
    s_axis_tready_cmd               :   OUT STD_LOGIC;
    s_axis_tdata_cmd                :   IN STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
	
end DUMMY_TOP;

architecture Behavioral of DUMMY_TOP is

    signal  S_DUMMY_m_axis_tdata_EC0EC1EC2  :   STD_LOGIC_VECTOR(31 DOWNTO 0) := ( others => '0');
    signal  S_DUMMY_m_axis_tdata_EC3EC4EC5  :   STD_LOGIC_VECTOR(31 DOWNTO 0) := ( others => '0');
--    signal  S_DUMMY_m_axis_tdata_EC6EC7EC8  :   STD_LOGIC_VECTOR(31 DOWNTO 0) := ( others => '0');

    attribute dont_touch : string;
    attribute dont_touch of S_DUMMY_m_axis_tdata_EC0EC1EC2 : signal is "true";
    attribute dont_touch of S_DUMMY_m_axis_tdata_EC3EC4EC5 : signal is "true";

    component ALGO_B
        port (
            CLOCK_200                       :	in	std_logic;
            ---------------------------EUSO-TA-------------------
            DATA_EC0EC1EC2                  :   in      std_logic_vector(15 downto 0);
            DATA_EC3EC4EC5                  :   in      std_logic_vector(15 downto 0);
            DATA_EC6EC7EC8                  :   in      std_logic_vector(15 downto 0);
            FRAME                           :   in      std_logic;
            ------------------------------------------------------
            --AXI4 Stream FIFO L1 DATA 128 SUM EC0EC1EC2
            s_aresetn_EC0EC1EC2             :   in      std_logic;
            m_aclk_EC0EC1EC2                :   in      std_logic;
            m_axis_tvalid_EC0EC1EC2         :   out     std_logic;
            m_axis_tready_EC0EC1EC2         :   in      std_logic;
            m_axis_tdata_EC0EC1EC2          :   out     std_logic_vector(31 downto 0);
            m_axis_tlast_EC0EC1EC2          :   out     std_logic;
            --AXI4 Stream FIFO L1 DATA 128 SUM EC3EC4EC5
            s_aresetn_EC3EC4EC5             :   in      std_logic;
            m_aclk_EC3EC4EC5                :   in      std_logic;
            m_axis_tvalid_EC3EC4EC5         :   out     std_logic;
            m_axis_tready_EC3EC4EC5         :   in      std_logic;
            m_axis_tdata_EC3EC4EC5          :   out     std_logic_vector(31 downto 0);
            m_axis_tlast_EC3EC4EC5          :   out     std_logic;
            --AXI4 Stream FIFO L1 DATA 128 SUM EC6EC7EC8
            s_aresetn_EC6EC7EC8             :   in      std_logic;
            m_aclk_EC6EC7EC8                :   in      std_logic;
            m_axis_tvalid_EC6EC7EC8         :   out     std_logic;
            m_axis_tready_EC6EC7EC8         :   in      std_logic;
            m_axis_tdata_EC6EC7EC8          :   out     std_logic_vector(31 downto 0);
            m_axis_tlast_EC6EC7EC8          :   out     std_logic;
            --AXI4 Stream FIFO EVENT
            s_aresetn_ev                    :   in      std_logic;
            m_aclk_ev                       :   in      std_logic;
            m_axis_tvalid_ev                :   out     std_logic;
            m_axis_tready_ev                :   in      std_logic;
            m_axis_tdata_ev                 :   out     std_logic_vector(31 downto 0);
            m_axis_tlast_ev                 :   out     std_logic;
            --AXI4 Stream FIFO (INPUT L1 COMMAND THRESHOLD)
            s_aclk_cmd                      :   IN      STD_LOGIC;
            s_aresetn_cmd                   :   IN      STD_LOGIC;
            s_axis_tvalid_cmd               :   IN      STD_LOGIC;
            s_axis_tready_cmd               :   OUT     STD_LOGIC;
            s_axis_tdata_cmd                :   IN      STD_LOGIC_VECTOR(31 DOWNTO 0)
            );
    end component ALGO_B;

    begin

    DUMMY_ALGO_B : ALGO_B
        port map (
        CLOCK_200               => CLOCK_200,
        DATA_EC0EC1EC2          => DATA_EC0EC1EC2,
        DATA_EC3EC4EC5          => DATA_EC3EC4EC5,
        DATA_EC6EC7EC8          => DATA_EC6EC7EC8,
        FRAME                   => FRAME,
        ------------------------------------------------------
        --AXI4 Stream FIFO DATA SUM 128 GTU EC0EC1EC2
        s_aresetn_EC0EC1EC2     => s_aresetn_ec0ec1ec2,
        m_aclk_EC0EC1EC2        => m_aclk_ec0ec1ec2,
        m_axis_tvalid_EC0EC1EC2 => m_axis_tvalid_ec0ec1ec2,
        m_axis_tready_EC0EC1EC2 => m_axis_tready_ec0ec1ec2,
        m_axis_tdata_EC0EC1EC2  => S_DUMMY_m_axis_tdata_ec0ec1ec2,--Signal with attribute DONT_TOUCH
        m_axis_tlast_EC0EC1EC2  => m_axis_tlast_ec0ec1ec2,
        ------------------------------------------------------
        --AXI4 Stream FIFO DATA SUM 128 GTU EC3EC4EC5
        s_aresetn_EC3EC4EC5     => s_aresetn_ec3ec4ec5,
        m_aclk_EC3EC4EC5        => m_aclk_ec3ec4ec5,
        m_axis_tvalid_EC3EC4EC5 => m_axis_tvalid_ec3ec4ec5,
        m_axis_tready_EC3EC4EC5 => m_axis_tready_ec3ec4ec5,
        m_axis_tdata_EC3EC4EC5  => S_DUMMY_m_axis_tdata_ec3ec4ec5,--Signal with attribute DONT_TOUCH
        m_axis_tlast_EC3EC4EC5  => m_axis_tlast_ec3ec4ec5,
        ------------------------------------------------------
        --AXI4 Stream FIFO DATA SUM 128 GTU EC6EC7EC8
        s_aresetn_EC6EC7EC8     => s_aresetn_ec6ec7ec8,
        m_aclk_EC6EC7EC8        => m_aclk_ec6ec7ec8,
        m_axis_tvalid_EC6EC7EC8 => m_axis_tvalid_ec6ec7ec8,
        m_axis_tready_EC6EC7EC8 => m_axis_tready_ec6ec7ec8,
        m_axis_tdata_EC6EC7EC8  => m_axis_tdata_ec6ec7ec8,
        m_axis_tlast_EC6EC7EC8  => m_axis_tlast_ec6ec7ec8,
        -----------------------------
        --AXI4 Stream FIFO (COMMAND IN)
        s_aclk_cmd              => s_aclk_cmd,
        s_aresetn_cmd           => s_aresetn_cmd,
        s_axis_tvalid_cmd       => s_axis_tvalid_cmd,
        s_axis_tready_cmd       => s_axis_tready_cmd,
        s_axis_tdata_cmd        => s_axis_tdata_cmd,
        -------------------------------
        --AXI4 Stream FIFO EVENT
        s_aresetn_ev            => s_aresetn_ev,
        m_aclk_ev               => m_aclk_ev,
        m_axis_tvalid_ev        => m_axis_tvalid_ev,
        m_axis_tready_ev        => m_axis_tready_ev,
        m_axis_tdata_ev         => m_axis_tdata_ev,
        m_axis_tlast_ev         => m_axis_tlast_ev
        );
				
end Behavioral;