#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_000001e796d98760 .scope module, "tb_NandGate" "tb_NandGate" 2 3;
 .timescale -9 -12;
v000001e796d9bd00_0 .var "in0", 0 0;
v000001e796c82ce0_0 .var "in1", 0 0;
v000001e796c82d80_0 .net "out", 0 0, L_000001e796c82e20;  1 drivers
S_000001e796d9ba30 .scope module, "uut" "NandGate" 2 7, 3 1 0, S_000001e796d98760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "out";
L_000001e796cb5bc0 .functor AND 1, v000001e796d9bd00_0, v000001e796c82ce0_0, C4<1>, C4<1>;
v000001e796c837a0_0 .net *"_ivl_0", 0 0, L_000001e796cb5bc0;  1 drivers
v000001e796d99f50_0 .net "in0", 0 0, v000001e796d9bd00_0;  1 drivers
v000001e796d9bbc0_0 .net "in1", 0 0, v000001e796c82ce0_0;  1 drivers
v000001e796d9bc60_0 .net "out", 0 0, L_000001e796c82e20;  alias, 1 drivers
L_000001e796c82e20 .reduce/nor L_000001e796cb5bc0;
    .scope S_000001e796d98760;
T_0 ;
    %vpi_call 2 14 "$dumpfile", "NandWaveform.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e796d98760 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e796d9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e796c82ce0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 18 "$display", "input_1 = %b, input_2 = %b, output = %b", v000001e796d9bd00_0, v000001e796c82ce0_0, v000001e796c82d80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e796d9bd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e796c82ce0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 20 "$display", "input_1 = %b, input_2 = %b, output = %b", v000001e796d9bd00_0, v000001e796c82ce0_0, v000001e796c82d80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e796d9bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e796c82ce0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 22 "$display", "input_1 = %b, input_2 = %b, output = %b", v000001e796d9bd00_0, v000001e796c82ce0_0, v000001e796c82d80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e796d9bd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e796c82ce0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 24 "$display", "input_1 = %b, input_2 = %b, output = %b", v000001e796d9bd00_0, v000001e796c82ce0_0, v000001e796c82d80_0 {0 0 0};
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HDLBits/tb_NandGate.v";
    "HDLBits/NandGate.v";
