<h1 id="id-2020-08-20HWSymphonyStatus-HighLights"><u>HighLights</u></h1><ul><li>None</li></ul><h1 id="id-2020-08-20HWSymphonyStatus-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Continued support of Symphony System Parameters Document</li><li>Continued updates to CPRs when issues and conflicts discovered</li></ul><h1 id="id-2020-08-20HWSymphonyStatus-ArchitecturalPlans"><u style="font-size: 24.0px;letter-spacing: -0.01em;">Architectural Plans</u></h1><ul><li>Continued work on system parameters document.</li></ul><h1 id="id-2020-08-20HWSymphonyStatus-DesignProgress"><u>Design Progress</u></h1><ul><li>Aided Junie in cleaning up verilator issues in the Enflame design.<ul><li>Found bugs in hierarchy scripts and fixed.</li><li>Updated test bench environment post ARIA to accept any module hierarchy.</li><li>Found bugs in sym_rate_adapter associated with odd depths and async=true/false<ul><li>Since sym_rate_adapter and sym_async_adapter share primitives needed to update sym_async_adapter to support odd depths when async=false in TACHL</li><li>CPR constraints still don't allow odd depths for sym_async_adapter (depths supported = 2,4,6 and 8.)</li></ul></li></ul></li><li>Attended planning meetings discussing what tasks can be achieved by a date TBD for the AEs to begin testing Symphony</li><li class="wiki-content">Wrote a script to check for common system level JSON errors.</li><li class="wiki-content">Held meetings with DV discussing ways to reduce DV workload.<ul><li class="wiki-content">Only validate APB without strobes in directed benches<ul><li class="wiki-content">Config network never has strobes and config target is identified by Maestro and validated with RALGEN</li><li class="wiki-content">Create a specific bench that puts down APBs without strobes</li></ul></li><li class="wiki-content">Redefined exclusives to fail on any split, regardless of where the split happens (ATUI CTL vs. ATUT native layer).</li><li class="wiki-content">Look for means to simplify splitting table<ul><li class="wiki-content">Through logic changes that will be kept of the long term.</li><li class="wiki-content">Through exclusions in DV stimulus of hard to model use cases that no one would ever do on purpose.<ul><li class="wiki-content">Wraps on transactions bigger than the max packet of a flow.</li><li class="wiki-content">Fixed transactions to targets that are narrower than the Fixed width.</li></ul></li></ul></li></ul></li><li class="wiki-content">Fixed Packet Style<ul><li class="wiki-content">Fixed a bugs associated with Fixed packet styles</li></ul></li><li class="wiki-content">Interrupt infrastructure<ul><li class="wiki-content">Fixed a bug in the IP-XACT XML parser used to generate interrupt trees.</li></ul></li><li class="wiki-content">DW adapter<ul><li class="wiki-content">Actual bug in DW adapter associated with read interleaving.</li></ul></li><li class="wiki-content">User Bits<ul><li class="wiki-content">Need to figure a clearer way to state that wF_xxxMin fields must be a whole number of bits.</li><li class="wiki-content">A value of wF_userMin was 0.25 but met all the equations.</li></ul></li><li class="wiki-content">AXI read only and write only modes.<ul><li class="wiki-content">SW asked that the the rdEn and wrEn parameter be made consistent across blocks so we complied.</li><li class="wiki-content">Results in changes to CPRs.</li></ul></li><li class="wiki-content">Spyglass<br/><ul><li class="wiki-content">6 errors in 1 or 10 benches</li><li class="wiki-content">8 warnings in 2 of 10 benches</li></ul></li><li class="wiki-content">Synthesis<ul><li class="wiki-content">ATUI at 130 ps</li><li class="wiki-content">ATUTs greatly improved to 330ps</li></ul></li><li class="wiki-content">Firewalls<ul><li class="wiki-content">First issues showing up from SW generated code</li><li class="wiki-content">Fixed a bug associated with cfgInterface having a SKIP set to true.</li></ul></li><li class="wiki-content">Async adapters<ul><li class="wiki-content">Seeing issues in Maestro generated benches with misplaced adapters</li><li class="wiki-content">Parameter async not being set properly based on clock relationships.<ul><li class="wiki-content">Between domains should be set to true.</li><li class="wiki-content">Within a domain but between subdomains should be set to false.</li></ul></li></ul></li><li class="wiki-content">Narrows and Splitting<br/><ul><li class="wiki-content">Bugs still being found and fixed.</li></ul></li><li class="wiki-content">Exclusives<ul><li>Fixed bug associated with data arriving before header</li><li>Ran experiments on moving exclusive block from between packet layer and CTL to between CTL and native layer.</li><li>Investigating a way to communicate a split happened from the native layer to the exclusive block.</li></ul></li><li>TACHL coverage<ul><li>Continues at a low level.</li></ul></li></ul><p class="_mce_tagged_br"><u style="font-size: 24.0px;">Design Plans</u></p><ul><li>Help software with creating a network with Perfmon blocks in it.</li><li>Help software with creating a network with configuration in it.</li><li>Help software with creating a network with VCs in it.</li><li>Support planning effort as needed.</li><li>Help SW integrate in pre mapped parameters into system parameter document.</li></ul><h1 id="id-2020-08-20HWSymphonyStatus-TimingandSpyGlass"><u>Timing and SpyGlass</u></h1><p style="margin-left: 30.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172076/HW-SYM+Weekly+Synthesis+Results" data-linked-resource-id="16172076" data-linked-resource-version="76" data-linked-resource-type="page">HW-SYM Weekly Synthesis Results</a><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results" data-linked-resource-id="16172065" data-linked-resource-version="67" data-linked-resource-type="page">HW-SYM Spyglass Lint Regression Results</a></p><h1 id="id-2020-08-20HWSymphonyStatus-TravelPlans"><u>Travel Plans</u></h1><p><br/></p><h1 id="id-2020-08-20HWSymphonyStatus-VacationPlans"><u style="font-size: 24.0px;">Vacation Plans</u></h1><p style="margin-left: 30.0px;"><br/></p><p style="margin-left: 30.0px;"><br/></p>