{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564836641705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564836641717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 20:50:41 2019 " "Processing started: Sat Aug 03 20:50:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564836641717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836641717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836641717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564836642843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564836642843 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(865) " "Verilog HDL warning at sdram_model_plus.v(865): extended using \"x\" or \"z\"" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 865 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564836657080 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(866) " "Verilog HDL warning at sdram_model_plus.v(866): extended using \"x\" or \"z\"" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 866 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564836657081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(867) " "Verilog HDL warning at sdram_model_plus.v(867): extended using \"x\" or \"z\"" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 867 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564836657081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(868) " "Verilog HDL warning at sdram_model_plus.v(868): extended using \"x\" or \"z\"" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 868 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564836657081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_model_plus.v(329) " "Verilog HDL information at sdram_model_plus.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564836657081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_model_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_model_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_model_plus " "Found entity 1: sdram_model_plus" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file wfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wfifo " "Found entity 1: wfifo" {  } { { "wfifo.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/wfifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_write.v(74) " "Verilog HDL information at sdram_write.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "sdram_write.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564836657100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "sdram_write.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_read.v(74) " "Verilog HDL information at sdram_read.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "sdram_read.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564836657108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "sdram_read.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "sdram_init.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_aref.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_aref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_aref " "Found entity 1: sdram_aref" {  } { { "sdram_aref.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_aref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfifo " "Found entity 1: rfifo" {  } { { "rfifo.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/rfifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_decode " "Found entity 1: cmd_decode" {  } { { "cmd_decode.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/cmd_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1024x8_w.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1024x8_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1024x8_w " "Found entity 1: ram_1024x8_w" {  } { { "ram_1024x8_w.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1024x8_r.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1024x8_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1024x8_r " "Found entity 1: ram_1024x8_r" {  } { { "ram_1024x8_r.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657130 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_sign packed sdram_model_plus.v(292) " "Verilog HDL Port Declaration warning at sdram_model_plus.v(292): data type declaration for \"data_sign\" declares packed dimensions but the port declaration declaration does not" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 292 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1564836657131 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_sign sdram_model_plus.v(291) " "HDL info at sdram_model_plus.v(291): see declaration for object \"data_sign\"" {  } { { "sdram_model_plus.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v" 291 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564836657254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "top.v" "uart_rx_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "top.v" "uart_tx_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_decode cmd_decode:cmd_decode_inst " "Elaborating entity \"cmd_decode\" for hierarchy \"cmd_decode:cmd_decode_inst\"" {  } { { "top.v" "cmd_decode_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wfifo wfifo:wfifo_inst " "Elaborating entity \"wfifo\" for hierarchy \"wfifo:wfifo_inst\"" {  } { { "top.v" "wfifo_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1024x8_w wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst " "Elaborating entity \"ram_1024x8_w\" for hierarchy \"wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\"" {  } { { "wfifo.v" "ram_1024_8_w_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/wfifo.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_1024x8_w.v" "altsyncram_component" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_1024x8_w.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657342 ""}  } { { "ram_1024x8_w.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564836657342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pms1 " "Found entity 1: altsyncram_pms1" {  } { { "db/altsyncram_pms1.tdf" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/db/altsyncram_pms1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pms1 wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component\|altsyncram_pms1:auto_generated " "Elaborating entity \"altsyncram_pms1\" for hierarchy \"wfifo:wfifo_inst\|ram_1024x8_w:ram_1024_8_w_inst\|altsyncram:altsyncram_component\|altsyncram_pms1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rfifo rfifo:rfifo_inst " "Elaborating entity \"rfifo\" for hierarchy \"rfifo:rfifo_inst\"" {  } { { "top.v" "rfifo_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1024x8_r rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst " "Elaborating entity \"ram_1024x8_r\" for hierarchy \"rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\"" {  } { { "rfifo.v" "ram_1024_8_r_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/rfifo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_1024x8_r.v" "altsyncram_component" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_1024x8_r.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564836657435 ""}  } { { "ram_1024x8_r.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564836657435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qms1 " "Found entity 1: altsyncram_qms1" {  } { { "db/altsyncram_qms1.tdf" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/db/altsyncram_qms1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564836657498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836657498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qms1 rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component\|altsyncram_qms1:auto_generated " "Elaborating entity \"altsyncram_qms1\" for hierarchy \"rfifo:rfifo_inst\|ram_1024x8_r:ram_1024_8_r_inst\|altsyncram:altsyncram_component\|altsyncram_qms1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "top.v" "sdram_top_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657500 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_top.v(143) " "Verilog HDL Case Statement information at sdram_top.v(143): all case item expressions in this case statement are onehot" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 143 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564836657502 "|top|sdram_top:sdram_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_init:sdram_init_inst\"" {  } { { "sdram_top.v" "sdram_init_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_aref sdram_top:sdram_top_inst\|sdram_aref:sdram_aref_inst " "Elaborating entity \"sdram_aref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_aref:sdram_aref_inst\"" {  } { { "sdram_top.v" "sdram_aref_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_write:sdram_write_inst\"" {  } { { "sdram_top.v" "sdram_write_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657506 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(155) " "Verilog HDL Case Statement information at sdram_write.v(155): all case item expressions in this case statement are onehot" {  } { { "sdram_write.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564836657509 "|top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(178) " "Verilog HDL Case Statement information at sdram_write.v(178): all case item expressions in this case statement are onehot" {  } { { "sdram_write.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564836657509 "|top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_read:sdram_read_inst\"" {  } { { "sdram_top.v" "sdram_read_inst" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836657510 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(145) " "Verilog HDL Case Statement information at sdram_read.v(145): all case item expressions in this case statement are onehot" {  } { { "sdram_read.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564836657512 "|top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(168) " "Verilog HDL Case Statement information at sdram_read.v(168): all case item expressions in this case statement are onehot" {  } { { "sdram_read.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564836657512 "|top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564836658517 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[0\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[0\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[1\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[1\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[2\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[2\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[3\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[3\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[4\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[4\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[5\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[5\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[6\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[6\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[7\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[7\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[8\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[8\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[9\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[9\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[10\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[10\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[11\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[11\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[12\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[12\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[13\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[13\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[14\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[14\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdram_top:sdram_top_inst\|sdram_dq\[15\]~synth " "Node \"sdram_top:sdram_top_inst\|sdram_dq\[15\]~synth\"" {  } { { "sdram_top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564836658800 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1564836658800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564836658801 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564836658801 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[0\] GND " "Pin \"sdram_bank\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564836658801 "|top|sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[1\] GND " "Pin \"sdram_bank\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564836658801 "|top|sdram_bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564836658801 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/proj/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564836658801 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564836658801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564836658928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564836659357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xuboy/Desktop/sdram/src/proj/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/xuboy/Desktop/sdram/src/proj/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836659453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564836659724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564836659724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564836659868 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564836659868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1564836659868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564836659868 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564836659868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564836659868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564836659921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 03 20:50:59 2019 " "Processing ended: Sat Aug 03 20:50:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564836659921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564836659921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564836659921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564836659921 ""}
