/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Wed Mar  2 23:25:02 EST 2016
 * 
 */

/* Generation options: keep-fires */
#ifndef __mkSynthesizedToMP_h__
#define __mkSynthesizedToMP_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkSynthesizedToMP module */
class MOD_mkSynthesizedToMP : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_to_mp_continueConvert;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_0_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_0_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_0_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_0_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_0_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_0_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_0_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_1_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_1_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_1_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_1_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_1_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_1_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_1_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_2_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_2_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_2_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_2_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_2_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_2_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_2_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_3_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_3_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_3_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_3_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_3_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_3_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_3_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_4_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_4_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_4_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_4_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_4_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_4_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_4_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_5_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_5_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_5_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_5_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_5_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_5_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_5_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_6_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_6_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_6_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_6_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_6_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_6_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_6_rel;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_7_idle;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_7_img;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_7_infifo;
  MOD_Reg<tUInt8> INST_to_mp_cordictomp_7_iter;
  MOD_Fifo<tUInt64> INST_to_mp_cordictomp_7_outfifo;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_7_phase;
  MOD_Reg<tUInt32> INST_to_mp_cordictomp_7_rel;
  MOD_Reg<tUInt8> INST_to_mp_counter;
  MOD_Reg<tUInt8> INST_to_mp_full;
  MOD_Reg<tUWide> INST_to_mp_in;
  MOD_Fifo<tUWide> INST_to_mp_inputFIFO;
  MOD_Reg<tUWide> INST_to_mp_out;
  MOD_Fifo<tUWide> INST_to_mp_outputFIFO;
  MOD_Reg<tUInt8> INST_to_mp_startLoad;
 
 /* Constructor */
 public:
  MOD_mkSynthesizedToMP(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_request_put;
  tUInt8 PORT_EN_response_get;
  tUWide PORT_request_put;
  tUInt8 PORT_RDY_request_put;
  tUWide PORT_response_get;
  tUInt8 PORT_RDY_response_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_response_get;
  tUInt8 DEF_WILL_FIRE_request_put;
  tUInt8 DEF_CAN_FIRE_response_get;
  tUInt8 DEF_CAN_FIRE_request_put;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_finish;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_finish;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_conversion;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_conversion;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_loadInitialData;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_loadInitialData;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_7_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_7_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_7_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_7_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_6_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_6_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_6_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_6_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_5_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_5_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_5_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_5_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_4_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_4_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_4_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_4_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_3_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_3_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_3_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_3_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_2_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_2_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_2_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_2_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_1_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_1_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_1_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_1_start;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_0_iterate;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_0_iterate;
  tUInt8 DEF_WILL_FIRE_RL_to_mp_cordictomp_0_start;
  tUInt8 DEF_CAN_FIRE_RL_to_mp_cordictomp_0_start;
  tUInt8 DEF_x__h48254;
  tUInt64 DEF_to_mp_cordictomp_7_infifo_first____d794;
  tUInt64 DEF_to_mp_cordictomp_6_infifo_first____d681;
  tUInt64 DEF_to_mp_cordictomp_5_infifo_first____d568;
  tUInt64 DEF_to_mp_cordictomp_4_infifo_first____d455;
  tUInt64 DEF_to_mp_cordictomp_3_infifo_first____d342;
  tUInt64 DEF_to_mp_cordictomp_2_infifo_first____d229;
  tUInt64 DEF_to_mp_cordictomp_1_infifo_first____d116;
  tUInt64 DEF_to_mp_cordictomp_0_infifo_first____d2;
  tUInt8 DEF_x__h40253;
  tUInt8 DEF_x__h34838;
  tUInt8 DEF_x__h29423;
  tUInt8 DEF_x__h24008;
  tUInt8 DEF_x__h18593;
  tUInt8 DEF_x__h13178;
  tUInt8 DEF_x__h7763;
  tUInt8 DEF_x__h2323;
  tUInt32 DEF_to_mp_cordictomp_7_infifo_first__94_BITS_63_TO_32___d816;
  tUInt32 DEF_to_mp_cordictomp_7_infifo_first__94_BITS_31_TO_0___d800;
  tUInt32 DEF_to_mp_cordictomp_6_infifo_first__81_BITS_63_TO_32___d703;
  tUInt32 DEF_to_mp_cordictomp_6_infifo_first__81_BITS_31_TO_0___d687;
  tUInt32 DEF_to_mp_cordictomp_5_infifo_first__68_BITS_63_TO_32___d590;
  tUInt32 DEF_to_mp_cordictomp_5_infifo_first__68_BITS_31_TO_0___d574;
  tUInt32 DEF_to_mp_cordictomp_4_infifo_first__55_BITS_63_TO_32___d477;
  tUInt32 DEF_to_mp_cordictomp_4_infifo_first__55_BITS_31_TO_0___d461;
  tUInt32 DEF_to_mp_cordictomp_3_infifo_first__42_BITS_63_TO_32___d364;
  tUInt32 DEF_to_mp_cordictomp_3_infifo_first__42_BITS_31_TO_0___d348;
  tUInt32 DEF_to_mp_cordictomp_2_infifo_first__29_BITS_63_TO_32___d251;
  tUInt32 DEF_to_mp_cordictomp_2_infifo_first__29_BITS_31_TO_0___d235;
  tUInt32 DEF_to_mp_cordictomp_1_infifo_first__16_BITS_63_TO_32___d138;
  tUInt32 DEF_to_mp_cordictomp_1_infifo_first__16_BITS_31_TO_0___d122;
  tUInt32 DEF_to_mp_cordictomp_0_infifo_first_BITS_63_TO_32___d24;
  tUInt32 DEF_to_mp_cordictomp_0_infifo_first_BITS_31_TO_0___d8;
  tUInt32 DEF_x_first_rel_i__h39038;
  tUInt32 DEF_x_first_rel_f__h39039;
  tUInt32 DEF_x_first_img_i__h39062;
  tUInt32 DEF_x_first_img_f__h39063;
  tUInt32 DEF_x_first_rel_i__h33623;
  tUInt32 DEF_x_first_rel_f__h33624;
  tUInt32 DEF_x_first_img_i__h33647;
  tUInt32 DEF_x_first_img_f__h33648;
  tUInt32 DEF_x_first_rel_i__h28208;
  tUInt32 DEF_x_first_rel_f__h28209;
  tUInt32 DEF_x_first_img_i__h28232;
  tUInt32 DEF_x_first_img_f__h28233;
  tUInt32 DEF_x_first_rel_i__h22793;
  tUInt32 DEF_x_first_rel_f__h22794;
  tUInt32 DEF_x_first_img_i__h22817;
  tUInt32 DEF_x_first_img_f__h22818;
  tUInt32 DEF_x_first_rel_i__h17378;
  tUInt32 DEF_x_first_rel_f__h17379;
  tUInt32 DEF_x_first_img_i__h17402;
  tUInt32 DEF_x_first_img_f__h17403;
  tUInt32 DEF_x_first_rel_i__h11963;
  tUInt32 DEF_x_first_rel_f__h11964;
  tUInt32 DEF_x_first_img_i__h11987;
  tUInt32 DEF_x_first_img_f__h11988;
  tUInt32 DEF_x_first_rel_i__h6548;
  tUInt32 DEF_x_first_rel_f__h6549;
  tUInt32 DEF_x_first_img_i__h6572;
  tUInt32 DEF_x_first_img_f__h6573;
  tUInt32 DEF_x_first_rel_i__h1033;
  tUInt32 DEF_x_first_rel_f__h1034;
  tUInt32 DEF_x_first_img_i__h1060;
  tUInt32 DEF_x_first_img_f__h1061;
  tUInt32 DEF_i___1_i__h39158;
  tUInt32 DEF_x__h39156;
  tUInt32 DEF_i___1_f__h39159;
  tUInt32 DEF_r___1_i__h39126;
  tUInt32 DEF_x__h39124;
  tUInt32 DEF_r___1_f__h39127;
  tUInt32 DEF_i___1_i__h33743;
  tUInt32 DEF_x__h33741;
  tUInt32 DEF_i___1_f__h33744;
  tUInt32 DEF_r___1_i__h33711;
  tUInt32 DEF_x__h33709;
  tUInt32 DEF_r___1_f__h33712;
  tUInt32 DEF_i___1_i__h28328;
  tUInt32 DEF_x__h28326;
  tUInt32 DEF_i___1_f__h28329;
  tUInt32 DEF_r___1_i__h28296;
  tUInt32 DEF_x__h28294;
  tUInt32 DEF_r___1_f__h28297;
  tUInt32 DEF_i___1_i__h22913;
  tUInt32 DEF_x__h22911;
  tUInt32 DEF_i___1_f__h22914;
  tUInt32 DEF_r___1_i__h22881;
  tUInt32 DEF_x__h22879;
  tUInt32 DEF_r___1_f__h22882;
  tUInt32 DEF_i___1_i__h17498;
  tUInt32 DEF_x__h17496;
  tUInt32 DEF_i___1_f__h17499;
  tUInt32 DEF_r___1_i__h17466;
  tUInt32 DEF_x__h17464;
  tUInt32 DEF_r___1_f__h17467;
  tUInt32 DEF_i___1_i__h12083;
  tUInt32 DEF_x__h12081;
  tUInt32 DEF_i___1_f__h12084;
  tUInt32 DEF_r___1_i__h12051;
  tUInt32 DEF_x__h12049;
  tUInt32 DEF_r___1_f__h12052;
  tUInt32 DEF_i___1_i__h6668;
  tUInt32 DEF_x__h6666;
  tUInt32 DEF_i___1_f__h6669;
  tUInt32 DEF_r___1_i__h6636;
  tUInt32 DEF_x__h6634;
  tUInt32 DEF_r___1_f__h6637;
  tUInt32 DEF_i___1_i__h1174;
  tUInt32 DEF_x__h1172;
  tUInt32 DEF_i___1_f__h1175;
  tUInt32 DEF_r___1_i__h1142;
  tUInt32 DEF_x__h1140;
  tUInt32 DEF_r___1_f__h1143;
  tUInt8 DEF_to_mp_cordictomp_7_infifo_first__94_BIT_63___d795;
  tUInt8 DEF_to_mp_cordictomp_6_infifo_first__81_BIT_63___d682;
  tUInt8 DEF_to_mp_cordictomp_5_infifo_first__68_BIT_63___d569;
  tUInt8 DEF_to_mp_cordictomp_4_infifo_first__55_BIT_63___d456;
  tUInt8 DEF_to_mp_cordictomp_3_infifo_first__42_BIT_63___d343;
  tUInt8 DEF_to_mp_cordictomp_2_infifo_first__29_BIT_63___d230;
  tUInt8 DEF_to_mp_cordictomp_1_infifo_first__16_BIT_63___d117;
  tUInt8 DEF_to_mp_cordictomp_0_infifo_first_BIT_63___d3;
  tUInt8 DEF_to_mp_cordictomp_7_infifo_first__94_BIT_63_95__ETC___d798;
  tUInt8 DEF_to_mp_cordictomp_6_infifo_first__81_BIT_63_82__ETC___d685;
  tUInt8 DEF_to_mp_cordictomp_5_infifo_first__68_BIT_63_69__ETC___d572;
  tUInt8 DEF_to_mp_cordictomp_4_infifo_first__55_BIT_63_56__ETC___d459;
  tUInt8 DEF_to_mp_cordictomp_3_infifo_first__42_BIT_63_43__ETC___d346;
  tUInt8 DEF_to_mp_cordictomp_2_infifo_first__29_BIT_63_30__ETC___d233;
  tUInt8 DEF_to_mp_cordictomp_1_infifo_first__16_BIT_63_17__ETC___d120;
  tUInt8 DEF_to_mp_cordictomp_0_infifo_first_BIT_63_AND_NOT_ETC___d6;
  tUInt32 DEF__theResult___snd_fst_f__h39161;
  tUInt32 DEF__theResult___snd_fst_i__h39160;
  tUInt32 DEF__theResult___snd_snd_f__h39129;
  tUInt32 DEF__theResult___snd_snd_i__h39128;
  tUInt32 DEF__theResult___snd_fst_f__h33746;
  tUInt32 DEF__theResult___snd_fst_i__h33745;
  tUInt32 DEF__theResult___snd_snd_f__h33714;
  tUInt32 DEF__theResult___snd_snd_i__h33713;
  tUInt32 DEF__theResult___snd_fst_f__h28331;
  tUInt32 DEF__theResult___snd_fst_i__h28330;
  tUInt32 DEF__theResult___snd_snd_f__h28299;
  tUInt32 DEF__theResult___snd_snd_i__h28298;
  tUInt32 DEF__theResult___snd_fst_f__h22916;
  tUInt32 DEF__theResult___snd_fst_i__h22915;
  tUInt32 DEF__theResult___snd_snd_f__h22884;
  tUInt32 DEF__theResult___snd_snd_i__h22883;
  tUInt32 DEF__theResult___snd_fst_f__h17501;
  tUInt32 DEF__theResult___snd_fst_i__h17500;
  tUInt32 DEF__theResult___snd_snd_f__h17469;
  tUInt32 DEF__theResult___snd_snd_i__h17468;
  tUInt32 DEF__theResult___snd_fst_f__h12086;
  tUInt32 DEF__theResult___snd_fst_i__h12085;
  tUInt32 DEF__theResult___snd_snd_f__h12054;
  tUInt32 DEF__theResult___snd_snd_i__h12053;
  tUInt32 DEF__theResult___snd_fst_f__h6671;
  tUInt32 DEF__theResult___snd_fst_i__h6670;
  tUInt32 DEF__theResult___snd_snd_f__h6639;
  tUInt32 DEF__theResult___snd_snd_i__h6638;
  tUInt32 DEF__theResult___snd_fst_f__h1177;
  tUInt32 DEF__theResult___snd_fst_i__h1176;
  tUInt32 DEF__theResult___snd_snd_f__h1145;
  tUInt32 DEF__theResult___snd_snd_i__h1144;
  tUInt8 DEF_IF_to_mp_cordictomp_7_infifo_first__94_BIT_63__ETC___d826;
  tUInt8 DEF_IF_to_mp_cordictomp_7_infifo_first__94_BIT_63__ETC___d821;
  tUInt8 DEF_IF_to_mp_cordictomp_7_infifo_first__94_BIT_63__ETC___d813;
  tUInt8 DEF_IF_to_mp_cordictomp_7_infifo_first__94_BIT_63__ETC___d806;
  tUInt8 DEF_IF_to_mp_cordictomp_6_infifo_first__81_BIT_63__ETC___d713;
  tUInt8 DEF_IF_to_mp_cordictomp_6_infifo_first__81_BIT_63__ETC___d708;
  tUInt8 DEF_IF_to_mp_cordictomp_6_infifo_first__81_BIT_63__ETC___d700;
  tUInt8 DEF_IF_to_mp_cordictomp_6_infifo_first__81_BIT_63__ETC___d693;
  tUInt8 DEF_IF_to_mp_cordictomp_5_infifo_first__68_BIT_63__ETC___d600;
  tUInt8 DEF_IF_to_mp_cordictomp_5_infifo_first__68_BIT_63__ETC___d595;
  tUInt8 DEF_IF_to_mp_cordictomp_5_infifo_first__68_BIT_63__ETC___d587;
  tUInt8 DEF_IF_to_mp_cordictomp_5_infifo_first__68_BIT_63__ETC___d580;
  tUInt8 DEF_IF_to_mp_cordictomp_4_infifo_first__55_BIT_63__ETC___d487;
  tUInt8 DEF_IF_to_mp_cordictomp_4_infifo_first__55_BIT_63__ETC___d482;
  tUInt8 DEF_IF_to_mp_cordictomp_4_infifo_first__55_BIT_63__ETC___d474;
  tUInt8 DEF_IF_to_mp_cordictomp_4_infifo_first__55_BIT_63__ETC___d467;
  tUInt8 DEF_IF_to_mp_cordictomp_3_infifo_first__42_BIT_63__ETC___d374;
  tUInt8 DEF_IF_to_mp_cordictomp_3_infifo_first__42_BIT_63__ETC___d369;
  tUInt8 DEF_IF_to_mp_cordictomp_3_infifo_first__42_BIT_63__ETC___d361;
  tUInt8 DEF_IF_to_mp_cordictomp_3_infifo_first__42_BIT_63__ETC___d354;
  tUInt8 DEF_IF_to_mp_cordictomp_2_infifo_first__29_BIT_63__ETC___d261;
  tUInt8 DEF_IF_to_mp_cordictomp_2_infifo_first__29_BIT_63__ETC___d256;
  tUInt8 DEF_IF_to_mp_cordictomp_2_infifo_first__29_BIT_63__ETC___d248;
  tUInt8 DEF_IF_to_mp_cordictomp_2_infifo_first__29_BIT_63__ETC___d241;
  tUInt8 DEF_IF_to_mp_cordictomp_1_infifo_first__16_BIT_63__ETC___d148;
  tUInt8 DEF_IF_to_mp_cordictomp_1_infifo_first__16_BIT_63__ETC___d143;
  tUInt8 DEF_IF_to_mp_cordictomp_1_infifo_first__16_BIT_63__ETC___d135;
  tUInt8 DEF_IF_to_mp_cordictomp_1_infifo_first__16_BIT_63__ETC___d128;
  tUInt8 DEF_IF_to_mp_cordictomp_0_infifo_first_BIT_63_AND__ETC___d34;
  tUInt8 DEF_IF_to_mp_cordictomp_0_infifo_first_BIT_63_AND__ETC___d29;
  tUInt8 DEF_IF_to_mp_cordictomp_0_infifo_first_BIT_63_AND__ETC___d21;
  tUInt8 DEF_IF_to_mp_cordictomp_0_infifo_first_BIT_63_AND__ETC___d14;
  tUInt8 DEF_to_mp_cordictomp_7_iter_44_EQ_15___d845;
  tUInt8 DEF_to_mp_cordictomp_6_iter_31_EQ_15___d732;
  tUInt8 DEF_to_mp_cordictomp_5_iter_18_EQ_15___d619;
  tUInt8 DEF_to_mp_cordictomp_4_iter_05_EQ_15___d506;
  tUInt8 DEF_to_mp_cordictomp_3_iter_92_EQ_15___d393;
  tUInt8 DEF_to_mp_cordictomp_2_iter_79_EQ_15___d280;
  tUInt8 DEF_to_mp_cordictomp_1_iter_66_EQ_15___d167;
  tUInt8 DEF_to_mp_cordictomp_0_iter_2_EQ_15___d53;
  tUInt8 DEF_NOT_to_mp_cordictomp_7_iter_44_EQ_15_45___d846;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_7_infifo_first__94_BIT_ETC___d829;
  tUInt8 DEF_NOT_to_mp_cordictomp_6_iter_31_EQ_15_32___d733;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_6_infifo_first__81_BIT_ETC___d716;
  tUInt8 DEF_NOT_to_mp_cordictomp_5_iter_18_EQ_15_19___d620;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_5_infifo_first__68_BIT_ETC___d603;
  tUInt8 DEF_NOT_to_mp_cordictomp_4_iter_05_EQ_15_06___d507;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_4_infifo_first__55_BIT_ETC___d490;
  tUInt8 DEF_NOT_to_mp_cordictomp_3_iter_92_EQ_15_93___d394;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_3_infifo_first__42_BIT_ETC___d377;
  tUInt8 DEF_NOT_to_mp_cordictomp_2_iter_79_EQ_15_80___d281;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_2_infifo_first__29_BIT_ETC___d264;
  tUInt8 DEF_NOT_to_mp_cordictomp_1_iter_66_EQ_15_67___d168;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_1_infifo_first__16_BIT_ETC___d151;
  tUInt8 DEF_NOT_to_mp_cordictomp_0_iter_2_EQ_15_3___d54;
  tUInt8 DEF_NOT_IF_to_mp_cordictomp_0_infifo_first_BIT_63__ETC___d37;
 
 /* Local definitions */
 private:
  tUWide DEF_to_mp_in__h47199;
  tUWide DEF_to_mp_inputFIFO_first____d925;
  tUWide DEF_to_mp_out__h49455;
  tUWide DEF_IF_to_mp_counter_35_EQ_7_55_THEN_SEL_ARR_to_mp_ETC___d1015;
  tUWide DEF_IF_to_mp_counter_35_EQ_7_55_THEN_SEL_ARR_to_mp_ETC___d1010;
  tUWide DEF_IF_to_mp_counter_35_EQ_7_55_THEN_SEL_ARR_to_mp_ETC___d1005;
  tUWide DEF_IF_to_mp_counter_35_EQ_7_55_THEN_SEL_ARR_to_mp_ETC___d1000;
  tUWide DEF_response_get__avValue1;
 
 /* Rules */
 public:
  void RL_to_mp_cordictomp_0_start();
  void RL_to_mp_cordictomp_0_iterate();
  void RL_to_mp_cordictomp_1_start();
  void RL_to_mp_cordictomp_1_iterate();
  void RL_to_mp_cordictomp_2_start();
  void RL_to_mp_cordictomp_2_iterate();
  void RL_to_mp_cordictomp_3_start();
  void RL_to_mp_cordictomp_3_iterate();
  void RL_to_mp_cordictomp_4_start();
  void RL_to_mp_cordictomp_4_iterate();
  void RL_to_mp_cordictomp_5_start();
  void RL_to_mp_cordictomp_5_iterate();
  void RL_to_mp_cordictomp_6_start();
  void RL_to_mp_cordictomp_6_iterate();
  void RL_to_mp_cordictomp_7_start();
  void RL_to_mp_cordictomp_7_iterate();
  void RL_to_mp_loadInitialData();
  void RL_to_mp_conversion();
  void RL_to_mp_finish();
 
 /* Methods */
 public:
  void METH_request_put(tUWide ARG_request_put);
  tUInt8 METH_RDY_request_put();
  tUWide METH_response_get();
  tUInt8 METH_RDY_response_get();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSynthesizedToMP &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkSynthesizedToMP &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkSynthesizedToMP &backing);
};

#endif /* ifndef __mkSynthesizedToMP_h__ */
