################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2020/11/05 23:32:37)
# requested at line 3 in /home/student/wpotaczek/VDIC/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

lab01/alu_tb.sv
lab01/mtm_Alu.vp
lab01/tinyalu_tb.sv
lab02part1/mtm_Alu.vp
lab02part1/top.sv
lab_temp/alu_tb.sv
lab_temp/top.sv
lab02part1/alu_pkg.svh
lab_temp/alu_pkg.sv
lab_temp/all.sv
lab_temp/tester.sv
lab_temp/scoreboard.sv
lab_temp/coverage.sv
lab_temp/alu_bfm.sv
lab02part1/tester.svh
lab02part1/scoreboard.svh
lab02part1/coverage.svh
lab02part1/alu_bfm.svh

################ VHDL Auto-config Directives ################
+dvt_init -work work

lab01/tinyalu_dut/three_cycle_mult.vhd
lab01/tinyalu_dut/single_cycle_add_and_xor.vhd
lab01/tinyalu_dut/tinyalu.vhd

