ASK 0xff00
#define SMU_LCLK_DPM_STATE_2_CNTL_2__HYSTERESIS_UP__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_2_CNTL_2__RESIDENCY_COUNTER_MASK 0xffff0000
#define SMU_LCLK_DPM_STATE_2_CNTL_2__RESIDENCY_COUNTER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_3_CNTL_2__HYSTERESIS_DOWN_MASK 0xff
#define SMU_LCLK_DPM_STATE_3_CNTL_2__HYSTERESIS_DOWN__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_3_CNTL_2__HYSTERESIS_UP_MASK 0xff00
#define SMU_LCLK_DPM_STATE_3_CNTL_2__HYSTERESIS_UP__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_3_CNTL_2__RESIDENCY_COUNTER_MASK 0xffff0000
#define SMU_LCLK_DPM_STATE_3_CNTL_2__RESIDENCY_COUNTER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_4_CNTL_2__HYSTERESIS_DOWN_MASK 0xff
#define SMU_LCLK_DPM_STATE_4_CNTL_2__HYSTERESIS_DOWN__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_4_CNTL_2__HYSTERESIS_UP_MASK 0xff00
#define SMU_LCLK_DPM_STATE_4_CNTL_2__HYSTERESIS_UP__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_4_CNTL_2__RESIDENCY_COUNTER_MASK 0xffff0000
#define SMU_LCLK_DPM_STATE_4_CNTL_2__RESIDENCY_COUNTER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_5_CNTL_2__HYSTERESIS_DOWN_MASK 0xff
#define SMU_LCLK_DPM_STATE_5_CNTL_2__HYSTERESIS_DOWN__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_5_CNTL_2__HYSTERESIS_UP_MASK 0xff00
#define SMU_LCLK_DPM_STATE_5_CNTL_2__HYSTERESIS_UP__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_5_CNTL_2__RESIDENCY_COUNTER_MASK 0xffff0000
#define SMU_LCLK_DPM_STATE_5_CNTL_2__RESIDENCY_COUNTER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_6_CNTL_2__HYSTERESIS_DOWN_MASK 0xff
#define SMU_LCLK_DPM_STATE_6_CNTL_2__HYSTERESIS_DOWN__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_6_CNTL_2__HYSTERESIS_UP_MASK 0xff00
#define SMU_LCLK_DPM_STATE_6_CNTL_2__HYSTERESIS_UP__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_6_CNTL_2__RESIDENCY_COUNTER_MASK 0xffff0000
#define SMU_LCLK_DPM_STATE_6_CNTL_2__RESIDENCY_COUNTER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_7_CNTL_2__HYSTERESIS_DOWN_MASK 0xff
#define SMU_LCLK_DPM_STATE_7_CNTL_2__HYSTERESIS_DOWN__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_7_CNTL_2__HYSTERESIS_UP_MASK 0xff00
#define SMU_LCLK_DPM_STATE_7_CNTL_2__HYSTERESIS_UP__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_7_CNTL_2__RESIDENCY_COUNTER_MASK 0xffff0000
#define SMU_LCLK_DPM_STATE_7_CNTL_2__RESIDENCY_COUNTER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_0_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_0_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_1_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_1_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_2_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_2_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_3_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_3_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_4_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_4_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_5_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_5_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_6_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_6_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_7_CNTL_3__LCLK_FREQUENCY_MASK 0xffffffff
#define SMU_LCLK_DPM_STATE_7_CNTL_3__LCLK_FREQUENCY__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_0_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_1_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_2_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_3_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_4_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_5_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_6_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL_MASK 0xff00
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__LCLKBYPASSCNTL__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__ENABLED_FOR_THROTTLE__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_7_ACTIVITY_THRESHOLD__ACTIVITY_THRESHOLD__SHIFT 0x18
#define GIO_PID_CONTROLLER_CNTL_0__K_I_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_0__K_I__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_1__LF_WINDUP_UPPER_LIM_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_1__LF_WINDUP_UPPER_LIM__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_2__LF_WINDUP_LOWER_LIM_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_2__LF_WINDUP_LOWER_LIM__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_3__STATE_PRECISION_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_3__STATE_PRECISION__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_4__LF_PRECISION_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_4__LF_PRECISION__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_5__LF_OFFSET_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_5__LF_OFFSET__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_6__MAX_STATE_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_6__MAX_STATE__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_7__MAX_LF_FRACTION_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_7__MAX_LF_FRACTION__SHIFT 0x0
#define GIO_PID_CONTROLLER_CNTL_8__STATE_SHIFT_MASK 0xffffffff
#define GIO_PID_CONTROLLER_CNTL_8__STATE_SHIFT__SHIFT 0x0
#define SMU_LCLK_DPM_LEVEL_COUNT__LCLK_DPM_LEVEL_COUNT_MASK 0xffffffff
#define SMU_LCLK_DPM_LEVEL_COUNT__LCLK_DPM_LEVEL_COUNT__SHIFT 0x0
#define SMU_LCLK_DPM_CNTL__RESERVED_MASK 0xff
#define SMU_LCLK_DPM_CNTL__RESERVED__SHIFT 0x0
#define SMU_LCLK_DPM_CNTL__LCLK_DPM_BOOT_STATE_MASK 0xff00
#define SMU_LCLK_DPM_CNTL__LCLK_DPM_BOOT_STATE__SHIFT 0x8
#define SMU_LCLK_DPM_CNTL__VOLTAGE_CHG_EN_MASK 0xff0000
#define SMU_LCLK_DPM_CNTL__VOLTAGE_CHG_EN__SHIFT 0x10
#define SMU_LCLK_DPM_CNTL__LCLK_DPM_EN_MASK 0xff000000
#define SMU_LCLK_DPM_CNTL__LCLK_DPM_EN__SHIFT 0x18
#define SMU_LCLK_DPM_CURRENT_AND_TARGET_STATE__CURRENT_STATE_MASK 0xff
#define SMU_LCLK_DPM_CURRENT_AND_TARGET_STATE__CURRENT_STATE__SHIFT 0x0
#define SMU_LCLK_DPM_CURRENT_AND_TARGET_STATE__TARGET_STATE_MASK 0xff00
#define SMU_LCLK_DPM_CURRENT_AND_TARGET_STATE__TARGET_STATE__SHIFT 0x8
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__LCLK_THERMAL_THROTTLING_EN_MASK 0xff
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__LCLK_THERMAL_THROTTLING_EN__SHIFT 0x0
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__TEMPERATURE_SEL_MASK 0xff00
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__TEMPERATURE_SEL__SHIFT 0x8
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__LCLK_TT_MODE_MASK 0xff0000
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__LCLK_TT_MODE__SHIFT 0x10
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__TT_HTC_ACTIVE_MASK 0xff000000
#define SMU_LCLK_DPM_THERMAL_THROTTLING_CNTL__TT_HTC_ACTIVE__SHIFT 0x18
#define SMU_LCLK_DPM_THERMAL_THROTTLING_THRESHOLDS__LOW_THRESHOLD_MASK 0xffff
#define SMU_LCLK_DPM_THERMAL_THROTTLING_THRESHOLDS__LOW_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_THERMAL_THROTTLING_THRESHOLDS__HIGH_THRESHOLD_MASK 0xffff0000
#define SMU_LCLK_DPM_THERMAL_THROTTLING_THRESHOLDS__HIGH_THRESHOLD__SHIFT 0x10
#define PM_FUSES_1__BapmPstateVid_3_MASK 0xff
#define PM_FUSES_1__BapmPstateVid_3__SHIFT 0x0
#define PM_FUSES_1__BapmPstateVid_2_MASK 0xff00
#define PM_FUSES_1__BapmPstateVid_2__SHIFT 0x8
#define PM_FUSES_1__BapmPstateVid_1_MASK 0xff0000
#define PM_FUSES_1__BapmPstateVid_1__SHIFT 0x10
#define PM_FUSES_1__BapmPstateVid_0_MASK 0xff000000
#define PM_FUSES_1__BapmPstateVid_0__SHIFT 0x18
#define PM_FUSES_2__BapmPstateVid_7_MASK 0xff
#define PM_FUSES_2__BapmPstateVid_7__SHIFT 0x0
#define PM_FUSES_2__BapmPstateVid_6_MASK 0xff00
#define PM_FUSES_2__BapmPstateVid_6__SHIFT 0x8
#define PM_FUSES_2__BapmPstateVid_5_MASK 0xff0000
#define PM_FUSES_2__BapmPstateVid_5__SHIFT 0x10
#define PM_FUSES_2__BapmPstateVid_4_MASK 0xff000000
#define PM_FUSES_2__BapmPstateVid_4__SHIFT 0x18
#define PM_FUSES_3__BapmVddNbVidHiSidd_3_MASK 0xff
#define PM_FUSES_3__BapmVddNbVidHiSidd_3__SHIFT 0x0
#define PM_FUSES_3__BapmVddNbVidHiSidd_2_MASK 0xff00
#define PM_FUSES_3__BapmVddNbVidHiSidd_2__SHIFT 0x8
#define PM_FUSES_3__BapmVddNbVidHiSidd_1_MASK 0xff0000
#define PM_FUSES_3__BapmVddNbVidHiSidd_1__SHIFT 0x10
#define PM_FUSES_3__BapmVddNbVidHiSidd_0_MASK 0xff000000
#define PM_FUSES_3__BapmVddNbVidHiSidd_0__SHIFT 0x18
#define PM_FUSES_4__BapmVddNbVidLoSidd_2_MASK 0xff
#define PM_FUSES_4__BapmVddNbVidLoSidd_2__SHIFT 0x0
#define PM_FUSES_4__BapmVddNbVidLoSidd_1_MASK 0xff00
#define PM_FUSES_4__BapmVddNbVidLoSidd_1__SHIFT 0x8
#define PM_FUSES_4__BapmVddNbVidLoSidd_0_MASK 0xff0000
#define PM_FUSES_4__BapmVddNbVidLoSidd_0__SHIFT 0x10
#define PM_FUSES_4__BapmVddNbVidHiSidd_4_MASK 0xff000000
#define PM_FUSES_4__BapmVddNbVidHiSidd_4__SHIFT 0x18
#define PM_FUSES_5__CpuIdModel_MASK 0xff
#define PM_FUSES_5__CpuIdModel__SHIFT 0x0
#define PM_FUSES_5__SviLoadLineEn_MASK 0xff00
#define PM_FUSES_5__SviLoadLineEn__SHIFT 0x8
#define PM_FUSES_5__BapmVddNbVidLoSidd_4_MASK 0xff0000
#define PM_FUSES_5__BapmVddNbVidLoSidd_4__SHIFT 0x10
#define PM_FUSES_5__BapmVddNbVidLoSidd_3_MASK 0xff000000
#define PM_FUSES_5__BapmVddNbVidLoSidd_3__SHIFT 0x18
#define PM_FUSES_6__SviLoadLineTrimVddNb_MASK 0xff
#define PM_FUSES_6__SviLoadLineTrimVddNb__SHIFT 0x0
#define PM_FUSES_6__SviLoadLineTrimVdd_MASK 0xff00
#define PM_FUSES_6__SviLoadLineTrimVdd__SHIFT 0x8
#define PM_FUSES_6__SviLoadLineVddNb_MASK 0xff0000
#define PM_FUSES_6__SviLoadLineVddNb__SHIFT 0x10
#define PM_FUSES_6__SviLoadLineVdd_MASK 0xff000000
#define PM_FUSES_6__SviLoadLineVdd__SHIFT 0x18
#define PM_FUSES_7__BAPMTI_TjOffset_0_MASK 0xffff
#define PM_FUSES_7__BAPMTI_TjOffset_0__SHIFT 0x0
#define PM_FUSES_7__SviLoadLineOffsetVddNb_MASK 0xff0000
#define PM_FUSES_7__SviLoadLineOffsetVddNb__SHIFT 0x10
#define PM_FUSES_7__SviLoadLineOffsetVdd_MASK 0xff000000
#define PM_FUSES_7__SviLoadLineOffsetVdd__SHIFT 0x18
#define PM_FUSES_8__BAPMTI_TjOffset_2_MASK 0xffff
#define PM_FUSES_8__BAPMTI_TjOffset_2__SHIFT 0x0
#define PM_FUSES_8__BAPMTI_TjOffset_1_MASK 0xffff0000
#define PM_FUSES_8__BAPMTI_TjOffset_1__SHIFT 0x10
#define PM_FUSES_9__BAPMTI_TjHyst_1_MASK 0xffff
#define PM_FUSES_9__BAPMTI_TjHyst_1__SHIFT 0x0
#define PM_FUSES_9__BAPMTI_TjHyst_0_MASK 0xffff0000
#define PM_FUSES_9__BAPMTI_TjHyst_0__SHIFT 0x10
#define PM_FUSES_10__BAPMTI_TjMax_1_MASK 0xff
#define PM_FUSES_10__BAPMTI_TjMax_1__SHIFT 0x0
#define PM_FUSES_10__BAPMTI_TjMax_0_MASK 0xff00
#define PM_FUSES_10__BAPMTI_TjMax_0__SHIFT 0x8
#define PM_FUSES_10__BAPMTI_GpuTjHyst_MASK 0xffff0000
#define PM_FUSES_10__BAPMTI_GpuTjHyst__SHIFT 0x10
#define PM_FUSES_11__LhtcTmpLmt_MASK 0xff
#define PM_FUSES_11__LhtcTmpLmt__SHIFT 0x0
#define PM_FUSES_11__LhtcPstateLimit_MASK 0xff00
#define PM_FUSES_11__LhtcPstateLimit__SHIFT 0x8
#define PM_FUSES_11__LhtcHystLmt_MASK 0xff0000
#define PM_FUSES_11__LhtcHystLmt__SHIFT 0x10
#define PM_FUSES_11__BAPMTI_GpuTjMax_MASK 0xff000000
#define PM_FUSES_11__BAPMTI_GpuTjMax__SHIFT 0x18
#define PM_FUSES_12__MaxPwrCpu_1_MASK 0xff
#define PM_FUSES_12__MaxPwrCpu_1__SHIFT 0x0
#define PM_FUSES_12__MaxPwrCpu_0_MASK 0xff00
#define PM_FUSES_12__MaxPwrCpu_0__SHIFT 0x8
#define PM_FUSES_12__NomPwrCpu_1_MASK 0xff0000
#define PM_FUSES_12__NomPwrCpu_1__SHIFT 0x10
#define PM_FUSES_12__NomPwrCpu_0_MASK 0xff000000
#define PM_FUSES_12__NomPwrCpu_0__SHIFT 0x18
#define PM_FUSES_13__NomPwrGpu_MASK 0xffff
#define PM_FUSES_13__NomPwrGpu__SHIFT 0x0
#define PM_FUSES_13__MidPwrCpu_1_MASK 0xff0000
#define PM_FUSES_13__MidPwrCpu_1__SHIFT 0x10
#define PM_FUSES_13__MidPwrCpu_0_MASK 0xff000000
#define PM_FUSES_13__MidPwrCpu_0__SHIFT 0x18
#define PM_FUSES_14__MinPwrGpu_MASK 0xffff
#define PM_FUSES_14__MinPwrGpu__SHIFT 0x0
#define PM_FUSES_14__MaxPwrGpu_MASK 0xffff0000
#define PM_FUSES_14__MaxPwrGpu__SHIFT 0x10
#define PM_FUSES_15__PCIe3PhyOffset_MASK 0xff
#define PM_FUSES_15__PCIe3PhyOffset__SHIFT 0x0
#define PM_FUSES_15__PCIe2PhyOffset_MASK 0xff00
#define PM_FUSES_15__PCIe2PhyOffset__SHIFT 0x8
#define PM_FUSES_15__PCIe1PhyOffset_MASK 0xff0000
#define PM_FUSES_15__PCIe1PhyOffset__SHIFT 0x10
#define PM_FUSES_15__MidPwrTempHyst_MASK 0xff000000
#define PM_FUSES_15__MidPwrTempHyst__SHIFT 0x18
#define PM_FUSES_16__TDC_VDD_PkgLimit_MASK 0xffff
#define PM_FUSES_16__TDC_VDD_PkgLimit__SHIFT 0x0
#define PM_FUSES_16__DCE2PhyOffset_MASK 0xff0000
#define PM_FUSES_16__DCE2PhyOffset__SHIFT 0x10
#define PM_FUSES_16__DCE1PhyOffset_MASK 0xff000000
#define PM_FUSES_16__DCE1PhyOffset__SHIFT 0x18
#define PM_FUSES_17__TDC_VDDNB_ThrottleReleaseLimitPerc_MASK 0xff
#define PM_FUSES_17__TDC_VDDNB_ThrottleReleaseLimitPerc__SHIFT 0x0
#define PM_FUSES_17__TDC_VDD_ThrottleReleaseLimitPerc_MASK 0xff00
#define PM_FUSES_17__TDC_VDD_ThrottleReleaseLimitPerc__SHIFT 0x8
#define PM_FUSES_17__TDC_VDDNB_PkgLimit_MASK 0xffff0000
#define PM_FUSES_17__TDC_VDDNB_PkgLimit__SHIFT 0x10
#define PM_FUSES_18__TdcWaterfallCtl_MASK 0xff
#define PM_FUSES_18__TdcWaterfallCtl__SHIFT 0x0
#define PM_FUSES_18__TdpAgeRate_MASK 0xff00
#define PM_FUSES_18__TdpAgeRate__SHIFT 0x8
#define PM_FUSES_18__TdpAgeValue_MASK 0xff0000
#define PM_FUSES_18__TdpAgeValue__SHIFT 0x10
#define PM_FUSES_18__TDC_MAWt_MASK 0xff000000
#define PM_FUSES_18__TDC_MAWt__SHIFT 0x18
#define PM_FUSES_19__BapmLhtcCap_MASK 0xff
#define PM_FUSES_19__BapmLhtcCap__SHIFT 0x0
#define PM_FUSES_19__BapmFuseOverride_MASK 0xff00
#define PM_FUSES_19__BapmFuseOverride__SHIFT 0x8
#define PM_FUSES_19__SmuCoolingIndex_MASK 0xff0000
#define PM_FUSES_19__SmuCoolingIndex__SHIFT 0x10
#define PM_FUSES_19__SmuSocIndex_MASK 0xff000000
#define PM_FUSES_19__SmuSocIndex__SHIFT 0x18
#define PM_FUSES_20__SamClkDid_3_MASK 0xff
#define PM_FUSES_20__SamClkDid_3__SHIFT 0x0
#define PM_FUSES_20__SamClkDid_2_MASK 0xff00
#define PM_FUSES_20__SamClkDid_2__SHIFT 0x8
#define PM_FUSES_20__SamClkDid_1_MASK 0xff0000
#define PM_FUSES_20__SamClkDid_1__SHIFT 0x10
#define PM_FUSES_20__SamClkDid_0_MASK 0xff000000
#define PM_FUSES_20__SamClkDid_0__SHIFT 0x18
