# Copyright 2011-2021 IBM Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
- Name: "ADDCO_V0"
  Mnemonic: "ADDCO"
  Description: "Add Carrying (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["10", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "ADDCOx_V0"
  Mnemonic: "ADDCO."
  Description: "Add Carrying (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["10", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "ADDC_V0"
  Mnemonic: "ADDC"
  Description: "Add Carrying (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["10", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "ADDCx_V0"
  Mnemonic: "ADDC."
  Description: "Add Carrying (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["10", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "ADDEO_V0"
  Mnemonic: "ADDEO"
  Description: "Add Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["138", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "ADDEOx_V0"
  Mnemonic: "ADDEO."
  Description: "Add Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["138", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "ADDEX_V0"
  Mnemonic: "ADDEX"
  Description: "Add Extended using alternate carry bit"
  Opcode: "1F"
  Format: "Z23_FORM_v07"
  Operands:
    CY: ["0", "CY", "I"]
    XO: ["170", "XO", "?"]
- Name: "ADDE_V0"
  Mnemonic: "ADDE"
  Description: "Add Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["138", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "ADDEx_V0"
  Mnemonic: "ADDE."
  Description: "Add Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["138", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "ADDG6S_V0"
  Mnemonic: "ADDG6S"
  Description: "Add and Generate Sixes"
  Opcode: "1F"
  Format: "XO_FORM_v02"
  Operands:
    OE: ["0", "OE", "?"]
    XO: ["74", "XO", "?"]
- Name: "ADDIC_V0"
  Mnemonic: "ADDIC"
  Description: "Add Immediate Carrying"
  Opcode: "C"
  Format: "D_FORM_v03"
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "ADDICx_V0"
  Mnemonic: "ADDIC."
  Description: "Add Immediate Carrying and Record"
  Opcode: "D"
  Format: "D_FORM_v03"
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "ADDIS_V0"
  Mnemonic: "ADDIS"
  Description: "Add Immediate Shifted"
  Opcode: "F"
  Format: "D_FORM_v03"
- Name: "ADDIS_V1"
  Mnemonic: "ADDIS"
  Description: "Add Immediate Shifted"
  Opcode: "F"
  Format: "D_FORM_v03"
  Operands:
    RA: ["0", "RA", "?"]
- Name: "ADDI_V0"
  Mnemonic: "ADDI"
  Description: "Add Immediate"
  Opcode: "E"
  Format: "D_FORM_v03"
  Operands:
    RA: ["GPR_n0", "RA", "I"]
- Name: "ADDI_V1"
  Mnemonic: "ADDI"
  Description: "Add Immediate"
  Opcode: "E"
  Format: "D_FORM_v03"
  Operands:
    RA: ["0", "RA", "?"]
- Name: "ADDMEO_V0"
  Mnemonic: "ADDMEO"
  Description: "Add to Minus One Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["234", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "ADDMEOx_V0"
  Mnemonic: "ADDMEO."
  Description: "Add to Minus One Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["234", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "ADDME_V0"
  Mnemonic: "ADDME"
  Description: "Add to Minus One Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["234", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "ADDMEx_V0"
  Mnemonic: "ADDME."
  Description: "Add to Minus One Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["234", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "ADDO_V0"
  Mnemonic: "ADDO"
  Description: "Add (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["266", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "ADDOx_V0"
  Mnemonic: "ADDO."
  Description: "Add (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["266", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "ADDPCIS_V0"
  Mnemonic: "ADDPCIS"
  Description: "Add PC Immediate Shifted"
  Opcode: "13"
  Format: "DX_FORM_v00"
  Operands:
    XO: ["2", "XO", "?"]
- Name: "ADDZEO_V0"
  Mnemonic: "ADDZEO"
  Description: "Add to Zero Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["202", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "ADDZEOx_V0"
  Mnemonic: "ADDZEO."
  Description: "Add to Zero Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["202", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "ADDZE_V0"
  Mnemonic: "ADDZE"
  Description: "Add to Zero Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["202", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "ADDZEx_V0"
  Mnemonic: "ADDZE."
  Description: "Add to Zero Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["202", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "ADD_V0"
  Mnemonic: "ADD"
  Description: "Add (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["266", "XO", "?"]
- Name: "ATTN_V0"
  Mnemonic: "ATTN"
  Description: "Service Processor Attention"
  Opcode: "0"
  Format: "XO_FORM_v10"
  Operands:
    XO: ["256", "XO", "?"]
- Name: "ADDx_V0"
  Mnemonic: "ADD."
  Description: "Add (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["266", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "ANDC_V0"
  Mnemonic: "ANDC"
  Description: "AND with Complement (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["60", "XO", "?"]
- Name: "ANDCx_V0"
  Mnemonic: "ANDC."
  Description: "AND with Complement (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["60", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "ANDISx_V0"
  Mnemonic: "ANDIS."
  Description: "AND Immediate Shifted"
  Opcode: "1D"
  Format: "D_FORM_v07"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "ANDIx_V0"
  Mnemonic: "ANDI."
  Description: "AND Immediate"
  Opcode: "1C"
  Format: "D_FORM_v07"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "AND_V0"
  Mnemonic: "AND"
  Description: "AND (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["28", "XO", "?"]
- Name: "ANDx_V0"
  Mnemonic: "AND."
  Description: "AND (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["28", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "BA_V0"
  Mnemonic: "BA"
  Description: "Branch absolute"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LI: ["DImm24swordshift2Abs", "LI", "I"]
    LK: ["0", "LK", "I"]
  MemoryOperands:
    MEM1: [["LI"], [0], 0, "B"]
- Name: "BCA_V0"
  Mnemonic: "BCA"
  Description: "Branch Conditional absolute"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["0", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BCA_V1"
  Mnemonic: "BCA"
  Description: "Branch Conditional absolute (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["0", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BCA_V2"
  Mnemonic: "BCA"
  Description: "Branch Conditional absolute (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["0", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BCA_V3"
  Mnemonic: "BCA"
  Description: "Branch Conditional absolute (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["0", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BCCTRL_V0"
  Mnemonic: "BCCTRL"
  Description: "Branch Conditional to Count Register and link"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["1", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "I"]
    LR: ["LR", "O"]
- Name: "BCCTRL_V1"
  Mnemonic: "BCCTRL"
  Description: "Branch Conditional to Count Register and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["1", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "I"]
    LR: ["LR", "O"]
- Name: "BCCTRL_V2"
  Mnemonic: "BCCTRL"
  Description: "Branch Conditional to Count Register and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["1", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "I"]
    LR: ["LR", "O"]
- Name: "BCCTRL_V3"
  Mnemonic: "BCCTRL"
  Description: "Branch Conditional to Count Register and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["1", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "I"]
    LR: ["LR", "O"]
- Name: "BCCTR_V0"
  Mnemonic: "BCCTR"
  Description: "Branch Conditional to Count Register"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["0", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "IO"]
- Name: "BCCTR_V1"
  Mnemonic: "BCCTR"
  Description: "Branch Conditional to Count Register (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["0", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "IO"]
- Name: "BCCTR_V2"
  Mnemonic: "BCCTR"
  Description: "Branch Conditional to Count Register (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["0", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "IO"]
- Name: "BCCTR_V3"
  Mnemonic: "BCCTR"
  Description: "Branch Conditional to Count Register (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    BH: ["BH_BCCTR_Values", "BH", "I"]
    BO: ["BO_BCCTR_Values", "BO", "I"]
    LK: ["0", "LK", "I"]
    XO: ["528", "XO", "?"]
  ImplicitOperands:
    CTR: ["CTR", "IO"]
- Name: "BCDADDx_V0"
  Mnemonic: "BCDADD."
  Description: "Decimal Add Modulo"
  Opcode: "4"
  Format: "VX_FORM_v06"
  Operands:
    XO: ["1", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "BCDCFNx_V0"
  Mnemonic: "BCDCFN."
  Description: "Decimal Convert From National & record"
  Opcode: "4"
  Format: "VX_FORM_v09"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["7", "XO2", "?"]
- Name: "BCDCFSQx_V0"
  Mnemonic: "BCDCFSQ."
  Description: "Decimal Convert From Signed Qword & record"
  Opcode: "4"
  Format: "VX_FORM_v09"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["2", "XO2", "?"]
- Name: "BCDCFZx_V0"
  Mnemonic: "BCDCFZ."
  Description: "Decimal Convert From Zoned & record"
  Opcode: "4"
  Format: "VX_FORM_v09"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["6", "XO2", "?"]
- Name: "BCDCPSGNx_V0"
  Mnemonic: "BCDCPSGN."
  Description: "Decimal CopySign & record"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["833", "XO", "?"]
- Name: "BCDCTNx_V0"
  Mnemonic: "BCDCTN."
  Description: "Decimal Convert To National & record"
  Opcode: "4"
  Format: "VX_FORM_v09b"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["5", "XO2", "?"]
- Name: "BCDCTSQx_V0"
  Mnemonic: "BCDCTSQ."
  Description: "Decimal Convert To Signed Qword & record"
  Opcode: "4"
  Format: "VX_FORM_v09b"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "BCDCTZx_V0"
  Mnemonic: "BCDCTZ."
  Description: "Decimal Convert To Zoned & record"
  Opcode: "4"
  Format: "VX_FORM_v09"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["4", "XO2", "?"]
- Name: "BCDSETSGNx_V0"
  Mnemonic: "BCDSETSGN."
  Description: "Decimal Set Sign & record"
  Opcode: "4"
  Format: "VX_FORM_v09"
  Operands:
    XO: ["385", "XO", "?"]
    XO2: ["31", "XO2", "?"]
- Name: "BCDSRx_V0"
  Mnemonic: "BCDSR."
  Description: "Decimal Shift & Round & record"
  Opcode: "4"
  Format: "VX_FORM_v06"
  Operands:
    XO: ["449", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "BCDSUBx_V0"
  Mnemonic: "BCDSUB."
  Description: "Decimal Subtract Modulo"
  Opcode: "4"
  Format: "VX_FORM_v06"
  Operands:
    XO: ["65", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "BCDSx_V0"
  Mnemonic: "BCDS."
  Description: "Decimal Shift & record"
  Opcode: "4"
  Format: "VX_FORM_v06"
  Operands:
    XO: ["193", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "BCDTRUNCx_V0"
  Mnemonic: "BCDTRUNC."
  Description: "Decimal Truncate & record"
  Opcode: "4"
  Format: "VX_FORM_v06"
  Operands:
    XO: ["257", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "BCDUSx_V0"
  Mnemonic: "BCDUS."
  Description: "Decimal Unsigned Shift & record"
  Opcode: "4"
  Format: "VX_FORM_v00b"
  Operands:
    XO: ["129", "XO", "?"]
- Name: "BCDUTRUNCx_V0"
  Mnemonic: "BCDUTRUNC."
  Description: "Decimal Unsigned Truncate & record"
  Opcode: "4"
  Format: "VX_FORM_v00b"
  Operands:
    XO: ["321", "XO", "?"]
- Name: "BCLA_V0"
  Mnemonic: "BCLA"
  Description: "Branch Conditional absolute and link"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["1", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCLA_V1"
  Mnemonic: "BCLA"
  Description: "Branch Conditional absolute and link (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["1", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCLA_V2"
  Mnemonic: "BCLA"
  Description: "Branch Conditional absolute and link (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["1", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCLA_V3"
  Mnemonic: "BCLA"
  Description: "Branch Conditional absolute and link (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["1", "LK", "I"]
    BD: ["DImm14swordshift2Abs", "BD", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCLRL_V0"
  Mnemonic: "BCLRL"
  Description: "Branch Conditional to Link Register relative and link"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    LK: ["1", "LK", "I"]
    XO: ["16", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "IO"]
- Name: "BCLRL_V1"
  Mnemonic: "BCLRL"
  Description: "Branch Conditional to Link Register relative and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    LK: ["1", "LK", "I"]
    XO: ["16", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "IO"]
- Name: "BCLRL_V2"
  Mnemonic: "BCLRL"
  Description: "Branch Conditional to Link Register relative and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    LK: ["1", "LK", "I"]
    XO: ["16", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "IO"]
- Name: "BCLR_V0"
  Mnemonic: "BCLR"
  Description: "Branch Conditional to Link Register"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    LK: ["0", "LK", "I"]
    XO: ["16", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "I"]
- Name: "BCLR_V1"
  Mnemonic: "BCLR"
  Description: "Branch Conditional to Link Register (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    LK: ["0", "LK", "I"]
    XO: ["16", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "I"]
- Name: "BCLR_V2"
  Mnemonic: "BCLR"
  Description: "Branch Conditional to Link Register (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    LK: ["0", "LK", "I"]
    XO: ["16", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "I"]
- Name: "BCL_V0"
  Mnemonic: "BCL"
  Description: "Branch Conditional relative and link"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["1", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCL_V1"
  Mnemonic: "BCL"
  Description: "Branch Conditional relative and link (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["1", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCL_V2"
  Mnemonic: "BCL"
  Description: "Branch Conditional relative and link (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["1", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCL_V3"
  Mnemonic: "BCL"
  Description: "Branch Conditional relative and link (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["1", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BCTARL_V0"
  Mnemonic: "BCTARL"
  Description: "Branch Conditional to Branch Target Address Register relative and link"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["1", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "O"]
    TAR: ["TAR", "I"]
- Name: "BCTARL_V1"
  Mnemonic: "BCTARL"
  Description: "Branch Conditional to Branch Target Address Register relative and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["1", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "O"]
    TAR: ["TAR", "I"]
- Name: "BCTARL_V2"
  Mnemonic: "BCTARL"
  Description: "Branch Conditional to Branch Target Address Register relative and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["1", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "O"]
    TAR: ["TAR", "I"]
- Name: "BCTARL_V3"
  Mnemonic: "BCTARL"
  Description: "Branch Conditional to Branch Target Address Register relative and link (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["1", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    LR: ["LR", "O"]
    TAR: ["TAR", "I"]
- Name: "BCTAR_V0"
  Mnemonic: "BCTAR"
  Description: "Branch Conditional to Branch Target Address Register relative"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["0", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    TAR: ["TAR", "I"]
- Name: "BCTAR_V1"
  Mnemonic: "BCTAR"
  Description: "Branch Conditional to Branch Target Address Register relative (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["0", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    TAR: ["TAR", "I"]
- Name: "BCTAR_V2"
  Mnemonic: "BCTAR"
  Description: "Branch Conditional to Branch Target Address Register relative (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["0", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    TAR: ["TAR", "I"]
- Name: "BCTAR_V3"
  Mnemonic: "BCTAR"
  Description: "Branch Conditional to Branch Target Address Register relative (TODO: check variant)"
  Opcode: "13"
  Format: "XL_FORM_v04"
  Operands:
    BO: ["BO_BCTARl_Values", "BO", "I"]
    LK: ["0", "LK", "?"]
    XO: ["560", "XO", "?"]
  ImplicitOperands:
    TAR: ["TAR", "I"]
- Name: "BC_V0"
  Mnemonic: "BC"
  Description: "Branch Conditional relative"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["0", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BC_V1"
  Mnemonic: "BC"
  Description: "Branch Conditional relative (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["0", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BC_V2"
  Mnemonic: "BC"
  Description: "Branch Conditional relative (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["0", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BC_V3"
  Mnemonic: "BC"
  Description: "Branch Conditional relative (TODO: check variant)"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["0", "LK", "I"]
  MemoryOperands:
    MEM1: [["BD"], [0], 0, "B"]
- Name: "BLA_V0"
  Mnemonic: "BLA"
  Description: "Branch absolute and link"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ["1", "AA", "I"]
    LK: ["1", "LK", "I"]
    LI: ["DImm14swordshift2Abs", "LI", "I"]
  MemoryOperands:
    MEM1: [["LI"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BL_V0"
  Mnemonic: "BL"
  Description: "Branch relative and link"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["1", "LK", "I"]
  MemoryOperands:
    MEM1: [["LI"], [0], 0, "B"]
  ImplicitOperands:
    LR: ["LR", "O"]
- Name: "BPERMD_V0"
  Mnemonic: "BPERMD"
  Description: "Bit Permute Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["252", "XO", "?"]
- Name: "BRD_V0"
  Mnemonic: "BRD"
  Description: "Byte-Reverse Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["187", "XO", "?"]
- Name: "BRH_V0"
  Mnemonic: "BRH"
  Description: "Byte-Reverse Halfword"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["219", "XO", "?"]
- Name: "BRW_V0"
  Mnemonic: "BRW"
  Description: "Byte-Reverse Word"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["155", "XO", "?"]
- Name: "B_V0"
  Mnemonic: "B"
  Description: "Branch relative"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ["0", "AA", "I"]
    LK: ["0", "LK", "I"]
  MemoryOperands:
    MEM1: [["LI"], [0], 0, "B"]
- Name: "CBCDTD_V0"
  Mnemonic: "CBCDTD"
  Description: "Convert Binary Coded Decimal to Declets"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["314", "XO", "?"]
- Name: "CDTBCD_V0"
  Mnemonic: "CDTBCD"
  Description: "Convert Declets To Binary Coded Decimal"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["282", "XO", "?"]
- Name: "CFUGED_V0"
  Mnemonic: "CFUGED"
  Description: "Centrifuge Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["220", "XO", "?"]
- Name: "CLRBHRB_V0"
  Mnemonic: "CLRBHRB"
  Description: "Clear BHRB"
  Opcode: "1F"
  Format: "X_FORM_v15"
  Operands:
    XO: ["430", "XO", "?"]
- Name: "CMPB_V0"
  Mnemonic: "CMPB"
  Description: "Compare Bytes"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["508", "XO", "?"]
- Name: "CMPEQB_V0"
  Mnemonic: "CMPEQB"
  Description: "Compare Equal Byte"
  Opcode: "1F"
  Format: "X_FORM_v60b"
  Operands:
    XO: ["224", "XO", "?"]
- Name: "CMPI_V0"
  Mnemonic: "CMPI"
  Description: "Compare Immediate"
  Opcode: "B"
  Format: "D_FORM_v08"
  ImplicitOperands:
    XER: ["XER", "I"]
- Name: "CMPLI_V0"
  Mnemonic: "CMPLI"
  Description: "Compare Logical Immediate"
  Opcode: "A"
  Format: "D_FORM_v09"
  ImplicitOperands:
    XER: ["XER", "I"]
- Name: "CMPL_V0"
  Mnemonic: "CMPL"
  Description: "Compare Logical"
  Opcode: "1F"
  Format: "X_FORM_v54"
  Operands:
    XO: ["32", "XO", "?"]
- Name: "CMPRB_V0"
  Mnemonic: "CMPRB"
  Description: "Compare Ranged Byte"
  Opcode: "1F"
  Format: "X_FORM_v54"
  Operands:
    XO: ["192", "XO", "?"]
- Name: "CMP_V0"
  Mnemonic: "CMP"
  Description: "Compare"
  Opcode: "1F"
  Format: "X_FORM_v54"
  Operands:
    XO: ["0", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "I"]
- Name: "CNTLZDM_V0"
  Mnemonic: "CNTLZDM"
  Description: "Count Leading Zeros Doubleword under bit Mask"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["59", "XO", "?"]
- Name: "CNTLZD_V0"
  Mnemonic: "CNTLZD"
  Description: "Count Leading Zeros Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["58", "XO", "?"]
- Name: "CNTLZDx_V0"
  Mnemonic: "CNTLZD."
  Description: "Count Leading Zeros Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["58", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "CNTLZW_V0"
  Mnemonic: "CNTLZW"
  Description: "Count Leading Zeros Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["26", "XO", "?"]
- Name: "CNTLZWx_V0"
  Mnemonic: "CNTLZW."
  Description: "Count Leading Zeros Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["26", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "CNTTZDM_V0"
  Mnemonic: "CNTTZDM"
  Description: "Count Trailing Zeros Doubleword under bit Mask"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["571", "XO", "?"]
- Name: "CNTTZD_V0"
  Mnemonic: "CNTTZD"
  Description: "Count Trailing Zeros Dword"
  Opcode: "1F"
  Format: "X_FORM_v61b"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["570", "XO", "?"]
- Name: "CNTTZDx_V0"
  Mnemonic: "CNTTZD."
  Description: "Count Trailing Zeros Dword & record"
  Opcode: "1F"
  Format: "X_FORM_v61b"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["570", "XO", "?"]
- Name: "CNTTZW_V0"
  Mnemonic: "CNTTZW"
  Description: "Count Trailing Zeros Word"
  Opcode: "1F"
  Format: "X_FORM_v61b"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["538", "XO", "?"]
- Name: "CNTTZWx_V0"
  Mnemonic: "CNTTZW."
  Description: "Count Trailing Zeros Word & record"
  Opcode: "1F"
  Format: "X_FORM_v61b"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["538", "XO", "?"]
- Name: "COPY_V0"
  Mnemonic: "COPY"
  Description: "Copy"
  Opcode: "1F"
  Format: "X_FORM_v17b"
  Operands:
    XO: ["774", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, IO]
- Name: "CRANDC_V0"
  Mnemonic: "CRANDC"
  Description: "Condition Register AND with Complement"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["129", "XO", "?"]
- Name: "CRAND_V0"
  Mnemonic: "CRAND"
  Description: "Condition Register AND"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["257", "XO", "?"]
- Name: "CREQV_V0"
  Mnemonic: "CREQV"
  Description: "Condition Register Equivalent"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["289", "XO", "?"]
- Name: "CRNAND_V0"
  Mnemonic: "CRNAND"
  Description: "Condition Register NAND"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["225", "XO", "?"]
- Name: "CRNOR_V0"
  Mnemonic: "CRNOR"
  Description: "Condition Register NOR"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["33", "XO", "?"]
- Name: "CRORC_V0"
  Mnemonic: "CRORC"
  Description: "Condition Register OR with Complement"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["417", "XO", "?"]
- Name: "CROR_V0"
  Mnemonic: "CROR"
  Description: "Condition Register OR"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["449", "XO", "?"]
- Name: "CRXOR_V0"
  Mnemonic: "CRXOR"
  Description: "Condition Register XOR"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO: ["193", "XO", "?"]
- Name: "DADDQ_V0"
  Mnemonic: "DADDQ"
  Description: "DFP Add Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["2", "XO", "?"]
- Name: "DADDQx_V0"
  Mnemonic: "DADDQ."
  Description: "DFP Add Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["2", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DADD_V0"
  Mnemonic: "DADD"
  Description: "DFP Add (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["2", "XO", "?"]
- Name: "DADDx_V0"
  Mnemonic: "DADD."
  Description: "DFP Add (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["2", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DARN_V0"
  Mnemonic: "DARN"
  Description: "Deliver A Random Number"
  Opcode: "1F"
  Format: "X_FORM_v62b"
  Operands:
    XO: ["755", "XO", "?"]
- Name: "DCBF_V0"
  Mnemonic: "DCBF"
  Description: "Data Cache Block Flush"
  Opcode: "1F"
  Format: "X_FORM_v14"
  Operands:
    L_2: ["3", "L_2", "I"]
    XO: ["86", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, "O"]
- Name: "DCBST_V0"
  Mnemonic: "DCBST"
  Description: "Data Cache Block Store"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ["54", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, "O"]
- Name: "DCBTST_V0"
  Mnemonic: "DCBTST"
  Description: "Data Cache Block Touch for Store"
  Opcode: "1F"
  Format: "X_FORM_v18"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["246", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, "I"]
- Name: "DCBT_V0"
  Mnemonic: "DCBT"
  Description: "Data Cache Block Touch"
  Opcode: "1F"
  Format: "X_FORM_v36"
  Operands:
    XO: ["278", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, "I"]
- Name: "DCBT_V1"
  Mnemonic: "DCBT"
  Description: "Data Cache Block Touch (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v36"
  Operands:
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
    XO: ["278", "XO", "?"]
  MemoryOperands:
    MEM1: [["RB_ai"], [128], 128, "I"]
- Name: "DCBZ_V0"
  Mnemonic: "DCBZ"
  Description: "Data Cache Block set to Zero"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ["1014", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, "O"]
- Name: "DCBZ_V1"
  Mnemonic: "DCBZ"
  Description: "Data Cache Block set to Zero (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ["1014", "XO", "?"]
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
  MemoryOperands:
    MEM1: [["RB_ai"], [128], 128, "O"]
- Name: "DCFFIXQQ_V0"
  Mnemonic: "DCFFIXQQ"
  Description: "DFP Convert From Fixed Quadword Quad"
  Opcode: "3F"
  Format: "X_FORM_v100"
  Operands:
    XO: ["994", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "DCFFIXQ_V0"
  Mnemonic: "DCFFIXQ"
  Description: "DFP Convert From Fixed Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["802", "XO", "?"]
- Name: "DCFFIXQx_V0"
  Mnemonic: "DCFFIXQ."
  Description: "DFP Convert From Fixed Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["802", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DCFFIX_V0"
  Mnemonic: "DCFFIX"
  Description: "DFP Convert From Fixed (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["802", "XO", "?"]
- Name: "DCFFIXx_V0"
  Mnemonic: "DCFFIX."
  Description: "DFP Convert From Fixed (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["802", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DCMPOQ_V0"
  Mnemonic: "DCMPOQ"
  Description: "DFP Compare Ordered Quad"
  Opcode: "3F"
  Format: "X_FORM_v58"
  Operands:
    XO: ["130", "XO", "?"]
- Name: "DCMPO_V0"
  Mnemonic: "DCMPO"
  Description: "DFP Compare Ordered"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO: ["130", "XO", "?"]
- Name: "DCMPUQ_V0"
  Mnemonic: "DCMPUQ"
  Description: "DFP Compare Unordered Quad"
  Opcode: "3F"
  Format: "X_FORM_v58"
  Operands:
    XO: ["642", "XO", "?"]
- Name: "DCMPU_V0"
  Mnemonic: "DCMPU"
  Description: "DFP Compare Unordered"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO: ["642", "XO", "?"]
- Name: "DCTDP_V0"
  Mnemonic: "DCTDP"
  Description: "DFP Convert To DFP Long (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["258", "XO", "?"]
- Name: "DCTDPx_V0"
  Mnemonic: "DCTDP."
  Description: "DFP Convert To DFP Long (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["258", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DCTFIXQQ_V0"
  Mnemonic: "DCTFIXQQ"
  Description: "DFP Convert To Fixed Quadword Quad"
  Opcode: "3F"
  Format: "X_FORM_v101"
  Operands:
    XO: ["994", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "DCTFIXQ_V0"
  Mnemonic: "DCTFIXQ"
  Description: "DFP Convert To Fixed Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["290", "XO", "?"]
- Name: "DCTFIXQx_V0"
  Mnemonic: "DCTFIXQ."
  Description: "DFP Convert To Fixed Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["290", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DCTFIX_V0"
  Mnemonic: "DCTFIX"
  Description: "DFP Convert To Fixed (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["290", "XO", "?"]
- Name: "DCTFIXx_V0"
  Mnemonic: "DCTFIX."
  Description: "DFP Convert To Fixed (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["290", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DCTQPQ_V0"
  Mnemonic: "DCTQPQ"
  Description: "DFP Convert To DFP Extended (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["258", "XO", "?"]
- Name: "DCTQPQx_V0"
  Mnemonic: "DCTQPQ."
  Description: "DFP Convert To DFP Extended (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["258", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DDEDPDQ_V0"
  Mnemonic: "DDEDPDQ"
  Description: "DFP Decode DPD To BCD Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v46"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["322", "XO", "?"]
- Name: "DDEDPDQx_V0"
  Mnemonic: "DDEDPDQ."
  Description: "DFP Decode DPD To BCD Quad"
  Opcode: "3F"
  Format: "X_FORM_v46"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["322", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DDEDPD_V0"
  Mnemonic: "DDEDPD"
  Description: "DFP Decode DPD To BCD (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v40"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["322", "XO", "?"]
- Name: "DDEDPD_V1"
  Mnemonic: "DDEDPD"
  Description: "DFP Decode DPD To BCD (Rc=0) (TODO: check variant)"
  Opcode: "3B"
  Format: "X_FORM_v40"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["322", "XO", "?"]
- Name: "DDEDPDx_V0"
  Mnemonic: "DDEDPD."
  Description: "DFP Decode DPD To BCD"
  Opcode: "3B"
  Format: "X_FORM_v40"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["322", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DDIVQ_V0"
  Mnemonic: "DDIVQ"
  Description: "DFP Divide Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["546", "XO", "?"]
- Name: "DDIVQx_V0"
  Mnemonic: "DDIVQ."
  Description: "DFP Divide Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["546", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DDIV_V0"
  Mnemonic: "DDIV"
  Description: "DFP Divide (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["546", "XO", "?"]
- Name: "DDIVx_V0"
  Mnemonic: "DDIV."
  Description: "DFP Divide (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["546", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DENBCDQ_V0"
  Mnemonic: "DENBCDQ"
  Description: "DFP Encode BCD To DPD Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v47"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["834", "XO", "?"]
- Name: "DENBCDQx_V0"
  Mnemonic: "DENBCDQ."
  Description: "DFP Encode BCD To DPD Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v47"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["834", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DENBCD_V0"
  Mnemonic: "DENBCD"
  Description: "DFP Encode BCD To DPD (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v41"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["834", "XO", "?"]
- Name: "DENBCDx_V0"
  Mnemonic: "DENBCD."
  Description: "DFP Encode BCD To DPD (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v41"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["834", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DIEXQ_V0"
  Mnemonic: "DIEXQ"
  Description: "DFP Insert Biased Exponent Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["866", "XO", "?"]
- Name: "DIEXQx_V0"
  Mnemonic: "DIEXQ."
  Description: "DFP Insert Biased Exponent Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["866", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DIEX_V0"
  Mnemonic: "DIEX"
  Description: "DFP Insert Biased Exponent (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["866", "XO", "?"]
- Name: "DIEXx_V0"
  Mnemonic: "DIEX."
  Description: "DFP Insert Biased Exponent (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["866", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DIVDEO_V0"
  Mnemonic: "DIVDEO"
  Description: "Divide Doubleword Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["425", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVDEOx_V0"
  Mnemonic: "DIVDEO."
  Description: "Divide Doubleword Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["425", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVDEUO_V0"
  Mnemonic: "DIVDEUO"
  Description: "Divide Doubleword Extended Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["393", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVDEUOx_V0"
  Mnemonic: "DIVDEUO."
  Description: "Divide Doubleword Extended Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["393", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVDEU_V0"
  Mnemonic: "DIVDEU"
  Description: "Divide Doubleword Extended Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["393", "XO", "?"]
- Name: "DIVDEUx_V0"
  Mnemonic: "DIVDEU."
  Description: "Divide Doubleword Extended Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["393", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVDE_V0"
  Mnemonic: "DIVDE"
  Description: "Divide Doubleword Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["425", "XO", "?"]
- Name: "DIVDEx_V0"
  Mnemonic: "DIVDE."
  Description: "Divide Doubleword Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["425", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVDO_V0"
  Mnemonic: "DIVDO"
  Description: "Divide Doubleword (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["489", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVDOx_V0"
  Mnemonic: "DIVDO."
  Description: "Divide Doubleword (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["489", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVDUO_V0"
  Mnemonic: "DIVDUO"
  Description: "Divide Doubleword Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["457", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVDUOx_V0"
  Mnemonic: "DIVDUO."
  Description: "Divide Doubleword Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["457", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVDU_V0"
  Mnemonic: "DIVDU"
  Description: "Divide Doubleword Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["457", "XO", "?"]
- Name: "DIVDUx_V0"
  Mnemonic: "DIVDU."
  Description: "Divide Doubleword Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["457", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVD_V0"
  Mnemonic: "DIVD"
  Description: "Divide Doubleword (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["489", "XO", "?"]
- Name: "DIVDx_V0"
  Mnemonic: "DIVD."
  Description: "Divide Doubleword (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["489", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVWEO_V0"
  Mnemonic: "DIVWEO"
  Description: "Divide Word Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["427", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVWEOx_V0"
  Mnemonic: "DIVWEO."
  Description: "Divide Word Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["427", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVWEUO_V0"
  Mnemonic: "DIVWEUO"
  Description: "Divide Word Extended Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["395", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVWEUOx_V0"
  Mnemonic: "DIVWEUO."
  Description: "Divide Word Extended Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["395", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVWEU_V0"
  Mnemonic: "DIVWEU"
  Description: "Divide Word Extended Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["395", "XO", "?"]
- Name: "DIVWEUx_V0"
  Mnemonic: "DIVWEU."
  Description: "Divide Word Extended Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["395", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVWE_V0"
  Mnemonic: "DIVWE"
  Description: "Divide Word Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["427", "XO", "?"]
- Name: "DIVWEx_V0"
  Mnemonic: "DIVWE."
  Description: "Divide Word Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["427", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVWO_V0"
  Mnemonic: "DIVWO"
  Description: "Divide Word (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["491", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVWOx_V0"
  Mnemonic: "DIVWO."
  Description: "Divide Word (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["491", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVWUO_V0"
  Mnemonic: "DIVWUO"
  Description: "Divide Word Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["459", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "DIVWUOx_V0"
  Mnemonic: "DIVWUO."
  Description: "Divide Word Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["459", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "DIVWU_V0"
  Mnemonic: "DIVWU"
  Description: "Divide Word Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["459", "XO", "?"]
- Name: "DIVWUx_V0"
  Mnemonic: "DIVWU."
  Description: "Divide Word Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["459", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DIVW_V0"
  Mnemonic: "DIVW"
  Description: "Divide Word (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["491", "XO", "?"]
- Name: "DIVWx_V0"
  Mnemonic: "DIVW."
  Description: "Divide Word (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["491", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DMULQ_V0"
  Mnemonic: "DMULQ"
  Description: "DFP Multiply Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["34", "XO", "?"]
- Name: "DMULQx_V0"
  Mnemonic: "DMULQ."
  Description: "DFP Multiply Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["34", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DMUL_V0"
  Mnemonic: "DMUL"
  Description: "DFP Multiply (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["34", "XO", "?"]
- Name: "DMULx_V0"
  Mnemonic: "DMUL."
  Description: "DFP Multiply (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["34", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DQUAIQ_V0"
  Mnemonic: "DQUAIQ"
  Description: "DFP Quantize Immediate Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["67", "XO", "?"]
- Name: "DQUAIQx_V0"
  Mnemonic: "DQUAIQ."
  Description: "DFP Quantize Immediate Quad"
  Opcode: "3F"
  Format: "Z23_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["67", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DQUAI_V0"
  Mnemonic: "DQUAI"
  Description: "DFP Quantize Immediate (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["67", "XO", "?"]
- Name: "DQUAI_V1"
  Mnemonic: "DQUAI"
  Description: "DFP Quantize Immediate (Rc=0) (TODO: check variant)"
  Opcode: "3B"
  Format: "Z23_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["67", "XO", "?"]
- Name: "DQUAIx_V0"
  Mnemonic: "DQUAI."
  Description: "DFP Quantize Immediate"
  Opcode: "3B"
  Format: "Z23_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["67", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DQUAQ_V0"
  Mnemonic: "DQUAQ"
  Description: "DFP Quantize Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["3", "XO", "?"]
- Name: "DQUAQx_V0"
  Mnemonic: "DQUAQ."
  Description: "DFP Quantize Quad"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["3", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DQUA_V0"
  Mnemonic: "DQUA"
  Description: "DFP Quantize (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["3", "XO", "?"]
- Name: "DQUA_V1"
  Mnemonic: "DQUA"
  Description: "DFP Quantize (Rc=0) (TODO: check variant)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["3", "XO", "?"]
- Name: "DQUAx_V0"
  Mnemonic: "DQUA."
  Description: "DFP Quantize"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["3", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRDPQ_V0"
  Mnemonic: "DRDPQ"
  Description: "DFP Round To DFP Long (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["770", "XO", "?"]
- Name: "DRDPQx_V0"
  Mnemonic: "DRDPQ."
  Description: "DFP Round To DFP Long (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["770", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DRINTNQ_V0"
  Mnemonic: "DRINTNQ"
  Description: "DFP Round To FP Integer Without Inexact Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["227", "XO", "?"]
- Name: "DRINTNQx_V0"
  Mnemonic: "DRINTNQ."
  Description: "DFP Round To FP Integer Without Inexact Quad"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["227", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRINTN_V0"
  Mnemonic: "DRINTN"
  Description: "DFP Round To FP Integer Without Inexact (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["227", "XO", "?"]
- Name: "DRINTN_V1"
  Mnemonic: "DRINTN"
  Description: "DFP Round To FP Integer Without Inexact (Rc=0) (TODO: check variant)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["227", "XO", "?"]
- Name: "DRINTNx_V0"
  Mnemonic: "DRINTN."
  Description: "DFP Round To FP Integer Without Inexact"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["227", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRINTXQ_V0"
  Mnemonic: "DRINTXQ"
  Description: "DFP Round To FP Integer With Inexact Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["99", "XO", "?"]
- Name: "DRINTXQx_V0"
  Mnemonic: "DRINTXQ."
  Description: "DFP Round To FP Integer With Inexact Quad"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["99", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRINTX_V0"
  Mnemonic: "DRINTX"
  Description: "DFP Round To FP Integer With Inexact (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["99", "XO", "?"]
- Name: "DRINTX_V1"
  Mnemonic: "DRINTX"
  Description: "DFP Round To FP Integer With Inexact (Rc=0) (TODO: check variant)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["99", "XO", "?"]
- Name: "DRINTXx_V0"
  Mnemonic: "DRINTX."
  Description: "DFP Round To FP Integer With Inexact"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["99", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRRNDQ_V0"
  Mnemonic: "DRRNDQ"
  Description: "DFP Reround Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["35", "XO", "?"]
- Name: "DRRNDQx_V0"
  Mnemonic: "DRRNDQ."
  Description: "DFP Reround Quad"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["35", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRRND_V0"
  Mnemonic: "DRRND"
  Description: "DFP Reround (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["35", "XO", "?"]
- Name: "DRRND_V1"
  Mnemonic: "DRRND"
  Description: "DFP Reround (Rc=0) (TODO: check variant)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["35", "XO", "?"]
- Name: "DRRNDx_V0"
  Mnemonic: "DRRND."
  Description: "DFP Reround"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["35", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "DRSP_V0"
  Mnemonic: "DRSP"
  Description: "DFP Round To DFP Short (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["770", "XO", "?"]
- Name: "DRSPx_V0"
  Mnemonic: "DRSP."
  Description: "DFP Round To DFP Short (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["770", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DSCLIQ_V0"
  Mnemonic: "DSCLIQ"
  Description: "DFP Shift Significand Left Immediate Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["66", "XO", "?"]
- Name: "DSCLIQx_V0"
  Mnemonic: "DSCLIQ."
  Description: "DFP Shift Significand Left Immediate Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["66", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DSCLI_V0"
  Mnemonic: "DSCLI"
  Description: "DFP Shift Significand Left Immediate (Rc=0)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["66", "XO", "?"]
- Name: "DSCLIx_V0"
  Mnemonic: "DSCLI."
  Description: "DFP Shift Significand Left Immediate (Rc=1)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["66", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DSCRIQ_V0"
  Mnemonic: "DSCRIQ"
  Description: "DFP Shift Significand Right Immediate Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["98", "XO", "?"]
- Name: "DSCRIQx_V0"
  Mnemonic: "DSCRIQ."
  Description: "DFP Shift Significand Right Immediate Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["98", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DSCRI_V0"
  Mnemonic: "DSCRI"
  Description: "DFP Shift Significand Right Immediate (Rc=0)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["98", "XO", "?"]
- Name: "DSCRIx_V0"
  Mnemonic: "DSCRI."
  Description: "DFP Shift Significand Right Immediate (Rc=1)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["98", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DSUBQ_V0"
  Mnemonic: "DSUBQ"
  Description: "DFP Subtract Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["514", "XO", "?"]
- Name: "DSUBQx_V0"
  Mnemonic: "DSUBQ."
  Description: "DFP Subtract Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["514", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DSUB_V0"
  Mnemonic: "DSUB"
  Description: "DFP Subtract (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["514", "XO", "?"]
- Name: "DSUBx_V0"
  Mnemonic: "DSUB."
  Description: "DFP Subtract (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["514", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DTSTDCQ_V0"
  Mnemonic: "DTSTDCQ"
  Description: "DFP Test Data Class Quad"
  Opcode: "3F"
  Format: "Z22_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["194", "XO", "?"]
- Name: "DTSTDC_V0"
  Mnemonic: "DTSTDC"
  Description: "DFP Test Data Class"
  Opcode: "3B"
  Format: "Z22_FORM_v03"
  Operands:
    XO: ["194", "XO", "?"]
- Name: "DTSTDGQ_V0"
  Mnemonic: "DTSTDGQ"
  Description: "DFP Test Data Group Quad"
  Opcode: "3F"
  Format: "Z22_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["226", "XO", "?"]
- Name: "DTSTDG_V0"
  Mnemonic: "DTSTDG"
  Description: "DFP Test Data Group"
  Opcode: "3B"
  Format: "Z22_FORM_v04"
  Operands:
    XO: ["226", "XO", "?"]
- Name: "DTSTEXQ_V0"
  Mnemonic: "DTSTEXQ"
  Description: "DFP Test Exponent Quad"
  Opcode: "3F"
  Format: "X_FORM_v58"
  Operands:
    XO: ["162", "XO", "?"]
- Name: "DTSTEX_V0"
  Mnemonic: "DTSTEX"
  Description: "DFP Test Exponent"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO: ["162", "XO", "?"]
- Name: "DTSTSFIQ_V0"
  Mnemonic: "DTSTSFIQ"
  Description: "DFP Test Significance Immediate Quad"
  Opcode: "3F"
  Format: "X_FORM_v63b"
  Operands:
    XO: ["675", "XO", "?"]
- Name: "DTSTSFI_V0"
  Mnemonic: "DTSTSFI"
  Description: "DFP Test Significance Immediate"
  Opcode: "3B"
  Format: "X_FORM_v63b"
  Operands:
    UIM6: ["UImm3", "UIM6", "I"]
    XO: ["675", "XO", "?"]
- Name: "DTSTSFQ_V0"
  Mnemonic: "DTSTSFQ"
  Description: "DFP Test Significance Quad"
  Opcode: "3F"
  Format: "X_FORM_v57"
  Operands:
    XO: ["674", "XO", "?"]
- Name: "DTSTSF_V0"
  Mnemonic: "DTSTSF"
  Description: "DFP Test Significance"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO: ["674", "XO", "?"]
- Name: "DXEXQ_V0"
  Mnemonic: "DXEXQ"
  Description: "DFP Extract Biased Exponent Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["354", "XO", "?"]
- Name: "DXEXQx_V0"
  Mnemonic: "DXEXQ."
  Description: "DFP Extract Biased Exponent Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["354", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "DXEX_V0"
  Mnemonic: "DXEX"
  Description: "DFP Extract Biased Exponent (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["354", "XO", "?"]
- Name: "DXEXx_V0"
  Mnemonic: "DXEX."
  Description: "DFP Extract Biased Exponent (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["354", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "EIEIO_V0"
  Mnemonic: "EIEIO"
  Description: "Enforce In-order Execution of I/O"
  Opcode: "1F"
  Format: "X_FORM_v15"
  Operands:
    XO: ["854", "XO", "?"]
- Name: "EQV_V0"
  Mnemonic: "EQV"
  Description: "Equivalent (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["284", "XO", "?"]
- Name: "EQVx_V0"
  Mnemonic: "EQV."
  Description: "Equivalent (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["284", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "EXTSB_V0"
  Mnemonic: "EXTSB"
  Description: "Extend Sign Byte (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["954", "XO", "?"]
- Name: "EXTSBx_V0"
  Mnemonic: "EXTSB."
  Description: "Extend Sign Byte (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["954", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "EXTSH_V0"
  Mnemonic: "EXTSH"
  Description: "Extend Sign Halfword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["922", "XO", "?"]
- Name: "EXTSHx_V0"
  Mnemonic: "EXTSH."
  Description: "Extend Sign Halfword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["922", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "EXTSWSLI_V0"
  Mnemonic: "EXTSWSLI"
  Description: "Extend Sign Word & Shift Left Immediate"
  Opcode: "1F"
  Format: "XS_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["445", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "EXTSWSLIx_V0"
  Mnemonic: "EXTSWSLI."
  Description: "Extend Sign Word & Shift Left Immediate & record"
  Opcode: "1F"
  Format: "XS_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["445", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "EXTSW_V0"
  Mnemonic: "EXTSW"
  Description: "Extend Sign Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["986", "XO", "?"]
- Name: "EXTSWx_V0"
  Mnemonic: "EXTSW."
  Description: "Extend Sign Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["986", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "FABS_V0"
  Mnemonic: "FABS"
  Description: "Floating Absolute Value (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["264", "XO", "?"]
- Name: "FABSx_V0"
  Mnemonic: "FABS."
  Description: "Floating Absolute Value (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["264", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FADDS_V0"
  Mnemonic: "FADDS"
  Description: "Floating Add Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["21", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FADDSx_V0"
  Mnemonic: "FADDS."
  Description: "Floating Add Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["21", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FADD_V0"
  Mnemonic: "FADD"
  Description: "Floating Add (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["21", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FADDx_V0"
  Mnemonic: "FADD."
  Description: "Floating Add (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["21", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FCFIDS_V0"
  Mnemonic: "FCFIDS"
  Description: "Floating Convert From Integer Doubleword Single (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["846", "XO", "?"]
- Name: "FCFIDSx_V0"
  Mnemonic: "FCFIDS."
  Description: "Floating Convert From Integer Doubleword Single (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["846", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCFIDUS_V0"
  Mnemonic: "FCFIDUS"
  Description: "Floating Convert From Integer Doubleword Unsigned Single (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["974", "XO", "?"]
- Name: "FCFIDUSx_V0"
  Mnemonic: "FCFIDUS."
  Description: "Floating Convert From Integer Doubleword Unsigned Single (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["974", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCFIDU_V0"
  Mnemonic: "FCFIDU"
  Description: "Floating Convert From Integer Doubleword Unsigned (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["974", "XO", "?"]
- Name: "FCFIDUx_V0"
  Mnemonic: "FCFIDU."
  Description: "Floating Convert From Integer Doubleword Unsigned (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["974", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCFID_V0"
  Mnemonic: "FCFID"
  Description: "Floating Convert From Integer Doubleword (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["846", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FCFIDx_V0"
  Mnemonic: "FCFID."
  Description: "Floating Convert From Integer Doubleword (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["846", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FCMPO_V0"
  Mnemonic: "FCMPO"
  Description: "Floating Compare Ordered"
  Opcode: "3F"
  Format: "X_FORM_v55"
  Operands:
    XO: ["32", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "O"]
- Name: "FCMPU_V0"
  Mnemonic: "FCMPU"
  Description: "Floating Compare Unordered"
  Opcode: "3F"
  Format: "X_FORM_v55"
  Operands:
    XO: ["0", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "O"]
- Name: "FCPSGN_V0"
  Mnemonic: "FCPSGN"
  Description: "Floating Copy Sign (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["8", "XO", "?"]
- Name: "FCPSGNx_V0"
  Mnemonic: "FCPSGN."
  Description: "Floating Copy Sign (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["8", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCTIDUZ_V0"
  Mnemonic: "FCTIDUZ"
  Description: "Floating Convert To Integer Doubleword Unsigned with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["943", "XO", "?"]
- Name: "FCTIDUZx_V0"
  Mnemonic: "FCTIDUZ."
  Description: "Floating Convert To Integer Doubleword Unsigned with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["943", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCTIDU_V0"
  Mnemonic: "FCTIDU"
  Description: "Floating Convert To Integer Doubleword Unsigned (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["942", "XO", "?"]
- Name: "FCTIDUx_V0"
  Mnemonic: "FCTIDU."
  Description: "Floating Convert To Integer Doubleword Unsigned (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["942", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCTIDZ_V0"
  Mnemonic: "FCTIDZ"
  Description: "Floating Convert To Integer Doubleword with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["815", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTIDZx_V0"
  Mnemonic: "FCTIDZ."
  Description: "Floating Convert To Integer Doubleword with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["815", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTID_V0"
  Mnemonic: "FCTID"
  Description: "Floating Convert To Integer Doubleword (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["814", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTIDx_V0"
  Mnemonic: "FCTID."
  Description: "Floating Convert To Integer Doubleword (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["814", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTIWUZ_V0"
  Mnemonic: "FCTIWUZ"
  Description: "Floating Convert To Integer Word Unsigned with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["143", "XO", "?"]
- Name: "FCTIWUZx_V0"
  Mnemonic: "FCTIWUZ."
  Description: "Floating Convert To Integer Word Unsigned with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["143", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCTIWU_V0"
  Mnemonic: "FCTIWU"
  Description: "Floating Convert To Integer Word Unsigned (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["142", "XO", "?"]
- Name: "FCTIWUx_V0"
  Mnemonic: "FCTIWU."
  Description: "Floating Convert To Integer Word Unsigned (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["142", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FCTIWZ_V0"
  Mnemonic: "FCTIWZ"
  Description: "Floating Convert To Integer Word with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["15", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTIWZx_V0"
  Mnemonic: "FCTIWZ."
  Description: "Floating Convert To Integer Word with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["15", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTIW_V0"
  Mnemonic: "FCTIW"
  Description: "Floating Convert To Integer Word (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["14", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FCTIWx_V0"
  Mnemonic: "FCTIW."
  Description: "Floating Convert To Integer Word (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["14", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FDIVS_V0"
  Mnemonic: "FDIVS"
  Description: "Floating Divide Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["18", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FDIVSx_V0"
  Mnemonic: "FDIVS."
  Description: "Floating Divide Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["18", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FDIV_V0"
  Mnemonic: "FDIV"
  Description: "Floating Divide (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["18", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FDIVx_V0"
  Mnemonic: "FDIV."
  Description: "Floating Divide (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["18", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FMADDS_V0"
  Mnemonic: "FMADDS"
  Description: "Floating Multiply-Add Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["29", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FMADDSx_V0"
  Mnemonic: "FMADDS."
  Description: "Floating Multiply-Add Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["29", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FMADD_V0"
  Mnemonic: "FMADD"
  Description: "Floating Multiply-Add (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["29", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FMADDx_V0"
  Mnemonic: "FMADD."
  Description: "Floating Multiply-Add (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["29", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FMRGEW_V0"
  Mnemonic: "FMRGEW"
  Description: "Floating Merge Even Word"
  Opcode: "3F"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["966", "XO", "?"]
- Name: "FMRGOW_V0"
  Mnemonic: "FMRGOW"
  Description: "Floating Merge Odd Word"
  Opcode: "3F"
  Format: "X_FORM_v39"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["838", "XO", "?"]
- Name: "FMR_V0"
  Mnemonic: "FMR"
  Description: "Floating Move Register (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["72", "XO", "?"]
- Name: "FMRx_V0"
  Mnemonic: "FMR."
  Description: "Floating Move Register (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["72", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FMSUBS_V0"
  Mnemonic: "FMSUBS"
  Description: "Floating Multiply-Subtract Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["28", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FMSUBSx_V0"
  Mnemonic: "FMSUBS."
  Description: "Floating Multiply-Subtract Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["28", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FMSUB_V0"
  Mnemonic: "FMSUB"
  Description: "Floating Multiply-Subtract (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["28", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FMSUBx_V0"
  Mnemonic: "FMSUB."
  Description: "Floating Multiply-Subtract (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["28", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FMULS_V0"
  Mnemonic: "FMULS"
  Description: "Floating Multiply Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v02"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["25", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FMULSx_V0"
  Mnemonic: "FMULS."
  Description: "Floating Multiply Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v02"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["25", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FMUL_V0"
  Mnemonic: "FMUL"
  Description: "Floating Multiply (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v02"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["25", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FMULx_V0"
  Mnemonic: "FMUL."
  Description: "Floating Multiply (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v02"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["25", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FNABS_V0"
  Mnemonic: "FNABS"
  Description: "Floating Negative Absolute Value (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["136", "XO", "?"]
- Name: "FNABSx_V0"
  Mnemonic: "FNABS."
  Description: "Floating Negative Absolute Value (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FNEG_V0"
  Mnemonic: "FNEG"
  Description: "Floating Negate (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["40", "XO", "?"]
- Name: "FNEGx_V0"
  Mnemonic: "FNEG."
  Description: "Floating Negate (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["40", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FNMADDS_V0"
  Mnemonic: "FNMADDS"
  Description: "Floating Negative Multiply-Add Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["31", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMADDSx_V0"
  Mnemonic: "FNMADDS."
  Description: "Floating Negative Multiply-Add Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["31", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMADD_V0"
  Mnemonic: "FNMADD"
  Description: "Floating Negative Multiply-Add (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["31", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMADDx_V0"
  Mnemonic: "FNMADD."
  Description: "Floating Negative Multiply-Add (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["31", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMSUBS_V0"
  Mnemonic: "FNMSUBS"
  Description: "Floating Negative Multiply-Subtract Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["30", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMSUBSx_V0"
  Mnemonic: "FNMSUBS."
  Description: "Floating Negative Multiply-Subtract Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["30", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMSUB_V0"
  Mnemonic: "FNMSUB"
  Description: "Floating Negative Multiply-Subtract (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["30", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FNMSUBx_V0"
  Mnemonic: "FNMSUB."
  Description: "Floating Negative Multiply-Subtract (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["30", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRES_V0"
  Mnemonic: "FRES"
  Description: "Floating Reciprocal Estimate Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["24", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRESx_V0"
  Mnemonic: "FRES."
  Description: "Floating Reciprocal Estimate Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["24", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRE_V0"
  Mnemonic: "FRE"
  Description: "Floating Reciprocal Estimate (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["24", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FREx_V0"
  Mnemonic: "FRE."
  Description: "Floating Reciprocal Estimate (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["24", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIM_V0"
  Mnemonic: "FRIM"
  Description: "Floating Round to Integer Minus (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["488", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIMx_V0"
  Mnemonic: "FRIM."
  Description: "Floating Round to Integer Minus (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["488", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIN_V0"
  Mnemonic: "FRIN"
  Description: "Floating Round to Integer Nearest (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["392", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRINx_V0"
  Mnemonic: "FRIN."
  Description: "Floating Round to Integer Nearest (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["392", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIP_V0"
  Mnemonic: "FRIP"
  Description: "Floating Round to Integer Plus (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["456", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIPx_V0"
  Mnemonic: "FRIP."
  Description: "Floating Round to Integer Plus (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["456", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIZ_V0"
  Mnemonic: "FRIZ"
  Description: "Floating Round to Integer Toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["424", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRIZx_V0"
  Mnemonic: "FRIZ."
  Description: "Floating Round to Integer Toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["424", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRSP_V0"
  Mnemonic: "FRSP"
  Description: "Floating Round to Single-Precision (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["12", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRSPx_V0"
  Mnemonic: "FRSP."
  Description: "Floating Round to Single-Precision (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["12", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRSQRTES_V0"
  Mnemonic: "FRSQRTES"
  Description: "Floating Reciprocal Square Root Estimate Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["26", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRSQRTESx_V0"
  Mnemonic: "FRSQRTES."
  Description: "Floating Reciprocal Square Root Estimate Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["26", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FRSQRTE_V0"
  Mnemonic: "FRSQRTE"
  Description: "Floating Reciprocal Square Root Estimate (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["26", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FRSQRTEx_V0"
  Mnemonic: "FRSQRTE."
  Description: "Floating Reciprocal Square Root Estimate (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["26", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FSEL_V0"
  Mnemonic: "FSEL"
  Description: "Floating Select (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["23", "XO", "?"]
- Name: "FSELx_V0"
  Mnemonic: "FSEL."
  Description: "Floating Select (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["23", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
- Name: "FSQRTS_V0"
  Mnemonic: "FSQRTS"
  Description: "Floating Square Root Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["22", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FSQRTSx_V0"
  Mnemonic: "FSQRTS."
  Description: "Floating Square Root Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["22", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FSQRT_V0"
  Mnemonic: "FSQRT"
  Description: "Floating Square Root (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["22", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FSQRTx_V0"
  Mnemonic: "FSQRT."
  Description: "Floating Square Root (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["22", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FSUBS_V0"
  Mnemonic: "FSUBS"
  Description: "Floating Subtract Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["20", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FSUBSx_V0"
  Mnemonic: "FSUBS."
  Description: "Floating Subtract Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["20", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FSUB_V0"
  Mnemonic: "FSUB"
  Description: "Floating Subtract (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["20", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "FSUBx_V0"
  Mnemonic: "FSUB."
  Description: "Floating Subtract (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["20", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "FTDIV_V0"
  Mnemonic: "FTDIV"
  Description: "Floating Test for software Divide"
  Opcode: "3F"
  Format: "X_FORM_v55"
  Operands:
    XO: ["128", "XO", "?"]
- Name: "FTSQRT_V0"
  Mnemonic: "FTSQRT"
  Description: "Floating Test for software Square Root"
  Opcode: "3F"
  Format: "X_FORM_v56"
  Operands:
    XO: ["160", "XO", "?"]
- Name: "HRFID_V0"
  Mnemonic: "HRFID"
  Description: "Hypervisor Return From Interrupt Doubleword"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ["274", "XO", "?"]
- Name: "ICBI_V0"
  Mnemonic: "ICBI"
  Description: "Instruction Cache Block Invalidate"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ["982", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, "O"]
- Name: "ISEL_V0"
  Mnemonic: "ISEL"
  Description: "Integer Select"
  Opcode: "1F"
  Format: "A_FORM_v01"
  Operands:
    XO: ["15", "XO", "?"]
- Name: "ISEL_V1"
  Mnemonic: "ISEL"
  Description: "Integer Select (RA=0)"
  Opcode: "1F"
  Format: "A_FORM_v01"
  Operands:
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
    XO: ["15", "XO", "?"]
- Name: "ISYNC_V0"
  Mnemonic: "ISYNC"
  Description: "Instruction Synchronize"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ["150", "XO", "?"]
- Name: "LBARX_V0"
  Mnemonic: "LBARX"
  Description: "Load Byte and Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ["52", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "I"]
- Name: "LBZCIX_V0"
  Mnemonic: "LBZCIX"
  Description: "Load Byte and Zero Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["853", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "I"]
- Name: "LBZUX_V0"
  Mnemonic: "LBZUX"
  Description: "Load Byte and Zero with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["119", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LBZU_V0"
  Mnemonic: "LBZU"
  Description: "Load Byte and Zero with Update"
  Opcode: "23"
  Format: "D_FORM_v00"
  MemoryOperands:
    MEM1: [["RA_abn0", "D"], [1], 1, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LBZX_V0"
  Mnemonic: "LBZX"
  Description: "Load Byte and Zero Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["87", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "I"]
- Name: "LBZ_V0"
  Mnemonic: "LBZ"
  Description: "Load Byte and Zero"
  Opcode: "22"
  Format: "D_FORM_v00"
  MemoryOperands:
    MEM1: [["RA_abn0", "D"], [1], 1, "I"]
- Name: "LDARX_V0"
  Mnemonic: "LDARX"
  Description: "Load Doubleword And Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ["84", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LDARX_V1"
  Mnemonic: "LDARX"
  Description: "Load Doubleword And Reserve Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ["84", "XO", "?"]
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "I"]
- Name: "LDAT_V0"
  Mnemonic: "LDAT"
  Description: "Load Dword ATomic"
  Opcode: "1F"
  Format: "X_FORM_v64b"
  Operands:
    XO: ["614", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0"], [8], 8, "I"]
- Name: "LDBRX_V0"
  Mnemonic: "LDBRX"
  Description: "Load Doubleword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["532", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LDBRX_V1"
  Mnemonic: "LDBRX"
  Description: "Load Doubleword Byte-Reverse Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
    Rc: ["0", "Rc", "?"]
    XO: ["532", "XO", "?"]
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "I"]
- Name: "LDCIX_V0"
  Mnemonic: "LDCIX"
  Description: "Load Doubleword Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["885", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LDUX_V0"
  Mnemonic: "LDUX"
  Description: "Load Doubleword with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["53", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LDU_V0"
  Mnemonic: "LDU"
  Description: "Load Doubleword with Update"
  Opcode: "3A"
  Format: "DS_FORM_v00"
  Operands:
    XO: ["1", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14dw"], [8], 8, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LDX_V0"
  Mnemonic: "LDX"
  Description: "Load Doubleword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["21", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LD_V0"
  Mnemonic: "LD"
  Description: "Load Doubleword (RA!=0)"
  Opcode: "3A"
  Format: "DS_FORM_v00"
  Operands:
    XO: ["0", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14dw"], [8], 8, "I"]
- Name: "LD_V1"
  Mnemonic: "LD"
  Description: "Load Doubleword (RA=0)"
  Opcode: "3A"
  Format: "DS_FORM_v00"
  Operands:
    XO: ["0", "XO", "?"]
    RA: [ 'GPR0', 'RA', '?' ]
  MemoryOperands:
    MEM1: [["D_14dw"], [8], 8, "I"]
- Name: "LFDPX_V0"
  Mnemonic: "LFDPX"
  Description: "Load Floating-Point Double Pair Indexed"
  Opcode: "1F"
  Format: "X_FORM_v37"
  Operands:
    XO: ["791", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "I"]
- Name: "LFDP_V0"
  Mnemonic: "LFDP"
  Description: "Load Floating-Point Double Pair"
  Opcode: "39"
  Format: "DS_FORM_v03"
  Operands:
    XO: ["0", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14qw"], [16], 16, "I"]
- Name: "LFDUX_V0"
  Mnemonic: "LFDUX"
  Description: "Load Floating-Point Double with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO: ["631", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LFDU_V0"
  Mnemonic: "LFDU"
  Description: "Load Floating-Point Double with Update"
  Opcode: "33"
  Format: "D_FORM_v11"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16dw"], [8], 8, "I"]
- Name: "LFDX_V0"
  Mnemonic: "LFDX"
  Description: "Load Floating-Point Double Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO: ["599", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LFD_V0"
  Mnemonic: "LFD"
  Description: "Load Floating-Point Double"
  Opcode: "32"
  Format: "D_FORM_v11"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16dw"], [8], 8, "I"]
- Name: "LFIWAX_V0"
  Mnemonic: "LFIWAX"
  Description: "Load Floating-Point as Integer Word Algebraic Indexed (RA==0)"
  Opcode: "1F"
  Format: "X_FORM_v03b"
  Operands:
    RB_ai: ["0", "RB_ai", "?"]
    XO: ["855", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_ab"], [4], 4, "I"]
- Name: "LFIWZX_V0"
  Mnemonic: "LFIWZX"
  Description: "Load Floating-Point as Integer Word and Zero Indexed (RA==0)"
  Opcode: "1F"
  Format: "X_FORM_v03b"
  Operands:
    RB_ai: ["0", "RB_ai", "?"]
    XO: ["887", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_ab"], [4], 4, "I"]
- Name: "LFSUX_V0"
  Mnemonic: "LFSUX"
  Description: "Load Floating-Point Single with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO: ["567", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LFSU_V0"
  Mnemonic: "LFSU"
  Description: "Load Floating-Point Single with Update"
  Opcode: "31"
  Format: "D_FORM_v12"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16sw"], [4], 4, "I"]
- Name: "LFSX_V0"
  Mnemonic: "LFSX"
  Description: "Load Floating-Point Single Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO: ["535", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LFS_V0"
  Mnemonic: "LFS"
  Description: "Load Floating-Point Single"
  Opcode: "30"
  Format: "D_FORM_v12"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16sw"], [4], 4, "I"]
- Name: "LHARX_V0"
  Mnemonic: "LHARX"
  Description: "Load Halfword and Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ["116", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
- Name: "LHAUX_V0"
  Mnemonic: "LHAUX"
  Description: "Load Halfword Algebraic with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["375", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LHAU_V0"
  Mnemonic: "LHAU"
  Description: "Load Halfword Algebraic with Update"
  Opcode: "2B"
  Format: "D_FORM_v01"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16hw"], [2], 2, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LHAX_V0"
  Mnemonic: "LHAX"
  Description: "Load Halfword Algebraic Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["343", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
- Name: "LHA_V0"
  Mnemonic: "LHA"
  Description: "Load Halfword Algebraic"
  Opcode: "2A"
  Format: "D_FORM_v01"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16hw"], [2], 2, "I"]
- Name: "LHBRX_V0"
  Mnemonic: "LHBRX"
  Description: "Load Halfword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["790", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
- Name: "LHDX_V0"
  Mnemonic: "LHDX"
  Description: "Load Halfword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ['547', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [2], 2, 'I']
- Name: "LHZ_V0"
  Mnemonic: "LHZ"
  Description: "Load Halfword and Zero"
  Opcode: "28"
  Format: "D_FORM_v01"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'I']
- Name: "LHZCIX_V0"
  Mnemonic: "LHZCIX"
  Description: "Load Halfword and Zero Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["821", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
- Name: "LHZUX_V0"
  Mnemonic: "LHZUX"
  Description: "Load Halfword and Zero with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["311", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LHZU_V0"
  Mnemonic: "LHZU"
  Description: "Load Halfword and Zero with Update"
  Opcode: "29"
  Format: "D_FORM_v01"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16hw"], [2], 2, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LHZX_V0"
  Mnemonic: "LHZX"
  Description: "Load Halfword and Zero Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["279", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
- Name: "LMW_V0"
  Mnemonic: "LMW"
  Description: "Load Multiple Word"
  Opcode: "2E"
  Format: "D_FORM_v00"
  Operands:
    RT: ["GPR_regs_multiple", "RT", "I"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D"], ["#REGMAX-RT", "+1", "*4"], -1, "I"]
- Name: "LQARX_V0"
  Mnemonic: "LQARX"
  Description: "Load Quadword And Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v60"
  Operands:
    XO: ["276", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "I"]
  InstructionChecks:
    C0: [check_operands, RA_abn0, RTP, equal, false]
    C1: [check_operands, RB_ai, RTP, equal, false]
    C2: [check_operands, RA_abn0, RB_ai, equal, false]
- Name: "LQ_V0"
  Mnemonic: "LQ"
  Description: "Load Quadword"
  Opcode: "38"
  Format: "DQ_FORM_v00b"
  Operands:
    PT: ["0", "PT", "I"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_12qw"], [16], 16, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LSWI_V0"
  Mnemonic: "LSWI"
  Description: "Load String Word Immediate"
  Opcode: "1F"
  Format: "X_FORM_v23"
  Operands:
    XO: ["597", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0"], ["NB", "CEIL4"], -1, "I"]
  InstructionChecks:
    C0: [check_load_string_overlap, RT, RA_abn0, NB]
- Name: "LSWX_V0"
  Mnemonic: "LSWX"
  Description: "Load String Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v33"
  Operands:
    RA_abn0: ["GPR_abn0", "RA_abn0", "I"]
    RB_ai: ["GPR_ai", "RB_ai", "I"]
    RT: ["GPR_regs", "RT", "O"]
    XO: ["533", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], ["XER", "CEIL4", "min255"], -1, "I"]
  ImplicitOperands:
    XER: ["XER", "I"]
  InstructionChecks:
    C1: [check_operands, RT, RA_abn0, equal, false]
    C2: [check_operands, RT, RB, equal, false]
    C3: [check_load_string_overlap, RT, RA_abn0, XER]
- Name: "LVEBX_V0"
  Mnemonic: "LVEBX"
  Description: "Load Vector Element Byte Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["7", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "I"]
- Name: "LVEHX_V0"
  Mnemonic: "LVEHX"
  Description: "Load Vector Element Halfword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["39", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "I"]
- Name: "LVEWX_V0"
  Mnemonic: "LVEWX"
  Description: "Load Vector Element Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["71", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LVSL_V0"
  Mnemonic: "LVSL"
  Description: "Load Vector for Shift Left Indexed (RA!=0)"
  Opcode: "1F"
  Format: "X_FORM_v35"
  Operands:
    RA: ["GPR_n0", "RA", "I"]
    XO: ["6", "XO", "?"]
- Name: "LVSR_V0"
  Mnemonic: "LVSR"
  Description: "Load Vector for Shift Right Indexed (RA!=0)"
  Opcode: "1F"
  Format: "X_FORM_v35"
  Operands:
    RA: ["GPR_n0", "RA", "I"]
    XO: ["38", "XO", "?"]
- Name: "LVXL_V0"
  Mnemonic: "LVXL"
  Description: "Load Vector Indexed LRU"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["359", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "I"]
- Name: "LVX_V0"
  Mnemonic: "LVX"
  Description: "Load Vector Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["103", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "I"]
- Name: "LVX_V1"
  Mnemonic: "LVX"
  Description: "Load Vector Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['103', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
  MemoryOperands:
    MEM1: [['RB_ai'], [16], 16, 'I']
- Name: "LWARX_V0"
  Mnemonic: "LWARX"
  Description: "Load Word And Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ["20", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LWARX_V1"
  Mnemonic: "LWARX"
  Description: "Load Word And Reserve Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ["20", "XO", "?"]
    RB: ["GPR_ab", "RB", "I"]
    RA: ["GPR0", "RA", "?"]
  MemoryOperands:
    MEM1: [["RB_ai"], [4], 4, "I"]
- Name: "LWAT_V0"
  Mnemonic: "LWAT"
  Description: "Load Word ATomic"
  Opcode: "1F"
  Format: "X_FORM_v64b"
  Operands:
    XO: ["582", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0"], [4], 4, "I"]
- Name: "LWAUX_V0"
  Mnemonic: "LWAUX"
  Description: "Load Word Algebraic with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["373", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LWAX_V0"
  Mnemonic: "LWAX"
  Description: "Load Word Algebraic Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["341", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LWA_V0"
  Mnemonic: "LWA"
  Description: "Load Word Algebraic"
  Opcode: "3A"
  Format: "DS_FORM_v01"
  Operands:
    XO: ["2", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14sw"], [4], 4, "I"]
- Name: "LWBRX_V0"
  Mnemonic: "LWBRX"
  Description: "Load Word Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["534", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LWZCIX_V0"
  Mnemonic: "LWZCIX"
  Description: "Load Word and Zero Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["789", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "I"]
- Name: "LWZUX_V0"
  Mnemonic: "LWZUX"
  Description: "Load Word and Zero with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["55", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LWZU_V0"
  Mnemonic: "LWZU"
  Description: "Load Word and Zero with Update"
  Opcode: "21"
  Format: "D_FORM_v02"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16sw"], [4], 4, "I"]
  InstructionChecks:
    C0: [check_operands, RT, RA_abn0, equal, false]
- Name: "LWZX_V0"
  Mnemonic: "LWZX"
  Description: "Load Word and Zero Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["23", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LWZ_V0"
  Mnemonic: "LWZ"
  Description: "Load Word and Zero"
  Opcode: "20"
  Format: "D_FORM_v02"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16sw"], [4], 4, "I"]
- Name: "LWZ_V1"
  Mnemonic: "LWZ"
  Description: "Load Word and Zero (RA=0)"
  Opcode: "20"
  Format: "D_FORM_v02"
  Operands:
    RA: [ 'GPR0', 'RA', '?' ]
  MemoryOperands:
    MEM1: [["D_16sw"], [4], 4, "I"]
- Name: "LXSDX_V0"
  Mnemonic: "LXSDX"
  Description: "Load VSR Scalar Doubleword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["588", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXSDX_V1"
  Mnemonic: "LXSDX"
  Description: "Load VSR Scalar Doubleword Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['588', 'XO_10', '?']
    RA: [ 'GPR0', 'RA', '?']
    RB: [ 'GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'I']
- Name: "LXSD_V0"
  Mnemonic: "LXSD"
  Description: "Load VSX Scalar Dword"
  Opcode: "39"
  Format: "DS_FORM_v10"
  Operands:
    XO: ["2", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14dw"], [8], 8, "I"]
- Name: "LXSIBZX_V0"
  Mnemonic: "LXSIBZX"
  Description: "Load VSX Scalar as Integer Byte & Zero Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["781", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXSIHZX_V0"
  Mnemonic: "LXSIHZX"
  Description: "Load VSX Scalar as Integer Hword & Zero Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["813", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXSIWAX_V0"
  Mnemonic: "LXSIWAX"
  Description: "Load VSX Scalar as Integer Word Algebraic Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["76", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LXSIWZX_V0"
  Mnemonic: "LXSIWZX"
  Description: "Load VSX Scalar as Integer Word and Zero Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["12", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LXSIWZX_V1"
  Mnemonic: "LXSIWZX"
  Description: "Load VSX Scalar as Integer Word and Zero Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["12", "XO", "?"]
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
  MemoryOperands:
    MEM1: [["RB_ai"], [4], 4, "I"]
- Name: "LXSSPX_V0"
  Mnemonic: "LXSSPX"
  Description: "Load VSX Scalar Single-Precision Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["524", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "I"]
- Name: "LXSSP_V0"
  Mnemonic: "LXSSP"
  Description: "Load VSX Scalar Single"
  Opcode: "39"
  Format: "DS_FORM_v10"
  Operands:
    XO: ["3", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14dw"], [4], 4, "I"]
- Name: "LXVB16X_V0"
  Mnemonic: "LXVB16X"
  Description: "Load VSX Vector Byte*16 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["876", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVD2X_V0"
  Mnemonic: "LXVD2X"
  Description: "Load VSR Vector Doubleword*2 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["844", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVD2X_V1"
  Mnemonic: "LXVD2X"
  Description: "Load VSR Vector Doubleword*2 Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['844', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'I']
- Name: "LXVDSX_V0"
  Mnemonic: "LXVDSX"
  Description: "Load VSR Vector Doubleword & Splat Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["332", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVDSX_V1"
  Mnemonic: "LXVDSX"
  Description: "Load VSR Vector Doubleword & Splat Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["332", "XO", "?"]
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "I"]
- Name: "LXVH8X_V0"
  Mnemonic: "LXVH8X"
  Description: "Load VSX Vector Halfword*8 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["812", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVKQ_V0"
  Mnemonic: "LXVKQ"
  Description: "Load VSX Vector Special Value Quadword"
  Opcode: "3C"
  Format: "X_FORM_v102"
  Operands:
    XO: ["360", "XO", "?"]
    XO2: ["31", "XO2", "?"]
- Name: "LXVLL_V0"
  Mnemonic: "LXVLL"
  Description: "Load VSX Vector Left-justified with Length"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["301", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVL_V0"
  Mnemonic: "LXVL"
  Description: "Load VSX Vector with Length"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["269", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVPX_V0"
  Mnemonic: "LXVPX"
  Description: "Load VSX Vector Paired Indexed"
  Opcode: "1F"
  Format: "X_FORM_v103"
  Operands:
    XO: ["333", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [32], 32, "O"]
- Name: "LXVPX_V1"
  Mnemonic: "LXVPX"
  Description: "Load VSX Vector Paired Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v103"
  Operands:
    XO: ["333", "XO", "?"]
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
  MemoryOperands:
    MEM1: [["RB_ai"], [32], 32, "O"]
- Name: "LXVP_V0"
  Mnemonic: "LXVP"
  Description: "Load VSX Vector Paired"
  Opcode: "6"
  Format: "X_FORM_v104"
  Operands:
    XO: ["0", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_12qw"], [32], 32, "O"]
- Name: "LXVRBX_V0"
  Mnemonic: "LXVRBX"
  Description: "Load VSX Vector Rightmost Byte Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["13", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVRDX_V0"
  Mnemonic: "LXVRDX"
  Description: "Load VSX Vector Rightmost Doubleword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["109", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVRHX_V0"
  Mnemonic: "LXVRHX"
  Description: "Load VSX Vector Rightmost Halfword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["45", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVRWX_V0"
  Mnemonic: "LXVRWX"
  Description: "Load VSX Vector Rightmost Word Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["77", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVX_V0"
  Mnemonic: "LXVX"
  Description: "Load VSX Vector Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["268", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXVW4X_V0"
  Mnemonic: "LXVW4X"
  Description: "Load VSR Vector Word*4 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["780", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "I"]
- Name: "LXVWSX_V0"
  Mnemonic: "LXVWSX"
  Description: "Load VSX Vector Word and Splat Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["364", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "LXV_V0"
  Mnemonic: "LXV"
  Description: "Load VSX Vector"
  Opcode: "3D"
  Format: "DQX_FORM_v10"
  Operands:
    XO: ["1", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_12qw"], [16], 16, "I"]
- Name: "MADDHDU_V0"
  Mnemonic: "MADDHDU"
  Description: "Multiply-Add High Dword Unsigned"
  Opcode: "4"
  Format: "VA_FORM_v10"
  Operands:
    XO: ["49", "XO", "?"]
- Name: "MADDHD_V0"
  Mnemonic: "MADDHD"
  Description: "Multiply-Add High Dword"
  Opcode: "4"
  Format: "VA_FORM_v10"
  Operands:
    XO: ["48", "XO", "?"]
- Name: "MADDLD_V0"
  Mnemonic: "MADDLD"
  Description: "Multiply-Add Low Dword"
  Opcode: "4"
  Format: "VA_FORM_v10"
  Operands:
    XO: ["51", "XO", "?"]
- Name: "MCRFS_V0"
  Mnemonic: "MCRFS"
  Description: "Move to Condition Register from FPSCR"
  Opcode: "3F"
  Format: "X_FORM_v59"
  Operands:
    XO: ["64", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MCRFS_V1"
  Mnemonic: "MCRFS"
  Description: "Move to Condition Register from FPSCR (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v59"
  Operands:
    XO: ["64", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MCRF_V0"
  Mnemonic: "MCRF"
  Description: "Move Condition Register Field"
  Opcode: "13"
  Format: "XL_FORM_v03"
  Operands:
    XO: ["0", "XO", "?"]
- Name: "MCRXRX_V0"
  Mnemonic: "MCRXRX"
  Description: "Move XER to CR Extended"
  Opcode: "1F"
  Format: "X_FORM_v65b"
  Operands:
    XO: ["576", "XO", "?"]
- Name: "MFBHRBE_V0"
  Mnemonic: "MFBHRBE"
  Description: "Move From Branch History Rolling Buffer"
  Opcode: "1F"
  Format: "XFX_FORM_v06"
  Operands:
    XO: ["302", "XO", "?"]
- Name: "MFCR_V0"
  Mnemonic: "MFCR"
  Description: "Move From Condition Register"
  Opcode: "1F"
  Format: "XFX_FORM_v01"
  Operands:
    XO: ["19", "XO", "?"]
- Name: "MFFSCDRNI_V0"
  Mnemonic: "MFFSCDRNI"
  Description: "Move From FPSCR Control & set DRN Immediate"
  Opcode: "3F"
  Format: "XMMF_FORM_v10"
  Operands:
    XO: ["583", "XO", "?"]
    XO2: ["21", "XO2", "?"]
- Name: "MFFSCDRN_V0"
  Mnemonic: "MFFSCDRN"
  Description: "Move From FPSCR Control & set DRN"
  Opcode: "3F"
  Format: "XMMF_FORM_v10"
  Operands:
    XO: ["583", "XO", "?"]
    XO2: ["20", "XO2", "?"]
- Name: "MFFSCE_V0"
  Mnemonic: "MFFSCE"
  Description: "Move From FPSCR & Clear Enables"
  Opcode: "3F"
  Format: "XMMF_FORM_v10b"
  Operands:
    XO: ["583", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "MFFSCRNI_V0"
  Mnemonic: "MFFSCRNI"
  Description: "Move From FPSCR Control & set RN Immediate"
  Opcode: "3F"
  Format: "XMMF_FORM_v10"
  Operands:
    DRM: ["UImm2", "DRM", "I"]
    XO: ["583", "XO", "?"]
    XO2: ["23", "XO2", "?"]
- Name: "MFFSCRN_V0"
  Mnemonic: "MFFSCRN"
  Description: "Move From FPSCR Control & set RN"
  Opcode: "3F"
  Format: "XMMF_FORM_v10"
  Operands:
    XO: ["583", "XO", "?"]
    XO2: ["22", "XO2", "?"]
- Name: "MFFSL_V0"
  Mnemonic: "MFFSL"
  Description: "Move From FPSCR Lightweight"
  Opcode: "3F"
  Format: "XMMF_FORM_v10b"
  Operands:
    XO: ["583", "XO", "?"]
    XO2: ["24", "XO2", "?"]
- Name: "MFFS_V0"
  Mnemonic: "MFFS"
  Description: "Move From FPSCR (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v05"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["583", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "I"]
- Name: "MFFSx_V0"
  Mnemonic: "MFFS."
  Description: "Move From FPSCR (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v05"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["583", "XO", "?"]
  ImplicitOperands:
    CR1: ["CR1", "O"]
    FPSCR: ["FPSCR", "I"]
- Name: "MFMSR_V0"
  Mnemonic: "MFMSR"
  Description: "Move From Machine State Register"
  Opcode: "1F"
  Format: "X_FORM_v29"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["83", "XO", "?"]
  ImplicitOperands:
    MSR: ["MSR", "I"]
- Name: "MFOCRF_V0"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V1"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V2"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V3"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V4"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V5"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V6"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFOCRF_V7"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["19", "XO", "?"]
- Name: "MFSPR_V0"
  Mnemonic: "MFSPR"
  Description: "Move From Special Purpose Register (general)"
  Opcode: "1F"
  Format: "XFX_FORM_v00"
  Operands:
    SPR: ["@ORIG@", "SPR", "I"]
    XO: ["339", "XO", "?"]
- Name: "MFSPR_V1"
  Mnemonic: "MFSPR"
  Description: "Move From Special Purpose Register (user)"
  Opcode: "1F"
  Format: "XFX_FORM_v00"
  Operands:
    SPR: ["@ORIG@NotPriv", "SPR", "I"]
    XO: ["339", "XO", "?"]
- Name: "MFSPR_V2"
  Mnemonic: "MFSPR"
  Description: "Move From Special Purpose Register (general)" 
  Opcode: "1F"
  Format: "XFX_FORM_v00"
  Operands:
    SPR: ["SPR32_regs", "SPR", "I"]
    XO: ["339", "XO", "?"]
- Name: "MFVSCR_V0"
  Mnemonic: "MFVSCR"
  Description: "Move From Vector Status and Control Register"
  Opcode: "4"
  Format: "VX_FORM_v02"
  Operands:
    XO: ["1540", "XO", "?"]
- Name: "MFVSRD_V0"
  Mnemonic: "MFVSRD"
  Description: "Move From VSR Doubleword"
  Opcode: "1F"
  Format: "XX1_FORM_v02"
  Operands:
    XO: ["51", "XO", "?"]
- Name: "MFVSRLD_V0"
  Mnemonic: "MFVSRLD"
  Description: "Move From VSR Lower Dword"
  Opcode: "1F"
  Format: "XX1_FORM_v02"
  Operands:
    XO: ["307", "XO", "?"]
- Name: "MFVSRWZ_V0"
  Mnemonic: "MFVSRWZ"
  Description: "Move From VSR Word and Zero"
  Opcode: "1F"
  Format: "XX1_FORM_v02"
  Operands:
    XO: ["115", "XO", "?"]
- Name: "MODSD_V0"
  Mnemonic: "MODSD"
  Description: "Modulo Signed Dword"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ["777", "XO", "?"]
- Name: "MODSW_V0"
  Mnemonic: "MODSW"
  Description: "Modulo Signed Word"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ["779", "XO", "?"]
- Name: "MODUD_V0"
  Mnemonic: "MODUD"
  Description: "Modulo Unsigned Dword"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ["265", "XO", "?"]
- Name: "MODUW_V0"
  Mnemonic: "MODUW"
  Description: "Modulo Unsigned Word"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ["267", "XO", "?"]
- Name: "MSGCLRP_V0"
  Mnemonic: "MSGCLRP"
  Description: "Message Clear Privileged"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["174", "XO", "?"]
- Name: "MSGCLRU_V0"
  Mnemonic: "MSGCLRU"
  Description: "Message Clear Ultravisor"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["110", "XO", "?"]
- Name: "MSGCLR_V0"
  Mnemonic: "MSGCLR"
  Description: "Message Clear"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["238", "XO", "?"]
- Name: "MSGSNDP_V0"
  Mnemonic: "MSGSNDP"
  Description: "Message Send Privileged"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["142", "XO", "?"]
- Name: "MSGSNDU_V0"
  Mnemonic: "MSGSNDU"
  Description: "Message Send Ultravisor"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["78", "XO", "?"]
- Name: "MSGSND_V0"
  Mnemonic: "MSGSND"
  Description: "Message Send"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["206", "XO", "?"]
- Name: "MSGSYNC_V0"
  Mnemonic: "MSGSYNC"
  Description: "Message Synchronize"
  Opcode: "1F"
  Format: "X_FORM_v15"
  Operands:
    XO: ["886", "XO", "?"]
- Name: "MTCRF_V0"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V1"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V10"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V11"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V12"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V13"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V14"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V15"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V16"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V17"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V18"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V19"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V2"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V20"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V21"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V22"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V23"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V24"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V25"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V26"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V27"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V28"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V29"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V3"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V30"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V31"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V32"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V33"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V34"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V4"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V5"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V6"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V7"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V8"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTCRF_V9"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    FXM: ["UImm8_notsingle", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTFSB0_V0"
  Mnemonic: "MTFSB0"
  Description: "Move To FPSCR Bit 0 (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0_V1"
  Mnemonic: "MTFSB0"
  Description: "Move To FPSCR Bit 0 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0_V2"
  Mnemonic: "MTFSB0"
  Description: "Move To FPSCR Bit 0 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0_V3"
  Mnemonic: "MTFSB0"
  Description: "Move To FPSCR Bit 0 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0x_V0"
  Mnemonic: "MTFSB0."
  Description: "Move To FPSCR Bit 0"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0x_V1"
  Mnemonic: "MTFSB0."
  Description: "Move To FPSCR Bit 0"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0x_V2"
  Mnemonic: "MTFSB0."
  Description: "Move To FPSCR Bit 0"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB0x_V3"
  Mnemonic: "MTFSB0."
  Description: "Move To FPSCR Bit 0"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1_V0"
  Mnemonic: "MTFSB1"
  Description: "Move To FPSCR Bit 1 (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1_V1"
  Mnemonic: "MTFSB1"
  Description: "Move To FPSCR Bit 1 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1_V2"
  Mnemonic: "MTFSB1"
  Description: "Move To FPSCR Bit 1 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1_V3"
  Mnemonic: "MTFSB1"
  Description: "Move To FPSCR Bit 1 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1_V4"
  Mnemonic: "MTFSB1"
  Description: "Move To FPSCR Bit 1 (Rc=0) (TODO: check variant)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1x_V0"
  Mnemonic: "MTFSB1."
  Description: "Move To FPSCR Bit 1"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1x_V1"
  Mnemonic: "MTFSB1."
  Description: "Move To FPSCR Bit 1"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1x_V2"
  Mnemonic: "MTFSB1."
  Description: "Move To FPSCR Bit 1"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1x_V3"
  Mnemonic: "MTFSB1."
  Description: "Move To FPSCR Bit 1"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSB1x_V4"
  Mnemonic: "MTFSB1."
  Description: "Move To FPSCR Bit 1"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["38", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "MTFSFI_V0"
  Mnemonic: "MTFSFI"
  Description: "Move To FPSCR Field Immediate (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["134", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "O"]
- Name: "MTMSRD_V0"
  Mnemonic: "MTMSRD"
  Description: "Move To Machine State Register Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v53"
  Operands:
    XO: ["178", "XO", "?"]
  ImplicitOperands:
    MSR: ["MSR", "O"]
- Name: "MTMSR_V0"
  Mnemonic: "MTMSR"
  Description: "Move To Machine State Register"
  Opcode: "1F"
  Format: "X_FORM_v53"
  Operands:
    XO: ["146", "XO", "?"]
  ImplicitOperands:
    MSR: ["MSR", "O"]
- Name: "MTOCRF_V0"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V1"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V2"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V3"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V4"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V5"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V6"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTOCRF_V7"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field (TODO: check variant)"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    FXM: ["UImm8_single", "FXM", "I"]
    XO: ["144", "XO", "?"]
- Name: "MTSPR_V0"
  Mnemonic: "MTSPR"
  Description: "Move To Special Purpose Register (general)"
  Opcode: "1F"
  Format: "XFX_FORM_v02"
  Operands:
    SPR: ["@ORIG@", "SPR", "O"]
    XO: ["467", "XO", "?"]
- Name: "MTSPR_V1"
  Mnemonic: "MTSPR"
  Description: "Move To Special Purpose Register (user)"
  Opcode: "1F"
  Format: "XFX_FORM_v02"
  Operands:
    SPR: ["@ORIG@NotPriv", "SPR", "O"]
    XO: ["467", "XO", "?"]
- Name: "MTSPR_V2"
  Mnemonic: "MTSPR"
  Description: "Move To Special Purpose Register (general)"
  Opcode: "1F"
  Format: "XFX_FORM_v02"
  Operands:
    SPR: ["SPR32_regs", "SPR", "O"]
    XO: ["467", "XO", "?"]
- Name: "MTVSCR_V0"
  Mnemonic: "MTVSCR"
  Description: "Move To Vector Status and Control Register"
  Opcode: "4"
  Format: "VX_FORM_v03"
  Operands:
    XO: ["1604", "XO", "?"]
- Name: "MTVSRBMI_V0"
  Mnemonic: "MTVSRBMI"
  Description: "Move To VSR Byte Mask Immediate"
  Opcode: "4"
  Format: "DX_FORM_v00"
  Operands:
    XO: ["10", "XO", "?"]
- Name: "MTVSRBM_V0"
  Mnemonic: "MTVSRBM"
  Description: "Move to VSR Byte Mask"
  Opcode: "4"
  Format: "VX_FORM_v06c"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["16", "XO2", "?"]
- Name: "MTVSRDD_V0"
  Mnemonic: "MTVSRDD"
  Description: "Move To VSR Double Dword"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["435", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "MTVSRDM_V0"
  Mnemonic: "MTVSRDM"
  Description: "Move to VSR Doubleword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06c"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["19", "XO2", "?"]
- Name: "MTVSRD_V0"
  Mnemonic: "MTVSRD"
  Description: "Move To VSR Doubleword"
  Opcode: "1F"
  Format: "XX1_FORM_v03"
  Operands:
    XO: ["179", "XO", "?"]
- Name: "MTVSRHM_V0"
  Mnemonic: "MTVSRHM"
  Description: "Move to VSR Halfword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06c"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["17", "XO2", "?"]
- Name: "MTVSRQM_V0"
  Mnemonic: "MTVSRQM"
  Description: "Move to VSR Quadword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06c"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["20", "XO2", "?"]
- Name: "MTVSRWA_V0"
  Mnemonic: "MTVSRWA"
  Description: "Move To VSR Word Algebraic"
  Opcode: "1F"
  Format: "XX1_FORM_v03"
  Operands:
    XO: ["211", "XO", "?"]
- Name: "MTVSRWM_V0"
  Mnemonic: "MTVSRWM"
  Description: "Move to VSR Word Mask"
  Opcode: "4"
  Format: "VX_FORM_v06c"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["18", "XO2", "?"]
- Name: "MTVSRWS_V0"
  Mnemonic: "MTVSRWS"
  Description: "Move To VSR Word & Splat"
  Opcode: "1F"
  Format: "XX1_FORM_v03"
  Operands:
    XO: ["403", "XO", "?"]
- Name: "MTVSRWZ_V0"
  Mnemonic: "MTVSRWZ"
  Description: "Move To VSR Word and Zero"
  Opcode: "1F"
  Format: "XX1_FORM_v03"
  Operands:
    XO: ["243", "XO", "?"]
- Name: "MULHDU_V0"
  Mnemonic: "MULHDU"
  Description: "Multiply High Doubleword Unsigned (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["9", "XO", "?"]
- Name: "MULHDUx_V0"
  Mnemonic: "MULHDU."
  Description: "Multiply High Doubleword Unsigned (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["9", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "MULHD_V0"
  Mnemonic: "MULHD"
  Description: "Multiply High Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["73", "XO", "?"]
- Name: "MULHDx_V0"
  Mnemonic: "MULHD."
  Description: "Multiply High Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["73", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "MULHWU_V0"
  Mnemonic: "MULHWU"
  Description: "Multiply High Word Unsigned (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["11", "XO", "?"]
- Name: "MULHWUx_V0"
  Mnemonic: "MULHWU."
  Description: "Multiply High Word Unsigned (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["11", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "MULHW_V0"
  Mnemonic: "MULHW"
  Description: "Multiply High Word (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["75", "XO", "?"]
- Name: "MULHWx_V0"
  Mnemonic: "MULHW."
  Description: "Multiply High Word (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["75", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "MULLDO_V0"
  Mnemonic: "MULLDO"
  Description: "Multiply Low Doubleword (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["233", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "MULLDOx_V0"
  Mnemonic: "MULLDO."
  Description: "Multiply Low Doubleword (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["233", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "MULLD_V0"
  Mnemonic: "MULLD"
  Description: "Multiply Low Doubleword (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["233", "XO", "?"]
- Name: "MULLDx_V0"
  Mnemonic: "MULLD."
  Description: "Multiply Low Doubleword (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["233", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "MULLI_V0"
  Mnemonic: "MULLI"
  Description: "Multiply Low Immediate"
  Opcode: "7"
  Format: "D_FORM_v15"
- Name: "MULLWO_V0"
  Mnemonic: "MULLWO"
  Description: "Multiply Low Word (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["235", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "MULLWOx_V0"
  Mnemonic: "MULLWO."
  Description: "Multiply Low Word (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["235", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "MULLW_V0"
  Mnemonic: "MULLW"
  Description: "Multiply Low Word (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["235", "XO", "?"]
- Name: "MULLWx_V0"
  Mnemonic: "MULLW."
  Description: "Multiply Low Word (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["235", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "NAND_V0"
  Mnemonic: "NAND"
  Description: "NAND (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["476", "XO", "?"]
- Name: "NANDx_V0"
  Mnemonic: "NAND."
  Description: "NAND (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["476", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "NEGO_V0"
  Mnemonic: "NEGO"
  Description: "Negate (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["104", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "NEGOx_V0"
  Mnemonic: "NEGO."
  Description: "Negate (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["104", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "NEG_V0"
  Mnemonic: "NEG"
  Description: "Negate (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["104", "XO", "?"]
- Name: "NEGx_V0"
  Mnemonic: "NEG."
  Description: "Negate (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["104", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "NOR_V0"
  Mnemonic: "NOR"
  Description: "NOR (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["124", "XO", "?"]
- Name: "NORx_V0"
  Mnemonic: "NOR."
  Description: "NOR (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["124", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "ORC_V0"
  Mnemonic: "ORC"
  Description: "OR with Complement (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["412", "XO", "?"]
- Name: "ORCx_V0"
  Mnemonic: "ORC."
  Description: "OR with Complement (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["412", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "ORIS_V0"
  Mnemonic: "ORIS"
  Description: "OR Immediate Shifted"
  Opcode: "19"
  Format: "D_FORM_v07"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
- Name: "ORI_V0"
  Mnemonic: "ORI"
  Description: "OR Immediate"
  Opcode: "18"
  Format: "D_FORM_v07"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
- Name: "ORI_V1"
  Mnemonic: "ORI"
  Description: "OR Immediate"
  Opcode: "18"
  Format: "D_FORM_v07"
  Operands:
    UI: ['0', 'UI', '?']
    RA: ['GPR0', 'RA', '?']
    RS: ['GPR0', 'RS', '?']
- Name: "OR_V0"
  Mnemonic: "OR"
  Description: "OR (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["444", "XO", "?"]
- Name: "OR_V1"
  Mnemonic: "OR"
  Description: "OR (Rc=0) (TODO: check variant)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["444", "XO", "?"]
- Name: "ORx_V0"
  Mnemonic: "OR."
  Description: "OR (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["444", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "PASTEx_V0"
  Mnemonic: "PASTE."
  Description: "Paste & record"
  Opcode: "1F"
  Format: "X_FORM_v67b"
  Operands:
    XO: ["902", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [128], 128, IO]
- Name: "PDEPD_V0"
  Mnemonic: "PDEPD"
  Description: "Parallel Bits Deposit Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["156", "XO", "?"]
- Name: "PEXTD_V0"
  Mnemonic: "PEXTD"
  Description: "Parallel Bits Extract Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["188", "XO", "?"]
- Name: "POPCNTB_V0"
  Mnemonic: "POPCNTB"
  Description: "Population Count Bytes"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["122", "XO", "?"]
- Name: "POPCNTD_V0"
  Mnemonic: "POPCNTD"
  Description: "Population Count Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["506", "XO", "?"]
- Name: "POPCNTW_V0"
  Mnemonic: "POPCNTW"
  Description: "Population Count Word"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ["378", "XO", "?"]
- Name: "PRTYD_V0"
  Mnemonic: "PRTYD"
  Description: "Parity Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["186", "XO", "?"]
- Name: "PRTYW_V0"
  Mnemonic: "PRTYW"
  Description: "Parity Word"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["154", "XO", "?"]
- Name: "RFEBB_V0"
  Mnemonic: "RFEBB"
  Description: "Return from Event Based Branch"
  Opcode: "13"
  Format: "XL_FORM_v05"
  Operands:
    XO: ["146", "XO", "?"]
- Name: "RFID_V0"
  Mnemonic: "RFID"
  Description: "Return From Interrupt Doubleword"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ["18", "XO", "?"]
- Name: "RFSCV_V0"
  Mnemonic: "RFSCV"
  Description: "Return From System Call Vectored"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ["82", "XO", "?"]
- Name: "RLDCL_V0"
  Mnemonic: "RLDCL"
  Description: "Rotate Left Doubleword then Clear Left (Rc=0)"
  Opcode: "1E"
  Format: "MDS_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["8", "XO", "?"]
- Name: "RLDCLx_V0"
  Mnemonic: "RLDCL."
  Description: "Rotate Left Doubleword then Clear Left (Rc=1)"
  Opcode: "1E"
  Format: "MDS_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["8", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLDCR_V0"
  Mnemonic: "RLDCR"
  Description: "Rotate Left Doubleword then Clear Right (Rc=0)"
  Opcode: "1E"
  Format: "MDS_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["9", "XO", "?"]
- Name: "RLDCRx_V0"
  Mnemonic: "RLDCR."
  Description: "Rotate Left Doubleword then Clear Right (Rc=1)"
  Opcode: "1E"
  Format: "MDS_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["9", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLDICL_V0"
  Mnemonic: "RLDICL"
  Description: "Rotate Left Doubleword Immediate then Clear Left (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["0", "XO", "?"]
- Name: "RLDICLx_V0"
  Mnemonic: "RLDICL."
  Description: "Rotate Left Doubleword Immediate then Clear Left (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["0", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLDICR_V0"
  Mnemonic: "RLDICR"
  Description: "Rotate Left Doubleword Immediate then Clear Right (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v01"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["1", "XO", "?"]
- Name: "RLDICRx_V0"
  Mnemonic: "RLDICR."
  Description: "Rotate Left Doubleword Immediate then Clear Right (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v01"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["1", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLDIC_V0"
  Mnemonic: "RLDIC"
  Description: "Rotate Left Doubleword Immediate then Clear (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["2", "XO", "?"]
- Name: "RLDICx_V0"
  Mnemonic: "RLDIC."
  Description: "Rotate Left Doubleword Immediate then Clear (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["2", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLDIMI_V0"
  Mnemonic: "RLDIMI"
  Description: "Rotate Left Doubleword Immediate then Mask Insert (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["3", "XO", "?"]
- Name: "RLDIMIx_V0"
  Mnemonic: "RLDIMI."
  Description: "Rotate Left Doubleword Immediate then Mask Insert (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["3", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLWIMI_V0"
  Mnemonic: "RLWIMI"
  Description: "Rotate Left Word Immediate then Mask Insert (Rc=0)"
  Opcode: "14"
  Format: "M_FORM_v01"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
- Name: "RLWIMIx_V0"
  Mnemonic: "RLWIMI."
  Description: "Rotate Left Word Immediate then Mask Insert (Rc=1)"
  Opcode: "14"
  Format: "M_FORM_v01"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLWINM_V0"
  Mnemonic: "RLWINM"
  Description: "Rotate Left Word Immediate then AND with Mask (Rc=0)"
  Opcode: "15"
  Format: "M_FORM_v01"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
- Name: "RLWINMx_V0"
  Mnemonic: "RLWINM."
  Description: "Rotate Left Word Immediate then AND with Mask (Rc=1)"
  Opcode: "15"
  Format: "M_FORM_v01"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "RLWNM_V0"
  Mnemonic: "RLWNM"
  Description: "Rotate Left Word then AND with Mask (Rc=0)"
  Opcode: "17"
  Format: "M_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
- Name: "RLWNMx_V0"
  Mnemonic: "RLWNM."
  Description: "Rotate Left Word then AND with Mask (Rc=1)"
  Opcode: "17"
  Format: "M_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "SCV_V0"
  Mnemonic: "SCV"
  Description: "System Call Vectored"
  Opcode: "11"
  Format: "SC_FORM_v01"
- Name: "SC_V0"
  Mnemonic: "SC"
  Description: "System Call"
  Opcode: "11"
  Format: "SC_FORM_v00"
  ImplicitOperands:
    MSR: ["MSR", "O"]
    SRR0: ["SRR0", "O"]
    SRR1: ["SRR1", "O"]
- Name: "SETBCR_V0"
  Mnemonic: "SETBCR"
  Description: "Set Boolean Condition Reverse"
  Opcode: "1F"
  Format: "X_FORM_v105"
  Operands:
    XO: ["416", "XO", "?"]
- Name: "SETBC_V0"
  Mnemonic: "SETBC"
  Description: "Set Boolean Condition"
  Opcode: "1F"
  Format: "X_FORM_v105"
  Operands:
    XO: ["384", "XO", "?"]
- Name: "SETB_V0"
  Mnemonic: "SETB"
  Description: "Set Boolean"
  Opcode: "1F"
  Format: "X_FORM_v66b"
  Operands:
    XO: ["128", "XO", "?"]
- Name: "SETNBCR_V0"
  Mnemonic: "SETNBCR"
  Description: "Set Negative Boolean Condition Reverse"
  Opcode: "1F"
  Format: "X_FORM_v105"
  Operands:
    XO: ["480", "XO", "?"]
- Name: "SETNBC_V0"
  Mnemonic: "SETNBC"
  Description: "Set Negative Boolean Condition"
  Opcode: "1F"
  Format: "X_FORM_v105"
  Operands:
    XO: ["448", "XO", "?"]
- Name: "SLBIAG_V0"
  Mnemonic: "SLBIAG"
  Description: "SLB Invalidate All Global"
  Opcode: "1F"
  Format: "X_FORM_v67c"
  Operands:
    XO: ["850", "XO", "?"]
- Name: "SLBIA_V0"
  Mnemonic: "SLBIA"
  Description: "SLB Invalidate All"
  Opcode: "1F"
  Format: "X_FORM_v26"
  Operands:
    XO: ["498", "XO", "?"]
- Name: "SLBIEG_V0"
  Mnemonic: "SLBIEG"
  Description: "SLB Invalidate Entry Global"
  Opcode: "1F"
  Format: "X_FORM_v28"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["466", "XO", "?"]
- Name: "SLBIE_V0"
  Mnemonic: "SLBIE"
  Description: "SLB Invalidate Entry"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["434", "XO", "?"]
- Name: "SLBMFEE_V0"
  Mnemonic: "SLBMFEE"
  Description: "SLB Move From Entry ESID"
  Opcode: "1F"
  Format: "X_FORM_v25"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["915", "XO", "?"]
- Name: "SLBMFEV_V0"
  Mnemonic: "SLBMFEV"
  Description: "SLB Move From Entry VSID"
  Opcode: "1F"
  Format: "X_FORM_v25"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["851", "XO", "?"]
- Name: "SLBMTE_V0"
  Mnemonic: "SLBMTE"
  Description: "SLB Move To Entry"
  Opcode: "1F"
  Format: "X_FORM_v28"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["402", "XO", "?"]
- Name: "SLBSYNC_V0"
  Mnemonic: "SLBSYNC"
  Description: "SLB Synchronize"
  Opcode: "1F"
  Format: "X_FORM_v15"
  Operands:
    XO: ["338", "XO", "?"]
- Name: "SLD_V0"
  Mnemonic: "SLD"
  Description: "Shift Left Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["27", "XO", "?"]
- Name: "SLDx_V0"
  Mnemonic: "SLD."
  Description: "Shift Left Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["27", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "SLW_V0"
  Mnemonic: "SLW"
  Description: "Shift Left Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["24", "XO", "?"]
- Name: "SLWx_V0"
  Mnemonic: "SLW."
  Description: "Shift Left Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["24", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "SRADI_V0"
  Mnemonic: "SRADI"
  Description: "Shift Right Algebraic Doubleword Immediate (Rc=0)"
  Opcode: "1F"
  Format: "XS_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["413", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SRADIx_V0"
  Mnemonic: "SRADI."
  Description: "Shift Right Algebraic Doubleword Immediate (Rc=1)"
  Opcode: "1F"
  Format: "XS_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["413", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SRAD_V0"
  Mnemonic: "SRAD"
  Description: "Shift Right Algebraic Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["794", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SRADx_V0"
  Mnemonic: "SRAD."
  Description: "Shift Right Algebraic Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["794", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SRAWI_V0"
  Mnemonic: "SRAWI"
  Description: "Shift Right Algebraic Word Immediate (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v52"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["824", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SRAWIx_V0"
  Mnemonic: "SRAWI."
  Description: "Shift Right Algebraic Word Immediate (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v52"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["824", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SRAW_V0"
  Mnemonic: "SRAW"
  Description: "Shift Right Algebraic Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["792", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SRAWx_V0"
  Mnemonic: "SRAW."
  Description: "Shift Right Algebraic Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["792", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SRD_V0"
  Mnemonic: "SRD"
  Description: "Shift Right Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["539", "XO", "?"]
- Name: "SRDx_V0"
  Mnemonic: "SRD."
  Description: "Shift Right Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["539", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "SRW_V0"
  Mnemonic: "SRW"
  Description: "Shift Right Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["536", "XO", "?"]
- Name: "SRWx_V0"
  Mnemonic: "SRW."
  Description: "Shift Right Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["536", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STB_V0"
  Mnemonic: "STB"
  Description: "Store Byte"
  Opcode: "26"
  Format: "D_FORM_v04"
  MemoryOperands:
    MEM1: [["RA_abn0", "D"], [1], 1, "O"]
- Name: "STBCIX_V0"
  Mnemonic: "STBCIX"
  Description: "Store Byte Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["981", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
- Name: "STBCXx_V0"
  Mnemonic: "STBCX."
  Description: "Store Byte Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ["694", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STBUX_V0"
  Mnemonic: "STBUX"
  Description: "Store Byte with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["247", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
- Name: "STBU_V0"
  Mnemonic: "STBU"
  Description: "Store Byte with Update"
  Opcode: "27"
  Format: "D_FORM_v04"
  MemoryOperands:
    MEM1: [["RA_abn0", "D"], [1], 1, "O"]
- Name: "STBX_V0"
  Mnemonic: "STBX"
  Description: "Store Byte Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["215", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
- Name: "STDAT_V0"
  Mnemonic: "STDAT"
  Description: "Store Dword ATomic"
  Opcode: "1F"
  Format: "X_FORM_v69"
  Operands:
    XO: ["742", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0"], [8], 8, "O"]
- Name: "STDBRX_V0"
  Mnemonic: "STDBRX"
  Description: "Store Doubleword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["660", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STDBRX_V1"
  Mnemonic: "STDBRX"
  Description: "Store Doubleword Byte-Reverse Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["660", "XO", "?"]
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "O"]

- Name: "STDCIX_V0"
  Mnemonic: "STDCIX"
  Description: "Store Doubleword Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["1013", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STDCXx_V0"
  Mnemonic: "STDCX."
  Description: "Store Doubleword Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ["214", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STDCXx_V1"
  Mnemonic: "STDCX."
  Description: "Store Doubleword Conditional Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ["214", "XO", "?"]
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STDUX_V0"
  Mnemonic: "STDUX"
  Description: "Store Doubleword with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    RA: ["GPR_abn0", "RA_abn0", "IO"]
    RB: ["GPR_ai", "RB", "I"]
    XO: ["181", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STDU_V0"
  Mnemonic: "STDU"
  Description: "Store Doubleword with Update"
  Opcode: "3E"
  Format: "DS_FORM_v02"
  Operands:
    XO: ["1", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14sw"], [8], 8, "O"]
- Name: "STDX_V0"
  Mnemonic: "STDX"
  Description: "Store Doubleword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["149", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STD_V0"
  Mnemonic: "STD"
  Description: "Store Doubleword"
  Opcode: "3E"
  Format: "DS_FORM_v02"
  Operands:
    XO: ["0", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14sw"], [8], 8, "O"]
- Name: "STD_V1"
  Mnemonic: "STD"
  Description: "Store Doubleword (RA=0)"
  Opcode: "3E"
  Format: "DS_FORM_v02"
  Operands:
    XO: ["0", "XO", "?"]
    RA: [ 'GPR0', 'RA', '?' ]
  MemoryOperands:
    MEM1: [["D_14sw"], [8], 8, "O"]
- Name: "STFDPX_V0"
  Mnemonic: "STFDPX"
  Description: "Store Floating-Point Double Pair Indexed"
  Opcode: "1F"
  Format: "X_FORM_v38"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["919", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "O"]
- Name: "STFDP_V0"
  Mnemonic: "STFDP"
  Description: "Store Floating-Point Double Pair"
  Opcode: "3D"
  Format: "DS_FORM_v04"
  Operands:
    XO: ["0", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14qw"], [16], 16, "O"]
- Name: "STFDUX_V0"
  Mnemonic: "STFDUX"
  Description: "Store Floating-Point Double with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO: ["759", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STFDU_V0"
  Mnemonic: "STFDU"
  Description: "Store Floating-Point Double with Update"
  Opcode: "37"
  Format: "D_FORM_v13"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16dw"], [8], 8, "O"]
- Name: "STFDX_V0"
  Mnemonic: "STFDX"
  Description: "Store Floating-Point Double Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO: ["727", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STFDX_V1"
  Mnemonic: "STFDX"
  Description: "Store Floating-Point Double Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ["727", "XO_10", "?"]
    RA: ['GPR0', 'RA', '?']                                                     
    RB: ['GPR_ab', 'RB', 'I']     
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "O"]
- Name: "STFD_V0"
  Mnemonic: "STFD"
  Description: "Store Floating-Point Double"
  Opcode: "36"
  Format: "D_FORM_v13"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16dw"], [8], 8, "O"]
- Name: "STFIWX_V0"
  Mnemonic: "STFIWX"
  Description: "Store Floating-Point as Integer Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO: ["983", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STFIWX_V1"
  Mnemonic: "STFIWX"
  Description: "Store Floating-Point as Integer Word Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
    XO: ["983", "XO", "?"]
  MemoryOperands:
    MEM1: [["RB_ai"], [4], 4, "O"]
- Name: "STFS_V0"
  Mnemonic: "STFS"
  Description: "Store Floating-Point Single"
  Opcode: "34"
  Format: "D_FORM_v14"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16sw"], [4], 4, "O"]
- Name: "STFSUX_V0"
  Mnemonic: "STFSUX"
  Description: "Store Floating-Point Single with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO: ["695", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STFSUX_V1"
  Mnemonic: "STFSUX"
  Description: "Store Floating-Point Single with Update Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ["695", "XO_10", "?"]
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
  MemoryOperands:
    MEM1: [["RB_ai"], [4], 4, "O"]
- Name: "STFSU_V0"
  Mnemonic: "STFSU"
  Description: "Store Floating-Point Single with Update"
  Opcode: "35"
  Format: "D_FORM_v14"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16sw"], [4], 4, "O"]
- Name: "STFSX_V0"
  Mnemonic: "STFSX"
  Description: "Store Floating-Point Single Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO: ["663", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STFSX_V1"
  Mnemonic: "STFSX"
  Description: "Store Floating-Point Single Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ["663", "XO_10", "?"]
    RA: ['GPR0', 'RA', '?']                                                     
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [["RB_ai"], [4], 4, "O"]
- Name: "STHBRX_V0"
  Mnemonic: "STHBRX"
  Description: "Store Halfword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["918", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "O"]
- Name: "STHCIX_V0"
  Mnemonic: "STHCIX"
  Description: "Store Halfword Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["949", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
- Name: "STHCXx_V0"
  Mnemonic: "STHCX."
  Description: "Store Halfword Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ["726", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STHUX_V0"
  Mnemonic: "STHUX"
  Description: "Store Halfword with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    RA: ["GPR_abn0", "RA", "IO"]
    XO: ["439", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "O"]
- Name: "STHU_V0"
  Mnemonic: "STHU"
  Description: "Store Halfword with Update"
  Opcode: "2D"
  Format: "D_FORM_v05"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16hw"], [2], 2, "O"]
- Name: "STHX_V0"
  Mnemonic: "STHX"
  Description: "Store Halfword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["407", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "O"]
- Name: "STH_V0"
  Mnemonic: "STH"
  Description: "Store Halfword"
  Opcode: "2C"
  Format: "D_FORM_v05"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16hw"], [2], 2, "O"]
- Name: "STMW_V0"
  Mnemonic: "STMW"
  Description: "Store Multiple Word"
  Opcode: "2F"
  Format: "D_FORM_v04"
  MemoryOperands:
    MEM1: [["RA_abn0", "D"], ["#REGMAX-RS", "+1", "*4"], -1, "O"]
- Name: "STOP_V0"
  Mnemonic: "STOP"
  Description: "Stop"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO_10: ["370", "XO", "?"]
- Name: "STQ_V0"
  Mnemonic: "STQ"
  Description: "Store Quadword"
  Opcode: "3E"
  Format: "DS_FORM_v05"
  Operands:
    XO: ["2", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14qw"], [16], 16, "O"]
- Name: "STSWI_V0"
  Mnemonic: "STSWI"
  Description: "Store String Word Immediate"
  Opcode: "1F"
  Format: "X_FORM_v24"
  Operands:
    XO: ["725", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0"], ["NB", "CEIL4"], -1, "O"]
- Name: "STSWX_V0"
  Mnemonic: "STSWX"
  Description: "Store String Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ["661", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], ["XER", "CEIL4", "min255"], -1, "O"]
  ImplicitOperands:
    XER: ["XER", "I"]
- Name: "STVEBX_V0"
  Mnemonic: "STVEBX"
  Description: "Store Vector Element Byte Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["135", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
- Name: "STVEHX_V0"
  Mnemonic: "STVEHX"
  Description: "Store Vector Element Halfword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["167", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [2], 2, "O"]
- Name: "STVEWX_V0"
  Mnemonic: "STVEWX"
  Description: "Store Vector Element Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["199", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STVXL_V0"
  Mnemonic: "STVXL"
  Description: "Store Vector Indexed LRU"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["487", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "O"]
- Name: "STVX_V0"
  Mnemonic: "STVX"
  Description: "Store Vector Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["231", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "O"]
- Name: "STWAT_V0"
  Mnemonic: "STWAT"
  Description: "Store Word ATomic"
  Opcode: "1F"
  Format: "X_FORM_v69"
  Operands:
    XO: ["710", "XO", "?"]
- Name: "STWBRX_V0"
  Mnemonic: "STWBRX"
  Description: "Store Word Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v51"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["662", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STWCIX_V0"
  Mnemonic: "STWCIX"
  Description: "Store Word Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v51"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["917", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
- Name: "STWCXx_V0"
  Mnemonic: "STWCX."
  Description: "Store Word Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ["150", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [1], 1, "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STWCXx_V1"
  Mnemonic: "STWCX."
  Description: "Store Word Conditional Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ["150", "XO", "?"]
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
  MemoryOperands:
    MEM1: [["RB_ai"], [1], 1, "O"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "STWUX_V0"
  Mnemonic: "STWUX"
  Description: "Store Word with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    RA: ["GPR_abn0", "RA_abn0", "IO"]
    XO: ["183", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STWU_V0"
  Mnemonic: "STWU"
  Description: "Store Word with Update"
  Opcode: "25"
  Format: "D_FORM_v06"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16"], [4], 4, "O"]
- Name: "STWX_V0"
  Mnemonic: "STWX"
  Description: "Store Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v51"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["151", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STW_V0"
  Mnemonic: "STW"
  Description: "Store Word"
  Opcode: "24"
  Format: "D_FORM_v06"
  MemoryOperands:
    MEM1: [["RA_abn0", "D_16"], [4], 4, "O"]
- Name: "STW_V1"
  Mnemonic: "STW"
  Description: "Store Word (RA=0)"
  Opcode: "24"
  Format: "D_FORM_v06"
  Operands:
    RA: ['GPR0', 'RA', '?']
  MemoryOperands:
    MEM1: [["D_16"], [4], 4, "O"]
- Name: "STXSDX_V0"
  Mnemonic: "STXSDX"
  Description: "Store VSR Scalar Doubleword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["716", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXSDX_V1"
  Mnemonic: "STXSDX"
  Description: "Store VSR Scalar Doubleword Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO_10: ["716", "XO_10", "?"]
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [["RB_ai"], [8], 8, "O"]
- Name: "STXSD_V0"
  Mnemonic: "STXSD"
  Description: "Store VSX Scalar Dword"
  Opcode: "3D"
  Format: "DS_FORM_v11b"
  Operands:
    XO: ["2", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14sw"], [8], 8, "O"]
- Name: "STXSIBX_V0"
  Mnemonic: "STXSIBX"
  Description: "Store VSX Scalar as Integer Byte Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["909", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXSIHX_V0"
  Mnemonic: "STXSIHX"
  Description: "Store VSX Scalar as Integer Hword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["941", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXSIWX_V0"
  Mnemonic: "STXSIWX"
  Description: "Store VSX Scalar as Integer Word Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["140", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STXSSPX_V0"
  Mnemonic: "STXSSPX"
  Description: "Store VSR Scalar Word Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["652", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [4], 4, "O"]
- Name: "STXSSP_V0"
  Mnemonic: "STXSSP"
  Description: "Store VSX Scalar SP"
  Opcode: "3D"
  Format: "DS_FORM_v11b"
  Operands:
    XO: ["3", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_14sw"], [8], 8, "O"]
- Name: "STXVX_V0"
  Mnemonic: "STXVX"
  Description: "Store VSX Vector Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["396", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXVB16X_V0"
  Mnemonic: "STXVB16X"
  Description: "Store VSX Vector Byte*16 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["1004", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXVD2X_V0"
  Mnemonic: "STXVD2X"
  Description: "Store VSR Vector Doubleword*2 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["972", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "O"]
- Name: "STXVD2X_V1"
  Mnemonic: "STXVD2X"
  Description: "Store VSR Vector Doubleword*2 Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
    XO: ["972", "XO", "?"]
  MemoryOperands:
    MEM1: [["RB_ai"], [16], 16, "O"]
- Name: "STXVH8X_V0"
  Mnemonic: "STXVH8X"
  Description: "Store VSX Vector Hword*8 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["940", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXVLL_V0"
  Mnemonic: "STXVLL"
  Description: "Store VSX Vector Left-justified with Length"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["429", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXVL_V0"
  Mnemonic: "STXVL"
  Description: "Store VSX Vector with Length"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["397", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "O"]
- Name: "STXVPX_V0"
  Mnemonic: "STXVPX"
  Description: "Store VSX Vector Paired Indexed"
  Opcode: "1F"
  Format: "X_FORM_v103"
  Operands:
    XO: ["461", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [32], 32, "O"]
- Name: "STXVPX_V1"
  Mnemonic: "STXVPX"
  Description: "Store VSX Vector Paired Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v103"
  Operands:
    RA: ["GPR0", "RA", "?"]
    RB: ["GPR_ab", "RB", "I"]
    XO: ["461", "XO", "?"]
  MemoryOperands:
    MEM1: [["RB_ai"], [32], 32, "O"]
- Name: "STXVP_V0"
  Mnemonic: "STXVP"
  Description: "Store VSX Vector Paired"
  Opcode: "6"
  Format: "X_FORM_v104"
  Operands:
    XO: ["1", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_12qw"], [32], 32, "O"]
- Name: "STXVRBX_V0"
  Mnemonic: "STXVRBX"
  Description: "Store VSX Vector Rightmost Byte Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["141", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "STXVRDX_V0"
  Mnemonic: "STXVRDX"
  Description: "Store VSX Vector Rightmost Doubleword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["237", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "STXVRHX_V0"
  Mnemonic: "STXVRHX"
  Description: "Store VSX Vector Rightmost Halfword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["173", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "STXVRWX_V0"
  Mnemonic: "STXVRWX"
  Description: "Store VSX Vector Rightmost Word Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO: ["205", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [8], 8, "I"]
- Name: "STXVW4X_V0"
  Mnemonic: "STXVW4X"
  Description: "Store VSR Vector Word*4 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO: ["908", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "RB_ai"], [16], 16, "O"]
- Name: "STXV_V0"
  Mnemonic: "STXV"
  Description: "Store VSX Vector"
  Opcode: "3D"
  Format: "DQX_FORM_v11"
  Operands:
    XO: ["5", "XO", "?"]
  MemoryOperands:
    MEM1: [["RA_abn0", "D_12qw"], [16], 16, "O"]
- Name: "SUBFCO_V0"
  Mnemonic: "SUBFCO"
  Description: "Subtract From Carrying (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["8", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SUBFCOx_V0"
  Mnemonic: "SUBFCO."
  Description: "Subtract From Carrying (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["8", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SUBFC_V0"
  Mnemonic: "SUBFC"
  Description: "Subtract From Carrying (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["8", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SUBFCx_V0"
  Mnemonic: "SUBFC."
  Description: "Subtract From Carrying (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["8", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SUBFEO_V0"
  Mnemonic: "SUBFEO"
  Description: "Subtract From Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "SUBFEOx_V0"
  Mnemonic: "SUBFEO."
  Description: "Subtract From Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "SUBFE_V0"
  Mnemonic: "SUBFE"
  Description: "Subtract From Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "SUBFEx_V0"
  Mnemonic: "SUBFE."
  Description: "Subtract From Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "SUBFIC_V0"
  Mnemonic: "SUBFIC"
  Description: "Subtract From Immediate Carrying"
  Opcode: "8"
  Format: "D_FORM_v03"
  Operands:
    RA: ["GPR_regs", "RA", "I"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SUBFMEO_V0"
  Mnemonic: "SUBFMEO"
  Description: "Subtract From Minus One Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["232", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "SUBFMEOx_V0"
  Mnemonic: "SUBFMEO."
  Description: "Subtract From Minus One Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["232", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "SUBFME_V0"
  Mnemonic: "SUBFME"
  Description: "Subtract From Minus One Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["232", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "SUBFMEx_V0"
  Mnemonic: "SUBFME."
  Description: "Subtract From Minus One Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["232", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "SUBFO_V0"
  Mnemonic: "SUBFO"
  Description: "Subtract From (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["40", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "O"]
- Name: "SUBFOx_V0"
  Mnemonic: "SUBFO."
  Description: "Subtract From (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["40", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "O"]
- Name: "SUBFZEO_V0"
  Mnemonic: "SUBFZEO"
  Description: "Subtract From Zero Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["200", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "SUBFZEOx_V0"
  Mnemonic: "SUBFZEO."
  Description: "Subtract From Zero Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["1", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["200", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "SUBFZE_V0"
  Mnemonic: "SUBFZE"
  Description: "Subtract From Zero Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["200", "XO", "?"]
  ImplicitOperands:
    XER: ["XER", "IO"]
- Name: "SUBFZEx_V0"
  Mnemonic: "SUBFZE."
  Description: "Subtract From Zero Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["200", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
    XER: ["XER", "IO"]
- Name: "SUBF_V0"
  Mnemonic: "SUBF"
  Description: "Subtract From (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["0", "Rc", "I"]
    XO: ["40", "XO", "?"]
- Name: "SUBFx_V0"
  Mnemonic: "SUBF."
  Description: "Subtract From (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ["0", "OE", "I"]
    Rc: ["1", "Rc", "I"]
    XO: ["40", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "SYNC_V0"
  Mnemonic: "SYNC"
  Description: "Synchronize"
  Opcode: "1F"
  Format: "X_FORM_v32"
  Operands:
    XO: ["598", "XO", "?"]
- Name: "TABORTx_V0"
  Mnemonic: "TABORT."
  Description: "Transaction Abort"
  Opcode: "1F"
  Format: "X_FORM_v63"
  Operands:
    XO: ["910", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "TCHECK_V0"
  Mnemonic: "TCHECK"
  Description: "Transaction Check"
  Opcode: "1F"
  Format: "X_FORM_v67"
  Operands:
    XO: ["718", "XO", "?"]
- Name: "TDI_V0"
  Mnemonic: "TDI"
  Description: "Trap Doubleword Immediate"
  Opcode: "2"
  Format: "D_FORM_v10"
- Name: "TDI_V1"
  Mnemonic: "TDI"
  Description: "Trap Doubleword Immediate (TODO: check variant) (TODO: check operands)"
  Opcode: "2"
  Format: "D_FORM_v10"
- Name: "TD_V0"
  Mnemonic: "TD"
  Description: "Trap Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v02"
  Operands:
    XO: ["68", "XO", "?"]
- Name: "TD_V1"
  Mnemonic: "TD"
  Description: "Trap Doubleword (TODO: check variant)"
  Opcode: "1F"
  Format: "X_FORM_v02"
  Operands:
    XO: ["68", "XO", "?"]
- Name: "TENDx_V0"
  Mnemonic: "TEND."
  Description: "Transaction End"
  Opcode: "1F"
  Format: "X_FORM_v62"
  Operands:
    XO: ["686", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "TLBIEL_V0"
  Mnemonic: "TLBIEL"
  Description: "TLB Invalidate Entry Local"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ["274", "XO", "?"]
- Name: "TLBIE_V0"
  Mnemonic: "TLBIE"
  Description: "TLB Invalidate Entry"
  Opcode: "1F"
  Format: "X_FORM_v28b"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["306", "XO", "?"]
- Name: "TLBSYNC_V0"
  Mnemonic: "TLBSYNC"
  Description: "TLB Synchronize"
  Opcode: "1F"
  Format: "X_FORM_v30"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["566", "XO", "?"]
- Name: "TRECHKPTx_V0"
  Mnemonic: "TRECHKPT."
  Description: "Transaction Recheckpoint"
  Opcode: "1F"
  Format: "X_FORM_v30"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["1006", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "TRECLAIMx_V0"
  Mnemonic: "TRECLAIM."
  Description: "Transaction Reclaim"
  Opcode: "1F"
  Format: "X_FORM_v63"
  Operands:
    XO: ["942", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "TSRx_V0"
  Mnemonic: "TSR."
  Description: "Transaction Suspend or Resume"
  Opcode: "1F"
  Format: "X_FORM_v66"
  Operands:
    XO: ["750", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "TWI_V0"
  Mnemonic: "TWI"
  Description: "Trap Word Immediate"
  Opcode: "3"
  Format: "D_FORM_v10"
- Name: "TWI_V1"
  Mnemonic: "TWI"
  Description: "Trap Word Immediate (TODO: check variant) (TODO: check operands)"
  Opcode: "3"
  Format: "D_FORM_v10"
- Name: "TW_V0"
  Mnemonic: "TW"
  Description: "Trap Word"
  Opcode: "1F"
  Format: "X_FORM_v02"
  Operands:
    XO: ["4", "XO", "?"]
- Name: "TW_V1"
  Mnemonic: "TW"
  Description: "Trap Word (TODO: check variant)"
  Opcode: "1F"
  Format: "X_FORM_v02"
  Operands:
    XO: ["4", "XO", "?"]
- Name: "URFID_V0"
  Mnemonic: "URFID"
  Description: "Ultravisor Return From Interrupt Doubleword"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ["306", "XO", "?"]
- Name: "VABSDUB_V0"
  Mnemonic: "VABSDUB"
  Description: "Vector Absolute Difference Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1027", "XO", "?"]
- Name: "VABSDUH_V0"
  Mnemonic: "VABSDUH"
  Description: "Vector Absolute Difference Unsigned Hword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1091", "XO", "?"]
- Name: "VABSDUW_V0"
  Mnemonic: "VABSDUW"
  Description: "Vector Absolute Difference Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1155", "XO", "?"]
- Name: "VADDCUQ_V0"
  Mnemonic: "VADDCUQ"
  Description: "Vector Add & write Carry Unsigned Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["320", "XO", "?"]
- Name: "VADDCUW_V0"
  Mnemonic: "VADDCUW"
  Description: "Vector Add and Write Carry-Out Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["384", "XO", "?"]
- Name: "VADDECUQ_V0"
  Mnemonic: "VADDECUQ"
  Description: "Vector Add Extended & write Carry Unsigned Quadword"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["61", "XO", "?"]
- Name: "VADDEUQM_V0"
  Mnemonic: "VADDEUQM"
  Description: "Vector Add Extended Unsigned Quadword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["60", "XO", "?"]
- Name: "VADDFP_V0"
  Mnemonic: "VADDFP"
  Description: "Vector Add Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["10", "XO", "?"]
- Name: "VADDSBS_V0"
  Mnemonic: "VADDSBS"
  Description: "Vector Add Signed Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["768", "XO", "?"]
- Name: "VADDSHS_V0"
  Mnemonic: "VADDSHS"
  Description: "Vector Add Signed Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["832", "XO", "?"]
- Name: "VADDSWS_V0"
  Mnemonic: "VADDSWS"
  Description: "Vector Add Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["896", "XO", "?"]
- Name: "VADDUBM_V0"
  Mnemonic: "VADDUBM"
  Description: "Vector Add Unsigned Byte Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["0", "XO", "?"]
- Name: "VADDUBS_V0"
  Mnemonic: "VADDUBS"
  Description: "Vector Add Unsigned Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["512", "XO", "?"]
- Name: "VADDUDM_V0"
  Mnemonic: "VADDUDM"
  Description: "Vector Add Unsigned Doubleword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["192", "XO", "?"]
- Name: "VADDUHM_V0"
  Mnemonic: "VADDUHM"
  Description: "Vector Add Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["64", "XO", "?"]
- Name: "VADDUHS_V0"
  Mnemonic: "VADDUHS"
  Description: "Vector Add Unsigned Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["576", "XO", "?"]
- Name: "VADDUQM_V0"
  Mnemonic: "VADDUQM"
  Description: "Vector Add Unsigned Quadword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["256", "XO", "?"]
- Name: "VADDUWM_V0"
  Mnemonic: "VADDUWM"
  Description: "Vector Add Unsigned Word Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["128", "XO", "?"]
- Name: "VADDUWS_V0"
  Mnemonic: "VADDUWS"
  Description: "Vector Add Unsigned Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["640", "XO", "?"]
- Name: "VANDC_V0"
  Mnemonic: "VANDC"
  Description: "Vector Logical AND with Complement"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1092", "XO", "?"]
- Name: "VAND_V0"
  Mnemonic: "VAND"
  Description: "Vector Logical AND"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1028", "XO", "?"]
- Name: "VAVGSB_V0"
  Mnemonic: "VAVGSB"
  Description: "Vector Average Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1282", "XO", "?"]
- Name: "VAVGSH_V0"
  Mnemonic: "VAVGSH"
  Description: "Vector Average Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1346", "XO", "?"]
- Name: "VAVGSW_V0"
  Mnemonic: "VAVGSW"
  Description: "Vector Average Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1410", "XO", "?"]
- Name: "VAVGUB_V0"
  Mnemonic: "VAVGUB"
  Description: "Vector Average Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1026", "XO", "?"]
- Name: "VAVGUH_V0"
  Mnemonic: "VAVGUH"
  Description: "Vector Average Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1090", "XO", "?"]
- Name: "VAVGUW_V0"
  Mnemonic: "VAVGUW"
  Description: "Vector Average Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1154", "XO", "?"]
- Name: "VBPERMD_V0"
  Mnemonic: "VBPERMD"
  Description: "Vector Bit Permute Dword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1484", "XO", "?"]
- Name: "VBPERMQ_V0"
  Mnemonic: "VBPERMQ"
  Description: "Vector Bit Permute Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1356", "XO", "?"]
- Name: "VCFSX_V0"
  Mnemonic: "VCFSX"
  Description: "Vector Convert From Signed Fixed-Point Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO: ["842", "XO", "?"]
- Name: "VCFUGED_V0"
  Mnemonic: "VCFUGED"
  Description: "Vector Centrifuge Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1357", "XO", "?"]
- Name: "VCFUX_V0"
  Mnemonic: "VCFUX"
  Description: "Vector Convert From Unsigned Fixed-Point Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO: ["778", "XO", "?"]
- Name: "VCIPHERLAST_V0"
  Mnemonic: "VCIPHERLAST"
  Description: "Vector AES Cipher Last"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1289", "XO", "?"]
- Name: "VCIPHER_V0"
  Mnemonic: "VCIPHER"
  Description: "Vector AES Cipher"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1288", "XO", "?"]
- Name: "VCLRLB_V0"
  Mnemonic: "VCLRLB"
  Description: "Vector Clear Leftmost Bytes"
  Opcode: "4"
  Format: "VX_FORM_v106"
  Operands:
    XO: ["397", "XO", "?"]
- Name: "VCLRRB_V0"
  Mnemonic: "VCLRRB"
  Description: "Vector Clear Rightmost Bytes"
  Opcode: "4"
  Format: "VX_FORM_v106"
  Operands:
    XO: ["461", "XO", "?"]
- Name: "VCLZB_V0"
  Mnemonic: "VCLZB"
  Description: "Vector Count Leading Zeros Byte"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1794", "XO", "?"]
- Name: "VCLZDM_V0"
  Mnemonic: "VCLZDM"
  Description: "Vector Count Leading Zeros Doubleword under bit Mask"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1924", "XO", "?"]
- Name: "VCLZD_V0"
  Mnemonic: "VCLZD"
  Description: "Vector Count Leading Zeros Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1986", "XO", "?"]
- Name: "VCLZH_V0"
  Mnemonic: "VCLZH"
  Description: "Vector Count Leading Zeros Halfword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1858", "XO", "?"]
- Name: "VCLZLSBB_V0"
  Mnemonic: "VCLZLSBB"
  Description: "Vector Count Leading Zero Least-Significant Bits Byte"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "VCLZW_V0"
  Mnemonic: "VCLZW"
  Description: "Vector Count Leading Zeros Word"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1922", "XO", "?"]
- Name: "VCMPBFP_V0"
  Mnemonic: "VCMPBFP"
  Description: "Vector Compare Bounds Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["966", "XO", "?"]
- Name: "VCMPBFPx_V0"
  Mnemonic: "VCMPBFP."
  Description: "Vector Compare Bounds Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["966", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPEQFP_V0"
  Mnemonic: "VCMPEQFP"
  Description: "Vector Compare Equal To Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["198", "XO", "?"]
- Name: "VCMPEQFPx_V0"
  Mnemonic: "VCMPEQFP."
  Description: "Vector Compare Equal To Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["198", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPEQUB_V0"
  Mnemonic: "VCMPEQUB"
  Description: "Vector Compare Equal To Unsigned Byte (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["6", "XO", "?"]
- Name: "VCMPEQUBx_V0"
  Mnemonic: "VCMPEQUB."
  Description: "Vector Compare Equal To Unsigned Byte (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["6", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPEQUD_V0"
  Mnemonic: "VCMPEQUD"
  Description: "Vector Compare Equal To Unsigned Doubleword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["199", "XO", "?"]
- Name: "VCMPEQUDx_V0"
  Mnemonic: "VCMPEQUD."
  Description: "Vector Compare Equal To Unsigned Doubleword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["199", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPEQUH_V0"
  Mnemonic: "VCMPEQUH"
  Description: "Vector Compare Equal To Unsigned Halfword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["70", "XO", "?"]
- Name: "VCMPEQUHx_V0"
  Mnemonic: "VCMPEQUH."
  Description: "Vector Compare Equal To Unsigned Halfword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["70", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPEQUQ_V0"
  Mnemonic: "VCMPEQUQ"
  Description: "Vector Compare Equal Quadword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["455", "XO", "?"]
- Name: "VCMPEQUQx_V0"
  Mnemonic: "VCMPEQUQ."
  Description: "Vector Compare Equal Quadword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["455", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VCMPEQUW_V0"
  Mnemonic: "VCMPEQUW"
  Description: "Vector Compare Equal To Unsigned Word (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["134", "XO", "?"]
- Name: "VCMPEQUWx_V0"
  Mnemonic: "VCMPEQUW."
  Description: "Vector Compare Equal To Unsigned Word (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["134", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGEFP_V0"
  Mnemonic: "VCMPGEFP"
  Description: "Vector Compare Greater Than or Equal To Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["454", "XO", "?"]
- Name: "VCMPGEFPx_V0"
  Mnemonic: "VCMPGEFP."
  Description: "Vector Compare Greater Than or Equal To Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["454", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTFP_V0"
  Mnemonic: "VCMPGTFP"
  Description: "Vector Compare Greater Than Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["710", "XO", "?"]
- Name: "VCMPGTFPx_V0"
  Mnemonic: "VCMPGTFP."
  Description: "Vector Compare Greater Than Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["710", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTSB_V0"
  Mnemonic: "VCMPGTSB"
  Description: "Vector Compare Greater Than Signed Byte (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["774", "XO", "?"]
- Name: "VCMPGTSBx_V0"
  Mnemonic: "VCMPGTSB."
  Description: "Vector Compare Greater Than Signed Byte (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["774", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTSD_V0"
  Mnemonic: "VCMPGTSD"
  Description: "Vector Compare Greater Than Signed Doubleword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["967", "XO", "?"]
- Name: "VCMPGTSDx_V0"
  Mnemonic: "VCMPGTSD."
  Description: "Vector Compare Greater Than Signed Doubleword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["967", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTSH_V0"
  Mnemonic: "VCMPGTSH"
  Description: "Vector Compare Greater Than Signed Halfword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["838", "XO", "?"]
- Name: "VCMPGTSHx_V0"
  Mnemonic: "VCMPGTSH."
  Description: "Vector Compare Greater Than Signed Halfword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["838", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTSQ_V0"
  Mnemonic: "VCMPGTSQ"
  Description: "Vector Compare Greater Than Signed Quadword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["903", "XO", "?"]
- Name: "VCMPGTSQx_V0"
  Mnemonic: "VCMPGTSQ."
  Description: "Vector Compare Greater Than Signed Quadword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["903", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VCMPGTSW_V0"
  Mnemonic: "VCMPGTSW"
  Description: "Vector Compare Greater Than Signed Word (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["902", "XO", "?"]
- Name: "VCMPGTSWx_V0"
  Mnemonic: "VCMPGTSW."
  Description: "Vector Compare Greater Than Signed Word (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["902", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTUB_V0"
  Mnemonic: "VCMPGTUB"
  Description: "Vector Compare Greater Than Unsigned Byte (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["518", "XO", "?"]
- Name: "VCMPGTUBx_V0"
  Mnemonic: "VCMPGTUB."
  Description: "Vector Compare Greater Than Unsigned Byte (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["518", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTUD_V0"
  Mnemonic: "VCMPGTUD"
  Description: "Vector Compare Greater Than Unsigned Doubleword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["711", "XO", "?"]
- Name: "VCMPGTUDx_V0"
  Mnemonic: "VCMPGTUD."
  Description: "Vector Compare Greater Than Unsigned Doubleword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["711", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTUH_V0"
  Mnemonic: "VCMPGTUH"
  Description: "Vector Compare Greater Than Unsigned Halfword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["582", "XO", "?"]
- Name: "VCMPGTUHx_V0"
  Mnemonic: "VCMPGTUH."
  Description: "Vector Compare Greater Than Unsigned Halfword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["582", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPGTUQ_V0"
  Mnemonic: "VCMPGTUQ"
  Description: "Vector Compare Greater Than Unsigned Quadword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["647", "XO", "?"]
- Name: "VCMPGTUQx_V0"
  Mnemonic: "VCMPGTUQ."
  Description: "Vector Compare Greater Than Unsigned Quadword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["647", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VCMPGTUW_V0"
  Mnemonic: "VCMPGTUW"
  Description: "Vector Compare Greater Than Unsigned Word (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["646", "XO", "?"]
- Name: "VCMPGTUWx_V0"
  Mnemonic: "VCMPGTUW."
  Description: "Vector Compare Greater Than Unsigned Word (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["646", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
- Name: "VCMPNEB_V0"
  Mnemonic: "VCMPNEB"
  Description: "Vector Compare Not Equal Byte"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["7", "XO", "?"]
- Name: "VCMPNEBx_V0"
  Mnemonic: "VCMPNEB."
  Description: "Vector Compare Not Equal Byte & record"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["7", "XO", "?"]
- Name: "VCMPNEH_V0"
  Mnemonic: "VCMPNEH"
  Description: "Vector Compare Not Equal Hword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["71", "XO", "?"]
- Name: "VCMPNEHx_V0"
  Mnemonic: "VCMPNEH."
  Description: "Vector Compare Not Equal Hword & record"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["71", "XO", "?"]
- Name: "VCMPNEW_V0"
  Mnemonic: "VCMPNEW"
  Description: "Vector Compare Not Equal Word"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["135", "XO", "?"]
- Name: "VCMPNEWx_V0"
  Mnemonic: "VCMPNEW."
  Description: "Vector Compare Not Equal Word & record"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["135", "XO", "?"]
- Name: "VCMPNEZB_V0"
  Mnemonic: "VCMPNEZB"
  Description: "Vector Compare Not Equal or Zero Byte"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["263", "XO", "?"]
- Name: "VCMPNEZBx_V0"
  Mnemonic: "VCMPNEZB."
  Description: "Vector Compare Not Equal or Zero Byte & record"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["263", "XO", "?"]
- Name: "VCMPNEZH_V0"
  Mnemonic: "VCMPNEZH"
  Description: "Vector Compare Not Equal or Zero Hword"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["327", "XO", "?"]
- Name: "VCMPNEZHx_V0"
  Mnemonic: "VCMPNEZH."
  Description: "Vector Compare Not Equal or Zero Hword & record"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["327", "XO", "?"]
- Name: "VCMPNEZW_V0"
  Mnemonic: "VCMPNEZW"
  Description: "Vector Compare Not Equal or Zero Word"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["391", "XO", "?"]
- Name: "VCMPNEZWx_V0"
  Mnemonic: "VCMPNEZW."
  Description: "Vector Compare Not Equal or Zero Word & record"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["391", "XO", "?"]
- Name: "VCMPSQ_V0"
  Mnemonic: "VCMPSQ"
  Description: "Vector Compare Signed Quadword"
  Opcode: "4"
  Format: "VX_FORM_v107"
  Operands:
    XO: ["321", "XO", "?"]
- Name: "VCMPUQ_V0"
  Mnemonic: "VCMPUQ"
  Description: "Vector Compare Unsigned Quadword"
  Opcode: "4"
  Format: "VX_FORM_v107"
  Operands:
    XO: ["257", "XO", "?"]
- Name: "VCNTMBB_V0"
  Mnemonic: "VCNTMBB"
  Description: "Vector Count Mask Bits Byte"
  Opcode: "4"
  Format: "VX_FORM_v06d"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["12", "XO2", "?"]
- Name: "VCNTMBD_V0"
  Mnemonic: "VCNTMBD"
  Description: "Vector Count Mask Bits Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v06d"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["15", "XO2", "?"]
- Name: "VCNTMBH_V0"
  Mnemonic: "VCNTMBH"
  Description: "Vector Count Mask Bits Halfword"
  Opcode: "4"
  Format: "VX_FORM_v06d"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["13", "XO2", "?"]
- Name: "VCNTMBW_V0"
  Mnemonic: "VCNTMBW"
  Description: "Vector Count Mask Bits Word"
  Opcode: "4"
  Format: "VX_FORM_v06d"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["14", "XO2", "?"]
- Name: "VCTSXS_V0"
  Mnemonic: "VCTSXS"
  Description: "Vector Convert To Signed Fixed-Point Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO: ["970", "XO", "?"]
- Name: "VCTUXS_V0"
  Mnemonic: "VCTUXS"
  Description: "Vector Convert To Unsigned Fixed-Point Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO: ["906", "XO", "?"]
- Name: "VCTZB_V0"
  Mnemonic: "VCTZB"
  Description: "Vector Count Trailing Zeros Byte"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["28", "XO2", "?"]
- Name: "VCTZDM_V0"
  Mnemonic: "VCTZDM"
  Description: "Vector Count Trailing Zeros Doubleword under bit Mask"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1988", "XO", "?"]
- Name: "VCTZD_V0"
  Mnemonic: "VCTZD"
  Description: "Vector Count Trailing Zeros Dword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO2: ["31", "XO2", "?"]
    XO: ["1538", "XO", "?"]
- Name: "VCTZH_V0"
  Mnemonic: "VCTZH"
  Description: "Vector Count Trailing Zeros Hword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["29", "XO2", "?"]
- Name: "VCTZLSBB_V0"
  Mnemonic: "VCTZLSBB"
  Description: "Vector Count Trailing Zero Least-Significant Bits Byte"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "VCTZW_V0"
  Mnemonic: "VCTZW"
  Description: "Vector Count Trailing Zeros Word"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["30", "XO2", "?"]
- Name: "VDIVESD_V0"
  Mnemonic: "VDIVESD"
  Description: "Vector Divide Extended Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["971", "XO", "?"]
- Name: "VDIVESQ_V0"
  Mnemonic: "VDIVESQ"
  Description: "Vector Divide Extended Signed Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["779", "XO", "?"]
- Name: "VDIVESW_V0"
  Mnemonic: "VDIVESW"
  Description: "Vector Divide Extended Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["907", "XO", "?"]
- Name: "VDIVEUD_V0"
  Mnemonic: "VDIVEUD"
  Description: "Vector Divide Extended Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["715", "XO", "?"]
- Name: "VDIVEUQ_V0"
  Mnemonic: "VDIVEUQ"
  Description: "Vector Divide Extended Unsigned Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["523", "XO", "?"]
- Name: "VDIVEUW_V0"
  Mnemonic: "VDIVEUW"
  Description: "Vector Divide Extended Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["651", "XO", "?"]
- Name: "VDIVSD_V0"
  Mnemonic: "VDIVSD"
  Description: "Vector Divide Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["459", "XO", "?"]
- Name: "VDIVSQ_V0"
  Mnemonic: "VDIVSQ"
  Description: "Vector Divide Signed Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["267", "XO", "?"]
- Name: "VDIVSW_V0"
  Mnemonic: "VDIVSW"
  Description: "Vector Divide Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["395", "XO", "?"]
- Name: "VDIVUD_V0"
  Mnemonic: "VDIVUD"
  Description: "Vector Divide Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["203", "XO", "?"]
- Name: "VDIVUQ_V0"
  Mnemonic: "VDIVUQ"
  Description: "Vector Divide Unsigned Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["11", "XO", "?"]
- Name: "VDIVUW_V0"
  Mnemonic: "VDIVUW"
  Description: "Vector Divide Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["139", "XO", "?"]
- Name: "VEQV_V0"
  Mnemonic: "VEQV"
  Description: "Vector Equivalence"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1668", "XO", "?"]
- Name: "VEXPANDBM_V0"
  Mnemonic: "VEXPANDBM"
  Description: "Vector Expand Byte Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "VEXPANDDM_V0"
  Mnemonic: "VEXPANDDM"
  Description: "Vector Expand Doubleword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["3", "XO2", "?"]
- Name: "VEXPANDHM_V0"
  Mnemonic: "VEXPANDHM"
  Description: "Vector Expand Halfword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "VEXPANDQM_V0"
  Mnemonic: "VEXPANDQM"
  Description: "Vector Expand Quadword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["4", "XO2", "?"]
- Name: "VEXPANDWM_V0"
  Mnemonic: "VEXPANDWM"
  Description: "Vector Expand Word Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["2", "XO2", "?"]
- Name: "VEXPTEFP_V0"
  Mnemonic: "VEXPTEFP"
  Description: "Vector 2 Raised to the Exponent Estimate FloatingPoint"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["394", "XO", "?"]
- Name: "VEXTDDVLX_V0"
  Mnemonic: "VEXTDDVLX"
  Description: "Vector Extract Double Doubleword to VSR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["30", "XO", "?"]
- Name: "VEXTDDVRX_V0"
  Mnemonic: "VEXTDDVRX"
  Description: "Vector Extract Double Doubleword to VSR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["31", "XO", "?"]
- Name: "VEXTDUBVLX_V0"
  Mnemonic: "VEXTDUBVLX"
  Description: "Vector Extract Double Unsigned Byte to Vector Register Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["24", "XO", "?"]
- Name: "VEXTDUBVRX_V0"
  Mnemonic: "VEXTDUBVRX"
  Description: "Vector Extract Double Unsigned Byte to Vector Register Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["25", "XO", "?"]
- Name: "VEXTDUHVLX_V0"
  Mnemonic: "VEXTDUHVLX"
  Description: "Vector Extract Double Unsigned Halfword to Vector Register Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["26", "XO", "?"]
- Name: "VEXTDUHVRX_V0"
  Mnemonic: "VEXTDUHVRX"
  Description: "Vector Extract Double Unsigned Halfword to Vector Register Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["27", "XO", "?"]
- Name: "VEXTDUWVLX_V0"
  Mnemonic: "VEXTDUWVLX"
  Description: "Vector Extract Double Unsigned Word to Vector Register Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["28", "XO", "?"]
- Name: "VEXTDUWVRX_V0"
  Mnemonic: "VEXTDUWVRX"
  Description: "Vector Extract Double Unsigned Word to Vector Register Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v108"
  Operands:
    XO: ["29", "XO", "?"]
- Name: "VEXTRACTBM_V0"
  Mnemonic: "VEXTRACTBM"
  Description: "Vector Extract Byte Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["8", "XO2", "?"]
- Name: "VEXTRACTDM_V0"
  Mnemonic: "VEXTRACTDM"
  Description: "Vector Extract Doubleword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["11", "XO2", "?"]
- Name: "VEXTRACTD_V0"
  Mnemonic: "VEXTRACTD"
  Description: "Vector Extract Dword"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["717", "XO", "I"]
- Name: "VEXTRACTHM_V0"
  Mnemonic: "VEXTRACTHM"
  Description: "Vector Extract Halfword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["9", "XO2", "?"]
- Name: "VEXTRACTQM_V0"
  Mnemonic: "VEXTRACTQM"
  Description: "Vector Extract Quadword Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["12", "XO2", "?"]
- Name: "VEXTRACTUB_V0"
  Mnemonic: "VEXTRACTUB"
  Description: "Vector Extract Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["525", "XO", "I"]
- Name: "VEXTRACTUH_V0"
  Mnemonic: "VEXTRACTUH"
  Description: "Vector Extract Unsigned Hword"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["589", "XO", "I"]
- Name: "VEXTRACTUW_V0"
  Mnemonic: "VEXTRACTUW"
  Description: "Vector Extract Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["653", "XO", "I"]
- Name: "VEXTRACTWM_V0"
  Mnemonic: "VEXTRACTWM"
  Description: "Vector Extract Word Mask"
  Opcode: "4"
  Format: "VX_FORM_v06b2"
  Operands:
    XO: ["1602", "XO", "?"]
    XO2: ["10", "XO2", "?"]
- Name: "VEXTSB2D_V0"
  Mnemonic: "VEXTSB2D"
  Description: "Vector Extend Sign Byte to Dword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["24", "XO2", "?"]
- Name: "VEXTSB2W_V0"
  Mnemonic: "VEXTSB2W"
  Description: "Vector Extend Sign Byte to Word"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["16", "XO2", "?"]
- Name: "VEXTSD2Q_V0"
  Mnemonic: "VEXTSD2Q"
  Description: "Vector Extend Sign Doubleword to Quadword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["27", "XO2", "?"]
- Name: "VEXTSH2D_V0"
  Mnemonic: "VEXTSH2D"
  Description: "Vector Extend Sign Hword to Dword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["25", "XO2", "?"]
- Name: "VEXTSH2W_V0"
  Mnemonic: "VEXTSH2W"
  Description: "Vector Extend Sign Hword to Word"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["17", "XO2", "?"]
- Name: "VEXTSW2D_V0"
  Mnemonic: "VEXTSW2D"
  Description: "Vector Extend Sign Word to Dword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["26", "XO2", "?"]
- Name: "VEXTUBLX_V0"
  Mnemonic: "VEXTUBLX"
  Description: "Vector Extract Unsigned Byte Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v07b"
  Operands:
    XO: ["1549", "XO", "?"]
- Name: "VEXTUBRX_V0"
  Mnemonic: "VEXTUBRX"
  Description: "Vector Extract Unsigned Byte Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v07b"
  Operands:
    XO: ["1805", "XO", "?"]
- Name: "VEXTUHLX_V0"
  Mnemonic: "VEXTUHLX"
  Description: "Vector Extract Unsigned Hword Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v07b"
  Operands:
    XO: ["1613", "XO", "?"]
- Name: "VEXTUHRX_V0"
  Mnemonic: "VEXTUHRX"
  Description: "Vector Extract Unsigned Hword Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v07b"
  Operands:
    XO: ["1869", "XO", "?"]
- Name: "VEXTUWLX_V0"
  Mnemonic: "VEXTUWLX"
  Description: "Vector Extract Unsigned Word Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v07b"
  Operands:
    XO: ["1677", "XO", "?"]
- Name: "VEXTUWRX_V0"
  Mnemonic: "VEXTUWRX"
  Description: "Vector Extract Unsigned Word Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v07b"
  Operands:
    XO: ["1933", "XO", "?"]
- Name: "VGBBD_V0"
  Mnemonic: "VGBBD"
  Description: "Vector Gather Bits by Byte by Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1292", "XO", "?"]
- Name: "VGNB_V0"
  Mnemonic: "VGNB"
  Description: "Vector Gather every Nth Bit"
  Opcode: "4"
  Format: "VX_FORM_v109"
  Operands:
    XO: ["1228", "XO", "?"]
- Name: "VINSBLX_V0"
  Mnemonic: "VINSBLX"
  Description: "Vector Insert Byte from GPR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["527", "XO", "?"]
- Name: "VINSBRX_V0"
  Mnemonic: "VINSBRX"
  Description: "Vector Insert Byte from GPR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["783", "XO", "?"]
- Name: "VINSBVLX_V0"
  Mnemonic: "VINSBVLX"
  Description: "Vector Insert Byte from VSR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v111"
  Operands:
    XO: ["15", "XO", "?"]
- Name: "VINSBVRX_V0"
  Mnemonic: "VINSBVRX"
  Description: "Vector Insert Byte from VSR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v111"
  Operands:
    XO: ["271", "XO", "?"]
- Name: "VINSDLX_V0"
  Mnemonic: "VINSDLX"
  Description: "Vector Insert Doubleword from GPR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["719", "XO", "?"]
- Name: "VINSDRX_V0"
  Mnemonic: "VINSDRX"
  Description: "Vector Insert Doubleword from GPR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["975", "XO", "?"]
- Name: "VINSD_V0"
  Mnemonic: "VINSD"
  Description: "Vector Insert Doubleword from GPR"
  Opcode: "4"
  Format: "VX_FORM_v112"
  Operands:
    XO: ["463", "XO", "?"]
- Name: "VINSERTB_V0"
  Mnemonic: "VINSERTB"
  Description: "Vector Insert Byte"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["781", "XO", "I"]
- Name: "VINSERTD_V0"
  Mnemonic: "VINSERTD"
  Description: "Vector Insert Dword"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["973", "XO", "I"]
- Name: "VINSERTH_V0"
  Mnemonic: "VINSERTH"
  Description: "Vector Insert Hword"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["845", "XO", "I"]
- Name: "VINSERTW_V0"
  Mnemonic: "VINSERTW"
  Description: "Vector Insert Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["909", "XO", "I"]
- Name: "VINSHLX_V0"
  Mnemonic: "VINSHLX"
  Description: "Vector Insert Halfword from GPR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["591", "XO", "?"]
- Name: "VINSHRX_V0"
  Mnemonic: "VINSHRX"
  Description: "Vector Insert Halfword from GPR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["847", "XO", "?"]
- Name: "VINSHVLX_V0"
  Mnemonic: "VINSHVLX"
  Description: "Vector Insert Halfword from VSR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v111"
  Operands:
    XO: ["79", "XO", "?"]
- Name: "VINSHVRX_V0"
  Mnemonic: "VINSHVRX"
  Description: "Vector Insert Halfword from VSR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v111"
  Operands:
    XO: ["335", "XO", "?"]
- Name: "VINSWLX_V0"
  Mnemonic: "VINSWLX"
  Description: "Vector Insert Word from GPR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["655", "XO", "?"]
- Name: "VINSWRX_V0"
  Mnemonic: "VINSWRX"
  Description: "Vector Insert Word from GPR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v110"
  Operands:
    XO: ["911", "XO", "?"]
- Name: "VINSWVLX_V0"
  Mnemonic: "VINSWVLX"
  Description: "Vector Insert Word from VSR Left-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v111"
  Operands:
    XO: ["143", "XO", "?"]
- Name: "VINSWVRX_V0"
  Mnemonic: "VINSWVRX"
  Description: "Vector Insert Word from VSR Right-Indexed"
  Opcode: "4"
  Format: "VX_FORM_v111"
  Operands:
    XO: ["399", "XO", "?"]
- Name: "VINSW_V0"
  Mnemonic: "VINSW"
  Description: "Vector Insert Word from GPR"
  Opcode: "4"
  Format: "VX_FORM_v112"
  Operands:
    XO: ["207", "XO", "?"]
- Name: "VLOGEFP_V0"
  Mnemonic: "VLOGEFP"
  Description: "Vector Log Base 2 Estimate Floating-Point"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["458", "XO", "?"]
- Name: "VMADDFP_V0"
  Mnemonic: "VMADDFP"
  Description: "Vector Multiply-Add Single-Precision"
  Opcode: "4"
  Format: "VA_FORM_v01"
  Operands:
    XO: ["46", "XO", "?"]
- Name: "VMAXFP_V0"
  Mnemonic: "VMAXFP"
  Description: "Vector Maximum Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1034", "XO", "?"]
- Name: "VMAXSB_V0"
  Mnemonic: "VMAXSB"
  Description: "Vector Maximum Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["258", "XO", "?"]
- Name: "VMAXSD_V0"
  Mnemonic: "VMAXSD"
  Description: "Vector Maximum Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["450", "XO", "?"]
- Name: "VMAXSH_V0"
  Mnemonic: "VMAXSH"
  Description: "Vector Maximum Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["322", "XO", "?"]
- Name: "VMAXSW_V0"
  Mnemonic: "VMAXSW"
  Description: "Vector Maximum Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["386", "XO", "?"]
- Name: "VMAXUB_V0"
  Mnemonic: "VMAXUB"
  Description: "Vector Maximum Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["2", "XO", "?"]
- Name: "VMAXUD_V0"
  Mnemonic: "VMAXUD"
  Description: "Vector Maximum Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["194", "XO", "?"]
- Name: "VMAXUH_V0"
  Mnemonic: "VMAXUH"
  Description: "Vector Maximum Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["66", "XO", "?"]
- Name: "VMAXUW_V0"
  Mnemonic: "VMAXUW"
  Description: "Vector Maximum Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["130", "XO", "?"]
- Name: "VMHADDSHS_V0"
  Mnemonic: "VMHADDSHS"
  Description: "Vector Multiply-High-Add Signed Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["32", "XO", "?"]
- Name: "VMHRADDSHS_V0"
  Mnemonic: "VMHRADDSHS"
  Description: "Vector Multiply-High-Round-Add Signed Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["33", "XO", "?"]
- Name: "VMINFP_V0"
  Mnemonic: "VMINFP"
  Description: "Vector Minimum Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1098", "XO", "?"]
- Name: "VMINSB_V0"
  Mnemonic: "VMINSB"
  Description: "Vector Minimum Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["770", "XO", "?"]
- Name: "VMINSD_V0"
  Mnemonic: "VMINSD"
  Description: "Vector Minimum Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["962", "XO", "?"]
- Name: "VMINSH_V0"
  Mnemonic: "VMINSH"
  Description: "Vector Minimum Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["834", "XO", "?"]
- Name: "VMINSW_V0"
  Mnemonic: "VMINSW"
  Description: "Vector Minimum Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["898", "XO", "?"]
- Name: "VMINUB_V0"
  Mnemonic: "VMINUB"
  Description: "Vector Minimum Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["514", "XO", "?"]
- Name: "VMINUD_V0"
  Mnemonic: "VMINUD"
  Description: "Vector Minimum Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["706", "XO", "?"]
- Name: "VMINUH_V0"
  Mnemonic: "VMINUH"
  Description: "Vector Minimum Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["578", "XO", "?"]
- Name: "VMINUW_V0"
  Mnemonic: "VMINUW"
  Description: "Vector Minimum Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["642", "XO", "?"]
- Name: "VMLADDUHM_V0"
  Mnemonic: "VMLADDUHM"
  Description: "Vector Multiply-Low-Add Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["34", "XO", "?"]
- Name: "VMODSD_V0"
  Mnemonic: "VMODSD"
  Description: "Vector Modulo Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1995", "XO", "?"]
- Name: "VMODSQ_V0"
  Mnemonic: "VMODSQ"
  Description: "Vector Modulo Signed Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1803", "XO", "?"]
- Name: "VMODSW_V0"
  Mnemonic: "VMODSW"
  Description: "Vector Modulo Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1931", "XO", "?"]
- Name: "VMODUD_V0"
  Mnemonic: "VMODUD"
  Description: "Vector Modulo Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1739", "XO", "?"]
- Name: "VMODUQ_V0"
  Mnemonic: "VMODUQ"
  Description: "Vector Modulo Unsigned Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1547", "XO", "?"]
- Name: "VMODUW_V0"
  Mnemonic: "VMODUW"
  Description: "Vector Modulo Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1675", "XO", "?"]
- Name: "VMRGEW_V0"
  Mnemonic: "VMRGEW"
  Description: "Vector Merge Even Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1932", "XO", "?"]
- Name: "VMRGHB_V0"
  Mnemonic: "VMRGHB"
  Description: "Vector Merge High Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["12", "XO", "?"]
- Name: "VMRGHH_V0"
  Mnemonic: "VMRGHH"
  Description: "Vector Merge High Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["76", "XO", "?"]
- Name: "VMRGHW_V0"
  Mnemonic: "VMRGHW"
  Description: "Vector Merge High Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["140", "XO", "?"]
- Name: "VMRGLB_V0"
  Mnemonic: "VMRGLB"
  Description: "Vector Merge Low Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["268", "XO", "?"]
- Name: "VMRGLH_V0"
  Mnemonic: "VMRGLH"
  Description: "Vector Merge Low Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["332", "XO", "?"]
- Name: "VMRGLW_V0"
  Mnemonic: "VMRGLW"
  Description: "Vector Merge Low Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["396", "XO", "?"]
- Name: "VMRGOW_V0"
  Mnemonic: "VMRGOW"
  Description: "Vector Merge Odd Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1676", "XO", "?"]
- Name: "VMSUMCUD_V0"
  Mnemonic: "VMSUMCUD"
  Description: "Vector Multiply-Sum and write Carry-out Unsigned Doubleword"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["23", "XO", "?"]
- Name: "VMSUMMBM_V0"
  Mnemonic: "VMSUMMBM"
  Description: "Vector Multiply-Sum Mixed Byte Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["37", "XO", "?"]
- Name: "VMSUMSHM_V0"
  Mnemonic: "VMSUMSHM"
  Description: "Vector Multiply-Sum Signed Halfword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["40", "XO", "?"]
- Name: "VMSUMSHS_V0"
  Mnemonic: "VMSUMSHS"
  Description: "Vector Multiply-Sum Signed Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["41", "XO", "?"]
- Name: "VMSUMUBM_V0"
  Mnemonic: "VMSUMUBM"
  Description: "Vector Multiply-Sum Unsigned Byte Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["36", "XO", "?"]
- Name: "VMSUMUDM_V0"
  Mnemonic: "VMSUMUDM"
  Description: "Vector Multiply-Sum Unsigned Doubleword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["35", "XO", "?"]
- Name: "VMSUMUHM_V0"
  Mnemonic: "VMSUMUHM"
  Description: "Vector Multiply-Sum Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["38", "XO", "?"]
- Name: "VMSUMUHS_V0"
  Mnemonic: "VMSUMUHS"
  Description: "Vector Multiply-Sum Unsigned Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["39", "XO", "?"]
- Name: "VMUL10CUQ_V0"
  Mnemonic: "VMUL10CUQ"
  Description: "Vector Multiply-by-10 & write Carry Unsigned Qword"
  Opcode: "4"
  Format: "VX_FORM_v07"
  Operands:
    XO: ["1", "XO", "?"]
- Name: "VMUL10ECUQ_V0"
  Mnemonic: "VMUL10ECUQ"
  Description: "Vector Multiply-by-10 Extended & write Carry Unsigned Qword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["65", "XO", "?"]
- Name: "VMUL10EUQ_V0"
  Mnemonic: "VMUL10EUQ"
  Description: "Vector Multiply-by-10 Extended Unsigned Qword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["577", "XO", "?"]
- Name: "VMUL10UQ_V0"
  Mnemonic: "VMUL10UQ"
  Description: "Vector Multiply-by-10 Unsigned Qword"
  Opcode: "4"
  Format: "VX_FORM_v07"
  Operands:
    XO: ["513", "XO", "?"]
- Name: "VMULESB_V0"
  Mnemonic: "VMULESB"
  Description: "Vector Multiply Even Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["776", "XO", "?"]
- Name: "VMULESD_V0"
  Mnemonic: "VMULESD"
  Description: "Vector Multiply Even Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["968", "XO", "?"]
- Name: "VMULESH_V0"
  Mnemonic: "VMULESH"
  Description: "Vector Multiply Even Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["840", "XO", "?"]
- Name: "VMULESW_V0"
  Mnemonic: "VMULESW"
  Description: "Vector Multiply Even Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["904", "XO", "?"]
- Name: "VMULEUB_V0"
  Mnemonic: "VMULEUB"
  Description: "Vector Multiply Even Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["520", "XO", "?"]
- Name: "VMULEUD_V0"
  Mnemonic: "VMULEUD"
  Description: "Vector Multiply Even Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["712", "XO", "?"]
- Name: "VMULEUH_V0"
  Mnemonic: "VMULEUH"
  Description: "Vector Multiply Even Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["584", "XO", "?"]
- Name: "VMULEUW_V0"
  Mnemonic: "VMULEUW"
  Description: "Vector Multiply Even Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["648", "XO", "?"]
- Name: "VMULHSD_V0"
  Mnemonic: "VMULHSD"
  Description: "Vector Multiply High Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["969", "XO", "?"]
- Name: "VMULHSW_V0"
  Mnemonic: "VMULHSW"
  Description: "Vector Multiply High Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["905", "XO", "?"]
- Name: "VMULHUD_V0"
  Mnemonic: "VMULHUD"
  Description: "Vector Multiply High Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["713", "XO", "?"]
- Name: "VMULHUW_V0"
  Mnemonic: "VMULHUW"
  Description: "Vector Multiply High Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["649", "XO", "?"]
- Name: "VMULLD_V0"
  Mnemonic: "VMULLD"
  Description: "Vector Multiply Low Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["457", "XO", "?"]
- Name: "VMULOSB_V0"
  Mnemonic: "VMULOSB"
  Description: "Vector Multiply Odd Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["264", "XO", "?"]
- Name: "VMULOSD_V0"
  Mnemonic: "VMULOSD"
  Description: "Vector Multiply Odd Signed Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["456", "XO", "?"]
- Name: "VMULOSH_V0"
  Mnemonic: "VMULOSH"
  Description: "Vector Multiply Odd Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["328", "XO", "?"]
- Name: "VMULOSW_V0"
  Mnemonic: "VMULOSW"
  Description: "Vector Multiply Odd Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["392", "XO", "?"]
- Name: "VMULOUB_V0"
  Mnemonic: "VMULOUB"
  Description: "Vector Multiply Odd Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["8", "XO", "?"]
- Name: "VMULOUD_V0"
  Mnemonic: "VMULOUD"
  Description: "Vector Multiply Odd Unsigned Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["200", "XO", "?"]
- Name: "VMULOUH_V0"
  Mnemonic: "VMULOUH"
  Description: "Vector Multiply Odd Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["72", "XO", "?"]
- Name: "VMULOUW_V0"
  Mnemonic: "VMULOUW"
  Description: "Vector Multiply Odd Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["136", "XO", "?"]
- Name: "VMULUWM_V0"
  Mnemonic: "VMULUWM"
  Description: "Vector Multiply Unsigned Word Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["137", "XO", "?"]
- Name: "VNAND_V0"
  Mnemonic: "VNAND"
  Description: "Vector NAND"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1412", "XO", "?"]
- Name: "VNCIPHERLAST_V0"
  Mnemonic: "VNCIPHERLAST"
  Description: "Vector AES Inverse Cipher Last"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1353", "XO", "?"]
- Name: "VNCIPHER_V0"
  Mnemonic: "VNCIPHER"
  Description: "Vector AES Inverse Cipher"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1352", "XO", "?"]
- Name: "VNEGD_V0"
  Mnemonic: "VNEGD"
  Description: "Vector Negate Dword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["7", "XO2", "?"]
- Name: "VNEGW_V0"
  Mnemonic: "VNEGW"
  Description: "Vector Negate Word"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["6", "XO2", "?"]
- Name: "VNMSUBFP_V0"
  Mnemonic: "VNMSUBFP"
  Description: "Vector Negative Multiply-Subtract Single-Precision"
  Opcode: "4"
  Format: "VA_FORM_v01"
  Operands:
    XO: ["47", "XO", "?"]
- Name: "VNOR_V0"
  Mnemonic: "VNOR"
  Description: "Vector Logical NOR"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1284", "XO", "?"]
- Name: "VORC_V0"
  Mnemonic: "VORC"
  Description: "Vector OR with Complement"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1348", "XO", "?"]
- Name: "VOR_V0"
  Mnemonic: "VOR"
  Description: "Vector Logical OR"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1156", "XO", "?"]
- Name: "VPDEPD_V0"
  Mnemonic: "VPDEPD"
  Description: "Vector Parallel Bits Deposit Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1485", "XO", "?"]
- Name: "VPERMR_V0"
  Mnemonic: "VPERMR"
  Description: "Vector Permute Right-indexed"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["59", "XO", "?"]
- Name: "VPERMXOR_V0"
  Mnemonic: "VPERMXOR"
  Description: "Vector Permute and Exclusive-OR"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["45", "XO", "?"]
- Name: "VPERM_V0"
  Mnemonic: "VPERM"
  Description: "Vector Permute"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["43", "XO", "?"]
- Name: "VPEXTD_V0"
  Mnemonic: "VPEXTD"
  Description: "Vector Parallel Bits Extract Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1421", "XO", "?"]
- Name: "VPKPX_V0"
  Mnemonic: "VPKPX"
  Description: "Vector Pack Pixel"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["782", "XO", "?"]
- Name: "VPKSDSS_V0"
  Mnemonic: "VPKSDSS"
  Description: "Vector Pack Signed Doubleword Signed Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1486", "XO", "?"]
- Name: "VPKSDUS_V0"
  Mnemonic: "VPKSDUS"
  Description: "Vector Pack Signed Doubleword Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1358", "XO", "?"]
- Name: "VPKSHSS_V0"
  Mnemonic: "VPKSHSS"
  Description: "Vector Pack Signed Halfword Signed Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["398", "XO", "?"]
- Name: "VPKSHUS_V0"
  Mnemonic: "VPKSHUS"
  Description: "Vector Pack Signed Halfword Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["270", "XO", "?"]
- Name: "VPKSWSS_V0"
  Mnemonic: "VPKSWSS"
  Description: "Vector Pack Signed Word Signed Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["462", "XO", "?"]
- Name: "VPKSWUS_V0"
  Mnemonic: "VPKSWUS"
  Description: "Vector Pack Signed Word Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["334", "XO", "?"]
- Name: "VPKUDUM_V0"
  Mnemonic: "VPKUDUM"
  Description: "Vector Pack Unsigned Doubleword Unsigned Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1102", "XO", "?"]
- Name: "VPKUDUS_V0"
  Mnemonic: "VPKUDUS"
  Description: "Vector Pack Unsigned Doubleword Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1230", "XO", "?"]
- Name: "VPKUHUM_V0"
  Mnemonic: "VPKUHUM"
  Description: "Vector Pack Unsigned Halfword Unsigned Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["14", "XO", "?"]
- Name: "VPKUHUS_V0"
  Mnemonic: "VPKUHUS"
  Description: "Vector Pack Unsigned Halfword Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["142", "XO", "?"]
- Name: "VPKUWUM_V0"
  Mnemonic: "VPKUWUM"
  Description: "Vector Pack Unsigned Word Unsigned Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["78", "XO", "?"]
- Name: "VPKUWUS_V0"
  Mnemonic: "VPKUWUS"
  Description: "Vector Pack Unsigned Word Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["206", "XO", "?"]
- Name: "VPMSUMB_V0"
  Mnemonic: "VPMSUMB"
  Description: "Vector Polynomial Multiply-Sum Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1032", "XO", "?"]
- Name: "VPMSUMD_V0"
  Mnemonic: "VPMSUMD"
  Description: "Vector Polynomial Multiply-Sum Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1224", "XO", "?"]
- Name: "VPMSUMH_V0"
  Mnemonic: "VPMSUMH"
  Description: "Vector Polynomial Multiply-Sum Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1096", "XO", "?"]
- Name: "VPMSUMW_V0"
  Mnemonic: "VPMSUMW"
  Description: "Vector Polynomial Multiply-Sum Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1160", "XO", "?"]
- Name: "VPOPCNTB_V0"
  Mnemonic: "VPOPCNTB"
  Description: "Vector Population Count Byte"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1795", "XO", "?"]
- Name: "VPOPCNTD_V0"
  Mnemonic: "VPOPCNTD"
  Description: "Vector Population Count Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1987", "XO", "?"]
- Name: "VPOPCNTH_V0"
  Mnemonic: "VPOPCNTH"
  Description: "Vector Population Count Halfword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1859", "XO", "?"]
- Name: "VPOPCNTW_V0"
  Mnemonic: "VPOPCNTW"
  Description: "Vector Population Count Word"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1923", "XO", "?"]
- Name: "VPRTYBD_V0"
  Mnemonic: "VPRTYBD"
  Description: "Vector Parity Byte Dword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["9", "XO2", "?"]
- Name: "VPRTYBQ_V0"
  Mnemonic: "VPRTYBQ"
  Description: "Vector Parity Byte Qword"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["10", "XO2", "?"]
- Name: "VPRTYBW_V0"
  Mnemonic: "VPRTYBW"
  Description: "Vector Parity Byte Word"
  Opcode: "4"
  Format: "VX_FORM_v06b3"
  Operands:
    XO: ["1538", "XO", "?"]
    XO2: ["8", "XO2", "?"]
- Name: "VREFP_V0"
  Mnemonic: "VREFP"
  Description: "Vector Reciprocal Estimate Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["266", "XO", "?"]
- Name: "VRFIM_V0"
  Mnemonic: "VRFIM"
  Description: "Vector Round to Single-Precision Integer toward -Infinity"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["714", "XO", "?"]
- Name: "VRFIN_V0"
  Mnemonic: "VRFIN"
  Description: "Vector Round to Single-Precision Integer Nearest"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["522", "XO", "?"]
- Name: "VRFIP_V0"
  Mnemonic: "VRFIP"
  Description: "Vector Round to Single-Precision Integer toward +Infinity"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["650", "XO", "?"]
- Name: "VRFIZ_V0"
  Mnemonic: "VRFIZ"
  Description: "Vector Round to Single-Precision Integer toward Zero"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["586", "XO", "?"]
- Name: "VRLB_V0"
  Mnemonic: "VRLB"
  Description: "Vector Rotate Left Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["4", "XO", "?"]
- Name: "VRLDMI_V0"
  Mnemonic: "VRLDMI"
  Description: "Vector Rotate Left Dword then Mask Insert"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["197", "XO", "?"]
- Name: "VRLDNM_V0"
  Mnemonic: "VRLDNM"
  Description: "Vector Rotate Left Dword then AND with Mask"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["453", "XO", "?"]
- Name: "VRLD_V0"
  Mnemonic: "VRLD"
  Description: "Vector Rotate Left Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["196", "XO", "?"]
- Name: "VRLH_V0"
  Mnemonic: "VRLH"
  Description: "Vector Rotate Left Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["68", "XO", "?"]
- Name: "VRLQMI_V0"
  Mnemonic: "VRLQMI"
  Description: "Vector Rotate Left Quadword then Mask Insert"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["69", "XO", "?"]
- Name: "VRLQNM_V0"
  Mnemonic: "VRLQNM"
  Description: "Vector Rotate Left Quadword then AND with Mask"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["325", "XO", "?"]
- Name: "VRLQ_V0"
  Mnemonic: "VRLQ"
  Description: "Vector Rotate Left Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["5", "XO", "?"]
- Name: "VRLWMI_V0"
  Mnemonic: "VRLWMI"
  Description: "Vector Rotate Left Word then Mask Insert"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["133", "XO", "?"]
- Name: "VRLWNM_V0"
  Mnemonic: "VRLWNM"
  Description: "Vector Rotate Left Word then AND with Mask"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["389", "XO", "?"]
- Name: "VRLW_V0"
  Mnemonic: "VRLW"
  Description: "Vector Rotate Left Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["132", "XO", "?"]
- Name: "VRSQRTEFP_V0"
  Mnemonic: "VRSQRTEFP"
  Description: "Vector Reciprocal Square Root Estimate Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["330", "XO", "?"]
- Name: "VSBOX_V0"
  Mnemonic: "VSBOX"
  Description: "Vector AES S-Box"
  Opcode: "4"
  Format: "VX_FORM_v07"
  Operands:
    XO: ["1480", "XO", "?"]
- Name: "VSEL_V0"
  Mnemonic: "VSEL"
  Description: "Vector Select"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["42", "XO", "?"]
- Name: "VSHASIGMAD_V0"
  Mnemonic: "VSHASIGMAD"
  Description: "Vector SHA-512 Sigma Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v08"
  Operands:
    SIX: ["SIX_dw_values", "SIX", "I"]
    XO: ["1730", "XO", "?"]
- Name: "VSHASIGMAW_V0"
  Mnemonic: "VSHASIGMAW"
  Description: "Vector SHA-256 Sigma Word"
  Opcode: "4"
  Format: "VX_FORM_v08"
  Operands:
    XO: ["1666", "XO", "?"]
- Name: "VSLB_V0"
  Mnemonic: "VSLB"
  Description: "Vector Shift Left Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["260", "XO", "?"]
- Name: "VSLDBI_V0"
  Mnemonic: "VSLDBI"
  Description: "Vector Shift Left Double by Bit Immediate"
  Opcode: "4"
  Format: "VX_FORM_v113"
  Operands:
    XO: ["0", "XO", "?"]
    XO2: ["22", "XO2", "?"]
- Name: "VSLDOI_V0"
  Mnemonic: "VSLDOI"
  Description: "Vector Shift Left Double by Octet Immediate"
  Opcode: "4"
  Format: "VA_FORM_v02"
  Operands:
    XO: ["44", "XO", "?"]
- Name: "VSLD_V0"
  Mnemonic: "VSLD"
  Description: "Vector Shift Left Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1476", "XO", "?"]
- Name: "VSLH_V0"
  Mnemonic: "VSLH"
  Description: "Vector Shift Left Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["324", "XO", "?"]
- Name: "VSLO_V0"
  Mnemonic: "VSLO"
  Description: "Vector Shift Left by Octet"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1036", "XO", "?"]
- Name: "VSLQ_V0"
  Mnemonic: "VSLQ"
  Description: "Vector Shift Left Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["261", "XO", "?"]
- Name: "VSLV_V0"
  Mnemonic: "VSLV"
  Description: "Vector Shift Left Variable"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1860", "XO", "?"]
- Name: "VSLW_V0"
  Mnemonic: "VSLW"
  Description: "Vector Shift Left Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["388", "XO", "?"]
- Name: "VSL_V0"
  Mnemonic: "VSL"
  Description: "Vector Shift Left"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["452", "XO", "?"]
- Name: "VSPLTB_V0"
  Mnemonic: "VSPLTB"
  Description: "Vector Splat Byte"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm4", "UIMM", "I"]
    XO: ["524", "XO", "?"]
- Name: "VSPLTH_V0"
  Mnemonic: "VSPLTH"
  Description: "Vector Splat Halfword"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm3", "UIMM", "I"]
    XO: ["588", "XO", "?"]
- Name: "VSPLTISB_V0"
  Mnemonic: "VSPLTISB"
  Description: "Vector Splat Immediate Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v05"
  Operands:
    XO: ["780", "XO", "?"]
- Name: "VSPLTISH_V0"
  Mnemonic: "VSPLTISH"
  Description: "Vector Splat Immediate Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v05"
  Operands:
    XO: ["844", "XO", "?"]
- Name: "VSPLTISW_V0"
  Mnemonic: "VSPLTISW"
  Description: "Vector Splat Immediate Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v05"
  Operands:
    XO: ["908", "XO", "?"]
- Name: "VSPLTW_V0"
  Mnemonic: "VSPLTW"
  Description: "Vector Splat Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    UIMM: ["UImm2", "UIMM", "I"]
    XO: ["652", "XO", "?"]
- Name: "VSRAB_V0"
  Mnemonic: "VSRAB"
  Description: "Vector Shift Right Algebraic Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["772", "XO", "?"]
- Name: "VSRAD_V0"
  Mnemonic: "VSRAD"
  Description: "Vector Shift Right Algebraic Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["964", "XO", "?"]
- Name: "VSRAH_V0"
  Mnemonic: "VSRAH"
  Description: "Vector Shift Right Algebraic Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["836", "XO", "?"]
- Name: "VSRAQ_V0"
  Mnemonic: "VSRAQ"
  Description: "Vector Shift Right Algebraic Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["773", "XO", "?"]
- Name: "VSRAW_V0"
  Mnemonic: "VSRAW"
  Description: "Vector Shift Right Algebraic Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["900", "XO", "?"]
- Name: "VSRB_V0"
  Mnemonic: "VSRB"
  Description: "Vector Shift Right Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["516", "XO", "?"]
- Name: "VSRDBI_V0"
  Mnemonic: "VSRDBI"
  Description: "Vector Shift Right Double by Bit Immediate"
  Opcode: "4"
  Format: "VX_FORM_v113"
  Operands:
    XO: ["1", "XO", "?"]
    XO2: ["22", "XO2", "?"]
- Name: "VSRD_V0"
  Mnemonic: "VSRD"
  Description: "Vector Shift Right Doubleword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1732", "XO", "?"]
- Name: "VSRH_V0"
  Mnemonic: "VSRH"
  Description: "Vector Shift Right Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["580", "XO", "?"]
- Name: "VSRO_V0"
  Mnemonic: "VSRO"
  Description: "Vector Shift Right by Octet"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1100", "XO", "?"]
- Name: "VSRQ_V0"
  Mnemonic: "VSRQ"
  Description: "Vector Shift Right Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["517", "XO", "?"]
- Name: "VSRV_V0"
  Mnemonic: "VSRV"
  Description: "Vector Shift Right Variable"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1796", "XO", "?"]
- Name: "VSRW_V0"
  Mnemonic: "VSRW"
  Description: "Vector Shift Right Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["644", "XO", "?"]
- Name: "VSR_V0"
  Mnemonic: "VSR"
  Description: "Vector Shift Right"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["708", "XO", "?"]
- Name: "VSTRIBL_V0"
  Mnemonic: "VSTRIBL"
  Description: "Vector String Isolate Byte Left-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "VSTRIBLx_V0"
  Mnemonic: "VSTRIBL."
  Description: "Vector String Isolate Byte Left-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["0", "XO2", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VSTRIBR_V0"
  Mnemonic: "VSTRIBR"
  Description: "Vector String Isolate Byte Right-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "VSTRIBRx_V0"
  Mnemonic: "VSTRIBR."
  Description: "Vector String Isolate Byte Right-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["1", "XO2", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VSTRIHL_V0"
  Mnemonic: "VSTRIHL"
  Description: "Vector String Isolate Halfword Left-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["2", "XO2", "?"]
- Name: "VSTRIHLx_V0"
  Mnemonic: "VSTRIHL."
  Description: "Vector String Isolate Halfword Left-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["2", "XO2", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VSTRIHR_V0"
  Mnemonic: "VSTRIHR"
  Description: "Vector String Isolate Halfword Right-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["0", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["3", "XO2", "?"]
- Name: "VSTRIHRx_V0"
  Mnemonic: "VSTRIHR."
  Description: "Vector String Isolate Halfword Right-justified"
  Opcode: "4"
  Format: "VX_FORM_v06b"
  Operands:
    Rc: ["1", "Rc", "?"]
    XO: ["13", "XO", "?"]
    XO2: ["3", "XO2", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "VSUBCUQ_V0"
  Mnemonic: "VSUBCUQ"
  Description: "Vector Subtract & write Carry Unsigned Quadword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1344", "XO", "?"]
- Name: "VSUBCUW_V0"
  Mnemonic: "VSUBCUW"
  Description: "Vector Subtract and Write Carry-Out Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1408", "XO", "?"]
- Name: "VSUBECUQ_V0"
  Mnemonic: "VSUBECUQ"
  Description: "Vector Subtract Extended & write Carry Unsigned Quadword"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["63", "XO", "?"]
- Name: "VSUBEUQM_V0"
  Mnemonic: "VSUBEUQM"
  Description: "Vector Subtract Extended Unsigned Quadword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO: ["62", "XO", "?"]
- Name: "VSUBFP_V0"
  Mnemonic: "VSUBFP"
  Description: "Vector Subtract Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["74", "XO", "?"]
- Name: "VSUBSBS_V0"
  Mnemonic: "VSUBSBS"
  Description: "Vector Subtract Signed Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1792", "XO", "?"]
- Name: "VSUBSHS_V0"
  Mnemonic: "VSUBSHS"
  Description: "Vector Subtract Signed Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1856", "XO", "?"]
- Name: "VSUBSWS_V0"
  Mnemonic: "VSUBSWS"
  Description: "Vector Subtract Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1920", "XO", "?"]
- Name: "VSUBUBM_V0"
  Mnemonic: "VSUBUBM"
  Description: "Vector Subtract Unsigned Byte Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1024", "XO", "?"]
- Name: "VSUBUBS_V0"
  Mnemonic: "VSUBUBS"
  Description: "Vector Subtract Unsigned Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1536", "XO", "?"]
- Name: "VSUBUDM_V0"
  Mnemonic: "VSUBUDM"
  Description: "Vector Subtract Unsigned Doubleword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1216", "XO", "?"]
- Name: "VSUBUHM_V0"
  Mnemonic: "VSUBUHM"
  Description: "Vector Subtract Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1088", "XO", "?"]
- Name: "VSUBUHS_V0"
  Mnemonic: "VSUBUHS"
  Description: "Vector Subtract Unsigned Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1600", "XO", "?"]
- Name: "VSUBUQM_V0"
  Mnemonic: "VSUBUQM"
  Description: "Vector Subtract Unsigned Quadword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1280", "XO", "?"]
- Name: "VSUBUWM_V0"
  Mnemonic: "VSUBUWM"
  Description: "Vector Subtract Unsigned Word Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1152", "XO", "?"]
- Name: "VSUBUWS_V0"
  Mnemonic: "VSUBUWS"
  Description: "Vector Subtract Unsigned Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1664", "XO", "?"]
- Name: "VSUM2SWS_V0"
  Mnemonic: "VSUM2SWS"
  Description: "Vector Sum across Half Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1672", "XO", "?"]
- Name: "VSUM4SBS_V0"
  Mnemonic: "VSUM4SBS"
  Description: "Vector Sum across Quarter Signed Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1800", "XO", "?"]
- Name: "VSUM4SHS_V0"
  Mnemonic: "VSUM4SHS"
  Description: "Vector Sum across Quarter Signed Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1608", "XO", "?"]
- Name: "VSUM4UBS_V0"
  Mnemonic: "VSUM4UBS"
  Description: "Vector Sum across Quarter Unsigned Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1544", "XO", "?"]
- Name: "VSUMSWS_V0"
  Mnemonic: "VSUMSWS"
  Description: "Vector Sum across Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1928", "XO", "?"]
- Name: "VUPKHPX_V0"
  Mnemonic: "VUPKHPX"
  Description: "Vector Unpack High Pixel"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["846", "XO", "?"]
- Name: "VUPKHSB_V0"
  Mnemonic: "VUPKHSB"
  Description: "Vector Unpack High Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["526", "XO", "?"]
- Name: "VUPKHSH_V0"
  Mnemonic: "VUPKHSH"
  Description: "Vector Unpack High Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["590", "XO", "?"]
- Name: "VUPKHSW_V0"
  Mnemonic: "VUPKHSW"
  Description: "Vector Unpack High Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1614", "XO", "?"]
- Name: "VUPKLPX_V0"
  Mnemonic: "VUPKLPX"
  Description: "Vector Unpack Low Pixel"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["974", "XO", "?"]
- Name: "VUPKLSB_V0"
  Mnemonic: "VUPKLSB"
  Description: "Vector Unpack Low Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["654", "XO", "?"]
- Name: "VUPKLSH_V0"
  Mnemonic: "VUPKLSH"
  Description: "Vector Unpack Low Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["718", "XO", "?"]
- Name: "VUPKLSW_V0"
  Mnemonic: "VUPKLSW"
  Description: "Vector Unpack Low Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO: ["1742", "XO", "?"]
- Name: "VXOR_V0"
  Mnemonic: "VXOR"
  Description: "Vector Logical XOR"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO: ["1220", "XO", "?"]
- Name: "XORIS_V0"
  Mnemonic: "XORIS"
  Description: "XOR Immediate Shifted"
  Opcode: "1B"
  Format: "D_FORM_v07"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
- Name: "XORI_V0"
  Mnemonic: "XORI"
  Description: "XOR Immediate"
  Opcode: "1A"
  Format: "D_FORM_v07"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
- Name: "XOR_V0"
  Mnemonic: "XOR"
  Description: "XOR (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["0", "Rc", "I"]
    XO: ["316", "XO", "?"]
- Name: "XORx_V0"
  Mnemonic: "XOR."
  Description: "XOR (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    RA: ["GPR_regs", "RA", "O"]
    Rc: ["1", "Rc", "I"]
    XO: ["316", "XO", "?"]
  ImplicitOperands:
    CR0: ["CR0", "O"]
- Name: "XSABSDP_V0"
  Mnemonic: "XSABSDP"
  Description: "VSX Scalar Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["345", "XO", "?"]
- Name: "XSABSQP_V0"
  Mnemonic: "XSABSQP"
  Description: "VSX Scalar Absolute QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["804", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "XSADDDP_V0"
  Mnemonic: "XSADDDP"
  Description: "VSX Scalar Add Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["32", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSADDQPO_V0"
  Mnemonic: "XSADDQPO"
  Description: "VSX Scalar Add QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["4", "XO", "?"]
- Name: "XSADDQP_V0"
  Mnemonic: "XSADDQP"
  Description: "VSX Scalar Add QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["4", "XO", "?"]
- Name: "XSADDSP_V0"
  Mnemonic: "XSADDSP"
  Description: "VSX Scalar Add Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["0", "XO", "?"]
- Name: "XSCMPEQDP_V0"
  Mnemonic: "XSCMPEQDP"
  Description: "VSX Scalar Compare Equal Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["3", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCMPEQQP_V0"
  Mnemonic: "XSCMPEQQP"
  Description: "VSX Scalar Compare Equal Quad-Precision"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["68", "XO", "?"]
- Name: "XSCMPEXPDP_V0"
  Mnemonic: "XSCMPEXPDP"
  Description: "VSX Scalar Compare Exponents DP"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO: ["59", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCMPEXPQP_V0"
  Mnemonic: "XSCMPEXPQP"
  Description: "VSX Scalar Compare Exponents QP"
  Opcode: "3F"
  Format: "X_FORM_v72"
  Operands:
    XO: ["164", "XO", "?"]
- Name: "XSCMPGEDP_V0"
  Mnemonic: "XSCMPGEDP"
  Description: "VSX Scalar Compare Greater Than or Equal Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["19", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCMPGEQP_V0"
  Mnemonic: "XSCMPGEQP"
  Description: "VSX Scalar Compare Greater Than or Equal Quad-Precision"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["196", "XO", "?"]
- Name: "XSCMPGTDP_V0"
  Mnemonic: "XSCMPGTDP"
  Description: "VSX Scalar Compare Greater Than Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["11", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCMPGTQP_V0"
  Mnemonic: "XSCMPGTQP"
  Description: "VSX Scalar Compare Greater Than Quad-Precision"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["228", "XO", "?"]
- Name: "XSCMPODP_V0"
  Mnemonic: "XSCMPODP"
  Description: "VSX Scalar Compare Ordered Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO: ["43", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCMPOQP_V0"
  Mnemonic: "XSCMPOQP"
  Description: "VSX Scalar Compare Ordered QP"
  Opcode: "3F"
  Format: "X_FORM_v72"
  Operands:
    XO: ["132", "XO", "?"]
- Name: "XSCMPUDP_V0"
  Mnemonic: "XSCMPUDP"
  Description: "VSX Scalar Compare Unordered Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO: ["35", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCMPUQP_V0"
  Mnemonic: "XSCMPUQP"
  Description: "VSX Scalar Compare Unordered QP"
  Opcode: "3F"
  Format: "X_FORM_v72"
  Operands:
    XO: ["644", "XO", "?"]
- Name: "XSCPSGNDP_V0"
  Mnemonic: "XSCPSGNDP"
  Description: "VSX Scalar Copy Sign Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["176", "XO", "?"]
- Name: "XSCPSGNQP_V0"
  Mnemonic: "XSCPSGNQP"
  Description: "VSX Scalar Copy Sign QP"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["100", "XO", "?"]
- Name: "XSCVDPHP_V0"
  Mnemonic: "XSCVDPHP"
  Description: "VSX Scalar Convert DP to HP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["347", "XO", "?"]
    XO2: ["17", "XO2", "?"]
- Name: "XSCVDPQP_V0"
  Mnemonic: "XSCVDPQP"
  Description: "VSX Scalar Convert DP to QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["22", "XO2", "?"]
- Name: "XSCVDPSPN_V0"
  Mnemonic: "XSCVDPSPN"
  Description: "VSX Scalar Convert Double-Precision to Single-Precision format Non-signalling"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["267", "XO", "?"]
- Name: "XSCVDPSP_V0"
  Mnemonic: "XSCVDPSP"
  Description: "VSX Scalar Convert Double-Precision to SinglePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["265", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVDPSXDS_V0"
  Mnemonic: "XSCVDPSXDS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Signed Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["344", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVDPSXWS_V0"
  Mnemonic: "XSCVDPSXWS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Signed Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["88", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVDPUXDS_V0"
  Mnemonic: "XSCVDPUXDS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["328", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVDPUXWS_V0"
  Mnemonic: "XSCVDPUXWS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["72", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVHPDP_V0"
  Mnemonic: "XSCVHPDP"
  Description: "VSX Scalar Convert HP to DP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["347", "XO", "?"]
    XO2: ["16", "XO2", "?"]
- Name: "XSCVQPDPO_V0"
  Mnemonic: "XSCVQPDPO"
  Description: "VSX Scalar Convert QP to DP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v74"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["836", "XO", "?"]
    XO2: ["20", "XO2", "?"]
- Name: "XSCVQPDP_V0"
  Mnemonic: "XSCVQPDP"
  Description: "VSX Scalar Convert QP to DP"
  Opcode: "3F"
  Format: "X_FORM_v74"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["836", "XO", "?"]
    XO2: ["20", "XO2", "?"]
- Name: "XSCVQPSDZ_V0"
  Mnemonic: "XSCVQPSDZ"
  Description: "VSX Scalar Convert QP to Signed Dword truncate"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["25", "XO2", "?"]
- Name: "XSCVQPSQZ_V0"
  Mnemonic: "XSCVQPSQZ"
  Description: "VSX Vector Convert Quad-Precision to Signed Quadword"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["8", "XO2", "?"]
- Name: "XSCVQPSWZ_V0"
  Mnemonic: "XSCVQPSWZ"
  Description: "VSX Scalar Convert QP to Signed Word truncate"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["9", "XO2", "?"]
- Name: "XSCVQPUDZ_V0"
  Mnemonic: "XSCVQPUDZ"
  Description: "VSX Scalar Convert QP to Unsigned Dword truncate"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["17", "XO2", "?"]
- Name: "XSCVQPUQZ_V0"
  Mnemonic: "XSCVQPUQZ"
  Description: "VSX Vector Convert Quad-Precision to Unsigned Quadword"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "XSCVQPUWZ_V0"
  Mnemonic: "XSCVQPUWZ"
  Description: "VSX Scalar Convert QP to Unsigned Word truncate"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "XSCVSDQP_V0"
  Mnemonic: "XSCVSDQP"
  Description: "VSX Scalar Convert Signed Dword to QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["10", "XO2", "?"]
- Name: "XSCVSPDPN_V0"
  Mnemonic: "XSCVSPDPN"
  Description: "Scalar Convert Single-Precision to Double-Precision format Non-signalling"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["331", "XO", "?"]
- Name: "XSCVSPDP_V0"
  Mnemonic: "XSCVSPDP"
  Description: "VSX Scalar Convert Single-Precision to DoublePrecision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["329", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVSQQP_V0"
  Mnemonic: "XSCVSQQP"
  Description: "VSX Vector Convert Signed Quadword to Quad-Precision"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["11", "XO2", "?"]
- Name: "XSCVSXDDP_V0"
  Mnemonic: "XSCVSXDDP"
  Description: "VSX Scalar Convert and round Signed Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["376", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVSXDSP_V0"
  Mnemonic: "XSCVSXDSP"
  Description: "VSX Scalar Convert Signed Fixed-Point Doubleword to Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["312", "XO", "?"]
- Name: "XSCVUDQP_V0"
  Mnemonic: "XSCVUDQP"
  Description: "VSX Scalar Convert Unsigned Dword to QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["2", "XO2", "?"]
- Name: "XSCVUQQP_V0"
  Mnemonic: "XSCVUQQP"
  Description: "VSX Vector Convert Unsigned Quadword to Quad-Precision"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["836", "XO", "?"]
    XO2: ["3", "XO2", "?"]
- Name: "XSCVUXDDP_V0"
  Mnemonic: "XSCVUXDDP"
  Description: "VSX Scalar Convert and round Unsigned Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["360", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSCVUXDSP_V0"
  Mnemonic: "XSCVUXDSP"
  Description: "VSX Scalar Convert Unsigned Fixed-Point Doubleword to Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["296", "XO", "?"]
- Name: "XSDIVDP_V0"
  Mnemonic: "XSDIVDP"
  Description: "VSX Scalar Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["56", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSDIVQPO_V0"
  Mnemonic: "XSDIVQPO"
  Description: "VSX Scalar Divide QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["548", "XO", "?"]
- Name: "XSDIVQP_V0"
  Mnemonic: "XSDIVQP"
  Description: "VSX Scalar Divide QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["548", "XO", "?"]
- Name: "XSDIVSP_V0"
  Mnemonic: "XSDIVSP"
  Description: "VSX Scalar Divide Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["24", "XO", "?"]
- Name: "XSIEXPDP_V0"
  Mnemonic: "XSIEXPDP"
  Description: "VSX Scalar Insert Exponent DP"
  Opcode: "3C"
  Format: "X_FORM_v75"
  Operands:
    XO: ["918", "XO", "?"]
- Name: "XSIEXPQP_V0"
  Mnemonic: "XSIEXPQP"
  Description: "VSX Scalar Insert Exponent QP"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["868", "XO", "?"]
- Name: "XSMADDADP_V0"
  Mnemonic: "XSMADDADP"
  Description: "VSX Scalar Multiply-Add Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["33", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMADDASP_V0"
  Mnemonic: "XSMADDASP"
  Description: "VSX Scalar Multiply-Add Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["1", "XO", "?"]
- Name: "XSMADDMDP_V0"
  Mnemonic: "XSMADDMDP"
  Description: "VSX Scalar Multiply-Add Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["41", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMADDMSP_V0"
  Mnemonic: "XSMADDMSP"
  Description: "VSX Scalar Multiply-Add Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["9", "XO", "?"]
- Name: "XSMADDQPO_V0"
  Mnemonic: "XSMADDQPO"
  Description: "VSX Scalar Multiply-Add QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["388", "XO", "?"]
- Name: "XSMADDQP_V0"
  Mnemonic: "XSMADDQP"
  Description: "VSX Scalar Multiply-Add QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["388", "XO", "?"]
- Name: "XSMAXCDP_V0"
  Mnemonic: "XSMAXCDP"
  Description: "VSX Scalar Maximum Type-C Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["128", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMAXCQP_V0"
  Mnemonic: "XSMAXCQP"
  Description: "XSMAXCQP instruction (TODO: add description)"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["676", "XO", "?"]
- Name: "XSMAXDP_V0"
  Mnemonic: "XSMAXDP"
  Description: "VSX Scalar Maximum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["160", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMAXJDP_V0"
  Mnemonic: "XSMAXJDP"
  Description: "VSX Scalar Maximum Type-J Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["144", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMINCDP_V0"
  Mnemonic: "XSMINCDP"
  Description: "VSX Scalar Minimum Type-C Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMINCQP_V0"
  Mnemonic: "XSMINCQP"
  Description: "XSMINCQP instruction (TODO: add description)"
  Opcode: "3F"
  Format: "X_FORM_v73"
  Operands:
    XO: ["740", "XO", "?"]
- Name: "XSMINDP_V0"
  Mnemonic: "XSMINDP"
  Description: "VSX Scalar Minimum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["168", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMINJDP_V0"
  Mnemonic: "XSMINJDP"
  Description: "VSX Scalar Minimum Type-J Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["152", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMSUBADP_V0"
  Mnemonic: "XSMSUBADP"
  Description: "VSX Scalar Multiply-Subtract Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["49", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMSUBASP_V0"
  Mnemonic: "XSMSUBASP"
  Description: "VSX Scalar Multiply-Subtract Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["17", "XO", "?"]
- Name: "XSMSUBMDP_V0"
  Mnemonic: "XSMSUBMDP"
  Description: "VSX Scalar Multiply-Subtract Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["57", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMSUBMSP_V0"
  Mnemonic: "XSMSUBMSP"
  Description: "VSX Scalar Multiply-Subtract Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["25", "XO", "?"]
- Name: "XSMSUBQPO_V0"
  Mnemonic: "XSMSUBQPO"
  Description: "VSX Scalar Multiply-Subtract QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["420", "XO", "?"]
- Name: "XSMSUBQP_V0"
  Mnemonic: "XSMSUBQP"
  Description: "VSX Scalar Multiply-Subtract QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["420", "XO", "?"]
- Name: "XSMULDP_V0"
  Mnemonic: "XSMULDP"
  Description: "VSX Scalar Multiply Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["48", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSMULQPO_V0"
  Mnemonic: "XSMULQPO"
  Description: "VSX Scalar Multiply QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["36", "XO", "?"]
- Name: "XSMULQP_V0"
  Mnemonic: "XSMULQP"
  Description: "VSX Scalar Multiply QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["36", "XO", "?"]
- Name: "XSMULSP_V0"
  Mnemonic: "XSMULSP"
  Description: "VSX Scalar Multiply Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["16", "XO", "?"]
- Name: "XSNABSDP_V0"
  Mnemonic: "XSNABSDP"
  Description: "VSX Scalar Negative Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["361", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSNABSQP_V0"
  Mnemonic: "XSNABSQP"
  Description: "VSX Scalar Negative Absolute QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["804", "XO", "?"]
    XO2: ["8", "XO2", "?"]
- Name: "XSNEGDP_V0"
  Mnemonic: "XSNEGDP"
  Description: "VSX Scalar Negate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["377", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSNEGQP_V0"
  Mnemonic: "XSNEGQP"
  Description: "VSX Scalar Negate QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["804", "XO", "?"]
    XO2: ["16", "XO2", "?"]
- Name: "XSNMADDADP_V0"
  Mnemonic: "XSNMADDADP"
  Description: "VSX Scalar Negative Multiply-Add Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["161", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSNMADDASP_V0"
  Mnemonic: "XSNMADDASP"
  Description: "VSX Scalar Negative Multiply-Add Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["129", "XO", "?"]
- Name: "XSNMADDMDP_V0"
  Mnemonic: "XSNMADDMDP"
  Description: "VSX Scalar Negative Multiply-Add Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["169", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSNMADDMSP_V0"
  Mnemonic: "XSNMADDMSP"
  Description: "VSX Scalar Negative Multiply-Add Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["137", "XO", "?"]
- Name: "XSNMADDQPO_V0"
  Mnemonic: "XSNMADDQPO"
  Description: "VSX Scalar Negative Multiply-Add QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["452", "XO", "?"]
- Name: "XSNMADDQP_V0"
  Mnemonic: "XSNMADDQP"
  Description: "VSX Scalar Negative Multiply-Add QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["452", "XO", "?"]
- Name: "XSNMSUBADP_V0"
  Mnemonic: "XSNMSUBADP"
  Description: "VSX Scalar Negative Multiply-Subtract Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["177", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSNMSUBASP_V0"
  Mnemonic: "XSNMSUBASP"
  Description: "VSX Scalar Negative Multiply-Subtract Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["145", "XO", "?"]
- Name: "XSNMSUBMDP_V0"
  Mnemonic: "XSNMSUBMDP"
  Description: "VSX Scalar Negative Multiply-Subtract Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["185", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSNMSUBMSP_V0"
  Mnemonic: "XSNMSUBMSP"
  Description: "VSX Scalar Negative Multiply-Subtract Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["153", "XO", "?"]
- Name: "XSNMSUBQPO_V0"
  Mnemonic: "XSNMSUBQPO"
  Description: "VSX Scalar Negative Multiply-Subtract QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["484", "XO", "?"]
- Name: "XSNMSUBQP_V0"
  Mnemonic: "XSNMSUBQP"
  Description: "VSX Scalar Negative Multiply-Subtract QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["484", "XO", "?"]
- Name: "XSRDPIC_V0"
  Mnemonic: "XSRDPIC"
  Description: "VSX Scalar Round to Double-Precision Integer using Current rounding mode"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["107", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSRDPIM_V0"
  Mnemonic: "XSRDPIM"
  Description: "VSX Scalar Round to Double-Precision Integer toward -Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["121", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSRDPIP_V0"
  Mnemonic: "XSRDPIP"
  Description: "VSX Scalar Round to Double-Precision Integer toward +Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["105", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSRDPIZ_V0"
  Mnemonic: "XSRDPIZ"
  Description: "VSX Scalar Round to Double-Precision Integer toward Zero"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["89", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSRDPI_V0"
  Mnemonic: "XSRDPI"
  Description: "VSX Scalar Round to Double-Precision Integer"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["73", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSREDP_V0"
  Mnemonic: "XSREDP"
  Description: "VSX Scalar Reciprocal Estimate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["90", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSRESP_V0"
  Mnemonic: "XSRESP"
  Description: "VSX Scalar Reciprocal Estimate Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["26", "XO", "?"]
- Name: "XSRQPIX_V0"
  Mnemonic: "XSRQPIX"
  Description: "VSX Scalar Round Quad-Precision to Integral with Inexact"
  Opcode: "3F"
  Format: "Z23_FORM_v01b"
  Operands:
    EX: ["1", "EX", "?"]
    XO: ["5", "XO", "?"]
- Name: "XSRQPI_V0"
  Mnemonic: "XSRQPI"
  Description: "VSX Scalar Round QP to Integral"
  Opcode: "3F"
  Format: "Z23_FORM_v01b"
  Operands:
    EX: ["0", "EX", "?"]
    XO: ["5", "XO", "?"]
- Name: "XSRQPXP_V0"
  Mnemonic: "XSRQPXP"
  Description: "VSX Scalar Round QP to XP"
  Opcode: "3F"
  Format: "Z23_FORM_v02b"
  Operands:
    XO: ["37", "XO", "?"]
- Name: "XSRSP_V0"
  Mnemonic: "XSRSP"
  Description: "VSX Scalar Round to Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["281", "XO", "?"]
- Name: "XSRSQRTEDP_V0"
  Mnemonic: "XSRSQRTEDP"
  Description: "VSX Scalar Reciprocal Square Root Estimate DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["74", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSRSQRTESP_V0"
  Mnemonic: "XSRSQRTESP"
  Description: "VSX Scalar Reciprocal Square Root Estimate Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["10", "XO", "?"]
- Name: "XSSQRTDP_V0"
  Mnemonic: "XSSQRTDP"
  Description: "VSX Scalar Square Root Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["75", "XO", "?"]
- Name: "XSSQRTQPO_V0"
  Mnemonic: "XSSQRTQPO"
  Description: "VSX Scalar Square Root QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v74"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["804", "XO", "?"]
    XO2: ["27", "XO2", "?"]
- Name: "XSSQRTQP_V0"
  Mnemonic: "XSSQRTQP"
  Description: "VSX Scalar Square Root QP"
  Opcode: "3F"
  Format: "X_FORM_v74"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["804", "XO", "?"]
    XO2: ["27", "XO2", "?"]
- Name: "XSSQRTSP_V0"
  Mnemonic: "XSSQRTSP"
  Description: "VSX Scalar Square Root Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["11", "XO", "?"]
- Name: "XSSUBDP_V0"
  Mnemonic: "XSSUBDP"
  Description: "VSX Scalar Subtract Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["40", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSSUBQPO_V0"
  Mnemonic: "XSSUBQPO"
  Description: "VSX Scalar Subtract QP & record OV"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["1", "RO", "I"]
    XO: ["516", "XO", "?"]
- Name: "XSSUBQP_V0"
  Mnemonic: "XSSUBQP"
  Description: "VSX Scalar Subtract QP"
  Opcode: "3F"
  Format: "X_FORM_v71"
  Operands:
    RO: ["0", "RO", "I"]
    XO: ["516", "XO", "?"]
- Name: "XSSUBSP_V0"
  Mnemonic: "XSSUBSP"
  Description: "VSX Scalar Subtract Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["8", "XO", "?"]
- Name: "XSTDIVDP_V0"
  Mnemonic: "XSTDIVDP"
  Description: "VSX Scalar Test for software Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO: ["61", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSTSQRTDP_V0"
  Mnemonic: "XSTSQRTDP"
  Description: "VSX Scalar Test for software Square Root DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v02"
  Operands:
    XO: ["106", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XSTSTDCDP_V0"
  Mnemonic: "XSTSTDCDP"
  Description: "VSX Scalar Test Data Class DP"
  Opcode: "3C"
  Format: "XX2_FORM_v12"
  Operands:
    XO: ["362", "XO", "?"]
- Name: "XSTSTDCQP_V0"
  Mnemonic: "XSTSTDCQP"
  Description: "VSX Scalar Test Data Class QP"
  Opcode: "3F"
  Format: "XX2_FORM_v11"
  Operands:
    XO: ["708", "XO", "?"]
- Name: "XSTSTDCSP_V0"
  Mnemonic: "XSTSTDCSP"
  Description: "VSX Scalar Test Data Class SP"
  Opcode: "3C"
  Format: "XX2_FORM_v12"
  Operands:
    XO: ["298", "XO", "?"]
- Name: "XSXEXPDP_V0"
  Mnemonic: "XSXEXPDP"
  Description: "VSX Scalar Extract Exponent DP"
  Opcode: "3C"
  Format: "XX2_FORM_v11b"
  Operands:
    XO: ["347", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "XSXEXPQP_V0"
  Mnemonic: "XSXEXPQP"
  Description: "VSX Scalar Extract Exponent QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["804", "XO", "?"]
    XO2: ["2", "XO2", "?"]
- Name: "XSXSIGDP_V0"
  Mnemonic: "XSXSIGDP"
  Description: "VSX Scalar Extract Significand DP"
  Opcode: "3C"
  Format: "XX2_FORM_v11b"
  Operands:
    XO: ["347", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "XSXSIGQP_V0"
  Mnemonic: "XSXSIGQP"
  Description: "VSX Scalar Extract Significand QP"
  Opcode: "3F"
  Format: "X_FORM_v70"
  Operands:
    XO: ["804", "XO", "?"]
    XO2: ["18", "XO2", "?"]
- Name: "XVABSDP_V0"
  Mnemonic: "XVABSDP"
  Description: "VSX Vector Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["473", "XO", "?"]
- Name: "XVABSSP_V0"
  Mnemonic: "XVABSSP"
  Description: "VSX Vector Absolute Value Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["409", "XO", "?"]
- Name: "XVADDDP_V0"
  Mnemonic: "XVADDDP"
  Description: "VSX Vector Add Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["96", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVADDSP_V0"
  Mnemonic: "XVADDSP"
  Description: "VSX Vector Add Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["64", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPEQDP_V0"
  Mnemonic: "XVCMPEQDP"
  Description: "VSX Vector Compare Equal To Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["99", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPEQDPx_V0"
  Mnemonic: "XVCMPEQDP."
  Description: "VSX Vector Compare Equal To Double-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["99", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPEQSP_V0"
  Mnemonic: "XVCMPEQSP"
  Description: "VSX Vector Compare Equal To Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["67", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPEQSPx_V0"
  Mnemonic: "XVCMPEQSP."
  Description: "VSX Vector Compare Equal To Single-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["67", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGEDP_V0"
  Mnemonic: "XVCMPGEDP"
  Description: "VSX Vector Compare Greater Than or Equal To Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["115", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGEDPx_V0"
  Mnemonic: "XVCMPGEDP."
  Description: "VSX Vector Compare Greater Than or Equal To Double-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["115", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGESP_V0"
  Mnemonic: "XVCMPGESP"
  Description: "VSX Vector Compare Greater Than or Equal To SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["83", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGESPx_V0"
  Mnemonic: "XVCMPGESP."
  Description: "VSX Vector Compare Greater Than or Equal To SinglePrecision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["83", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGTDP_V0"
  Mnemonic: "XVCMPGTDP"
  Description: "VSX Vector Compare Greater Than Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["107", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGTDPx_V0"
  Mnemonic: "XVCMPGTDP."
  Description: "VSX Vector Compare Greater Than Double-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["107", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGTSP_V0"
  Mnemonic: "XVCMPGTSP"
  Description: "VSX Vector Compare Greater Than Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["0", "Rc", "I"]
    XO: ["75", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCMPGTSPx_V0"
  Mnemonic: "XVCMPGTSP."
  Description: "VSX Vector Compare Greater Than Single-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    Rc: ["1", "Rc", "I"]
    XO: ["75", "XO", "?"]
  ImplicitOperands:
    CR6: ["CR6", "O"]
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCPSGNDP_V0"
  Mnemonic: "XVCPSGNDP"
  Description: "VSX Vector Copy Sign Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["240", "XO", "?"]
- Name: "XVCPSGNSP_V0"
  Mnemonic: "XVCPSGNSP"
  Description: "VSX Vector Copy Sign Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["208", "XO", "?"]
- Name: "XVCVDPSP_V0"
  Mnemonic: "XVCVDPSP"
  Description: "VSX Vector round and Convert Double-Precision to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["393", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVDPSXDS_V0"
  Mnemonic: "XVCVDPSXDS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Signed Fixed-Point Doubleword Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["472", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVDPSXWS_V0"
  Mnemonic: "XVCVDPSXWS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Signed Fixed-Point Word Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["216", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVDPUXDS_V0"
  Mnemonic: "XVCVDPUXDS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["456", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVDPUXWS_V0"
  Mnemonic: "XVCVDPUXWS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["200", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVHPSP_V0"
  Mnemonic: "XVCVHPSP"
  Description: "VSX Vector Convert HP to SP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["24", "XO2", "?"]
- Name: "XVCVSPDP_V0"
  Mnemonic: "XVCVSPDP"
  Description: "VSX Vector Convert Single-Precision to DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["457", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSPHP_V0"
  Mnemonic: "XVCVSPHP"
  Description: "VSX Vector Convert SP to HP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["25", "XO2", "?"]
- Name: "XVCVSPSXDS_V0"
  Mnemonic: "XVCVSPSXDS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Signed Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["408", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSPSXWS_V0"
  Mnemonic: "XVCVSPSXWS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Signed Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["152", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSPUXDS_V0"
  Mnemonic: "XVCVSPUXDS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Unsigned Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["392", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSPUXWS_V0"
  Mnemonic: "XVCVSPUXWS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Unsigned Fixed-Point Word Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["136", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSXDDP_V0"
  Mnemonic: "XVCVSXDDP"
  Description: "VSX Vector Convert and round Signed Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["504", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSXDSP_V0"
  Mnemonic: "XVCVSXDSP"
  Description: "VSX Vector Convert and round Signed Fixed-Point Doubleword to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["440", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSXWDP_V0"
  Mnemonic: "XVCVSXWDP"
  Description: "VSX Vector Convert Signed Fixed-Point Word to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["248", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVSXWSP_V0"
  Mnemonic: "XVCVSXWSP"
  Description: "VSX Vector Convert and round Signed Fixed-Point Word to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["184", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVUXDDP_V0"
  Mnemonic: "XVCVUXDDP"
  Description: "VSX Vector Convert and round Unsigned Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["488", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVUXDSP_V0"
  Mnemonic: "XVCVUXDSP"
  Description: "VSX Vector Convert and round Unsigned Fixed-Point Doubleword to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["424", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVUXWDP_V0"
  Mnemonic: "XVCVUXWDP"
  Description: "VSX Vector Convert Unsigned Fixed-Point Word to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["232", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVCVUXWSP_V0"
  Mnemonic: "XVCVUXWSP"
  Description: "VSX Vector Convert and round Unsigned Fixed-Point Word to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["168", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVDIVDP_V0"
  Mnemonic: "XVDIVDP"
  Description: "VSX Vector Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["120", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVDIVSP_V0"
  Mnemonic: "XVDIVSP"
  Description: "VSX Vector Divide Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["88", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVBF16GER2_V0"
  Mnemonic: "XVBF16GER2"
  Description: "VSX Vector bfloat16 GER (Rank-2 Update)" 
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["51", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVBF16GER2NN_V0"
  Mnemonic: "XVBF16GER2NN"
  Description: "VSX Vector bfloat16 GER (Rank-2 Update) (Negative Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["242", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVBF16GER2NP_V0"
  Mnemonic: "XVBF16GER2NP"
  Description: "VSX Vector bfloat16 GER (Rank-2 Update) (Negative Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["114", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVBF16GER2PN_V0"
  Mnemonic: "XVBF16GER2PN"
  Description: "VSX Vector bfloat16 GER (Rank-2 Update) (Positive Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["178", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVBF16GER2PP_V0"
  Mnemonic: "XVBF16GER2PP"
  Description: "VSX Vector bfloat16 GER (Rank-2 Update) (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["50", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF16GER2_V0"
  Mnemonic: "XVF16GER2"
  Description: "VSX Vector Half-Precision GER (Rank-2 Update)" 
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["19", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF16GER2NN_V0"
  Mnemonic: "XVF16GER2NN"
  Description: "VSX Vector Half-Precision GER (Rank-2 Update) (Negative Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["210", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF16GER2NP_V0"
  Mnemonic: "XVF16GER2NP"
  Description: "VSX Vector Half-Precision GER (Rank-2 Update) (Negative Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["82", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF16GER2PN_V0"
  Mnemonic: "XVF16GER2PN"
  Description: "VSX Vector Half-Precision GER (Rank-2 Update) (Positive Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["146", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF16GER2PP_V0"
  Mnemonic: "XVF16GER2PP"
  Description: "VSX Vector Half-Precision GER (Rank-2 Update) (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["18", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF32GERNN_V0"
  Mnemonic: "XVF32GERNN"
  Description: "VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["218", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF32GERNP_V0"
  Mnemonic: "XVF32GERNP"
  Description: "VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["90", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF32GERPN_V0"
  Mnemonic: "XVF32GERPN"
  Description: "VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["154", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF32GERPP_V0"
  Mnemonic: "XVF32GERPP"
  Description: "VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["26", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF32GER_V0"
  Mnemonic: "XVF32GER"
  Description: "VSX Vector Single-Precision GER (Rank-1 Update)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["27", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF64GERNN_V0"
  Mnemonic: "XVF64GERNN"
  Description: "VSX Vector Double-Precision GER (Rank-1 Update) (Negative Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v115"
  Operands:
    XO: ["250", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF64GERNP_V0"
  Mnemonic: "XVF64GERNP"
  Description: "VSX Vector Double-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v115"
  Operands:
    XO: ["122", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF64GERPN_V0"
  Mnemonic: "XVF64GERPN"
  Description: "VSX Vector Double-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v115"
  Operands:
    XO: ["186", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF64GERPP_V0"
  Mnemonic: "XVF64GERPP"
  Description: "VSX Vector Double-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v115"
  Operands:
    XO: ["58", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVF64GER_V0"
  Mnemonic: "XVF64GER"
  Description: "VSX Vector Double-Precision GER (Rank-1 Update)"
  Opcode: "3B"
  Format: "XX3_FORM_v115"
  Operands:
    XO: ["59", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVI16GER2SPP_V0"
  Mnemonic: "XVI16GER2SPP"
  Description: "VSX Vector Signed Halfword GER (Rank-2 Update) with Saturate (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["42", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVI16GER2S_V0"
  Mnemonic: "XVI16GER2S"
  Description: "VSX Vector Signed Halfword GER (Rank-2 Update) with Saturate"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["43", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVI4GER8PP_V0"
  Mnemonic: "XVI4GER8PP"
  Description: "VSX Vector Signed Nibble GER (Rank-8 Update) (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["34", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVI8GER4PP_V0"
  Mnemonic: "XVI8GER4PP"
  Description: "VSX Vector Signed/Unsigned Byte GER (Rank-4 Update) (Positive Multiply, Positive Accumulate)"
  Opcode: "3B"
  Format: "XX3_FORM_v114"
  Operands:
    XO: ["2", "XO", "?"]
  InstructionChecks:
    C0: [check_acc_overlap, False]
- Name: "XVIEXPDP_V0"
  Mnemonic: "XVIEXPDP"
  Description: "VSX Vector Insert Exponent DP"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["248", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVIEXPSP_V0"
  Mnemonic: "XVIEXPSP"
  Description: "VSX Vector Insert Exponent SP"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["216", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMADDADP_V0"
  Mnemonic: "XVMADDADP"
  Description: "VSX Vector Multiply-Add Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["97", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMADDASP_V0"
  Mnemonic: "XVMADDASP"
  Description: "VSX Vector Multiply-Add Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["65", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMADDMDP_V0"
  Mnemonic: "XVMADDMDP"
  Description: "VSX Vector Multiply-Add Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["105", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMADDMSP_V0"
  Mnemonic: "XVMADDMSP"
  Description: "VSX Vector Multiply-Add Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["73", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMAXDP_V0"
  Mnemonic: "XVMAXDP"
  Description: "VSX Vector Maximum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["224", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMAXSP_V0"
  Mnemonic: "XVMAXSP"
  Description: "VSX Vector Maximum Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["192", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMINDP_V0"
  Mnemonic: "XVMINDP"
  Description: "VSX Vector Minimum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["232", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMINSP_V0"
  Mnemonic: "XVMINSP"
  Description: "VSX Vector Minimum Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["200", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMSUBADP_V0"
  Mnemonic: "XVMSUBADP"
  Description: "VSX Vector Multiply-Subtract Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["113", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMSUBASP_V0"
  Mnemonic: "XVMSUBASP"
  Description: "VSX Vector Multiply-Subtract Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["81", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMSUBMDP_V0"
  Mnemonic: "XVMSUBMDP"
  Description: "VSX Vector Multiply-Subtract Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["121", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMSUBMSP_V0"
  Mnemonic: "XVMSUBMSP"
  Description: "VSX Vector Multiply-Subtract Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["89", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMULDP_V0"
  Mnemonic: "XVMULDP"
  Description: "VSX Vector Multiply Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["112", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVMULSP_V0"
  Mnemonic: "XVMULSP"
  Description: "VSX Vector Multiply Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["80", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNABSDP_V0"
  Mnemonic: "XVNABSDP"
  Description: "VSX Vector Negative Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["489", "XO", "?"]
- Name: "XVNABSSP_V0"
  Mnemonic: "XVNABSSP"
  Description: "VSX Vector Negative Absolute Value Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["425", "XO", "?"]
- Name: "XVNEGDP_V0"
  Mnemonic: "XVNEGDP"
  Description: "VSX Vector Negate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["505", "XO", "?"]
- Name: "XVNEGSP_V0"
  Mnemonic: "XVNEGSP"
  Description: "VSX Vector Negate Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["441", "XO", "?"]
- Name: "XVNMADDADP_V0"
  Mnemonic: "XVNMADDADP"
  Description: "VSX Vector Negative Multiply-Add Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["225", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMADDASP_V0"
  Mnemonic: "XVNMADDASP"
  Description: "VSX Vector Negative Multiply-Add Type-A SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["193", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMADDMDP_V0"
  Mnemonic: "XVNMADDMDP"
  Description: "VSX Vector Negative Multiply-Add Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["233", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMADDMSP_V0"
  Mnemonic: "XVNMADDMSP"
  Description: "VSX Vector Negative Multiply-Add Type-M SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["201", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMSUBADP_V0"
  Mnemonic: "XVNMSUBADP"
  Description: "VSX Vector Negative Multiply-Subtract Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["241", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMSUBASP_V0"
  Mnemonic: "XVNMSUBASP"
  Description: "VSX Vector Negative Multiply-Subtract Type-A SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["209", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMSUBMDP_V0"
  Mnemonic: "XVNMSUBMDP"
  Description: "VSX Vector Negative Multiply-Subtract Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["249", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVNMSUBMSP_V0"
  Mnemonic: "XVNMSUBMSP"
  Description: "VSX Vector Negative Multiply-Subtract Type-M SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["217", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRDPIC_V0"
  Mnemonic: "XVRDPIC"
  Description: "VSX Vector Round to Double-Precision Integer using Current rounding mode"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["235", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRDPIM_V0"
  Mnemonic: "XVRDPIM"
  Description: "VSX Vector Round to Double-Precision Integer toward -Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["249", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRDPIP_V0"
  Mnemonic: "XVRDPIP"
  Description: "VSX Vector Round to Double-Precision Integer toward +Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["233", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRDPIZ_V0"
  Mnemonic: "XVRDPIZ"
  Description: "VSX Vector Round to Double-Precision Integer toward Zero"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["217", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRDPI_V0"
  Mnemonic: "XVRDPI"
  Description: "VSX Vector Round to Double-Precision Integer"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["201", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVREDP_V0"
  Mnemonic: "XVREDP"
  Description: "VSX Vector Reciprocal Estimate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["218", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRESP_V0"
  Mnemonic: "XVRESP"
  Description: "VSX Vector Reciprocal Estimate Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["154", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSPIC_V0"
  Mnemonic: "XVRSPIC"
  Description: "VSX Vector Round to Single-Precision Integer using Current rounding mode"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["171", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSPIM_V0"
  Mnemonic: "XVRSPIM"
  Description: "VSX Vector Round to Single-Precision Integer toward -Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["185", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSPIP_V0"
  Mnemonic: "XVRSPIP"
  Description: "VSX Vector Round to Single-Precision Integer toward +Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["169", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSPIZ_V0"
  Mnemonic: "XVRSPIZ"
  Description: "VSX Vector Round to Single-Precision Integer toward Zero"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["153", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSPI_V0"
  Mnemonic: "XVRSPI"
  Description: "VSX Vector Round to Single-Precision Integer"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["137", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSQRTEDP_V0"
  Mnemonic: "XVRSQRTEDP"
  Description: "VSX Vector Reciprocal Square Root Estimate DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["202", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVRSQRTESP_V0"
  Mnemonic: "XVRSQRTESP"
  Description: "VSX Vector Reciprocal Square Root Estimate SinglePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["138", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVSQRTDP_V0"
  Mnemonic: "XVSQRTDP"
  Description: "VSX Vector Square Root Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["203", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVSQRTSP_V0"
  Mnemonic: "XVSQRTSP"
  Description: "VSX Vector Square Root Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ["139", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVSUBDP_V0"
  Mnemonic: "XVSUBDP"
  Description: "VSX Vector Subtract Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["104", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVSUBSP_V0"
  Mnemonic: "XVSUBSP"
  Description: "VSX Vector Subtract Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["72", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XVTDIVDP_V0"
  Mnemonic: "XVTDIVDP"
  Description: "VSX Vector Test for software Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO: ["125", "XO", "?"]
- Name: "XVTDIVSP_V0"
  Mnemonic: "XVTDIVSP"
  Description: "VSX Vector Test for software Divide Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO: ["93", "XO", "?"]
- Name: "XVTLSBB_V0"
  Mnemonic: "XVTLSBB"
  Description: "VSX Vector Test Least-Significant Bit by Byte Operation"
  Opcode: "3C"
  Format: "XX2_FORM_v116"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["2", "XO2", "?"]
- Name: "XVTSQRTDP_V0"
  Mnemonic: "XVTSQRTDP"
  Description: "VSX Vector Test for software Square Root DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v02"
  Operands:
    XO: ["234", "XO", "?"]
- Name: "XVTSQRTSP_V0"
  Mnemonic: "XVTSQRTSP"
  Description: "VSX Vector Test for software Square Root SinglePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v02"
  Operands:
    XO: ["170", "XO", "?"]
- Name: "XVTSTDCDP_V0"
  Mnemonic: "XVTSTDCDP"
  Description: "VSX Vector Test Data Class DP"
  Opcode: "3C"
  Format: "XX2_FORM_v13"
  Operands:
    XO: ["15", "XO", "?"]
    XO2: ["5", "XO2", "?"]
- Name: "XVTSTDCSP_V0"
  Mnemonic: "XVTSTDCSP"
  Description: "VSX Vector Test Data Class SP"
  Opcode: "3C"
  Format: "XX2_FORM_v13"
  Operands:
    XO: ["13", "XO", "?"]
    XO2: ["5", "XO2", "?"]
- Name: "XVXEXPDP_V0"
  Mnemonic: "XVXEXPDP"
  Description: "VSX Vector Extract Exponent DP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "XVXEXPSP_V0"
  Mnemonic: "XVXEXPSP"
  Description: "VSX Vector Extract Exponent SP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["8", "XO2", "?"]
- Name: "XVXSIGDP_V0"
  Mnemonic: "XVXSIGDP"
  Description: "VSX Vector Extract Significand DP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "XVXSIGSP_V0"
  Mnemonic: "XVXSIGSP"
  Description: "VSX Vector Extract Significand SP"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["9", "XO2", "?"]
- Name: "XXBRD_V0"
  Mnemonic: "XXBRD"
  Description: "VSX Vector Byte-Reverse Dword"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["23", "XO2", "?"]
- Name: "XXBRH_V0"
  Mnemonic: "XXBRH"
  Description: "VSX Vector Byte-Reverse Hword"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["7", "XO2", "?"]
- Name: "XXBRQ_V0"
  Mnemonic: "XXBRQ"
  Description: "VSX Vector Byte-Reverse Qword"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["31", "XO2", "?"]
- Name: "XXBRW_V0"
  Mnemonic: "XXBRW"
  Description: "VSX Vector Byte-Reverse Word"
  Opcode: "3C"
  Format: "XX2_FORM_v10"
  Operands:
    XO: ["475", "XO", "?"]
    XO2: ["15", "XO2", "?"]
- Name: "XXEXTRACTUW_V0"
  Mnemonic: "XXEXTRACTUW"
  Description: "VSX Vector Extract Unsigned Word"
  Opcode: "3C"
  Format: "XX2_FORM_v14"
  Operands:
    XO: ["165", "XO", "?"]
- Name: "XXINSERTW_V0"
  Mnemonic: "XXINSERTW"
  Description: "VSX Vector Insert Word"
  Opcode: "3C"
  Format: "XX2_FORM_v14"
  Operands:
    XO: ["181", "XO", "?"]
- Name: "XXLANDC_V0"
  Mnemonic: "XXLANDC"
  Description: "VSX Logical AND with Complement"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["138", "XO", "?"]
- Name: "XXLAND_V0"
  Mnemonic: "XXLAND"
  Description: "VSX Logical AND"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["130", "XO", "?"]
- Name: "XXLEQV_V0"
  Mnemonic: "XXLEQV"
  Description: "VSX Logical Equivalence"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["186", "XO", "?"]
- Name: "XXLNAND_V0"
  Mnemonic: "XXLNAND"
  Description: "VSX Logical NAND"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["178", "XO", "?"]
- Name: "XXLNOR_V0"
  Mnemonic: "XXLNOR"
  Description: "VSX Logical NOR"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["162", "XO", "?"]
- Name: "XXLORC_V0"
  Mnemonic: "XXLORC"
  Description: "VSX Logical OR with Complement"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["170", "XO", "?"]
- Name: "XXLOR_V0"
  Mnemonic: "XXLOR"
  Description: "VSX Logical OR"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["146", "XO", "?"]
- Name: "XXLXOR_V0"
  Mnemonic: "XXLXOR"
  Description: "VSX Logical XOR"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["154", "XO", "?"]
- Name: "XXMFACC_V0"
  Mnemonic: "XXMFACC"
  Description: "VSX Move From ACC"
  Opcode: "1F"
  Format: "X_FORM_v117"
  Operands:
    XO: ["177", "XO", "?"]
    XO2: ["0", "XO2", "?"]
- Name: "XXMRGHW_V0"
  Mnemonic: "XXMRGHW"
  Description: "VSX Merge High Word"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["18", "XO", "?"]
- Name: "XXMRGLW_V0"
  Mnemonic: "XXMRGLW"
  Description: "VSX Merge Low Word"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["50", "XO", "?"]
- Name: "XXMTACC_V0"
  Mnemonic: "XXMTACC"
  Description: "VSX Move To ACC"
  Opcode: "1F"
  Format: "X_FORM_v117"
  Operands:
    XO: ["177", "XO", "?"]
    XO2: ["1", "XO2", "?"]
- Name: "XXPERMDI_V0"
  Mnemonic: "XXPERMDI"
  Description: "VSX Permute Doubleword Immediate"
  Opcode: "3C"
  Format: "XX3_FORM_v04"
  Operands:
    XO: ["10", "XO", "?"]
- Name: "XXPERMR_V0"
  Mnemonic: "XXPERMR"
  Description: "VSX Vector Permute Right-indexed"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["58", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XXPERM_V0"
  Mnemonic: "XXPERM"
  Description: "VSX Vector Permute"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO: ["26", "XO", "?"]
  ImplicitOperands:
    FPSCR: ["FPSCR", "IO"]
- Name: "XXSEL_V0"
  Mnemonic: "XXSEL"
  Description: "VSX Select"
  Opcode: "3C"
  Format: "XX4_FORM_v00"
  Operands:
    XO: ["3", "XO", "?"]
- Name: "XXSETACCZ_V0"
  Mnemonic: "XXSETACCZ"
  Description: "VSX Set ACC to Zero"
  Opcode: "1F"
  Format: "X_FORM_v117"
  Operands:
    XO: ["177", "XO", "?"]
    XO2: ["3", "XO2", "?"]
- Name: "XXSLDWI_V0"
  Mnemonic: "XXSLDWI"
  Description: "VSX Shift Left Double by Word Immediate"
  Opcode: "3C"
  Format: "XX3_FORM_v03"
  Operands:
    XO: ["2", "XO", "?"]
- Name: "XXSPLTIB_V0"
  Mnemonic: "XXSPLTIB"
  Description: "VSX Vector Splat Immediate Byte"
  Opcode: "3C"
  Format: "X_FORM_v76"
  Operands:
    XO: ["360", "XO", "?"]
- Name: "XXSPLTW_V0"
  Mnemonic: "XXSPLTW"
  Description: "VSX Splat Word"
  Opcode: "3C"
  Format: "XX2_FORM_v01"
  Operands:
    XO: ["164", "XO", "?"]
