

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_boundary_x0'
================================================================
* Date:           Sun Sep 18 14:03:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       49|     3145|  0.163 us|  10.482 us|   49|  3145|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                     Loop Name                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L2_out_boundary_x0_loop_1_D_drain_IO_L2_out_boundary_x0_loop_2                                        |       48|     3144|   2 ~ 131|          -|          -|    24|        no|
        | + D_drain_IO_L2_out_boundary_x0_loop_4_D_drain_IO_L2_out_boundary_x0_loop_5_D_drain_IO_L2_out_boundary_x0_loop_6  |      128|      128|         2|          1|          1|   128|       yes|
        +-------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      101|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       94|     -|
|Register             |        -|      -|       32|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       32|      195|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_175_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln890_4_fu_117_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_163_p2               |         +|   0|  0|  15|           8|           1|
    |add_i_i56_cast_fu_151_p2          |         -|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln886_fu_157_p2              |      icmp|   0|  0|  10|           6|           3|
    |icmp_ln89022_fu_129_p2            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_564_fu_169_p2          |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_fu_123_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln11957_fu_135_p3          |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 101|          51|          36|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  26|          5|    1|          5|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |  14|          3|    1|          3|
    |c1_V_reg_95                                     |   9|          2|    3|          6|
    |fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L2_out_7_x0212_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_106                        |   9|          2|    8|         16|
    |indvar_flatten19_reg_84                         |   9|          2|    5|         10|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  94|         20|   21|         46|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln890_4_reg_180       |  5|   0|    5|          0|
    |ap_CS_fsm                 |  4|   0|    4|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c1_V_reg_95               |  3|   0|    3|          0|
    |icmp_ln890_564_reg_203    |  1|   0|    1|          0|
    |indvar_flatten11_reg_106  |  8|   0|    8|          0|
    |indvar_flatten19_reg_84   |  5|   0|    5|          0|
    |select_ln11957_reg_189    |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 32|   0|   32|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|             D_drain_IO_L2_out_boundary_x0|  return value|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_din        |  out|  128|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_full_n     |   in|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L2_out_7_x0212_write      |  out|    1|     ap_fifo|    fifo_D_drain_D_drain_IO_L2_out_7_x0212|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_0_x0201|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_0_x0201|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_0_x0201|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

