{"Source Block": ["oh/elink/dv/elink_e16_model.v@1312:1324@HdlStmProcess", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & datamode_en)\n       datamode[1:0] <= fifo_data_reg[3:2];\n\n   //# write\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & write_en)\n       write <= fifo_data_reg[1];\n\n   //# access\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & access_en)\n       access <= fifo_data_reg[0];\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1307:1319", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (dstaddr_1100_en | burst_tran))\n       dstaddr_int[11:0] <= dstaddr_in[11:0];\n       \n   //# data mode\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & datamode_en)\n       datamode[1:0] <= fifo_data_reg[3:2];\n\n   //# write\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & write_en)\n       write <= fifo_data_reg[1];\n"], ["oh/elink/dv/elink_e16_model.v@1322:1334", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & access_en)\n       access <= fifo_data_reg[0];\n\n   //# data\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (data_3116_en | burst_tran))\n       data[31:16] <= fifo_data_reg[2*LW-1:0];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & data_1500_en)\n       data[15:0] <= fifo_data_reg[2*LW-1:0];\n\n"], ["oh/elink/dv/elink_e16_model.v@1317:1329", "   always @ (posedge rxi_lclk)\n     if(fifo_data_val & write_en)\n       write <= fifo_data_reg[1];\n\n   //# access\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & access_en)\n       access <= fifo_data_reg[0];\n\n   //# data\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (data_3116_en | burst_tran))\n       data[31:16] <= fifo_data_reg[2*LW-1:0];\n"]], "Diff Content": {"Delete": [[1317, "   always @ (posedge rxi_lclk)\n"], [1318, "     if(fifo_data_val & write_en)\n"], [1319, "       write <= fifo_data_reg[1];\n"]], "Add": [[1319, "   reg \t  out;\n"], [1319, "   wire   toggle;\n"]]}}