To Our Customers
        Continuing it’s rich tradition of partnering with high quality
        Japanese semiconductor suppliers, CEL is now partnering with
        THine from May of 2015 onwards.
  www.cel.com


THCV231_THCV236_Rev.1.00_E
                                                              THCV231 and THCV236
                                                         SerDes transmitter and receiver with bi-directional transceiver
General Description                                                             Features
                                                                                    Data width selectable
 The THCV231 and THCV236 are designed to                                            Wide frequency range
support video data transmission between the host and                                AC coupling for high-speed lanes
display.
                                                                                    CDR requires no external frequency reference
                                                                                    Wide range supply voltage from 1.7V to 3.6V
THCV231
 One high-speed lane can carry up to 14bits data at a                               Additional spread spectrum on data stream
pixel clock frequency from 12MHz to 160MHz.                                         2-wire serial interface bridge function(400kbps)
                                                                                    Remote side GPIO control and monitoring
THCV236                                                                             THCV231
  One high-speed lane can carry up to 32bit data and                                  QFN32 (5mm x 5mm) with exposed pad ground
3bits of synchronizing signals at a pixel clock                                      THCV236
frequency from 6MHz to 160MHz by converting                                           QFN64 (9mm x 9mm) with exposed pad ground
RGB444 to YCbCr422.                                                                 EU RoHS compliant
  The chipset, which has one high-speed data lane,
can transmit video data up to 1080p/60Hz.
  The maximum serial data rate is 4.00Gbps/lane.
Block Diagram
                                   THCV231                                                     THCV236
    D11-D0
                                                                                                Deserializer
                                                                   TXP        RXP                                                                   D31-D0
                                                 Serializer
                                                                                                                               LVCMOS output
    HSYNC
                    LVCMOS input
                                                                                                                  Formatter
                                                                   TXN        RXN                                                                   HSYNC
    VSYNC
                                     Formatter
                                                                                                                                                    VSYNC
    CLKIN                                                                                                                                           DE
                                                                                                                                                    CLKOUT
                                                                                                                YCbCr to RGB
                                                 PLL                                            CDR
                                                                   TCMP       RCMP
    Settings                                                                                                                                         Settings
                                    Controls                       TCMN       RCMN                         Controls
    2-wire I/F                                                                                                                                       2-wire I/F
    SDA/SCL                                                                                                                                          SDA/SCL
                                       OSC                                                                     OSC
                                        LDO                       CAPOUT                                       LDO                                   CAPOUT
                                                                  CAPINA                                                                             CAPINA
                                                                  CAPINP
Copyright©2015 THine Electronics, Inc.                                       1/52                                                              THine Electronics, Inc.
                                                                                                                                                     Security D


THCV231_THCV236_Rev.1.00_E
PIN Configuration
THCV231 (QFN 32pin)
                                                            VSYNC
                                                            D11
                                                            D10
                                                            AVDD
                                                            D9
                                                            D8
                                                            D7
                                                            D6
                                                            24   23   22       21    20   19    18        17
                                          HSYNC        25                                                       16    VDD
                                         CAPOUT        26                                                       15    D5
                                           TCMP        27
                                                                 (TOP VIEW)                                     14    D4
                                           TCMN        28
                                                                 33 EXPGND                                      13    CLKIN
                                             TXP       29                                                       12    D3
                                            TXN        30                                                       11    D2
                                          CAPINA       31                                                       10    D1
                                          CAPINP       32                                                       9     D0
                                                            1    2    3    4        5     6    7      8
                                                            GPIO4
                                                            GPIO3
                                                            SCL
                                                            SDA
                                                            RF/BETOUT
                                                            TEST2
                                                            TEST1
                                                            PDN
 THCV236 (QFN 64pin)
                                                VSYNC
                                                D2
                                             46 D3
                                             45 D4
                                             44 D5
                                             43 D6
                                             42 D7
                                             41 VDD
                                             40 AVDD
                                             39 D8
                                             38 D9
                                             37 D10
                                             36 D11
                                             35 D12
                                              48
                                             34 D13
                                             33 D1447
                                  VDD 49                                                                                        32   VDD
                                HSYNC 50                                                                                        31   D15
                                    DE 51                                                                                       30   D16
                                    D1 52                                                                                       29   D17
                                    D0 53                                                                                       28   D18
                       HTPDN/SUBMODE 54                                                                                         27   D19
                          LOCKN/MSSEL 55                                                                                        26   CLKOUT
                               CAPOUT 56
                                                                 (TOP VIEW)                                                     25   VDD
                                  RXN 57                                                                                        24   D20
                                  RXP 58                         65 EXPGND                                                      23   D21
                                CAPINA 59                                                                                       22   D22
                       MAINMODE/RCMN 60                                                                                         21   D23
                           HFSEL/RCMP 61                                                                                        20   D24/GPIO3
                             RXDEFSEL 62                                                                                        19   D25/GPIO4
                                    OE 63                                                                                       18   D26
                                   BET 64                                                                                       17   D27
                                             1     2    3   4    5    6    7    8    9    10   11    12    13    14   15   16
                                             VDD
                                             D28
                                             D29
                                             D30
                                             D31
                                             LATEN/SD3/AIN1/GPIO0
                                             TTLDRV/SD2/AIN0/GPIO1
                                             OUTSEL/SD1
                                             COL1/SD0
                                             COL0/INT/GPIO2
                                             RF/BETOUT
                                             TEST2
                                             TEST1
                                             LFSEL
                                             PDN1
                                             PDN0
Copyright©2015 THine Electronics, Inc.                                              2/52                                                         THine Electronics, Inc.
                                                                                                                                                       Security D


THCV231_THCV236_Rev.1.00_E
PIN Description
PIN Description for THCV231
    PIN Name                PIN No.         Type                           Description
TXP                 29                       CO      High-Speed CML Signal Output (Main-Link)
TXN                 30                       CO      High-Speed CML Signal Output (Main-Link)
TCMP                27                       CB      CML Signal Bidirectional Input/Output (Sub-Link)
TCMN                28                       CB      CML Signal Bidirectional Input/Output (Sub-Link)
GPIO4               8                         B      GPIO4 : General Purpose Input/Output.
                                                     When GPIO4 is used as Open-Drain Output, it must be
                                                     connected with a pull-up resistor to VDD.
                                                     When GPIO4 is used as push pull output, no external
                                                     component is required.
                                                     LATEN : Latch select input under Field BET
                                                     (Sub-Link)
                                                       0 : Forbidden
                                                       1 : Latched result
GPIO3               7                         B      GPIO3 : General Purpose Input/Output.
                                                     When GPIO3 is used as Open-Drain Output, it must be
                                                     connected with a pull-up resistor to VDD.
                                                     When GPIO3 is used as push pull output, no external
                                                     component is required.
SCL                 6                         B      SCL input/output for 2-wire serial I/F.
SDA                 5                         B      SDA input/output for 2-wire serial I/F.
CLKIN               13                        I      Clock Input
D11-D0              23,22,20-17,15,14,12-9    I      Pixel Data Input
HSYNC               25                        I      HSYNC Input
VSYNC               24                        I      VSYNC Input
RF/BETOUT           4                         B      RF : Input Clock Triggering edge select
                                                       0 : Falling Edge
                                                       1 : Rising Edge
                                                     BETOUT : Field BET Result Output when Field BET
                                                     mode.
PDN                 1                        IL      Power Down
                                                       0 : Power Down
                                                       1 : Normal Operation
TEST2               3                         I      Test pin, must be “L” for normal operation.
TEST1               2                        IL      Test pin, must be “L” for normal operation.
CAPOUT              26                      PWR      Decoupling Capacitor Pin
CAPINA              31                      PWR      Reference Input for Analog Circuit. Must be tied
                                                     CAPOUT.
CAPINP              32                      PWR      Reference Input for Analog Circuit. Must be tied
                                                     CAPOUT.
VDD                 16                      PWR      1.7-3.6V Digital Power Supply Pin for LVCMOS I/O
AVDD                21                      PWR      1.7-3.6V Analog Power Supply Pin for LDO
EXPGND              33                      GND      Exposed Pad Ground. Must be tied to the PCB ground
                                                     plane through an array of vias.
CO : CML Output buffer , CB : CML Bi-directional buffer
I : LVCMOS Input buffer , IL : Low Speed LVCMOS Input buffer , B : LVCMOS Bi-directional buffer
PWR : Power supply , GND : Ground
Copyright©2015 THine Electronics, Inc.              3/52                               THine Electronics, Inc.
                                                                                             Security D


THCV231_THCV236_Rev.1.00_E
PIN Description for THCV236
  PIN Name              PIN No.        Type                             Description
RXP               58                    CI  High-Speed CML Signal Input(Main-Link)
RXN               57                    CI  High-Speed CML Signal Input(Main-Link)
HFSEL/RCMP        61                   CB/I HFSEL : High Frequency Mode select when PDN1=0.
                                              0 : High Frequency Mode Disable
                                              1 : High Frequency Mode Enable
                                            RCMP : CML Signal Bi-directional Input/Output(Sub-Link) when
                                            PDN1=1.
MAINMODE/         60                   CB/I MAINMODE : Setting V-by-One® HS Mode or Sync Free Mode
RCMN                                        when PDN1=0
                                              0 : V-by-One® HS Mode
                                              1 : Sync Free Mode
                                            RCMN : CML Signal Bi-directional Input/Output(Sub-Link)
                                            when PDN1=1.
HTPDN/            54                    BO  HTPDN : Hot Plug Detect Output when PDN1=0. Must be
SUBMODE                                     connected to Tx HTPDN with 10kΩ pull-up resistor.
                                            SUBMODE : Sub-Link Mode Select when PDN1=1.
                                              0 : 2-wire serial I/F Mode (default No Clock Stretching mode)
                                              1 : Low Speed Data Bridge Mode
                                            Forbid setting 1 when connecting with THCV231
LOCKN/            55                    BO  LOCKN : Lock Detect Output when PDN1=0. Must be connected
MSSEL                                       to Tx LOCKN with 10kΩ pull-up resistor.
                                            MSSEL : Sub-Link Master/Slave Select when PDN1=1.
                                              0 : Sub-Link Master side(inside 2-wire serial I/F is slave)
                                              1 : Sub-Link Slave side(inside 2-wire serial I/F is master)
                                            Sub-Link Master is connected to HOST MPU.
                                            Forbid setting 1 when connecting with THCV231
LATEN/SD3/        11                     B  LATEN : Latch select input under Field BET(Main-Link or
AIN1/GPIO0                                  Sub-Link).
                                              0 : NOT Latched result
                                              1 : Latched result
                                            SD3 : Sub-Link Data Input/Output when PDN1=1 and Sub-Link
                                            is Low Speed Data Bridge Mode.
                                            When Sub-Link is Master, SD3 is output.
                                            When Sub-Link is Slave, SD3 is input.
                                            AIN1 : Device ID setting for 2-wire serial I/F when Sub-Link is
                                            Master and 2-wire serial I/F Mode.
                                            GPIO0 : General Purpose Input/Output when Sub-Link is Slave
                                            and 2-wire serial I/F Mode.
                                            When GPIO0 is used as Open-Drain Output, it must be connected
                                            with a pull-up resistor to VDD.
                                            When GPIO0 is used as push pull output or input, no external
                                            component is required.
Copyright©2015 THine Electronics, Inc.              4/52                               THine Electronics, Inc.
                                                                                              Security D


THCV231_THCV236_Rev.1.00_E
TTLDRV/SD2/       10                   B  TTLDRV : LVCMOS Output Drive Strength Select when
AIN0/GPIO1                                PDN1=0.
                                            0 : Weak Drive Strength
                                            1 : Normal Drive Strength
                                          SD2 : Sub-Link Data Input/Output when PDN1=1 and Sub-Link
                                          is Low Speed Data Bridge Mode.
                                          When Sub-Link is Master, SD2 is input.
                                          When Sub-Link is Slave, SD2 is output.
                                          AIN0 : Device ID setting for 2-wire serial I/F when Sub-Link is
                                          Master and 2-wire serial I/F Mode.
                                          GPIO1 : General Purpose Input/Output when Sub-Link is Slave
                                          and 2-wire serial I/F Mode.
                                          When GPIO1 is used as Open-Drain Output, it must be connected
                                          with a pull-up resistor to VDD.
                                          When GPIO1 is used as push pull output or input, no external
                                          component is required.
OUTSEL/SD1        9                    B  OUTSEL : Permanent Clock Output Enable when PDN1=0.
                                            0 : Permanent Clock Output Disable
                                            1 : Permanent Clock Output Enable
                                          SD1 : Sub-Link Data Input/Output when PDN1=1.
                                          When Sub-Link is 2-wire serial I/F Mode, SD1 is used as SCL
                                          input/output for 2-wire serial I/F, requires pull-up resistor to VDD.
                                          When Sub-Link is Low Speed Data Bridge Mode and Sub-Link is
                                          Master, SD1 is input. When Sub-Link is Low Speed Data Bridge
                                          Mode and Sub-Link is Slave, SD1 is output.
COL1/SD0          8                    B  COL1 : Color Space Converter Enable when PDN1=0 and
                                          MAINMODE=0.
                                            0 : Color Space Converter Disable
                                            1 : Color Space Converter Enable
                                          Data Width Setting when PDN1=0 and MAINMODE=1. See
                                          Table 13.
                                          SD0 : Sub-Link Data Input/Output when PDN1=1.
                                          When Sub-Link is 2-wire serial I/F Mode, SD0 is used as SDA
                                          input/output for 2-wire serial I/F, requires pull-up resistor to VDD.
                                          When Sub-Link is Low Speed Data Bridge Mode and Sub-Link is
                                          Master, SD0 is input.
                                          When Sub-Link is Low Speed Data Bridge Mode and Sub-Link is
                                          Slave, SD0 is output.
COL0/INT/                                7COL0 : Data Width Setting
                                                                 B     when PDN1=0. See Table 13.
                                          INT : Interrupt signal output for Sub-Link when Sub-Link is
GPIO2                                     2-wire serial I/F Mode and Sub-Link Master. It must be connected
                                          with a pull-up resistor to VDD.
                                            L : Interrupt occurred
                                            H : Steady state
                                          GPIO2 : General Purpose Input/Output when Sub-Link is Slave
                                          and 2-wire serial I/F Mode.
                                          When GPIO2 is used as Open-Drain Output, it must be connected
                                          with a pull-up resistor to VDD.
                                          When GPIO2 is used as push pull output or input, no external
                                          component is required.
CLKOUT            26                   O  Clock Output
D31-D26           12-15,17,18          O  Pixel Data Output
Copyright©2015 THine Electronics, Inc.             5/52                                THine Electronics, Inc.
                                                                                             Security D


THCV231_THCV236_Rev.1.00_E
D25/GPIO4         19                    B     D25 : Pixel Data Output
                                              GPIO4 : General Purpose Input/Output when Sub-Link is Master
                                              and 2-wire serial I/F Mode and RXDEFSEL=0.
                                              When GPIO4 is used as Open-Drain Output, it must be connected
                                              with a pull-up resistor to VDD.
                                              When GPIO4 is used as push pull output or input, no external
                                              component is required.
D24/GPIO3         20                    B     D24 : Pixel Data Output
                                              GPIO3 : General Purpose Input/Output when Sub-Link is Master
                                              and 2-wire serial I/F Mode and RXDEFSEL=0.
                                              When GPIO3 is used as Open-Drain Output, it must be connected
                                              with a pull-up resistor to VDD. When GPIO3 is used as push pull
                                              output or input, no external component is required.
D23-D0            21-24,27-31,33-39,    O     Pixel Data Output
                  42-47,52,53
DE                51                    O     DE Output
HSYNC             50                    O     HSYNC Output
VSYNC             48                    O     VSYNC Output
OE                63                    IL    Output Enable
                                                0 : LVCMOS Output Disable (Hi-Z) except for HTPDN,
                                                LOCKN when PDN1=0 and except for BETOUT when BET=1
                                                1 : LVCMOS Output Enable
BET               64                    IL    Field BET entry
                                                0 : Normal Operation
                                                1 : Field BET Operation
RF/BETOUT         6                     B     RF : Output Clock Triggering edge select
                                                0 : Falling Edge
                                                1 : Rising Edge
                                              BETOUT : Field BET Result Output
RXDEFSEL          62                     I    Internal Register Default Setting Select. See Table 29, Table 30
                                                0 : for THCV231
                                                1 : for THCV235
LFSEL             3                      I    Low Frequency mode select
                                                0 : Low Frequency mode Disable
                                                1 : Low Frequency mode Enable
PDN1              2                     IL    Sub-Link Power Down
                                                0 : Power Down. Main-Link setting by external pin
                                                1 : Normal Operation. Main-Link Setting by 2-wire serial I/F
PDN0              1                     IL    Main-Link Power Down
                                                0 : Power Down
                                                1 : Normal Operation
TEST2             5                      I    Test pin, must be tied to Ground for normal operation.
TEST1             4                     IL    Test pin, must be tied to Ground for normal operation.
CAPOUT            56                   PWR Decoupling Capacitor Pin, 1.2V output.
CAPINA            59                   PWR Reference Input for Analog Circuit. Must be tied to CAPOUT.
VDD               49,41,32,25,16       PWR 1.7-3.6V Digital Power Supply Pin for LVCMOS I/O
AVDD              40                   PWR 1.7-3.6V Analog Power Supply Pin for LDO
EXPGND            65                   GND Exposed Pad Ground. Must be tied to the PCB ground plane
                                              through an array of vias.
CI : CML Input buffer , CB : CML Bi-directional buffer
I : LVCMOS Input buffer , IL : Low Speed LVCMOS Input buffer , O: LVCMOS Output buffer
B : LVCMOS Bi-directional buffer , BO : Open-Drain LVCMOS Bi-directional buffer
PWR : Power supply , GND : Ground
Copyright©2015 THine Electronics, Inc.                 6/52                              THine Electronics, Inc.
                                                                                              Security D


THCV231_THCV236_Rev.1.00_E
                     Table 1. Pin Sharing Description (THCV231-THCV236 usage)
                                                                   2-wire serial
                                          Sub-Link State →
                                                                      I/F Mode
                                              Sub-Link
                                                                       Master
                                            Master/Slave →
                                                PDN1                       1
                                          HTPDN/SUBMODE                    0
                                           LOCKN/MSSEL                     0
                                                BET                        0
                                             RXDEFSEL                      0
                                                                          RF
                                             RF/BETOUT
                                                                    BETOUT(*1)
                                           COL0/INT/GPIO2                INT
                                              COL1/SD0               SD0(SDA)
                                            OUTSEL/SD1               SD1(SCL)
                                       TTLDRV/SD2/AIN0/GPIO1             AIN0
                                                                         AIN1
                                        LATEN/SD3/AIN1/GPIO0
                                                                     LATEN(*2)
                                             D24/GPIO3               GPIO3(*3)
                                             D25/GPIO4               GPIO4(*3)
                                          HTPDN/SUBMODE             SUBMODE
                                           LOCKN/MSSEL                 MSSEL
                                          MAINMODE/RCMN                 RCMN
                                            HFSEL/RCMP                  RCMP
                    *1 When Field BET mode (Main-Link or Sub-Link), it functions as BETOUT output.
                    *2 When Field BET mode (Main-Link or Sub-Link), it functions as LATEN input.
                    *3 Through GPIO input is default on register setting
Copyright©2015 THine Electronics, Inc.                    7/52                              THine Electronics, Inc.
                                                                                                 Security D


THCV231_THCV236_Rev.1.00_E
Functional Overview
   With High Speed CML SerDes, proprietary encoding scheme and CDR (Clock and Data Recovery)
architecture, the THCV231 and THCV236 enable transmission of 14bit data through Main-Link by single
differential pair cable with minimal external components. In addition, the THCV231 and THCV236 have
Sub-Link which enables bi-directional transmission of 2-wire serial interface signals, GPIO signals and also
HTPDN/LOCKN signals for Main-Link through the other 1-pair of CML-Line. It does not need any external
frequency reference such as a crystal oscillator. The THCV231 - THCV236 system is able to watch peripheral
devices and to control them via 2-wire serial interface or GPIOs. They also can report interrupt events caused by
change of GPIO inputs and internal statuses.
Functional Description
Internal Reference Output/Input Function (CAPOUT, CAPINA, CAPINP)
   An internal regulator produces the 1.2V (CAPOUT). This 1.2V linear regulator can’t supply any other
external loads. Bypass CAPOUT to GND with 10uF.
   CAPINP (THCV231 only) supplies reference voltage for internal PLL, and CAPINA supplies reference
voltage for any internal analog circuit. Bypass CAPINP/CAPINA to GND with 0.1uF to remove high frequency
noise. CAPOUT, CAPINA and CAPINP must be tied together.
  Power supply AVDD is supposed to be stabilized with de-coupling capacitor and series noise filter (for example,
ferrite bead).
                              THCV231                                               THCV236
                                                 10uF                                                    10uF
      Power                                                   Power
                          AVDD         CAPOUT                                    AVDD       CAPOUT
      Supply                                                  Supply
                                                 0.1uF                                                   0.1uF
                                        CAPINA                                               CAPINA
                                                 0.1uF
                                        CAPINP
              Figure 1. Connection of CAPOUT, CAPINA, CAPINP and Decoupling Capacitor
Copyright©2015 THine Electronics, Inc.                   8/52                              THine Electronics, Inc.
                                                                                                  Security D


THCV231_THCV236_Rev.1.00_E
Power Down (PDN1, PDN0, PDN)
 PDN1, PDN0 and PDN turn off internal circuitry of Main-Link and Sub-Link separately.
                                   Table 2. Power Down Setting(THCV231)
                                    PDN                         Operation
                                      0        Both Main-Link and Sub-Link power down
                                      1        Both Main-Link and Sub-Link active
                                   Table 3. Power Down Setting(THCV236)
                            PDN1           PDN0                       Operation
                               0             0         Both Main-Link and Sub-Link power down
                               0             1         Only Main-Link is active
                               1             0         Only Sub-Link is active
                               1             1         Both Main-Link and Sub-Link active
Pre-emphasis and Drive Select Function (THCV231 only)
 Pre-emphasis can equalize severe signal degradation caused by long-distance or high-speed transmission. PRE
register selects the strength of pre-emphasis. CMLDRV register controls CML Main-Link output swing level.
See Table 4.
                           Table 4. Pre-emphasis and Drive Select function table
                     CMLDRV[1:0]             PRE                            Condition
                       (register)         (register)         Swing Level          Pre-emphasis Level
                                               0                                          0dB
                           00                               400mV diff p-p
                                               1                                          6dB
                                               0                                          0dB
                           01                               600mV diff p-p
                                               1                                        3.5dB
                           10                  *            800mV diff p-p                0dB
                           11                  *                            Forbidden
Permanent Clock Output (THCV236 only)
 When there is no input from Main-Link, the THCV236 will output internal oscillator clock from CLKOUT pin.
This function is controlled by OUTSEL pin or OUTSEL_ENABLE register and OUTSEL_SETTING register.
See Table 5.
                        Table 5. Permanent Clock Output function table (PDN1=1)
                                  OUTSEL_          OUTSEL_
                                                                        Output Clock
                                   ENABLE           SETTING
                                                                       Frequency(*1)
                                  (register)        (register)
                                        0                *                     -
                                                        00                 80MHz
                                                        01             40MHz(default)
                                        1
                                                        10                 20MHz
                                                        11                 10MHz
                                   *1 typical value
Copyright©2015 THine Electronics, Inc.                         9/52                              THine Electronics, Inc.
                                                                                                      Security D


THCV231_THCV236_Rev.1.00_E
Spread Spectrum Clock Generator (SSCG)
   The THCV231 serial data output and the THCV236 parallel data and clock outputs are modulated by
programmable SSCG. The THCV231 and THCV236 SSCG are enabled by only SSEN register. The modulation
rate and modulation frequency variation of output spread is controlled through the SSCG control registers on
each device. Do not enable spread spectrum for both the THCV231 and THCV236 at the same time.
                                         Table 6. SSCG enable signal
                                       Mode Entry Signal          Description
                                                               0:SSCG Disable
                                        SSEN(register)
                                                               1:SSCG Enable
 Modulation frequency fmod can be determined by HFSEL and LFSEL settings, input clock frequency and
FMOD register setting (default value 0xD). Refer to following formula.
                                                           f CLKSSCG
                                                f mod 
                                                        128  FMOD
 fCLKSSCG is the frequency listed in Table 7 and Table 8.
                                        Table 7. fCLKSSCG (THCV231)
                                                HFSEL
                                              (register)
                                                               fCLKSSCG
                                                   0          (1/tTCIP)/2
                                                   1          (1/tTCIP)/4
                                        Table 8. fCLKSSCG (THCV236)
                                       HFSEL      LFSEL            fCLKSSCG
                                         0           0            (1/tRCP)/4
                                         0           1              1/tRCP
                                         1           0            (1/tRCP)/4
                                         1           1        Forbidden Setting
 Up to 0.5 % spread at the 30kHz modulation frequency is stable for most cases. In case of using out of this
range, please verify at the actual system.
Copyright©2015 THine Electronics, Inc.                    10/52                       THine Electronics, Inc.
                                                                                           Security D


THCV231_THCV236_Rev.1.00_E
Hot-Plug Function
  HTPDN signal indicates connecting condition between the Transmitter and the Receiver. HTPDN of the
transmitter side is high when the Receiver is not active or not connected. Then the Transmitter can enter into the
power down mode. HTPDN is set to low by the Receiver when the Receiver is active and connects to the
Transmitter, and then the Transmitter must start up and transmit CDR training pattern for link training.
  HTPDN is transferred to the Transmitter via Sub-Link line. HOST MPU can confirm HTPDN state by reading
Sub-Link Master register (0x00 bit0 HTPDN).
Lock Detect Function
  LOCKN indicates whether the receiver CDR PLL is in the lock state or not. LOCKN at the Transmitter input is
set to High when the Receiver is not active or at the CDR PLL training state. LOCKN is set to low by the
Receiver when CDR lock is done. Then the CDR training mode finishes and the Transmitter shifts to the normal
operation.
   LOCKN is transferred via Sub-Link line. HOST MPU can confirm LOCKN state by reading Sub-Link Master
register (0x00 bit1 LOCKN).
                                         THCV231                                        THCV236
                                       V-by-One®HS              Main-Link             V-by-One®HS
                                         Main-Link                                      Main-Link
                                        Transmitter                                     Receiver
                                               LOCKN,                              LOCKN,
                                               HTPDN                               HTPDN
                                2-wire                                                               2-wire  SD1(SCL)
                                                      Sub-Link  Sub-Link     Sub-Link                                 Host
                                serial                                                               serial  SD0(SDA) MPU
                                                       Slave                  Master
                               Master                                                                Slave
                                         Register                                         Register
                                                                                            0x00
                                                                                        bit1:LOCKN
                                                                                        bit0:HTPDN
                                       Sub-Link Block                                 Sub-Link Block
                                          (Slave)                                        (Master)
                                          (a)THCV231:Sub-Link Slave, THCV236:Sub-Link Master
                                 Figure 2. HTPDN, LOCKN transmission route
Copyright©2015 THine Electronics, Inc.                         11/52                                        THine Electronics, Inc.
                                                                                                                  Security D


THCV231_THCV236_Rev.1.00_E
Field BET Operation
  In order to help users to check validity of CML serial line (Main-Link and Sub-Link), the THCV231 and
THCV236 have an operation mode in which they act as a bit error tester (BET). In Main-Link Field BET mode,
the THCV231 internally generates a test pattern which is then serialized onto the Main-Link CML line. The
THCV236 also has BET function mode. The THCV236 receives the data stream and checks bit errors. The
generated data pattern is then 8b/10b encoded, scrambled, and serialized onto the CML channel. As for the
THCV236, the internal test pattern check circuit gets enabled and reports result on a certain pin named BETOUT.
In Sub-Link Field BET mode, Sub-Link Master device internally generates test pattern which is then serialized
onto the Sub-Link CML line. Sub-Link Slave device also has BET function mode. Sub-Link Slave device
receives the data stream and checks bit errors. Note that Sub-Link Slave device must be set this mode prior to
Sub-Link Master device. Pattern check result is output from BETOUT pin of the Sub-Link Slave device. The
BETOUT pin goes LOW whenever bit errors occur, or it stays HIGH when there is no bit error.
  In Main-Link Field BET mode, user can select two kinds of check result, latched result or NOT latched result
by setting LATEN pin input. The latched result is reset by setting LATEN=0. In Sub-Link Field BET mode, only
latched result is available. In order to reset the latched result, please once turn off the power and entry Sub-Link
Field BET from power on sequence.
  GPIO4 pin (THCV231) and LATEN/SD3/AIN1/GPIO0 pin (THCV236) function as LATEN in Field BET
mode (Main-Link or Sub-Link).
  It is not possible to realize Main-Link Field BET and Sub-Link Field BET at the same time.
                                  Table 9. Main-Link Field BET Operation Settings
                        THCV231/236                              THCV236
                                                                                            Condition
                       Common Setting                             Setting
                                                                                                      Output Latch
 PDN0/PDN1/PDN          SUBMODE            BET   BET_SEL          LATEN       Main-Link  Sub-Link
                                                                                                           Select
                                             1        0              0         Field BET  Normal     NOT Latched Result
          1                   0
                                           (*1)     (*2)                       Operation Operation
                                                                     1                                 Latched Result
*1 THCV231: Register setting (0x53 bit1), THCV236: Pin setting
*2 Register setting (0x53 bit0, Default 0)
                                  Table 10. THCV236 Main-Link Field BET Result
                                                BETOUT              Output
                                                    L         Bit Error Occurred
                                                    H              No Error
Copyright©2015 THine Electronics, Inc.                         12/52                               THine Electronics, Inc.
                                                                                                        Security D


THCV231_THCV236_Rev.1.00_E
                                      Table 11. Sub-Link Field BET Operation Setting
       THCV231/THCV236                          THCV231                        THCV236
                                                                                                                      Condition
        Common Setting                            Setting                       Setting
                                                                                                                                          Output
  BET             BET_SEL           PDN         GPIO3       GPIO4      PDN1    MSSEL       LATEN               Sub-Link                    Latch
                                                                                                                                           Select
                                                                                                               Field BET
                                                                                               1
                                                   0            -                 1                            Operation
                                                                                             (*3)
     1                  1                                                                                (THCV231→THCV236)                Latched
                                      1                                  1
   (*1)               (*2)                                                                                     Field BET                   Result
                                                                1
                                                   1                              0            -               Operation
                                                              (*3)
                                                                                                         (THCV236→THCV231)
*1 THCV231: Register setting (0x53 bit1), THCV236: Pin setting
*2 Register setting (0x53 bit0, Default 0)
*3 Forbidden 0 setting
                              Table 12. Sub-Link Slave device Sub-Link Field BET Result
                                                          BETOUT              Output
                                                              L        Bit Error Occurred
                                                             H               No Error
                   Data inputs     THCV231                                                 THCV236
                   are ignored
                   CLKIN           Test Pattern                                      Test Pattern           0
                                                              Main-Link                                     1         RF/BETOUT
                                    Generator                                          Checker                        Test Point
                                                                                                                           for
                                                                                                                       Field BET
                                                                                                         LATEN/SD3/AIN1/GPIO0 = 0 or
                                           BET_SEL=0                                       BET_SEL=0
                                BET=1                                            BET=1                                  1
                                            (Register)                                      (Register)
                               (Register)                                       (Register)
                                           Figure 3. Main-Link Field BET Configuration
                                         THCV231                                                  THCV236
                                            Test Pattern                                     Test Pattern
                                  OSC                                 Sub-Link                                                 RF/BETOUT
                                             Generator                                          Checker                        Test Point
                                                                                                                                    for
                                                                                                                                Field BET
                                         BET=1 BET_SEL=1                                 BET=1 BET_SEL=1
                                                                                                               LATEN/SD3/AIN1/GPIO0 =1
                                       (Register) (Register)                           (Register) (Register)
                                        THCV231                                                   THCV236
                                             Test Pattern                                     Test Pattern
          RF/BETOUT                                                   Sub-Link                                OSC
              Test Point                      Checker                                          Generator
                  for
              Field BET
                                          BET=1 BET_SEL=1                                BET=1 BET_SEL=1
                             GPIO4=1
                                        (Register) (Register)                           (Register) (Register)
                                            Figure 4. Sub-Link Field BET Configuration
Copyright©2015 THine Electronics, Inc.                                   13/52                                          THine Electronics, Inc.
                                                                                                                                  Security D


THCV231_THCV236_Rev.1.00_E
Data Width and Frequency Range Select Function
 The THCV231 and THCV236 support a variety of data width and frequency range. Frequency range is
different in SSCG enable and disable setting. Refer to Table 13 for details.
                                   Table 13. Main-Link Operation Mode Select
                                                             Freq.Range
                                                                 [MHz]               Main-Link
               Mode Setting
                                                        SSCG               SSCG         CML         Data Width         Comment
                                                       Disable            Enable      Bit Rate
    MAINMODE     HFSEL        COL1       COL0       min     max      min       max
        0           *           *          *         -         -        -        -        -              -             Forbidden
        1           0           0          0        12        80       20       80       x50            14                 -
        1           0           0          1        15       100       25      100       x40            14                 -
        1           0           1          0        20      133.3    33.5     133.3      x30            14                 -
        1           0           1          1         -         -        -        -        -              -             Forbidden
        1           1           0          0         -         -        -        -        -              -             Forbidden
        1           1           0          1        50       160       50      160       x20            14                 -
        1           1           1          0        50       160       50      160       x15            10                 -
        1           1           1          1         -         -        -        -        -              -             Forbidden
Data Mapping
                                                   Table 14. Data Mapping
                    MAINMODE            0         1           1           1        1   1          1            1    1
                      HFSEL              *        0           0           0        0   1          1            1    1
                       COL1              *        0           0           1        1   0          0            1    1
                       COL0              *        0           1           0        1   0          1            0    1
                         D0              -       D0          D0           D0       -   -      D0/RAW4      D0/YC0    -
                         D1              -       D1          D1           D1       -   -      D1/RAW5      D1/YC1    -
                         D2              -       D2          D2           D2       -   -      D2/RAW6      D2/YC2    -
                         D3              -       D3          D3           D3       -   -      D3/RAW7      D3/YC3    -
                         D4              -       D4          D4           D4       -   -      D4/RAW8      D4/YC4    -
                         D5              -       D5          D5           D5       -   -      D5/RAW9      D5/YC5    -
                         D6              -       D6          D6           D6       -   -     D6/RAW10      D6/YC6    -
                         D7              -       D7          D7           D7       -   -     D7/RAW11      D7/YC7    -
                         D8              -       D8          D8           D8       -   -      D8/RAW0          -     -
                         D9              -       D9          D9           D9       -   -      D9/RAW1          -     -
                        D10              -      D10         D10         D10        -   -     D10/RAW2          -     -
                        D11              -      D11         D11         D11        -   -     D11/RAW3          -     -
                    HSYNC(*1)            -    HSYNC        HSYNC     HSYNC         -   -       HSYNC       HSYNC     -
                     VSYNC(*1)           -    VSYNC        VSYNC      VSYNC        -   -       VSYNC       VSYNC     -
                *1 Any signal as well as sync signal can be transmitted.
Copyright©2015 THine Electronics, Inc.                                 14/52                                     THine Electronics, Inc.
                                                                                                                       Security D


THCV231_THCV236_Rev.1.00_E
Sub-Link Mode Setting
2-wire serial I/F Mode
 2-wire serial I/F Mode enables register access, using GPIO (General Purpose Input/Output) pin and interrupt
function. Sub-Link Master device has 2-wire serial slave block and connected to HOST MPU, Sub-Link Slave
device has 2-wire serial master block and connected to remote side 2-wire serial slave devices.
 HOST MPU can access register of Sub-Link Master device, Sub-Link Slave device and remote side 2-wire
serial slave devices.
2-wire serial I/F Device ID setting
 AIN1 and AIN0 pins determine Device ID setting of the THCV236. Only Sub-Link Master device has AIN1
and AIN0 pin. AIN1 and AIN0 choose one of 4 addresses which give an identification address to the THCV236
under 2-wire serial interface bus topology.
                Table 15. 2-wire serial I/F Device ID select (Sub-Link Master device Only)
                                       AIN1    AIN0          Device ID
                                         0        0      7’h0B (7’b0001011)
                                         0        1      7’h34 (7’b0110100)
                                         1        0      7’h77 (7’b1110111)
                                         1        1      7’h65 (7’b1100101)
2-wire serial I/F Clock Stretching
 In principle, when Sub-Link bridges 2-wire serial interface communication from Sub-Link Master to Sub-Link
Slave or remote side 2-wire serial slave devices, time lag occurs between HOST MPU side 2-wire serial access
and Sub-Link Slave internal bus access or remote side 2-wire serial access.
 2WIRE_MODE (Sub-Link Master side register, 0x0F bit1-0) selects whether 2-wire serial slave of Sub-Link
Master perform clock stretching or not.
 When 2WIRE_MODE = 00, Sub-Link Master device wait HOST MPU until Sub-Link Slave register access or
remote side 2-wire serial slave register access is completed by clock stretching.
 When 2WIRE_MODE = 01, Sub-Link Master device informs HOST MPU that Sub-Link Slave register access
or remote side 2-wire serial register access has been completed by interruption (INT pin) without clock
stretching.
Copyright©2015 THine Electronics, Inc.                  15/52                              THine Electronics, Inc.
                                                                                                Security D


THCV231_THCV236_Rev.1.00_E
    2WIRE_MODE=00 (Clock Stretching Mode)
              Access start to Sub-Link Slave’s register or
              Remote side 2-wire serial Slave’s register
                                                                                                                 Stop
                                                                                                               Condition
        SD0                       Write 1
              ...                                                                                         A
        (SDA)       to 0x25 or 0x26 or 0x2B or 0x2C
        SD1
              ...                                                    Clock Stretching
        (SCL)
                                                                                                            Sub-Link Slave register Access or
                                                                                                            Remote side 2-wire serial register
    2WIRE_MODE=01 (No Clock Stretching Mode)                                                                Access completion
              Access start to Sub-Link Slave’s register or
              Remote side 2-wire serial Slave’s register
                                                             Stop
                                                           Condition
        SD0                       Write 1
              ...                                        A
        (SDA)       to 0x25 or 0x26 or 0x2B or 0x2C
        SD1   ...
        (SCL)
                                                                                                             Interruption
         INT
                                             Sub-Link communication time + Sub-Link Slave side internal bus access process time
                                                                         or
                                             Sub-Link communication time + Remote side 2-wire serial Access Time
                                             Figure 5. 2WIRE_MODE Operation
Copyright©2015 THine Electronics, Inc.                                16/52                                              THine Electronics, Inc.
                                                                                                                              Security D


THCV231_THCV236_Rev.1.00_E
Read/Write access to Sub-Link Master Register
 HOST MPU can directly access Sub-Link Master’s register by 2-wire serial I/F.
Register address of Sub-Link Master is from 0x00 to 0x7F. See Register Map for more information.
                                               Sub-Link Master Device
                                                    Sub-Link Block
                                         Sub-Link                       2-wire            SD1(SCL)     Host
                                          Master                         Slave            SD0(SDA)     MPU
                                                       Register
                                                       (Address
                                                     0x00 – 0x7F)
                                        LOCKN/MSSEL=0          AIN1,AIN0 = User Select
                         Figure 6. Host to Sub-Link Master Register access configuration
 S      Device ID       W A         Register address        A        Write data #1           A     ...      A P
                 S  Start condition          W Write command indicator
                 P  Stop condition               Access from 2-wire serial interface Master
                 A  ACK                          Access from 2-wire serial interface Slave
                 A  NACK
                     Figure 7. 2-wire serial I/F write to Sub-Link Master register protocol
 S      Device ID       W A         Register address        A Sr         Device ID           R A       Read data #1     A      ...      A P
                 S  Start condition           R Read command indicator
                 P  Stop condition            W Write command indicator
                 A  ACK                           Access from 2-wire serial interface Master
                 A  NACK                          Access from 2-wire serial interface Slave
                 Sr Repeated start condition
                      Figure 8. 2-wire serial I/F read to Sub-Link Master register protocol
Copyright©2015 THine Electronics, Inc.                                 17/52                                        THine Electronics, Inc.
                                                                                                                         Security D


THCV231_THCV236_Rev.1.00_E
Read/Write access to Sub-Link Slave Register
 HOST MPU can access to Sub-Link Slave’s register via Sub-Link Master by Sub-Link Master register settings.
Register address of Sub-Link Slave is from 0x80 to 0xFF. See Register Map for more information.
               Sub-Link Slave Device                                      Sub-Link Master Device
                   Sub-Link Block                                             Sub-Link Block
                                                   Sub-Link
                                                     line
        2-wire                     Sub-Link                         Sub-Link                     2-wire        SD1(SCL)
        Master                       Slave                           Master                      Slave         SD0(SDA)           Host
                                                                                                                                 MPU
                                                                                                               INT
                        Register                                                  Register
                        (Address                                                   (Address
                      0x80 – 0xFF)                                               0x00 – 0x7F)                     Interrupt signal
                                                                   LOCKN/MSSEL=0         AIN1,AIN0 = User Select
                         Figure 9. Host MPU to Sub-Link Slave Register access configuration
                                       Table 16. Sub-Link slave register Write Procedure
  Step                                             Description                                               R/W          Address
    1       Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT)                     W           0x02 bit7
    2       Set the data for Sub-Link Slave to write (Max 16byte)                                             W          0x10-0x1F
            Set Device ID of Sub-Link Master device
    3                                                                                                         W               0x20
            (Value corresponding to AIN1 and AIN0 setting. e.g.[AIN1,AIN0]=[0,0] → 7’h0B)
            Set the byte number written to Sub-Link Slave (Max 16byte)
    4                                                                                                         W               0x21
            (Byte number = register value + 1)
    5       Set the start address of Sub-Link Slave register to write                                         W               0x23
    6       Write 1 to WR_START_8B (Start write access to Sub-Link Slave register)                            W           0x25 (*1)
    7       2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
                                                                                                               -                -
   (*2)     register access is completed
    7       When write access is completed, 2WIRE_ACS_END_INT register value become 1
                                                                                                               -                -
   (*3)     and interrupt occurs (INT=H → L)
    8       If write access was normally ended, read value should be “0x1”.                                    R          0x02 bit7
 *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
 *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
 *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2015 THine Electronics, Inc.                           18/52                                      THine Electronics, Inc.
                                                                                                                   Security D


THCV231_THCV236_Rev.1.00_E
                               Table 17. Sub-Link slave register Read Procedure
 Step                                             Description                                              R/W        Address
   1      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT)                     W         0x02 bit7
          Set Device ID of Sub-Link Master device
   2                                                                                                        W           0x20
          (Value corresponding to AIN1 and AIN0 setting. e.g. [AIN1,AIN0]=[0,0] → 7’h0B)
          Set the byte number read from Sub-Link Slave(Max 16byte)
   3                                                                                                        W           0x22
          (Byte number = register value + 1)
   4      Set the start address of Sub-Link Slave register to read                                          W           0x24
   5      Write 1 to RD_START_8B (Start read access to Sub-Link Slave register)                             W         0x26 (*1)
          2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
   6
          register access is completed. When read access is completed, SCL is released and                   -             -
  (*2)
          read data is stored in Sub-Link Master register (Address 0x10-0x1F)
          When read access is completed, read data is stored in Sub-Link Master register
   6
          (Address 0x10-0x1F) and 2WIRE_ACS_END_INT register value become 1 and                              -             -
  (*3)
          interrupt occurs (INT=H → L)
   7      If read access was normally ended, read value should be “0x1”.                                     R          0x02
   8      HOST MPU read data stored in Sub-Link Master register                                              R       0x10-0x1F
 *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
 *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
 *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2015 THine Electronics, Inc.                           19/52                                     THine Electronics, Inc.
                                                                                                                 Security D


THCV231_THCV236_Rev.1.00_E
Read/Write access to remote side 2-wire serial slave devices connected to Sub-Link Slave Device
 HOST MPU can access to remote side 2-wire serial slave register via Sub-Link Master and Sub-Link Slave by
Sub-Link Master register settings. Sub-Link Slave has 2-wire serial master block. Up to 8 devices are
connectable to 2-wire serial master of Sub-Link Slave device.
                                     Sub-Link Slave Device                           Sub-Link Master Device
                                        Sub-Link Block                                   Sub-Link Block
                                                                     Sub-Link
        I2C      SCL                                                   line                                                  SD1(SCL)
                              2-wire                     Sub-Link              Sub-Link                    2-wire
      Slave      SDA          Master                       Slave                Master                     Slave             SD0(SDA)           Host
    Device#0                                                                                                                                   MPU
                                                                                                                             INT
         ・                                   Register                                        Register
         ・                                    (Address                                       (Address
                                            0x80 – 0xFF)                                   0x00 – 0x7F)                         Interrupt signal
        I2C
      Slave
    Device#7
                                                                              LOCKN/MSSEL=0        AIN1,AIN0 = User Select
   Figure 10. Host to 2-wire serial Slave devices connected to Sub-Link Slave device access configuration
        Table 18. Remote side 2-wire serial slave register Write Procedure for 8bit register address
   Step                                                     Description                                                 R/W          Address
             Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
      1                                                                                                                  W         0x04-0x0B
             and enable this address (High-order 1bit)
      2      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT)                               W           0x02 bit7
      3      Set the data for remote side 2-wire serial slave to write (Max 16byte)                                      W         0x10-0x1F
             Set slave address of access target 2-wire serial slave (choose the value set in
      4                                                                                                                  W              0x20
             0x04-0x0B[6:0], and set 0 to 0x20 bit7
             Set the byte number written to remote side 2-wire serial slave (Max 16byte)
      5                                                                                                                  W              0x21
             (Byte number = register value + 1)
      6      Set the start address of remote side 2-wire serial slave register to write                                  W              0x23
             Write 1 to WR_START_8B (Start write access to remote side 2-wire serial slave
      7                                                                                                                  W           0x25 (*1)
             register)
      8      2-wire serial slave of Sub-Link Master perform clock stretching until remote side
                                                                                                                           -                 -
    (*2)     2-wire serial slave register access is completed
      8      When write access is completed, 2WIRE_ACS_END_INT register value become 1
                                                                                                                           -                 -
    (*3)     and interrupt occurs (INT=H → L)
      9      If wire access was normally ended, read value should be “0x1”.                                               R             0x02
     10      Repeat from step2 to step9 if needed.                                                                         -                 -
  *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
  *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
  *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2015 THine Electronics, Inc.                                 20/52                                        THine Electronics, Inc.
                                                                                                                             Security D


THCV231_THCV236_Rev.1.00_E
       Table 19. Remote side 2-wire serial slave register Write Procedure for 16bit register address
 Step                                               Description                                               R/W       Address
           Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
    1                                                                                                          W       0x04-0x0B
           and enable this address (High-bit 1bit)
    2      Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT)                       W        0x02 bit7
    3      Set the data for remote side 2-wire serial slave to write (Max 16byte)                              W       0x10-0x1F
           Set slave address of access target 2-wire serial slave (choose the value set in
    4                                                                                                          W           0x20
           0x04-0x0B[6:0], and set 1 to 0x20 bit7
           Set the byte number written to remote side 2-wire serial slave (Max 16byte)
    5                                                                                                          W           0x21
           (Byte number = register value + 1)
           Set the low-order bits([7:0]) of start address of remote side 2-wire serial slave register
    6                                                                                                          W           0x27
           to write
           Set the high-order bits([15:8]) of start address of remote side 2-wire serial slave
    7                                                                                                          W           0x28
           register to write
           Write 1 to WR_START_16B (Start write access to remote side 2-wire serial slave
    8                                                                                                          W        0x2B (*1)
           register)
    9      2-wire serial slave of Sub-Link Master perform clock stretching until remote side 2-wire
                                                                                                                -            -
  (*2)     serial slave register access is completed
    9      When write access is completed, 2WIRE_ACS_END_INT register value become 1
                                                                                                                -            -
  (*3)     and interrupt occurs (INT=H → L)
   10      If write access was normally ended, read value should be “0x1”.                                      R          0x02
   11      Repeat from step2 to step10 if needed.                                                               -            -
  *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
     Sub-Link Slave or remote side 2-wire serial slave is completed.
  *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
  *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2015 THine Electronics, Inc.                            21/52                                     THine Electronics, Inc.
                                                                                                                  Security D


THCV231_THCV236_Rev.1.00_E
       Table 20. Remote side 2-wire serial slave register Read Procedure for 8bit register address
  Step                                             Description                                              R/W       Address
            Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
    1                                                                                                        W       0x04-0x0B
            and enable this address (High-bit 1bit)
    2       Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT)                    W        0x02 bit7
            Set slave address of access target 2-wire serial slave (choose the value set in
    3                                                                                                        W          0x20
            0x04-0x0B)(Low-order 7bits), and set 0 to 0x20 bit7
            Set the byte number read from remote side 2-wire serial slave(Max 16byte)
    4                                                                                                        W          0x22
            (Byte number = register value + 1)
    5       Set the start address of remote side 2-wire serial slave register to read                        W          0x24
            Write 1 to RD_START_8B (Start read access to remote side 2-wire serial slave
    6                                                                                                        W        0x26 (*1)
            register)
            2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
    7
            register access is completed. When read access is completed, SCL is released and                  -            -
   (*2)
            read data is stored in Sub-Link Master register (Address 0x10-0x1F)
            When read access is completed, read data is stored in Sub-Link Master register
    7
            (Address 0x10-0x1F) and 2WIRE_ACS_END_INT register value become 1 and                             -            -
   (*3)
            interrupt occurs (INT=H → L)
    8       If read access was normally ended, read value should be “0x1”.                                    R         0x02
    9       HOST MPU read data stored in Sub-Link Master register                                             R      0x10-0x1F
    10      Repeat from step2 to step10 if needed.                                                            -            -
 *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
    Sub-Link Slave or remote side 2-wire serial slave is completed.
 *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
 *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2015 THine Electronics, Inc.                           22/52                                     THine Electronics, Inc.
                                                                                                                 Security D


THCV231_THCV236_Rev.1.00_E
        Table 21. Remote side 2-wire serial slave register Read Procedure for 16bit register address
Step                                                 Description                                                 R/W       Address
           Set slave address of remote side 2-wire serial slave device (Low-order 7bits),
   1                                                                                                               W      0x04-0x0B
           and enable this address (High-bit 1bit)
   2       Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT)                           W       0x02 bit7
           Set slave address of access target 2-wire serial slave (choose the value set in
   3                                                                                                               W         0x20
           0x04-0x0B)(Low-order 7bits), and set 1 to 0x20 bit7
   4       Set the byte number read from remote side 2-wire serial slave(Max 16byte)                               W         0x22
           Set the low-order bits([7:0]) of start address of remote side 2-wire serial slave register to
   5                                                                                                               W         0x29
           read
           Set the high-order bits([15:8]) of start address of remote side 2-wire serial slave register
   6                                                                                                               W         0x2A
           to read
   7       Write 1 to RD_START_16B (Start read access to remote side 2-wire serial slave register)                 W       0x2C (*1)
           2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave
   8
           register access is completed. When read access is completed, SCL is released and read                    -           -
 (*2)
           data is stored in Sub-Link Master register (Address 0x10-0x1F)
           When read access is completed, read data is stored in Sub-Link Master register (Address
   8
           0x10-0x1F) and 2WIRE_ACS_END_INT register value become 1 and interrupt occurs                            -           -
 (*3)
           (INT=H → L)
   9       If read access was normally ended, read value should be “0x1”.                                          R         0x02
  10       HOST MPU read data stored in Sub-Link Master register                                                   R      0x10-0x1F
  11       Repeat from step2 to step10 if needed.                                                                   -           -
   *1 It’s Prohibit that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to
     Sub-Link Slave or remote side 2-wire serial slave is completed.
   *2 When 2WIRE_MODE = 00 (Clock Stretching Mode)
   *3 When 2WIRE_MODE = 01 (No Clock Stretching Mode)
Copyright©2015 THine Electronics, Inc.                            23/52                                      THine Electronics, Inc.
                                                                                                                   Security D


THCV231_THCV236_Rev.1.00_E
GPIO
 The GPIO pin provides up to 2-I/O ports and 2 types of GPIO are available (“Through GPIO” and
“Programmable GPIO”). All GPIO pins have another function if being set. See Table 23. GPIO type is selected
by GPIO_TYPE [4:3] register. Programmable GPIO is available by all GPIO pins. Through GPIO is available by
only GPIO4 and GPIO3 pin. See Through GPIO section and Programmable GPIO section about detail of
respective GPIO type. Bit number of respective GPIO control registers corresponds to GPIO pin number.
(e.g. GPIO_TYPE register bit4 corresponds to GPIO4 pin)
                                                                         Table 22. GPIO Type
                                                                                          GPIO Type
                                               GPIO#
                                                                       Through GPIO                Programmable GPIO
                                               GPIO4
                                                                           Available                         Available
                                               GPIO3
                                                         Table 23. GPIO setting of THCV236
                                                                                                        Function
                                                                      Pin Name                    Sub-Link Master
                                                                                                    RXDEFSEL=0
                                                                    D25/GPIO4                             GPIO4
                                                                    D24/GPIO3                             GPIO3
                                                               COL0/INT/GPIO2                                INT
                                                       TTLDRV/SD2/AIN0/GPIO1                                AIN0
                                                        LATEN/SD3/AIN1/GPIO0                                AIN1
Through GPIO
 Input to GPIO4 and GPIO3 of Sub-Link Master device is output from GPIO4 and GPIO3 of Sub-Link Slave
device respectively. Note that these GPIO signals can’t be transferred from Sub-Link Slave device to Sub-Link
Master device. It’s possible to confirm GPIO4 and GPIO3 input value to Sub-Link Master by register read (0x41
GPIO_INPUT_MONITOR). GPIO_INPUT_MONITOR register bit number corresponds to GPIO pin number.
                                                   Sub-Link                                                           Sub-Link
          2-wire
           Serial
                                                    Master                                                               Slave
    HOST    I/F   GPIO Input : Read 0x41 value
                                                            Sub-Link                                       Sub-Link
     MPU
                                                          Control Block                                 Control Block
                                                             Register                                        Register
                                               ADR            Name             Value           ADR            Name             Value
         GPIO4                                                                                                                                GPIO4,
                          IO                   0x40 GPIOn_TYPE (n=4,3)            1            0xC0 GPIOn_TYPE (n=4,3)           1    IO
         GPIO3                                                                                                                                GPIO3
         (Input)                                                                GPIO                                                         (Output)
                                               0x41 GPIO_INPUT_MONITOR                         0xC1 GPIO_INPUT_MONITOR           *
                                                                             Iuput value
                                               0x42 GPIOn_OUT (n=4,3)             *            0xC2 GPIOn_OUT (n=4,3)            *                 Pull-up for
                                                                                                                                                   Open Drain
                                               0x43 GPIOn_IO_SEL (n=4,3)          1            0xC3 GPIOn_IO_SEL (n=4,3)         0                 Output
                                                                                                                                                   (default)
                                               0x46 GPIOn_OUTBUF_SEL (n=4,3)      *            0xC6 GPIOn_OUTBUF_SEL (n=4,3)     *
                                                                         Figure 11. Through GPIO
Copyright©2015 THine Electronics, Inc.                                                   24/52                                       THine Electronics, Inc.
                                                                                                                                          Security D


THCV231_THCV236_Rev.1.00_E
Programmable GPIO
 Settings input/output and reading/writing are controlled by register settings in the Sub-Link Master. HOST
MPU commands register setting in the Sub-Link Master. Bit number of GPIO_INPUT_MONITOR register
corresponds to GPIO pin number.
                                                               Sub-Link                                                                 Sub-Link
                  2-wire                                        Master                                                                    Slave
                  Serial
   HOST             I/F    GPIO Input  : Read 0x41,0xC1 value          Sub-Link                                              Sub-Link
   MPU                     GPIO Output : Write 0x42,0xC2 value       Control Block                                        Control Block
                GPIO4                                                   Register                                               Register                                       GPIO4
                     |                                                                                                                                                           |
                                                         ADR             Name             Value                  ADR            Name              Value
                GPIO3                                                                                                                                                         GPIO3
                 (Input                                                                                                                                                       (Input
                                   IO                    0x40 GPIOn_TYPE (n=4~3)             0                   0xC0 GPIOn_TYPE (n=4~3)             0              IO
                   or                                                                                                                                                           or
                Output)                                                                    GPIO                                                    GPIO                      Output)
                                                         0x41 GPIO_INPUT_MONITOR                                 0xC1 GPIO_INPUT_MONITOR
                                                                                        Input Value                                             Input Value
    Pull-up for                                                                            GPIO                                                    GPIO                               Pull-up for
                                                         0x42 GPIOn_OUT (n=4~3)                                  0xC2 GPIOn_OUT (n=4~3)
    Open Drain                                                                          Ouput Value                                             Output Value                          Open Drain
    Output                                               0x43 GPIOn_IO_SEL (n=4~3)        0 or 1                 0xC3 GPIOn_IO_SEL (n=4~3)        0 or 1                              Output
    (default)                                                                                                                                                                         (default)
                                                         0x46 GPIOn_OUTBUF_SEL (n=4~3)    0 or 1                 0xC6 GPIOn_OUTBUF_SEL (n=4~3)    0 or 1
                                                                            Figure 12. Programmable GPIO
Interruption
 INT pin outputs interrupt event indicator on Sub-Link Master side of the system. The INT signal is active low.
 Being set by 2-wire serial interface, the THCV231 and THCV236 can monitor any changes of GPIO input pins,
Sub-Link communication statuses and internal statuses as an interrupt. About the way to make interruption occur
and the way to clear the interruption, see Table 25(Address 0x02, 0x03) and Table 26(Address 0x82, 0x83).
                                                 Sub-Link Master Device                                                            Sub-Link Slave Device
                                                       Sub-Link Block                                                                   Sub-Link Block
                       INT                                                                                                                                                2-wire       2-wire
                                         2-wire                                                                                                              2-wire
                   2-wire                                                  Sub-Link                   Sub-Link             Sub-Link                                      serial I/F     serial
  HOST                                   serial                                                                                                              serial
                 serial I/F                                                 Master                                           Slave                                                      Slave
                                         Slave                                                                                                               Master
                                                                                                                                                                                       Device
                                                           Sub-Link                                                                        Sub-Link
                                                                                                      Interrupt                            Slave side                           Interrupt
                                                         Master side
         Interrupt                                                                                     source                               Register                             source
                                                            Register
          source
                                                                   Interrupt                                                         Interrupt
                                                                    source                                                            source
                                                                            GPIO                                              GPIO
                                                                              Interrupt                               Interrupt
                                                                               source                                  source
                                          Figure 13. 2-wire serial I/F Interrupt to HOST access configuration
                                                                             Table 24. Interrupt output
                                                                                 INT                            State
                                                                                   L                Interrupt occurred
                                                                                   H                Steady state
Copyright©2015 THine Electronics, Inc.                                                                  25/52                                                  THine Electronics, Inc.
                                                                                                                                                                       Security D


THCV231_THCV236_Rev.1.00_E
Register Map
 HOST MPU can set various operating conditions of the THCV231 and THCV236 thorough internal registers.
 Sub-Link Master (2-wire serial slave) is connected to external HOST MPU (2-wire serial master).
 Sub-Link Slave (2-wire serial master) is connected to external 2-wire serial slave devices.
 Sub-Link Master device has address 0x00-0x7F, Sub-Link Slave device has address 0x80-0xFF. See Figure 14.
                               THCV231                                       THCV236
                            (Sub-Link Slave)                             (Sub-Link Master)
                   0x80                                          0x00
                                 Sub-Link Slave                               Sub-Link Master
                    ・・・                                           ・・・
                                 Control Register                             Control Register
                   0x8F                                          0x2C
                    ・・・             Reserved                      ・・・            Reserved
          2-wire
          serial                                                                                            2-wire
 Slave             0xC0                                          0x40
            I/F                                      Sub-Link                                               serial
                                 THCV231 GPIO                                 THCV236 GPIO
 Device             ・・・                                           ・・・                                         I/F
                                 Control Register                             Control Register                       HOST
  #0               0xC6                                          0x46                                                MPU
                    ・・・             Reserved                      ・・・            Reserved
   ・・・             0xD0                                          0x50
                               THCV231 Main-Link                            THCV236 Main-Link
                    ・・・                                           ・・・
 Slave                          Control Register                             Control Register
 Device            0xED                                          0x6D
  #7                ・・・             Reserved                      ・・・            Reserved
                                                                          MSSEL = 0
                   Figure 14. Sub-Link Master/Slave device Register Address configuration
Copyright©2015 THine Electronics, Inc.                 26/52                                     THine Electronics, Inc.
                                                                                                       Security D


THCV231_THCV236_Rev.1.00_E
                                        Table 25. Sub-Link Master Control Register
Address                  Default
         Bit#   R/W                            Register Name                                                     Description                                Note
 (Hex)                    (Hex)
  0x00    7:3     R        0x00                                                              Reserved                                                         -
                                                                              Interrupt condition
           2      R          0      INT                                       0: Steady state                                                                 -
                                                                              1: Interrupt occurred(INT output =L)
                                                                              V-by-One® HS lock status
           1      R          1      LOCKN                                     0: Locked (LOCKN=L)                                                             -
                                                                              1: Unlocked
                                                                              V-by-One® HS plug status
           0      R          1      HTPDN                                     0: Connected (HTPDN=L)                                                          -
                                                                              1: Not connected or Rx inactive
  0x01    7:1     R        0x00                                                              Reserved                                                         -
                                                                              Sub-Link soft reset
           0     RW          0      SFTRST                                    Write 1: Sub-Link reset                                                         -
                                                                              Automatically cleared into 0 after reset action. 0 is always read.
  0x02                                                                        Cause of interrupt access completion to register of Sub-Link Slave or
                                                                              Remote side 2-wire serial Slave device
           7     RW          0      2WIRE_ACS_END_INT                         0: Access incomplete
                                                                              1: Access complete
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt LOCKN
                                                                              0: No change on lock status ever
           6     RW          0      LOCKN_INT
                                                                              1: Lock status has once changed
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt HTPDN
                                                                              0: No change on plug status ever
           5     RW          0      HTPDN_INT
                                                                              1: Plug status has once changed
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt Sub-Link Slave side
                                                                              0: No interrupt at Sub-Link Slave ever
           4      R          0      SLAVESIDE_INT                             1: Interrupted at Sub-Link Slave once
                                                                              This bit is cleared when cause of interrupt register at Sub-Link Slave (0x82)
                                                                                                                                                            (*1)
                                                                              is cleared.
                                                                              Cause of interrupt Sub-Link Master GPIO
                                                                              0: No change in Master GPIO inputs ever
           3      R          0      GPIO_INT
                                                                              1: Master GPIO inputs have once changed.
                                                                              This bit is cleared when GPIO_INPUT_MONITOR register (0x41) is read.
                                                                              Cause of interrupt Sub-Link communication Error
                                                                              0: No communication error on Sub-Link ever
           2     RW          0      COMERR_INT
                                                                              1: Communication error on Sub-Link once happened
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt 2-wire serial time out
                                                                              0: 2-wire serial access in time ever
           1     RW          0      2WIRE_TIMEOUT_INT
                                                                              1: 2-wire serial access has once had time out
                                                                              Any write action: clear this bit into 0
                                                                              Cause of interrupt Sub-Link time out
                                                                              0: Sub-Link access in time ever
           0     RW          0      SLINK_TIMEOUT_INT
                                                                              1: Sub-Link has once had time out
                                                                              Any write action: clear this bit into 0
  0x03                                                                        0: "2WIRE_ACS_END_INT" is blocked to take interrupt action
           7      R        (*2)     2WIRE_ACS_END_INT_ENABLE                                                                                                  -
                                                                              1: "2WIRE_ACS_END_INT" is allowed to take action on INT output
                                                                              0: "LOCKN_INT" is blocked to take interrupt action
           6     RW          0      LOCKN_INT_ENABLE                                                                                                          -
                                                                              1: "LOCKN_INT" is allowed to take action on INT output
                                                                              0: "HTPDN_INT" is blocked to take interrupt action
           5     RW          0      HTPDN_INT_ENABLE                                                                                                          -
                                                                              1: "HTPDN_INT" is allowed to take action on INT output
                                                                              0: "SLAVESIDE_INT" is blocked to take interrupt action
           4     RW          0      SLAVESIDE_INT_ENABLE                                                                                                      -
                                                                              1: "SLAVESIDE_INT" is allowed to take action on INT output
                                                                              0: "GPIO_INT" is blocked to take interrupt action
           3     RW          0      GPIO_INT_ENABLE                                                                                                           -
                                                                              1: "GPIO_INT" is allowed to take action on INT output
                                                                              0: "COMERR_INT" is blocked to take interrupt action
           2     RW          0      COMERR_INT_ENABLE                                                                                                         -
                                                                              1: "COMERR_INT" is allowed to take action on INT output
                                                                              0: "2WIRE_TIMEOUT_INT" is blocked to take interrupt action
           1     RW          0      2WIRE_TIMEOUT_INT_ENABLE                                                                                                  -
                                                                              1: "2WIRE_TIMEOUT_INT" is allowed to take action on INT output
                                                                              0: "SLINK_TIMEOUT_INT" is blocked to take interrupt action
           0     RW          0      SLINK_TIMEOUT_INT_ENABLE                                                                                                  -
                                                                              1: "SLINK_TIMEOUT_INT" is allowed to take action on INT output
   *1    These registers are always active independent of Interrupt permission register.
   *2    When No clock stretching mode, the value is 1 fixed, otherwise 0 fixed
Copyright©2015 THine Electronics, Inc.                                       27/52                                                  THine Electronics, Inc.
                                                                                                                                            Security D


THCV231_THCV236_Rev.1.00_E
                               Table 25. Sub-Link Master Control Register (continued)
 Address                 Default
          Bit#   R/W                         Register Name                                                 Description                                     Note
  (Hex)                   (Hex)
   0x04                                                                 0: Value in "2WIRE_DEV_ADDR_0" is inactive
           7     RW          0      2WIRE_DEV_ADDR_0_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_0" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_0                    Remote side 2-wire serial Slave Device Address #0
   0x05                                                                 0: Value in "2WIRE_DEV_ADDR_1" is inactive
           7     RW          0      2WIRE_DEV_ADDR_1_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_1" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_1                    Remote side 2-wire serial Slave Device Address #1
   0x06                                                                 0: Value in "2WIRE_DEV_ADDR_2" is inactive
           7     RW          0      2WIRE_DEV_ADDR_2_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_2" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_2                    Remote side 2-wire serial Slave Device Address #2
   0x07                                                                 0: Value in "2WIRE_DEV_ADDR_3" is inactive
           7     RW          0      2WIRE_DEV_ADDR_3_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_3" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_3                    Remote side 2-wire serial Slave Device Address #3
                                                                                                                                                           (*3)
   0x08                                                                 0: Value in "2WIRE_DEV_ADDR_4" is inactive
           7     RW          0      2WIRE_DEV_ADDR_4_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_4" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_4                    Remote side 2-wire serial Slave Device Address #4
   0x09                                                                 0: Value in "2WIRE_DEV_ADDR_5" is inactive
           7     RW          0      2WIRE_DEV_ADDR_5_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_5" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_5                    Remote side 2-wire serial Slave Device Address #5
  0x0A                                                                  0: Value in "2WIRE_DEV_ADDR_6" is inactive
           7     RW          0      2WIRE_DEV_ADDR_6_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_6" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_6                    Remote side 2-wire serial Slave Device Address #6
  0x0B                                                                  0: Value in "2WIRE_DEV_ADDR_7" is inactive
           7     RW          0      2WIRE_DEV_ADDR_7_ENABLE
                                                                        1: Value in "2WIRE_DEV_ADDR_7" is active
          6:0    RW        0x00     2WIRE_DEV_ADDR_7                    Remote side 2-wire serial Slave Device Address #7
  0x0C    7:0    RW        0x00                                                           Reserved                                                           -
  0x0D    7:0     R        0x00                                                           Reserved                                                           -
          7:2     R        0x00                                                           Reserved                                                           -
  0x0E
          1:0    RW        0x0                                                     Reserved. Must be 0                                                       -
          7:2     R        0x00                                                           Reserved                                                           -
                                                                        00: clock stretching mode
   0x0F                                                                 01: No clock stretching mode
          1:0    RW        0x1      2WIRE_MODE                                                                                                               -
                                                                        10: Reserved (Forbidden)
                                                                        11: Reserved (Forbidden)
   0x10   7:0    RW        0x00     2WIRE_DATA0                         2-wire serial I/F Write/Read Data #0                                                 -
   0x11   7:0    RW        0x00     2WIRE_DATA1                         2-wire serial I/F Write/Read Data #1                                                 -
   0x12   7:0    RW        0x00     2WIRE_DATA2                         2-wire serial I/F Write/Read Data #2                                                 -
   0x13   7:0    RW        0x00     2WIRE_DATA3                         2-wire serial I/F Write/Read Data #3                                                 -
   0x14   7:0    RW        0x00     2WIRE_DATA4                         2-wire serial I/F Write/Read Data #4                                                 -
   0x15   7:0    RW        0x00     2WIRE_DATA5                         2-wire serial I/F Write/Read Data #5                                                 -
   0x16   7:0    RW        0x00     2WIRE_DATA6                         2-wire serial I/F Write/Read Data #6                                                 -
   0x17   7:0    RW        0x00     2WIRE_DATA7                         2-wire serial I/F Write/Read Data #7                                                 -
   0x18   7:0    RW        0x00     2WIRE_DATA8                         2-wire serial I/F Write/Read Data #8                                                 -
   0x19   7:0    RW        0x00     2WIRE_DATA9                         2-wire serial I/F Write/Read Data #9                                                 -
  0x1A    7:0    RW        0x00     2WIRE_DATA10                        2-wire serial I/F Write/Read Data #10                                                -
  0x1B    7:0    RW        0x00     2WIRE_DATA11                        2-wire serial I/F Write/Read Data #11                                                -
  0x1C    7:0    RW        0x00     2WIRE_DATA12                        2-wire serial I/F Write/Read Data #12                                                -
  0x1D    7:0    RW        0x00     2WIRE_DATA13                        2-wire serial I/F Write/Read Data #13                                                -
  0x1E    7:0    RW        0x00     2WIRE_DATA14                        2-wire serial I/F Write/Read Data #14                                                -
   0x1F   7:0    RW        0x00     2WIRE_DATA15                        2-wire serial I/F Write/Read Data #15                                                -
                                                                        Remote side 2-wire Slave device's Register Address bit width select
           7     RW          0      2WIRE_ADR_SEL                       0: 8bit Register Address                                                             -
   0x20
                                                                        1: 16bit Register Address
          6:0    RW        0x00     2WIRE_TARGET_DEV_ADR                2-wire serial I/F Access Target Device Address setting                               -
          7:4     R        0x0                                                            Reserved                                                           -
   0x21                                                                 2-wire serial I/F Write Request Byte Number for both 8bit and 16bit Register
          3:0    RW        0x0      WR_REQ_BYTE                                                                                                              -
                                                                        Address device. Byte Number = register value + 1 (e.g. 0x2 for 3byte burst)
          7:4     R        0x0                                                            Reserved                                                           -
   0x22                                                                 2-wire serial I/F Read Request Byte Number for both 8bit and 16bit Register
          3:0    RW        0x0      RD_REQ_BYTE                                                                                                              -
                                                                        Address device. Byte Number = register value + 1 (e.g. 0x2 for 3byte burst)
   0x23   7:0    RW        0x00     WR_START_ADR_8B                     2-wire serial I/F Write Start Register Address for 8bit Register Address device      -
   0x24   7:0    RW        0x00     RD_START_ADR_8B                     2-wire serial I/F Read Start Register Address for 8bit Register Address device       -
          7:1     R        0x00                                                           Reserved                                                           -
   0x25
           0     RW          0      WR_START_8B                         2-wire serial I/F Write Access Start Trigger for 8bit Register Address device        -
          7:1     R        0x00                                                           Reserved                                                           -
   0x26
           0     RW          0      RD_START_8B                         2-wire serial I/F Read Access Start Trigger for 8bit Register Address device         -
                                                                        2-wire serial I/F Write Start Register Address(Low-order bits = [7:0]) for 16bit
   0x27   7:0    RW        0x00     WR_START_ADR_16B_0                                                                                                       -
                                                                        Register Address device
                                                                        2-wire serial I/F Write Start Register Address(High-order bits = [15:8]) for 16bit
   0x28   7:0    RW        0x00     WR_START_ADR_16B_1                                                                                                       -
                                                                        Register Address device
                                                                        2-wire serial I/F Read Start Register Address(Low-order bits = [7:0]) for 16bit
   0x29   7:0    RW        0x00     RD_START_ADR_16B_0                                                                                                       -
                                                                        Register Address device
                                                                        2-wire serial I/F Read Start Register Address(High-order bits = [15:8]) for 16bit
  0x2A    7:0    RW        0x00     RD_START_ADR_16B_1                                                                                                       -
                                                                        Register Address device
          7:1     R        0x00                                                           Reserved                                                           -
  0x2B
           0     RW          0      WT_START_16B                        2-wire serial I/F Write Access Start Trigger for 16bit Register Address device       -
          7:1     R        0x00                                                           Reserved                                                           -
  0x2C
           0     RW          0      RD_START_16B                        2-wire serial I/F Read Access Start Trigger for 16bit Register Address device        -
0x2D-0x3F 7:0     R        0x00                                                           Reserved                                                           -
    *3    Assignment of 2-wire serial slave device address connected to Sub-Link Slave outside
Copyright©2015 THine Electronics, Inc.                                     28/52                                                 THine Electronics, Inc.
                                                                                                                                         Security D


THCV231_THCV236_Rev.1.00_E
                                          Table 26. Sub-Link Slave Control Register
Address                     Default
          Bit#     R/W                                  Name                                                      Description                            Note
 (Hex)                       (Hex)
  0x80     7:0       R        0x00                                                          Reserved                                                       -
           7:1       R        0x00                                                          Reserved                                                       -
                                                                                  2-wire serial I/F reset
                                                                                  Write 1: 16 pulse SCL signal is sent to 2-wire serial slave device
  0x81
            0      RW           0     2WIRE_RST                                   connected to Sub-Link Slave.                                             -
                                                                                  This bit is a remedy against SDA=L, 2-wire serial stuck condition.
                                                                                  Automatically cleared into 0 after reset action.0 is always read.
           7:6       R        0x0                                                           Reserved
                                                                                  Cause of interrupt 2-wire serial reset done
                                                                                  0: Normal operation
            5      RW           0     2WIRE_RST_END_INT                                                                                                    -
                                                                                  1: 2-wire serial reset signal has all finished
                                                                                  Any write action: clear this bit into 0
                                                                                  Cause of interrupt 2-wire serial Slave NACK
                                                                                  0: No NACK from remote side 2-wire serial slave ever
            4      RW           0     2WIRE_NACK_INT                                                                                                       -
                                                                                  1: NACK from remote side 2-wire serial slave once come
                                                                                  Any write action: clear this bit into 0
                                                                                  Cause of interrupt Sub-Link Slave GPIO
                                                                                  0: No change in Slave GPIO inputs ever
            3      RW           0     GPIO_INT                                                                                                             -
                                                                                  1: Slave GPIO inputs have once changed.
  0x82
                                                                                  This bit is cleared when relevant GPIO input monitor is read.
                                                                                  Cause of interrupt Sub-Link Com Error
                                                                                  0: No Com error on Sub-Link ever
            2      RW           0     COMERR_INT                                                                                                           -
                                                                                  1: Com error on Sub-Link once happened
                                                                                  Any write action: clear this bit into 0
                                                                                  Cause of interrupt 2-wire serial time out
                                                                                  0: 2-wire serial access in time ever
            1      RW           0     2WIRE_TIMEOUT_INT                                                                                                    -
                                                                                  1: 2-wire serial access has once had time out
                                                                                  Any write action: clear this bit into 0
                                                                                  Cause of interrupt Sub-Link time out0: Sub-Link access in time ever
            0      RW           0     SLINK_TIMEOUT_INT                           1: Sub-Link has once had time out                                        -
                                                                                  Any write action: clear this bit into 0
           7:6       R        0x0                                                           Reserved                                                       -
                                                                                  0: "2WIRE_RST_END_INT" is blocked to be reported to Master Side.
            5      RW           0     2WIRE_RST_ENABLED_INT_ENABLE
                                                                                  1: "2WIRE_RST_END_INT" is allowed to be reported to Master Side.
                                                                                  0: "2WIRE_NACK_INT" is blocked to be reported to Master Side.
            4      RW           0     2WIRE_NACK_INT_ENABLE
                                                                                  1: "2WIRE_NACK_INT" is allowed to be reported to Master Side.
                                                                                  0: "GPIO_INT" is blocked to be reported to Master Side.
            3      RW           0     GPIO_INT_ENABLE
  0x83                                                                            1: "GPIO_INT" is allowed to be reported to Master Side.
                                                                                                                                                         (*1)
                                                                                  0: "COMERR_INT" is blocked to be reported to Master Side.
            2      RW           0     COMERR_INT_ENABLE
                                                                                  1: "COMERR_INT" is allowed to be reported to Master Side.
                                                                                  0: "2WIRE_TIMEOUT_INT" is blocked to be reported to Master Side.
            1      RW           0     2WIRE_TIMEOUT_INT_ENABLE
                                                                                  1: "2WIRE_TIMEOUT_INT" is allowed to be reported to Master Side.
                                                                                  0: "SLINK_TIMEOUT_INT" is blocked to be reported to Master Side.
            0      RW           0     SLINK_TIMEOUT_INT_ENABLE
                                                                                  1: "SLINK_TIMEOUT_INT" is allowed to be reported to Master Side.
  0x84
           7:0       R        0x00                                                          Reserved                                                       -
 -0x8B
            7        R          0                                                           Reserved                                                       -
                                                                                  SCL High width [tHIGH] setting. Output SCL High width is defined as
  0x8C
           6:0     RW        0x2D     SCL_W_H                                     below                                                                    -
                                                                                  ((SCL_W_H + 1) * 8 + 8) * tOSC
            7        R          0                                                           Reserved                                                       -
                                                                                  SCL Low width [tLOW ] setting. Output SCL Low width is defined as
  0x8D
           6:0     RW         0x37    SCL_W_L                                     below                                                                    -
                                                                                  ((SCL_W_L + 1) * 8 + 8) * tOSC
           7:2       R        0x00                                                          Reserved                                                       -
  0x8E
           1:0     RW         0x0                                                    Reserved. Must be 0                                                   -
           7:2       R        0x00                                                          Reserved                                                       -
  0x8F
           1:0     RW         0x1                                                           Reserved                                                       -
  0x90
           7:0       R        0x00                                                          Reserved                                                       -
 -0xBF
   *1     Interrupt signal from Sub-Link Slave is reported to Sub-Link Master as Cause of interrupt Sub-Link Slave Side (0x02 bit4 SLAVESIDE_INT).
Copyright©2015 THine Electronics, Inc.                                       29/52                                                 THine Electronics, Inc.
                                                                                                                                           Security D


THCV231_THCV236_Rev.1.00_E
                                    Table 27. THCV231 GPIO Control Register Map
 Address (Hex)                       Default
                 Bit#       R/W                            Name                                       Description                           Note
 Sub-Link Slave                       (Hex)
     0xC0        7:5         R         0x0                                               Reserved                                              -
                                                                         0: Programmable GPIO
                   4        RW           1       GPIO4_TYPE                                                                                    -
                                                                         1: Through GPIO
                                                                         0: Programmable GPIO
                   3        RW           1       GPIO3_TYPE                                                                                    -
                                                                         1: Through GPIO
                 2:0         R         0x0                                               Reserved                                              -
     0xC1        7:5         R         0x0                                               Reserved                                              -
                                                                         GPIO input value
                 4:3         R         0x0       GPIO_INPUT_MONITOR      Active only when GPIO is set as input port.                           -
                                                                         Bit# is correspond to GPIO#.(e.g. Bit4 corresponds to GPIO4)
                 2:0         R         0x0                                               Reserved                                              -
     0xC2        7:5         R         0x0                                               Reserved                                              -
                   4        RW           0       GPIO4_OUT               GPIO4 output value setting
                                                                                                                                             (*1)
                   3        RW           0       GPIO3_OUT               GPIO3 output value setting
                 2:0        RW         0x0                                               Reserved                                              -
     0xC3        7:5         R         0x0                                               Reserved                                              -
                                                                         GPIO input/output direction setting
                   4        RW           0       GPIO4_IO_SEL            0: GPIO4 is output                                                    -
                                                                         1: GPIO4 is input
                                                                         GPIO input/output direction setting
                   3        RW           0       GPIO3_IO_SEL            0: GPIO3 is output                                                    -
                                                                         1: GPIO3 is input
                 2:0        RW         0x7                                               Reserved                                              -
     0xC4        7:5         R         0x0                                               Reserved                                              -
                                                                         GPIO4 input filter enable
                   4        RW           1       GPIO4_FILT_ENABLE       0: Disable
                                                                         1: Enable
                                                                                                                                             (*2)
                                                                         GPIO3 input filter enable
                   3        RW           1       GPIO3_FILT_ENABLE       0: Disable
                                                                         1: Enable
                 2:0        RW         0x7                                               Reserved                                              -
     0xC5        7:5         R         0x0                                               Reserved                                              -
                                                                         GPIO4 interrupt enable
                   4        RW           1       GPIO4_INT_ENABLE        0: Disable
                                                                         1: Enable
                                                                                                                                             (*3)
                                                                         GPIO3 interrupt enable
                   3        RW           1       GPIO3_INT_ENABLE        0: Disable
                                                                         1: Enable
                 2:0        RW         0x7                                               Reserved                                              -
     0xC6        7:5         R         0x0                                               Reserved                                              -
                                                                        GPIO4 output buffer select
                   4        RW           0       GPIO4_OUTBUF_SEL       0: GPIO4 is open-drain output                                          -
                                                                        1: GPIO4 is push pull output
                                                                        GPIO3 output buffer select
                   3        RW           0       GPIO3_OUTBUF_SEL       0: GPIO3 is open-drain output                                          -
                                                                        1: GPIO3 is push pull output
                 2:0        RW         0x0                                               Reserved                                              -
   0xC7-0xCF     7:0         R         0x00                                              Reserved                                              -
       *1       Active only when GPIO type is set as "Programmable GPIO" and set as output port.
       *2       Filter eliminates input glitch shorter than tOSC/2.
       *3       GPIO input transition is counted as GPIO_INT(0x02 or 0x82 bit3).
Copyright©2015 THine Electronics, Inc.                                  30/52                                               THine Electronics, Inc.
                                                                                                                                   Security D


THCV231_THCV236_Rev.1.00_E
                            Table 28. THCV231 Main-Link Control Register Map
   Address (Hex)                         Default
                       Bit#   R/W                           Name                                  Description                        Note
   Sub-Link Slave                         (Hex)
       0xD0                                                            MAINMODE setting
                         7    RW            1       MAINMODE           0: Forbidden                                                    -
                                                                       1: Sync Free Mode
                                                                       HFSEL setting
                         6    RW            1       HFSEL              0: High Frequency Mode Disable                                  -
                                                                       1: High Frequency Mode Enable
                                                                       COL1 setting
                         5    RW            0       COL1                                                                               -
                                                                       Data Width Setting. See Table 13.
                                                                       COL0 setting
                         4    RW            1       COL0                                                                               -
                                                                       Data Width Setting. See Table 13.
                                                                       PRE setting
                         3    RW            0       PRE                0: Pre-Emphasis Disable
                                                                       1: Pre-Emphasis Enable
                                                                       CMLDRV setting
                                                                                                                                     (*1)
                                                                       00: 400mV diff p-p
                        2:1   RW           0x2      CMLDRV             01: 600mV diff p-p
                                                                       10: 800mV diff p-p
                                                                       11: Reserved (Forbidden)
                         0    RW            0                                       Reserved                                           -
       0xD1             7:6    R           0x0                                      Reserved                                           -
                                                                       SSEN setting
                         5    RW            0       SSEN               0: SSCG Disable
                                                                       1: SSCG Enable                                                (*2)
                                                                       SSCG modulation depth setting
                        4:0   RW           0x05     SPREAD
                                                                       Spread depth = ±SPREAD x 0.1% (Center Spread)
       0xD2             7:4    R           0x0                                      Reserved                                           -
                        3:0   RW           0xD      FMOD               SSCG Modulation Frequency Setting                               -
       0xD3             7:2    R           0x00                                     Reserved                                           -
                                                                       Field BET Mode Enable setting
                         1    RW            0       BET                0: Normal Mode                                                  -
                                                                       1: Field BET Operation
                                                                       Main-Link / Sub-Link Field BET Mode select
                         0    RW            0       BET_SEL            0: Main-Link Field BET Mode                                     -
                                                                       1: Sub-Link Field BET Mode
       0xD4              7     R            0                                       Reserved                                           -
                        6:0   RW          0x3E                          Reserved. Must be default setting.                             -
     0xD5-0xEC          7:0   RW           0x00                                     Reserved                                           -
       0xED             7:3    R           0x00                                     Reserved                                           -
                        2:0   RW           0x1                                      Reserved                                           -
       0xEE             7:1    R           0x00                                     Reserved                                           -
                         0    RW            1                                  Reserved. Must be 1                                     -
       0xEF             7:0    R           0x00                                     Reserved                                           -
        0xF0            7:2    R           0x00                                     Reserved                                           -
                        1:0   RW           0x0                                 Reserved. Must be 0                                     -
        0xF1
                        7:0    R           0x00                                     Reserved                                           -
       -0xFF
  *1       See Table 4
  *2       SSEN=1 and SPREAD=0 setting is forbidden
Copyright©2015 THine Electronics, Inc.                           31/52                                         THine Electronics, Inc.
                                                                                                                    Security D


THCV231_THCV236_Rev.1.00_E
                                         Table 29. THCV236 GPIO Control Register Map
   Address (Hex)
                                           Default
Sub-Link   Sub-Link      Bit#    R/W                           Name                                         Description                             Note
                                            (Hex)
 Master      Slave
  0x40        0xC0        7:5      R         0x0                                              Reserved                                                -
                                                                             0: Programmable GPIO
                           4      RW           1      GPIO4_TYPE                                                                                      -
                                                                             1: Through GPIO
                                                                             0: Programmable GPIO
                           3      RW           1      GPIO3_TYPE                                                                                      -
                                                                             1: Through GPIO
                                                                             0: Programmable GPIO
                           2       R           0      GPIO2_TYPE                                                                                      -
                                                                             0 Fix
                                                                             0: Programmable GPIO
                           1       R           0      GPIO1_TYPE                                                                                      -
                                                                             0 Fix
                                                                             0: Programmable GPIO
                           0       R           0      GPIO0_TYPE                                                                                      -
                                                                             0 Fix
  0x41        0xC1        7:5      R         0x0                                              Reserved                                                -
                                                                             GPIO input value
                          4:0      R           0      GPIO_INPUT_MONITOR     Active only when GPIO is set as input port.                              -
                                                                             Bit# is correspond to GPIO#.(e.g. Bit4 corresponds to GPIO4)
  0x42        0xC2        7:5      R         0x0                                              Reserved                                                -
                           4      RW           0      GPIO4_OUT              GPIO4 output value setting
                           3      RW           0      GPIO3_OUT              GPIO3 output value setting
                           2      RW           0      GPIO2_OUT              GPIO2 output value setting                                             (*1)
                           1      RW           0      GPIO1_OUT              GPIO1 output value setting
                           0      RW           0      GPIO0_OUT              GPIO0 output value setting
  0x43        0xC3        7:5      R         0x0                                              Reserved                                                -
                                                                             GPIO input/output direction setting
                           4      RW         (*2)     GPIO4_IO_SEL           0: GPIO4 is output                                                       -
                                                                             1: GPIO4 is input
                                                                             GPIO input/output direction setting
                           3      RW         (*2)     GPIO3_IO_SEL           0: GPIO3 is output                                                       -
                                                                             1: GPIO3 is input
                                                                             GPIO input/output direction setting
                           2      RW           1      GPIO2_IO_SEL           0: GPIO2 is output                                                       -
                                                                             1: GPIO2 is input
                                                                             GPIO input/output direction setting
                           1      RW           1      GPIO1_IO_SEL           0: GPIO1 is output                                                       -
                                                                             1: GPIO1 is input
                                                                             GPIO input/output direction setting
                           0      RW           1      GPIO0_IO_SEL           0: GPIO0 is output                                                       -
                                                                             1: GPIO0 is input
  0x44        0xC4        7:5      R         0x0                                              Reserved                                                -
                                                                             GPIO4 input filter enable
                           4      RW           1      GPIO4_FILT_ENABLE      0: Disable
                                                                             1: Enable
                                                                             GPIO3 input filter enable
                           3      RW           1      GPIO3_FILT_ENABLE      0: Disable
                                                                             1: Enable
                                                                             GPIO2 input filter enable
                           2      RW           1      GPIO2_FILT_ENABLE      0: Disable                                                             (*3)
                                                                             1: Enable
                                                                             GPIO1 input filter enable
                           1      RW           1      GPIO1_FILT_ENABLE      0: Disable
                                                                             1: Enable
                                                                             GPIO0 input filter enable
                           0      RW           1      GPIO0_FILT_ENABLE      0: Disable
                                                                             1: Enable
  0x45        0xC5        7:5      R         0x0                                              Reserved                                                -
                                                                             GPIO4 interrupt enable
                           4      RW           1      GPIO4_INT_ENABLE       0: Disable
                                                                             1: Enable
                                                                             GPIO3 interrupt enable
                           3      RW           1      GPIO3_INT_ENABLE       0: Disable
                                                                             1: Enable
                                                                             GPIO2 interrupt enable
                           2      RW           1      GPIO2_INT_ENABLE       0: Disable                                                             (*4)
                                                                             1: Enable
                                                                             GPIO1 interrupt enable
                           1      RW           1      GPIO1_INT_ENABLE       0: Disable
                                                                             1: Enable
                                                                             GPIO0 interrupt enable
                           0      RW           1      GPIO0_INT_ENABLE       0: Disable
                                                                             1: Enable
   *1      Active only when GPIO type is set as "Programmable GPIO" and set as output port.
   *2      Default value depends on RXDEFSEL setting when Power on sequence. RXDEFSEL=1 → default value is 0 , RXDEFSEL=0 → default value is 1.
   *3      Filter eliminates input glitch shorter than tOSC/2.
   *4      GPIO input transition is counted as GPIO_INT(0x02 or 0x82 bit3).
Copyright©2015 THine Electronics, Inc.                                      32/52                                             THine Electronics, Inc.
                                                                                                                                     Security D


THCV231_THCV236_Rev.1.00_E
                      Table 29. THCV236 GPIO Control Register Map (continued)
    Address (Hex)
                                    Default
Sub-Link    Sub-Link Bit#   R/W                    Name                                   Description                      Note
                                     (Hex)
 Master       Slave
  0x46         0xC6  7:5     R         0x0                                   Reserved                                         -
                                                                GPIO4 output buffer select
                      4     RW          0   GPIO4_OUTBUF_SEL    0: GPIO4 is open-drain output                                 -
                                                                1: GPIO4 is push pull output
                                                                GPIO3 output buffer select
                      3     RW          0   GPIO3_OUTBUF_SEL    0: GPIO3 is open-drain output                                 -
                                                                1: GPIO3 is push pull output
                                                                GPIO2 output buffer select
                      2     RW          0   GPIO2_OUTBUF_SEL    0: GPIO2 is open-drain output                                 -
                                                                1: GPIO2 is push pull output
                                                                GPIO1 output buffer select
                      1     RW          0   GPIO1_OUTBUF_SEL    0: GPIO1 is open-drain output                                 -
                                                                1: GPIO1 is push pull output
                                                                GPIO0 output buffer select
                      0     RW          0   GPIO0_OUTBUF_SEL    0: GPIO0 is open-drain output                                 -
                                                                1: GPIO0 is push pull output
  0x47         0xC7
                     7:0     R        0x00                                   Reserved                                         -
 -0x4F        -0xCF
Copyright©2015 THine Electronics, Inc.                    33/52                                       THine Electronics, Inc.
                                                                                                           Security D


THCV231_THCV236_Rev.1.00_E
                                   Table 30. THCV236 Main-Link Control Register Map
   Address (Hex)
                                        Default
Sub-Link   Sub-Link     Bit#    R/W                             Name                                              Description                       Note
                                          (Hex)
 Master      Slave
  0x50       0xD0                                                                   MAINMODE setting
                          7     RW         (*1)      MAINMODE                       0: V-by-One® HS Mode                                               -
                                                                                    1: Sync Free Mode
                                                                                    HFSEL setting
                          6     RW         (*1)      HFSEL                          0: High Frequency Mode Disable                                     -
                                                                                    1: High Frequency Mode Enable
                                                                                    COL1 setting
                                                                                    when MAINMODE =0
                                                                                    0: Color Space Converter Disable
                          5     RW           0       COL1                                                                                              -
                                                                                    1: Color Space Converter Enable
                                                                                    when MAINMODE =1
                                                                                    Data Width Setting. See Table 13.
                                                                                    COL0 setting
                          4     RW         (*1)      COL0                                                                                              -
                                                                                    Data Width Setting. See Table 13.
                          3     RW           0                                                       Reserved                                          -
                         2:1    RW         0x0                                                       Reserved                                          -
                                                                                    TTLDRV setting
                          0     RW           0       TTLDRV                         0: Weak Drive Strength                                             -
                                                                                    1: Normal Drive Strength
  0x51       0xD1        7:6     R         0x0                                                       Reserved                                          -
                                                                                    SSEN setting
                          5     RW           0       SSEN                           0: SSCG Disable
                                                                                    1: SSCG Enable                                                   (*2)
                                                                                    SSCG modulation depth setting
                         4:0    RW         0x05      SPREAD
                                                                                    Spread depth = ±SPREAD x 0.1% (Center Spread)
  0x52       0xD2        7:4     R         0x0                                                       Reserved                                          -
                         3:0    RW         0xD       FMOD                           SSCG Modulation Frequency Setting                                  -
  0x53       0xD3        7:2     R         0x0                                                       Reserved                                          -
                                                                                    Field BET Mode Enable setting
                          1     RW           0       BET                            0: Normal Mode                                                     -
                                                                                    1: Field BET Operation
                                                                                    Main-Link / Sub-Link Field BET Mode select
                          0     RW           0       BET_SEL                        0: Main-Link Field BET Mode                                        -
                                                                                    1: Sub-Link Field BET Mode
  0x54       0xD4         7      R           0                                                       Reserved                                          -
                         6:0    RW        0x3E                                           Reserved. Must be default setting.                            -
 0x55 -     0xD5 -
                         7:0    RW         0x0                                                       Reserved                                          -
  0x6C       0xEC
  0x6D       0xED        7:3     R         0x0                                                       Reserved                                          -
                                                                                    Permanent Clock Output Enable setting
                          2     RW           0       OUTSEL_ENABLE                  0: Permanent Clock Output Disable                                  -
                                                                                    1: Permanent Clock Output Enable
                                                                                    Permanent Clock Frequency setting
                                                                                    00: 80MHz (Clock Period : tOSC)
                         1:0    RW         0x01      OUTSEL_SETTING                 01: 40MHz (Clock Period : tOSC/2)                                (*3)
                                                                                    10: 20MHz (Clock Period : tOSC/4)
                                                                                    11: 10MHz (Clock Period : tOSC/8)
  0x6E       0xEE        7:1     R         0x00                                                      Reserved                                          -
                          0     RW           1                                                 Reserved. Must be 1                                     -
  0x6F       0xEF        7:0     R         0x00                                                      Reserved                                          -
  0x70        0xF0       7:2     R         0x0                                                       Reserved                                          -
                         1:0    RW         0x0                                                 Reserved. Must be 00                                    -
  0x71        0xF1
                         7:0     R         0x00                                                      Reserved                                          -
 -0x7F       -0xFF
   *1      Default value depends on RXDEFSEL setting when Power on sequence. RXDEFSEL=1 → default value is 0 , RXDEFSEL=0 → default value is 1.
   *2      SSEN=1 and SPREAD=0 setting is forbidden
   *3      Described value is typical value. It has variation in the range from min spec value to max spec value of t OSC.
Copyright©2015 THine Electronics, Inc.                                           34/52                                         THine Electronics, Inc.
                                                                                                                                    Security D


THCV231_THCV236_Rev.1.00_E
Absolute Maximum Ratings
                                    Table 31. Absolute Maximum Ratings
                         Parameter                                Min        Typ       Max             Unit
                Supply Voltage(VDD,AVDD)                          -0.3        -         4.0              V
                   LVCMOS Input Voltage                           -0.3        -      VDD+0.3             V
                  LVCMOS Output Voltage                           -0.3        -      VDD+0.3             V
         LVCMOS Bi-directional buffer Input Voltage               -0.3        -      VDD+0.3             V
        LVCMOS Bi-directional buffer Output Voltage               -0.3        -      VDD+0.3             V
                 Open-Drain Output Voltage                        -0.3        -         4.0              V
                CML Receiver Input Voltage                        -0.3        -     CAPINA+0.3           V
              CML Transmitter Output Voltage                      -0.3        -     CAPINA+0.3           V
           CML Bi-directional buffer Input Voltage                -0.3        -      VDD+0.3             V
          CML Bi-directional buffer Output Voltage                -0.3        -      VDD+0.3             V
                       Output Current                             -50         -          50             mA
                    Storage temperature                           -55         -         125             °C
                    Junction temperature                            -         -         125             °C
              Reflow Peak Temperature/Time                          -         -       260/10         °C/sec
           Maximum Power Dissipation @+25°C                         -         -         2.5             W
Recommended Operating Conditions
                               Table 32. Recommended Operating Condition
                         Parameter                                 Min       Typ        Max            Unit
                Supply Voltage(VDD,AVDD)                           1.7         -        3.6              V
                   Operating Temperature                           -40         -        105             °C
Electrical Specification
LVCMOS DC Specification
                                     Table 33. LVCMOS DC Specification
Symbol              Parameter               Pin Type      Condition       Min    Typ       Max          Unit
                                                      VDD=1.7-2.0V     0.65*VDD   -        VDD            V
                                                  I   VDD=2.0-3.0V     0.70*VDD   -        VDD            V
   VIH     High Level Input Voltage
                                                      VDD=3.0-3.6V        2.0     -        VDD            V
                                               IL,B   VDD=1.7-3.6V     0.70*VDD   -        VDD            V
                                                      VDD=1.7-2.0V         0      -     0.35*VDD          V
                                                  I   VDD=2.0-3.0V         0      -     0.30*VDD          V
   VIL     Low Level Input Voltage
                                                      VDD=3.0-3.6V         0      -         0.8           V
                                               IL,B   VDD=1.7-3.6V         0      -     0.30*VDD          V
                                                      VDD=1.7-3.6V
  VOH      High Level Output Voltage           O,B                     VDD-0.45   -        VDD            V
                                                      IOH=-4mA
                                                      VDD=1.7-3.6V
                                               O,B                         0      -        0.45           V
                                                      IOL=4mA
  VOL      Low Level Output Voltage
                                                      VDD=1.7-3.6V
                                                BO                         0      -         0.2           V
                                                      IOL=2mA
   IIH     Input Leak Current High              I,IL  VIN=VDD              -      -         10           uA
   IIL     Input Leak Current Low               I,IL  VIN=0V              -10     -          -           uA
           Output Leak Current High in
 IOZH                                       O,B,BO    VIN=VDD              -      -         10           uA
           Hi-Z State
           Output Leak Current Low in
  IOZL                                      O,B,BO    VIN=0V              -10     -         10           uA
           Hi-Z State
Copyright©2015 THine Electronics, Inc.                  35/52                       THine Electronics, Inc.
                                                                                          Security D


THCV231_THCV236_Rev.1.00_E
CML DC Specification
                                Table 34. CML DC Specification(THCV231)
Symbol                 Parameter                         Condition(*1)           Min      Typ       Max       Unit
                                                 CMLDRV[1:0]=00                  133       200      267       mV
 VTOD      CML Differential Output Voltage       CMLDRV[1:0]=01                  200       300      400       mV
                                                 CMLDRV[1:0]=10                  300       400      500       mV
                                                 PRE=0                             -         0         -       %
   PRE     CML Pre-emphasis Level                PRE=1,CMLDRV[1:0]=00              -       100         -       %
                                                 PRE=1,CMLDRV[1:0]=01              -        50         -       %
                                                 PRE=0                                CAPINA-VTOD             mV
           CML Common Mode
 VTOC                                            PRE=1,CMLDRV[1:0]=00                CAPINA-2*VTOD            mV
           Output Voltage
                                                 PRE=1,CMLDRV[1:0]=01               CAPINA-1.5*VTOD           mV
  ITOH     CML Output Leak Current High          PDN=0,TXP/N=CAPINA              -30          -      30        uA
  ITOS     CML Output Short Current              PDN=0,TXP/N=0V                  -80          -        -      mA
*1 PRE and CMLDRV[1:0] are registers.
                                Table 35. CML DC Specification(THCV236)
Symbol                   Parameter                         Condition         Min         Typ       Max        Unit
 VRTH      CML Differential Input High Threshold                -              -           -         50       mV
 VRTL      CML Differential Input High Threshold                -            -50           -          -       mV
   IRIH    CML Input Leak Current High             PDN0=0,RXP/N=CAPINA       -10           -         10        uA
   IRIL    CML Input Leak Current Low              PDN0=0,RXP/N=0V           -10           -         10        uA
 IRRIH     CML Input Current High                  RXP/N=CAPINA                -           -         2        mA
 IRRIL     CML Input Current Low                   RXP/N=0V                   -6           -          -       mA
  RRIN     CML Differential Input Resistance                    -            80          100        120        Ω
CML Bi-Directional DC Specification
                               Table 36. CML Bi-Directional DC Specification
   Symbol                   Parameter                        Condition        Min         Typ       Max       Unit
              Bi-Directional Buffer Differential
    VBTH                                                           -             -           -       150      mV
              Input High Threshold
              Bi-Directional Buffer Differential
    VBTL                                                           -         -150            -         -      mV
              Input Low Threshold
              Bi-Directional Buffer
     IBIH                                             xCMP/N=VDD(x=T,R)       -10            -        10       uA
              Output Leak Current High
              Bi-Directional Buffer
     IBIL                                             xCMP/N=0V(x=T,R)        -10            -        10       uA
              Output Leak Current Low
              Bi-Directional Buffer                   Transmitter State      37.5          50       62.5       Ω
   RTERM
              Termination Resistance                  Receiver State          150         200        250       Ω
              Bi-Directional Buffer
    VBOD                                              RDIFF=400Ω              300            -       660      mV
              Differential Output Voltage
              Bi-Directional Buffer
    VBOC                                                           -             -      VDD-0.3        -        V
              Common Output Voltage
              Bi-Directional Buffer TRI-STATE         PDN1=0(THCV236)
    IBOZ                                                                      -10            -        10       uA
              Current                                 PDN=0(THCV231)
Copyright©2015 THine Electronics, Inc.                   36/52                           THine Electronics, Inc.
                                                                                                Security D


THCV231_THCV236_Rev.1.00_E
Supply Current
                                     Table 37. Supply Current(THCV231)
 Symbol                   Parameter                          Condition(*1)            Min       Typ        Max     Unit
 ITCCW       Transmitter Supply Current            PDN=1, HFSEL=1                       -        -         115      mA
                                                   PDN = 0
             Transmitter Power Down Supply
  ITCCS                                            All Inputs = Fixed 0 or 1            -       2.5         15      mA
             Current
                                                   Typical value is under 25 °C
*1 HFSEL is a register.
                                     Table 38. Supply Current(THCV236)
 Symbol                  Parameter                             Condition              Min       Typ        Max     Unit
                                                  Cload=8pF,
 IRCCW       Receiver Supply Current                                                    -        -         220      mA
                                                  PDN0=1,PDN1=1,HFSEL=1
                                                  PDN0 = 0 and PDN1 =0
             Receiver Power Down Supply
  IRCCS                                           All Inputs = Fixed 0 or 1             -       2.5         15      mA
             Current
                                                  Typical value is under 25 °C
Switching Characteristics
                              Table 39. Switching Characteristics (THCV231)
 Symbol                 Parameter                 Condition(*1)            Min            Typ          Max         Unit
            CML Output Rise and Fall Time
    tTRF                                                  -                 50             -           150          ps
            (20%-80%)
   tTCIP    CLKIN Period                       See Table 13                     1000/Freq.Range[MHz]                ns
   tTCH     CLKIN High Time                               -            0.35*tTCIP     0.5*tTCIP     0.65*tTCIP      ns
    tTCL    CLKIN Low Time                                -            0.35*tTCIP     0.5*tTCIP     0.65*tTCIP      ns
     tTS    Data Input Setup to CLKIN                     -                 2.0            -             -          ns
     tTH    Data Input Hold to CLKIN                      -                 1.0            -             -          ns
   tTPD     Power On to PDN High Delay                    -                  0             -             -          ns
                                               MAINMODE=1,
                                                                        56*tTCIP           -         65*tTCIP       ns
                                               HFSEL=0
   tTCD     Input Clock to Output Data Delay
                                               MAINMODE=1,
                                                                       109*tTCIP           -        132*tTCIP       ns
                                               HFSEL=1
 tTPLL0     PDN High to CML Output Delay                  -                  -             -            10          ms
            PDN Low to CML Output High
 tTPLL1                                                   -                  -             -            20          ns
            Fix Delay
            LOCKN High to Training Pattern
  tTNP0                                                   -                  -             -            10          ms
            Output Delay
            LOCKN Low to Data Pattern
  tTNP1                                                   -                  -             -            10          ms
            Output Delay
*1 HFSEL is a register.
Copyright©2015 THine Electronics, Inc.                      37/52                              THine Electronics, Inc.
                                                                                                      Security D


THCV231_THCV236_Rev.1.00_E
                             Table 40. Switching Characteristics (THCV236)
Symbol           Parameter                        Condition              Min           Typ       Max         Unit
  tRBIT   Unit Interval                              -                   250            -        1666         ps
  tRCP    CLKOUT Period                See Table 13                        1000/Freq.Range[MHz]               ns
  tRCH    CLKOUT High Time                           -                     -         tRCP/2        -          ns
  tRCL    CLKOUT Low Time                            -                     -         tRCP/2        -          ns
 tDOUT    Data Output Period                         -                     -          tRCP         -          ns
          Power On to PDN0
  tRPD                                               -                     0            -          -          ns
          High Delay
          Input Data to Output         MAINMODE=1,HFSEL=0              61*tRCP          -      70*tRCP        ns
  tRDC
          Clock Delay                  MAINMODE=1,HFSEL=1             116*tRCP          -     140*tRCP        ns
          PDN0 High to HTPDN
tRHPD0                                               -                     -            -         10          ms
          Low Delay
          PDN0 Low to HTPDN
tRHPD1                                               -                     -            -         50          us
          High Delay
          Training Pattern Input
 tRPLL0   to LOCKN                                   -                     -            -         10          ms
          Low Delay
          PDN0 Low to LOCKN
 tRPLL1                                              -                     -            -         10          us
          High Delay
          LOCKN Low to Data
tRLCK0                                               -                     -            -          5          ms
          Output Delay
          LOCKN High to Data
tRLCK1                                               -                     -            -         10          us
          Output Low Delay
          PDN0 High to
tROSC0    Permanent Clock              OUTSEL=1                            -            -          5          ms
          output Delay
          LOCKN Low to
tROSC1    Permanent Clock              OUTSEL=1                            -            -          1          ms
          output Low Delay
          LOCKN High to
tROSC2    Permanent Clock              OUTSEL=1                            -            -         10          us
          output Delay
          Data Output Setup to
    tRS                                              -             0.45*tRCP-0.65       -          -          ns
          CLKOUT
          Data Output Hold to
    tRH                                              -             0.45*tRCP-0.65       -          -          ns
          CLKOUT
                                       Clock , TTLDRV=0                    -            -         2.0         ns
          Clock, Data Output
                                       Data , TTLDRV=0                     -            -         3.5         ns
   tTLH   Low to High Transition
                                       Clock , TTLDRV=1                    -            -         0.8         ns
          Time
                                       Data , TTLDRV=1                     -            -         1.9         ns
                                       Clock , TTLDRV=0                    -            -         2.4         ns
          Clock, Data Output
                                       Data , TTLDRV=0                     -            -         4.4         ns
   tTHL   High to Low Transition
                                       Clock , TTLDRV=1                    -            -         1.0         ns
          Time
                                       Data , TTLDRV=1                     -            -         2.2         ns
Copyright©2015 THine Electronics, Inc.                    38/52                         THine Electronics, Inc.
                                                                                             Security D


THCV231_THCV236_Rev.1.00_E
                     Table 41. 2-wire serial slave AC Timing (Sub-Link Master device)
   Symbol                            Parameter                                  Min               Typ        Max        Unit
       fSCL     SCL clock frequency                                               -                 -        400        kHz
    tHD;STA     Hold time (repeated) START condition                            0.6                 -          -         us
      tLOW      LOW period of the SCL clock                                     1.3                 -          -         us
      tHIGH     HIGH period of the SCL clock                                    0.6                 -          -         us
                Data hold time: output                                            -              9*tOSC        -         us
    tHD;DAT
                Data hold time: input                                            20                 -          -         ns
                Data setup time: output                                         100                 -          -         ns
    tSU;DAT
                Data setup time: input                                  tLOW-tHD;DAT(output)        -          -         ns
          tr    Rise time of both SDA and SCL signals                             -                 -       300(*1)      ns
                Fall time of both SDA and SCL signals
          tf                                                                      -                 -        300         ns
                (pull-up resistor:2.5kΩ,bus capacitance:400pF)
    tSU;STO     Setup time for STOP condition                                   0.6                 -          -         ns
                Bus free time between a STOP and START
       tBUF                                                                     1.3                 -          -         us
                condition
                Pulse width of spikes which must be
        tSP                                                                       -                 -         50         ns
                suppressed by the input filter
                Required wait time from PDN1 high to START
       tPDS                                                                       2                 -          -         ms
                condition
  *1 Please adjust Pull-up resistor and bus capacitance to meet the spec value.
                     Table 42. 2-wire serial master AC Timing (Sub-Link Slave device)
  Symbol                          Parameter                           Min                  Typ                 Max       Unit
     tOSC    Cycle of internal oscillator clock                      10.417                12.5              15.625       ns
                                                                                    (SCL_W_H * 8 – 3)
   tHD;STA   Hold time (repeated) START condition                       -                                        -        us
                                                                                          * tOSC
                                                                                 ((SCL_W_L + 1) * 8 + 8)
    tLOW     LOW period of the SCL clock                                -                                        -        us
                                                                                          * tOSC
                                                                                ((SCL_W_H + 1) * 8 + 8)
    tHIGH    HIGH period of the SCL clock                               -                                        -        us
                                                                                          * tOSC
             Data hold time: output                                     -                 9*tOSC                 -        us
   tHD;DAT
             Data hold time: input                                     20                    -                   -        ns
             Data setup time: output                                 31*tOSC                 -                   -        ns
   tSU;DAT
             Data setup time: input                                     0                    -                   -        ns
        tr   Rise time of both SDA and SCL signals                      -                    -               300(*1)      ns
             Fall time of both SDA and SCL signals
        tf   (pull-up resistor:2.5kΩ,                                   -                    -                 300        ns
             bus capacitance:400pF)
   tSU;STO   Setup time for STOP condition                              -                386*tOSC                -        ns
             Bus free time between a STOP and START
     tBUF                                                              4.7                   -                   -        us
             condition
  *1 Please adjust Pull-up resistor and bus capacitance to meet the spec value.
Copyright©2015 THine Electronics, Inc.                          39/52                                   THine Electronics, Inc.
                                                                                                             Security D


THCV231_THCV236_Rev.1.00_E
                            Table 43. 2-wire serial interface transaction wait time
  Symbol                            Parameter                           Min            Typ          Max        Unit
               Write access completion time to Sub-Link Slave
    tWSSR                                                                 -             -            110         us
               register
               Read access completion time to Sub-Link Slave
    tRSSR                                                                 -             -             90         us
               register
               Write start to Remote side Start Condition
     tWRS                                                                 -             -             65         us
               generating time
               Remote side Stop Condition generating to Write
     tRPW                                                                 -             -           300          us
               access completion time
               Read start to Remote side Start Condition
     tRRS                                                                 -             -             65         us
               generating time
               Remote side Stop Condition generating to Read
     tRPR                                                                 -             -           300          us
               access completion time
                                                                    Depending on characteristics of 2-wire
    tSSEP      Sub-Link Slave External processing time              serial slave devices connected to            us
                                                                    Sub-Link Slave
               Table 44. Sub-Link control switching characteristics (2-wire serial I/F Mode)
       Symbol                    Parameter                       Min              Typ          Max         Unit
                  Programmable GPIO output at Sub-Link
         tPVM                                                     -                -             0          us
                  Master data valid
                  Programmable GPIO output at Sub-Link
         tPVS                                                     -                -           110          us
                  Slave data valid
        tTGPIO    Through GPIO delay                              -                -           280          us
         tIVM     Sub-Link Master interrupt valid                 -                -            90          us
         tIRM     Sub-Link Master interrupt reset delay           -                -             0          us
          tIVS    Sub-Link Slave interrupt valid                  -                -           300          us
          tIRS    Sub-Link Slave interrupt reset delay            -                -             0          us
          tPS     Programmable GPIO input data setup        10000*(1/fSCL)         -             -          us
          tPH     Programmable GPIO input data hold               0                -             -          us
Copyright©2015 THine Electronics, Inc.                   40/52                                THine Electronics, Inc.
                                                                                                    Security D


THCV231_THCV236_Rev.1.00_E
AC Timing Diagrams and Test Circuits
LVCMOS Input, Output Switching Characteristics
                                                      tTCIP
                                         tTCH (RF=1)          tTCL (RF=1)
                                         tTCL (RF=0)         tTCH (RF=0)
                                                                                                      RF=0
                 CLKIN                 VDD/2               VDD/2              VDD/2
                                                                                                      RF=1
                                                                   tTS              tTH
                D11-D0                                       VDD/2                              VDD/2
        HSYNC,VSYNC
                            Figure 15. LVCMOS Input Switching Timing Diagrams
                   RD = 10Ω
                                    Test Point                     80%            80%
                Cload = 8pF
                                                  20%                                          20%
                                                          tTLH                           tTHL
                                                                tRCP
                                                  tRCH(RF=0)           tRCL(RF=0)
                                                  tRCL(RF=1)           tRCH(RF=1)
                                                                                                       RF=0
               CLKOUT                           VDD/2                VDD/2            VDD/2
                                                                                                       RF=1
                                                        tRS                tRH
                D11-D0
                                                 VDD/2                                  VDD/2
         HSYNC,VSYNC
                                                                 tDOUT
                           Figure 16. LVCMOS Output Switching Timing Diagrams
Copyright©2015 THine Electronics, Inc.                      41/52                             THine Electronics, Inc.
                                                                                                   Security D


THCV231_THCV236_Rev.1.00_E
CML Output Switching Characteristics
                                                      75～200nF        50Ω
                                      TXP
                                      TXN
                                                      75～200nF        50Ω
                                             < 5mm
                                                         80%         80%
                           Vdiff = (TXP) - (TXN)
                                              20%                              20%
                                                   tTRF                   tTRF
                                Figure 17. CML Output Switching Characteristics
                THCV231                                                              THCV236
                   CAPINA
            50Ω                  50Ω             C=75～             C=75～
                                                  200nF            200nF
                                              TXP                       RXP    CML Receiver
                                              TXN                       RXN
                                                        Zdiff=100Ω
                                                                                   50Ω       50Ω
                               CML
                           Transmitter
                                                                                   Vbias
                     GND
                                     Figure 18. CML Buffer Equivalent Circuit
Copyright©2015 THine Electronics, Inc.                      42/52                           THine Electronics, Inc.
                                                                                                 Security D


THCV231_THCV236_Rev.1.00_E
CML Bi-directional Output Test Circuit
                                                 xCMP
                                                                   RDIFF=400W
                                                 xCMN
                                                 x=T,R
                           Figure 19. Bi-directional CML VBOD/VBOC Test Circuit
Latency Characteristics
                                                                                                          RF=1
                 CLKIN                    VDD/2
                                                                                                          RF=0
               D11-D0
                          VDD/2                             VDD/2
       HSYNC,VSYNC
                                                       tTCD                       tTCIP
  Vdiff = (TXP) - (TXN)
                                                                       pixel 1st bit
                                           Figure 20. THCV231 Latency
                                 pixel 1st bit
                                                tRBIT
   Vdiff = (RXP) - (RXN)
                                          tRCP
                                                          tRDC
                                                                                                           RF=0
               CLKOUT                                                                  VDD/2
                                                                                                           RF=1
                 D11-D0
                                                                      VDD/2                              VDD/2
         HSYNC,VSYNC
                                           Figure 21. THCV236 Latency
Copyright©2015 THine Electronics, Inc.                    43/52                          THine Electronics, Inc.
                                                                                              Security D


THCV231_THCV236_Rev.1.00_E
Lock and Unlock Sequence
                      VDD
                   CLKIN
                 D11-D0
                                                                       Data Pattern
       HSYNC,VSYNC
                 HTPDN
     Register(0x00 bit0)
     on THCV236
                                       tTPD         tTPLL0                                                                     tTPLL1
                      PDN
                 LOCKN                                                       tTNP1                            tTNP0
     Register(0x00 bit1)
     On THCV236
                                                                        Training          Normal                           Training
                   TXP/N               Fix to CAPINA
                                                                        pattern           pattern                          pattern
                                              Figure 22. THCV231 Lock/Unlock Sequence
                  VDD
                                tRPD
                PDN0
              HTPDN                         tRHPD0                                                                    tRHPD1
        Register(0x00 bit0)
                                                                Training           Normal
               RXP/N                                            pattern            pattern
              LOCKN                                            tRPLL0            tRLCK0                                tRPLL1 tRLCK1
        Register(0x00 bit1)
                                                                                                  Pixel Clock
                                                                  Invalid                               Valid
            CLKOUT           Low                                   Clock                               Clock                              Low
           (OUTSEL=0)
                                                     Permanent Clock                                                                            Permanent Clock
                                                     (Internal OSC Clock)                         Pixel Clock                                   (Internal OSC Clock)
                                        tROSC0                                                         Valid
           CLKOUT            Low
                                                                                        Low
                                                                                                      Clock                               Low
            (OUTSEL=1)
                                                   tOSC/N                   tROSC1                                               tROSC2
                                                   (N=1,2,4,8)(*1)
              D11-D0                                                                                            Valid Data
   HSYNC,VSYNC                                            Low                                                    Pattern                  Low
                          *1 N depends on setting of OUTSEL_SETTING register (0x6D or 0xED bit1,0). See Register Map (Table 30)
                                              Figure 23. THCV236 Lock/Unlock Sequence
Copyright©2015 THine Electronics, Inc.                                            44/52                                          THine Electronics, Inc.
                                                                                                                                      Security D


THCV231_THCV236_Rev.1.00_E
2-wire serial I/F Switching Characteristics
   SD0
  (SDA)
                                                      tSU;DAT                            tHD;STA
                  tf             tLOW        tr                                                         tSP             tr     tBUF
                                                                     tf
   SD1
  (SCL)
                                                              tHIGH
                               tHD;STA tHD;DAT                          tSU;STA                            tSU;STO
                       S                               1/fSCL                       Sr                                     P          S
  PDN(1)                                                                                                  S … Start Condition
                                                                                                          P … Stop Condition
               tPDS                                                                                       Sr … Repeated Start Condition
                                     Figure 24. 2-wire serial interface Timing Diagram
                 2WIRE_MODE=00 (Clock Stretching Mode)
                                    Write access start to
                                 Sub-Link Slave’s register                                            Stop
                                                                                                    Condition
                     SD0
                     (SDA)
                           ...        Write 1 to 0x25                                            A
                     SD1 ...
                     (SCL)                                                    Clock Stretching
                 2WIRE_MODE=01 (No Clock Stretching Mode)                                         Sub-Link Slave register
                                                                                                  Access completion
                                   Write access start to
                                Sub-Link Slave’s register             Stop
                                                                    Condition
                     SD0
                     (SDA)
                           ...        Write 1 to 0x25             A
                     SD1 ...
                     (SCL)
                                                                                                   Interruption
                      INT
                                                                                  tWSSR
                          Figure 25. Write access completion time to Sub-Link Slave register
                 2WIRE_MODE=00 (Clock Stretching Mode)
                                    Read access start to
                                 Sub-Link Slave’s register                                            Stop
                                                                                                    Condition
                     SD0
                     (SDA)
                           ...        Write 1 to 0x26                                            A
                     SD1 ...
                     (SCL)                                                    Clock Stretching
                 2WIRE_MODE=01 (No Clock Stretching Mode)                                         Sub-Link Slave register
                                                                                                  Access completion
                                   Read access start to
                                Sub-Link Slave’s register             Stop
                                                                    Condition
                     SD0
                     (SDA)
                           ...        Write 1 to 0x26             A
                     SD1 ...
                     (SCL)
                                                                                                   Interruption
                      INT
                                                                                  tRSSR
                          Figure 26. Read access completion time to Sub-Link Slave register
Copyright©2015 THine Electronics, Inc.                                    45/52                               THine Electronics, Inc.
                                                                                                                     Security D


THCV231_THCV236_Rev.1.00_E
      2WIRE_MODE=00 (Clock Stretching Mode)
              Write access start to Remote side
                 2-wire serial slave’s register                                                                                  Stop
                                                                                                                               Condition
        SD0
        (SDA)
              ...       Write 1 to 0x25 or 0x2B                                                                             A
        SD1 ...
        (SCL)                                                       Clock Stretching
                     Remote side 2-wire             ...           S   Device ID      A   Register Address A ... A P
                         serial Access
                                                   tWRS                            tSSEP                             tRPW
                                                                                                                             Remote side 2-wire
      2WIRE_MODE=01 (No Clock Stretching Mode)
                                                                                                                             serial slave register
             Write access start to Remote side                                                                               Access completion
                2-wire serial slave’s register            Stop
                                                       Condition
        SD0
        (SDA)
              ...       Write 1 to 0x25 or 0x2B  A
        SD1 ...
        (SCL)
                                                                                                                             Interruption
         INT
                Figure 27. Write access completion time to Remote side 2-wire serial slave register
      2WIRE_MODE=00 (Clock Stretching Mode)
              Read access start to Remote side
                  2-wire serial slave’s register                                                                                  Stop
                                                                                                                                Condition
        SD0
        (SDA)
              ...       Write 1 to 0x26 or 0x2C                                                                             A
        SD1 ...
        (SCL)                                                       Clock Stretching
                     Remote side 2-wire             ...           S   Device ID      A   Register Address A ... A P
                         serial Access
                                                   tRRS                            tSSEP                              tRPR
                                                                                                                             Remote side 2-wire
      2WIRE_MODE=01 (No Clock Stretching Mode)
                                                                                                                             serial slave register
             Read access start to Remote side                                                                                Access completion
                2-wire serial slave’s register            Stop
                                                        Condition
        SD0
        (SDA)
              ...       Write 1 to 0x26 or 0x2C  A
        SD1 ...
        (SCL)
                                                                                                                              Interruption
         INT
                 Figure 28. Read access completion time to Remote side 2-wire serial slave register
Copyright©2015 THine Electronics, Inc.                                       46/52                                  THine Electronics, Inc.
                                                                                                                           Security D


THCV231_THCV236_Rev.1.00_E
GPIO Switching Characteristics
                                      GPIO4 or GPIO3
                                 (Input to Sub-Link Master)
                                      GPIO4 or GPIO3
                               (Output from Sub-Link Slave)
                                                                        tTGPIO          tTGPIO
                                             Figure 29. Through GPIO delay
                      SD0                        Read data                                 Read data
                                        ...                        A      ...                            A
                      (SDA)                  of 0x41 (Data_A)                          of 0x41 (Data_B)
                      GPIO Input port
                                                  Data_A                                   Data_B
                      (GPIO4-GPIO0)
                                                                          tPH                  tPS
                   Figure 30. Programmable GPIO input timing at Sub-Link Master side
                                SD0                             Write data
                                                     ...                           A  ...      A   P
                                (SDA)                       to 0x42 (Data_A)
                                GPIO Output port
                                                                                           Data_A
                                (GPIO4-GPIO3)
                                                                              tPVM
                  Figure 31. Programmable GPIO output timing at Sub-Link Master side
                                                             Write GPIO output data of Sub-Link Slave to
                                                             0xC2
                                SD0                              Write 1
                                                     ...                           A  ...      A   P
                                (SDA)                       to 0x25 (Data_A)
                                GPIO Output port
                                                                                           Data_A
                                (GPIO4-GPIO3)
                                                                              tPVS
                   Figure 32. Programmable GPIO output timing at Sub-Link Slave side
Copyright©2015 THine Electronics, Inc.                            47/52                                    THine Electronics, Inc.
                                                                                                                Security D


THCV231_THCV236_Rev.1.00_E
  2-wire serial I/F                          Read data
                              ...                             A         ...        Write to 0x02       A
  (Sub-Link Master side)                 of 0x41 (Data_A)
  GPIO4~3 Input port
                                                  Data_A
  (Sub-Link Master side)
  Internal Interrupt Event
  (Sub-Link Master side)
  INT of
  Sub-Link Master
                            tIVM                          tIRM        tIVM                        tIRM
                Figure 33. GPIO input and other interrupt event timing at Sub-Link Master side
                                  Read Data of 0xC1 (Data_A)                Write to 0x82
                                  (Sub-Link Slave’s Register)               (Sub-Link Slave’s Register)
  2-wire serial I/F                           Write 1                                 Write 1
                              ...                             A         ...                            A
  (Sub-Link Master side)                      to 0x26                                 to 0x25
  GPIO4~3 Input port
                                                  Data_A
  (Sub-Link Slave side)
  Internal Interrupt Event
  (Sub-Link Slave side)
  INT of
  Sub-Link Master
                            tIVS                          tIRS        tIVS                         tIRS
                  Figure 34. GPIO input and other interrupt event timing at Sub-Link Slave side
Copyright©2015 THine Electronics, Inc.                          48/52                            THine Electronics, Inc.
                                                                                                        Security D


THCV231_THCV236_Rev.1.00_E
PCB Layout Guideline regarding VDD and AVDD for THCV236
 When power is supplied from reverse side layer to AVDD, please place ferrite bead between through-hole and
AVDD/VDD pins (Good Example1, 2). If it is needed to set ferrite beads on reverse side, please set
GND-through-hole between AVDD and VDD, and separate the distance as possible (Example). Don’t set
through-holes next to each other between ferrite beads and AVDD/VDD pins (Bad Example).
Good Example 1                                                                              Good Example 2
                             3.6V-1.7V
                                                                                                               3.6V-1.7V
                                                        Bottom
                                                        Layer
                                                        Through-hole
          ferrite bead
       bypass                                                 Close to power pin
       capasitor                                              as possible
                                                                                        Bottom
                                                                                        Layer
                        42         41           40       39                                                   42          41        40     39
                                                                                                              D7
                                                                                                                          VDD
                                                                                                                                   AVDD
                        D7                                                                                                                 D8
                                   VDD
                                                AVDD
                                                        D8
Example                                                                                     Bad Example
                    3.6V-1.7V
                                                                                                      3.6V-1.7V
                                                          Isolate through-
                                                          holes as possible
         Bottom
         Layer
                                                                                   Bottom
                                                                                   Layer
                                                                                                                                     Don’t set
                                                                                                                                     through-holes
                                                                                                                                     next to each
                                                                                                                                     other between
                                                                                                                                     ferrite beads and
                   42        41          40        39                                            42     41         40       39       AVDD/VDD pins.
                   D7
                             VDD
                                         AVDD
                                                   D8                                            D7
                                                                                                        VDD
                                                                                                                   AVDD
                                                                                                                            D8
Copyright©2015 THine Electronics, Inc.                                        49/52                                             THine Electronics, Inc.
                                                                                                                                      Security D


THCV231_THCV236_Rev.1.00_E
Package
                                                         TOP VIEW
                             LASER MARK
                               FOR PIN1
                                                                                  5.00
                                                            5.00
                                                    BOTTOM VIEW
                                                            3.65
                                               25                        32
                                                                              1
                                          24
                                                                                  3.65
                                          17
                                                                              8
                                                    16               9
                                                     0.25     0.50   0.40
                                                                                         0.90 MAX
                                                                                         0.65
                                                                                         0.20
                                                         SIDE VIEW                       0.05 MAX
                                                                                                         Unit : mm
                                Figure 35. 32-pin QFN package physical dimension
Copyright©2015 THine Electronics, Inc.                       50/52                                  THine Electronics, Inc.
                                                                                                          Security D


THCV231_THCV236_Rev.1.00_E
                                                  TOP VIEW
                       LASER MARK
                         FOR PIN1
                                                                                   9.00
                                                       9.00
                                                BOTTOM VIEW
                                                       7.20
                                          49                           64
                                     48                                        1
                                                                                   7.20
                                     33                                     16
                                          32                           17
                                                0.25            0.50    0.40
                                                                                          0.90 MAX
                                                                                          0.65
                                                                                          0.20
                                                  SIDE VIEW                               0.05 MAX
                                                                                                     Unit : mm
                                Figure 36. 64-pin QFN package physical dimension
Copyright©2015 THine Electronics, Inc.                  51/52                                   THine Electronics, Inc.
                                                                                                      Security D


THCV231_THCV236_Rev.1.00_E
Notices and Requests
1.   The product specifications described in this material are subject to change without prior notice.
2.   The circuit diagrams described in this material are examples of the application which may not always apply
     to the customer’s design. We are not responsible for possible errors and omissions in this material. Please
     note if errors or omissions should be found in this material, we may not be able to correct them
     immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
     the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we
     will be exempted from the responsibility unless it directly relates to the production process or functions of
     the product.
5. Product Application
 5.1 Application of this product is intended for and limited to the following applications: audio-video device,
       office automation device, communication device, consumer electronics, smartphone, feature phone, and
       amusement machine device. This product must not be used for applications that require extremely
       high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power
       control device, combustion chamber device, medical device related to critical care, or any kind of safety
       device.
 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product
       conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this data
       sheet. THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other than the
       Specified Product for it not conforming to the aforementioned demands and specifications.
 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the
       user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a
     certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to
     have sufficiently redundant or error preventive design applied to the use of the product so as not to have our
     product cause any social or public damage.
7. Please note that this product is not designed to be radiation/proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to
     support warranty for performance of this product. Except where mandated by applicable law or deemed
     necessary by THine based on the user’s request, testing of all functions and performance of the product is
     not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
     goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings
     or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a
     smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection
     devices, such as fuses.
THine Electronics, Inc.
sales@thine.co.jp
Copyright©2015 THine Electronics, Inc.                    52/52                             THine Electronics, Inc.
                                                                                                  Security D


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THCV231-B
