MODULE axi_mm


// PHY and AIB Configuration
NUM_CHAN			1
CHAN_TYPE			Gen1Only		//Gen1Only, Gen2Only, Gen2, AIBO
TX_RATE				Full			// Full, Half, Quarter
RX_RATE				Full			// Full, Half, Quarter

// Channel Alignment Strobe Configuration
TX_ENABLE_STROBE		False		// If False, all strobe functionality is removed.
RX_ENABLE_STROBE		False		// If False, all strobe functionality is removed.
TX_PERSISTENT_STROBE		False		// If True strobes are persistent (always there). If false, they are recoverable and can be reused for data
RX_PERSISTENT_STROBE		False		// If True strobes are persistent (always there). If false, they are recoverable and can be reused for data
TX_USER_STROBE			False	// If True, then we input user generated signal
RX_USER_STROBE			False	// If True, then we input user generated signal
TX_STROBE_GEN1_LOC		7	// Location of Strobe when in Gen1 Mode
RX_STROBE_GEN1_LOC		7	// Location of Strobe when in Gen1 Mode

// Word Marker Configuration
TX_ENABLE_MARKER		False	// If False, all Marker functionality is removed. 
RX_ENABLE_MARKER		False	// If False, all Marker functionality is removed. 
TX_PERSISTENT_MARKER		False	// If True Markers are persistent (always there). If false, they are recoverable and can be reused for data
RX_PERSISTENT_MARKER		False	// If True Markers are persistent (always there). If false, they are recoverable and can be reused for data//
TX_USER_MARKER			False	
RX_USER_MARKER			False	
TX_MARKER_GEN1_LOC		39	// Location of Marker when in Gen1 Mode
RX_MARKER_GEN1_LOC		39	// Location of Marker when in Gen1 Mode
TX_REG_PHY              False
RX_REG_PHY              False

// Packetization
TX_ENABLE_PACKETIZATION			True	
RX_ENABLE_PACKETIZATION			True	
TX_PACKET_MAX_SIZE			0	// Number of bits to packetize to. 0 means all available data.
RX_PACKET_MAX_SIZE			0	// Number of bits to packetize to. 0 means all available data.
PACKETIZATION_PACKING_EN		False	// If True, enable packing which makes better use of the BW

llink AR
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  output user_arid     4
  output user_arsize   3
  output user_arlen    8
  output user_arburst  2
  output user_araddr   32
  output user_arvalid  valid
  input  user_arready  ready
}

llink AW
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  output user_awid     4
  output user_awsize   3
  output user_awlen    8
  output user_awburst  2
  output user_awaddr   32
  output user_awvalid  valid
  input  user_awready  ready
}

llink W
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        40

  output user_wid      4
  output user_wdata    128
  output user_wstrb    16
  output user_wlast    
  output user_wvalid   valid
  input  user_wready   ready
}

llink R
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        40

  input  user_rid      4
  input  user_rdata    128
  input  user_rlast    
  input  user_rresp    2
  input  user_rvalid   valid
  output user_rready   ready
}
llink B
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  input  user_bid      4
  input  user_bresp    2
  input  user_bvalid   valid
  output user_bready   ready
}
