Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 514f4008c8f04a94aad05c893868adb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BRAM_Test_tb_behav xil_defaultlib.BRAM_Test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_top
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_v8_4_2_syn...
Compiling module xil_defaultlib.Block_RAM_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.Block_RAM
Compiling module xil_defaultlib.BRAM_Test
Compiling module xil_defaultlib.BRAM_Test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BRAM_Test_tb_behav
