CELL,LUT,REG,BRAM,URAM,DSP
work.DM,198,8,0,0,0
work.MEM_WB,0,135,0,0,0
work.MUX,64,0,0,0,0
VerGenLib.bsa19_system_ip,0,0,0,0,0
VerGenLib.syn_hyper_connect_4000s_IDENT_SNPS_DTDPIPE_INBUS_1_Z1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_IDENT_BRAM_INTR_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_IDENT_BRAM_CMP2CAPI_DIN_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_ufpga_hstdm_status_i_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_32s_ufpga_scratch_i_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR0_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR1_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR2_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FRRD_SLR3_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2_0_1,0,0,0,0,0
VerGenLib.syn_hyper_connect_1s_SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3_0_1,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_1,0,0,0,0,0
VerGenLib.USR_ACCESSE2,0,0,0,0,0
TraceBuildLib.FB1_uD_dut,262,150,0,0,0
SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078,3,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_3,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_32,0,0,0,0,0
syn_hyper_bb_lib.syn_hyper_source_internal_4,0,0,0,0,0
SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD,224,129,1,0,0
TdmLib.hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD,344,284,0,0,0
TdmLib.hstdm_simulation_FB1_uD,0,5,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_FB1_uD,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_0_FB1_uD,12,13,0,0,0
TdmLib.hstdm_ultrascale_plle3_Z1_1_FB1_uD,12,13,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_0s_16s_0s_0s_32s_ULTRASCALE_PLUS_Z1_FB1_uD,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uD,0,0,0,0,0
TdmLib.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uD,0,0,0,0,0
TdmLib.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD,0,0,0,0,0
TdmLib.hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD,0,0,0,0,0
TdmLib.hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uD,0,0,0,0,0
TdmLib.hstdm_rx_trainer_Z1_FB1_uD,403,301,0,0,0
TdmLib.hstdm_training_monitor_Z1_FB1_uD,201,255,0,0,0
TdmLib.hstdm_rx_Z3_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_0_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_1_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_2_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_trainer_Z1_0_FB1_uD,404,301,0,0,0
TdmLib.hstdm_training_monitor_Z1_0_FB1_uD,204,255,0,0,0
TdmLib.hstdm_rx_Z3_3_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_4_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_5_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_6_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_trainer_Z1_1_FB1_uD,429,308,0,0,0
TdmLib.hstdm_training_monitor_Z1_1_FB1_uD,217,257,0,0,0
TdmLib.hstdm_rx_Z3_7_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_8_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_9_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_10_FB1_uD,43,68,0,0,0
TdmLib.hstdm_rx_Z3_11_FB1_uD,43,68,0,0,0
TdmLib.hstdm_memory_Z1_FB1_uD,215,205,1,0,0
TdmLib.hstdm_system_capim_interface_FB1_uD,0,0,0,0,0
SysIPLib.haps_system_memory_interface_FB1_uD,0,0,0,0,0
TraceBuildLib.FB1_uD,3501,3403,1,0,0
