do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:59 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 16:02:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic3.do line 1
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ha.v"
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:14 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 16:03:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic3.do line 1
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ha.v"
vlib work
vlog -reportprogress 300 -work work U:/HDL/Verilog/vedic_24/ha.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:45 on Nov 01,2018
# vlog -reportprogress 300 -work work U:/HDL/Verilog/vedic_24/ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:03:46 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:00 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:04:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:00 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:04:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:00 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# ** Error: comp4to3.v(8): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(8): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(8): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(9): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(9): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(9): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(10): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(10): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(10): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(11): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(11): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(11): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(12): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(12): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(12): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(13): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(13): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(13): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(14): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(14): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(14): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(15): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(15): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(15): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(16): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(16): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(16): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(17): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(17): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(17): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(18): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(18): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(18): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(19): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(19): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(19): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(20): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(20): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(20): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(21): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(21): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(21): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(22): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(22): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(22): (vlog-2110) Illegal reference to net "cout".
# ** Error: comp4to3.v(23): (vlog-2110) Illegal reference to net "s".
# ** Error: comp4to3.v(23): (vlog-2110) Illegal reference to net "cin".
# ** Error: comp4to3.v(23): (vlog-2110) Illegal reference to net "cout".
# End time: 16:04:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 48, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic3.do line 3
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog comp4to3.v"
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:04:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:04:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:17 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:04:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# ** Error: (vlog-13069) vedic_3.v(8): near ",": syntax error, unexpected ',', expecting '('.
# ** Error: vedic_3.v(9): 'i' is an invalid type in Generate loop. Must be a genvar.
# ** Error: vedic_3.v(10): 'j' is an invalid type in Generate loop. Must be a genvar.
# End time: 16:04:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic3.do line 5
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog vedic_3.v"
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:39 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:04:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:39 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:04:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:39 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:04:40 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:40 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:04:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_3 
# Start time: 16:04:41 on Nov 01,2018
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# ** Error: invalid command name "0"
# Error in macro ./vedic3.do line 9
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "force clk ./b[0] 1,0 {20} -r 40"
force -freeze {sim:/vedic_3/b[0]} 1 0, 0 {50 ps} -r 100
force clock /b[1] 0 1 {50} -r 100
# invalid command name "1"
force clock /b[1] 0 1,0 {50} -r 100
# invalid command name "1"
force clock /b[1] 1,0 {50} -r 100
# invalid command name "1"
force clock ./b[1] 1,0 {50} -r 100
# invalid command name "1"
force clock ./b[1] 1,0 {50} -r 100
# invalid command name "1"
force -freeze sim:/vedic_3/c1 0 0, 1 {50 ps} -r 100
force clock ./b[1] 0,1 {50} -r 100
# invalid command name "1"
force clock ./b[1] 0, 1 {50} -r 100
# invalid command name "1"
force clock ./b[1] 0 0, 1 {50} -r 100
# invalid command name "1"
force /b[1] 0 0, 1 {50} -r 100
# invalid command name "1"
force vedic_3/b[1] 0 0, 1 {50} -r 100
# invalid command name "1"
force vedic_3/b[1] 0 0, 1 {50 ps} -r 100
# invalid command name "1"
force clock vedic_3/b[1] 0 0, 1 {50 ps} -r 100
# invalid command name "1"
force clock {vedic_3/b[1]} 0 0, 1 {50 ps} -r 100
# ** Error (suppressible): (vsim-4008) Object 'clock' not found.
# 
force {vedic_3/b[1]} 0 0, 1 {50 ps} -r 100
run
force {vedic_3/b[1]} 0 0, 1 {50 ps} -r 100
force vedic_3/b[1] 0 0, 1 {50 ps} -r 100
# invalid command name "1"
force {b[1]} 0 0, 1 {50 ps} -r 100
force {b[2]} 0 0, 1 {50 ps} -r 100
run
force {b[2]}  0, 1 {50 ps} -r 100
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:29 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:11:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:29 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:11:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:30 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:11:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:30 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:11:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:11:32 on Nov 01,2018, Elapsed time: 0:06:51
# Errors: 17, Warnings: 0
# vsim -novopt vedic_3 
# Start time: 16:11:32 on Nov 01,2018
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:18 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:12:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:18 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:12:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:18 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:12:19 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:19 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:12:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:12:21 on Nov 01,2018, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -novopt vedic_3 
# Start time: 16:12:21 on Nov 01,2018
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:19 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:43:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:19 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:43:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:19 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:43:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:19 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:43:20 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Error: invalid command name "//vsim"
# Error in macro ./vedic3.do line 6
# invalid command name "//vsim"
#     while executing
# "//vsim -novopt vedic_3"
//
# invalid command name "//"
/
# invalid command name "/"
*
# invalid command name "*"
#
#
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:03 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:44:04 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:04 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:44:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:04 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:44:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:04 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:44:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:13 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:52:13 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:13 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:52:13 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:13 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:52:13 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:14 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:52:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:14 on Nov 01,2018
# vlog -reportprogress 300 add1_2.v 
# ** Error: (vlog-7) Failed to open design unit file "add1_2.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:52:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic6.do line 2
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog add1_2.v"
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:28 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:52:28 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:52:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:52:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:52:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 16:52:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 16:52:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 16:52:29 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:52:32 on Nov 01,2018, Elapsed time: 0:40:11
# Errors: 10, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 16:52:32 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# ** Error: (vsim-3033) adder_6.v(9): Instantiation of 'csa_4bit' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vedic_6/add61 File: adder_6.v
#         Searched libraries:
#             U:/HDL/Verilog/vedic_24/work
# ** Error: (vsim-3033) vedic_6.v(26): Instantiation of 'add1_2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vedic_6 File: vedic_6.v
#         Searched libraries:
#             U:/HDL/Verilog/vedic_24/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vedic6.do PAUSED at line 6
do vedic3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:53:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:53:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:44 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:53:45 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:45 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:53:45 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:47 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 16:53:47 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:47 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 16:53:47 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:47 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:48 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 16:53:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 16:52:32 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
run
run
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:47 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 17:11:47 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:47 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 17:11:47 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:47 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 17:11:47 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:47 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 17:11:47 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:47 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 17:11:48 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:48 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 17:11:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:48 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 17:11:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:48 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 17:11:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:48 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 17:11:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:48 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 17:11:48 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:50 on Nov 01,2018, Elapsed time: 0:19:18
# Errors: 2, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 17:11:50 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:59 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 17:18:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:59 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 17:18:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:59 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 17:18:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:59 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 17:18:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:59 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 17:18:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:59 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 17:18:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:00 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 17:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:00 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 17:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:00 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 17:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:00 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 17:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:02 on Nov 01,2018, Elapsed time: 0:07:12
# Errors: 0, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 17:19:02 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
force -freeze sim:/vedic_6/a 6'd62 0
force -freeze sim:/vedic_6/b 6'd7 0
run
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:19 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 17:22:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:19 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 17:22:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:19 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 17:22:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:19 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:20 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:20 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:20 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:20 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:20 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:20 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# ** Error: vedic_6.v(19): (vlog-13161) unexpected '$display'
# End time: 17:22:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic6.do line 7
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog vedic_6.v"
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:16 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 17:23:16 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:16 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 17:23:16 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:16 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 17:23:16 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:17 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 17:23:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:19 on Nov 01,2018, Elapsed time: 0:04:17
# Errors: 4, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 17:23:19 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:07 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 17:24:07 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:07 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 17:24:07 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:07 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 17:24:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:08 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 17:24:09 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:24:11 on Nov 01,2018, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 17:24:11 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
do vedic6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:37 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 17:25:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:38 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 17:25:39 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:39 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 17:25:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:39 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 17:25:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:25:41 on Nov 01,2018, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vsim -novopt vedic_6 
# Start time: 17:25:41 on Nov 01,2018
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:30 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:05:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:30 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:05:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:30 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:05:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:30 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:05:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:30 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:05:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:31 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:05:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:31 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:05:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:31 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:05:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:31 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:05:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:31 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:05:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:31 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# ** Error: (vlog-13069) add1_5b.v(7): near "c": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error: (vlog-13069) add1_5b.v(8): near ":": syntax error, unexpected ':'.
# End time: 22:05:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic12.do line 2
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog add1_5b.v"
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:02 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:06:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:06:03 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:06:03 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:06:03 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:03 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# ** Error: (vlog-13069) add1_5b.v(8): near ":": syntax error, unexpected ':'.
# End time: 22:06:03 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic12.do line 2
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog add1_5b.v"
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:25 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:06:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:25 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:26 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:06:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:27 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:06:27 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:27 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:06:27 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:27 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# ** Error: adder_12.v(10): 'csa1' already declared in this scope.
# End time: 22:06:27 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic12.do line 3
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog adder_12.v"
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:39 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:06:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:39 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:06:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:39 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:06:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:39 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:06:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:40 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:06:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:41 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:06:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:41 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# ** Error: vedic_12.v(26): (vlog-2730) Undefined variable: 'p0'.
# End time: 22:06:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic12.do line 4
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog vedic_12.v"
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:59 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:06:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:59 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:06:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:59 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:00 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:00 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:00 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:00 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:00 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:00 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:07:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:01 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:07:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:01 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:07:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:01 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:07:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:01 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:07:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:01 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# ** Error: (vlog-13069) vedic_12_tb.v(23): near "=": syntax error, unexpected '=', expecting ++ or --.
# End time: 22:07:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic12.do line 5
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog vedic_12_tb.v"
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:07:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:07:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:07:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:07:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:07:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:07:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:07:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:10 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:07:11 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:07:13 on Nov 01,2018, Elapsed time: 4:41:32
# Errors: 21, Warnings: 0
# vsim -novopt vedic_12_tb 
# Start time: 22:07:13 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# ** Warning: (vsim-3015) vedic_12.v(28): [PCDPC] - Port size (5) does not match connection size (1) for port 'b'. The port definition is at: add1_5b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_12_tb/v12/add151 File: add1_5b.v
# ** Warning: (vsim-3015) add1_5b.v(7): [PCDPC] - Port size (1) does not match connection size (5) for port 'b'. The port definition is at: ha.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_12_tb/v12/add151/ha1 File: ha.v
# ** Error (suppressible): (vsim-3053) add1_5b.v(7): Illegal output or inout port connection for port 's'.
#    Time: 0 ps  Iteration: 0  Instance: /vedic_12_tb/v12/add151/ha1 File: ha.v
# ** Error (suppressible): (vsim-3053) add1_5b.v(8): Illegal output or inout port connection for port 's'.
#    Time: 0 ps  Iteration: 0  Instance: /vedic_12_tb/v12/add151/csa1 File: csa_4bit.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vedic12.do PAUSED at line 7
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:41 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:08:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:42 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:08:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_12_tb 
# Start time: 22:07:13 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b




do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:03 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:10:03 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:03 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:10:03 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:03 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:04 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:10:04 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:05 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:10:05 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:05 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:10:05 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:05 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:10:05 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:05 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:10:05 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:10:07 on Nov 01,2018, Elapsed time: 0:02:54
# Errors: 2, Warnings: 2
# vsim -novopt vedic_12_tb 
# Start time: 22:10:07 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:50 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:13:50 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:50 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:51 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:51 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:51 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:51 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:51 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:51 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:13:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:13:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:13:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:13:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:13:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:13:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:52 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# ** Warning: vedic_12_tb.v(3): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:13:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 22:13:55 on Nov 01,2018, Elapsed time: 0:03:48
# Errors: 0, Warnings: 1
# vsim -novopt vedic_12_tb 
# Start time: 22:13:55 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Hit =        4094, Miss =           2
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:18:30 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:18:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:18:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:18:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:18:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:18:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:18:31 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:31 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:32 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:32 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:32 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:32 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:32 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:32 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# ** Warning: vedic_12_tb.v(3): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:18:32 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 22:18:34 on Nov 01,2018, Elapsed time: 0:04:39
# Errors: 0, Warnings: 1
# vsim -novopt vedic_12_tb 
# Start time: 22:18:34 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Hit =        4096, Miss =           0
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:00 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:00 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:00 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:19:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:00 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:19:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:01 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:19:02 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:02 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:19:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:02 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:19:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:02 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:19:02 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:19:04 on Nov 01,2018, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -novopt vedic_12_tb 
# Start time: 22:19:04 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 22:31:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 22:31:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 22:31:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 22:31:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 22:31:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 22:31:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:43 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 22:31:44 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 22:31:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 22:31:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 22:31:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 22:31:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 22:31:44 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 22:31:45 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:45 on Nov 01,2018
# vlog -reportprogress 300 vedic_12_tb.v 
# -- Compiling module vedic_12_tb
# 
# Top level modules:
# 	vedic_12_tb
# End time: 22:31:45 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:31:47 on Nov 01,2018, Elapsed time: 0:12:43
# Errors: 0, Warnings: 0
# vsim -novopt vedic_12_tb 
# Start time: 22:31:47 on Nov 01,2018
# Loading work.vedic_12_tb
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Hit =    16777216, Miss =           0
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:51 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:49:51 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:51 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:49:52 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:49:53 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:49:53 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:49:53 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:49:53 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:49:53 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Nov 01,2018
# vlog -reportprogress 300 add_11b.v 
# ** Error: (vlog-7) Failed to open design unit file "add_11b.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:49:53 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic24.do line 2
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog add_11b.v"
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:17 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:50:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:17 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:50:17 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:50:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:50:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:50:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:50:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:50:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:50:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:18 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:50:19 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:19 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:50:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:19 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:50:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:19 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:50:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:19 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:50:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:19 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add_11b
# ** Error: add1_11b.v(7): (vlog-2730) Undefined variable: 'b'.
# End time: 23:50:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic24.do line 2
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog add1_11b.v"
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:39 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:50:40 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:50:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:50:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:50:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:50:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:50:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:50:41 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:50:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:50:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:50:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:50:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:50:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:50:42 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:42 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add_11b
# 
# Top level modules:
# 	add_11b
# End time: 23:50:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:42 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# ** Error: (vlog-13038) adder_24.v(4): near ")": Missing port in ansi port list.
# End time: 23:50:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic24.do line 3
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog adder_24.v"
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:55 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:50:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:55 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:50:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:50:56 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add_11b
# 
# Top level modules:
# 	add_11b
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# 
# Top level modules:
# 	adder_24
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on Nov 01,2018
# vlog -reportprogress 300 vedic_24.v 
# -- Compiling module vedic_24
# ** Error (suppressible): (vlog-10008) vedic_24.v(28): Too many indices (2) for array type p (dimensionality 1).
# ** Error: vedic_24.v(29): Illegal part-select expression for variable "p"
# End time: 23:50:57 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vedic24.do line 4
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog vedic_24.v"
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:24 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:51:24 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:24 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:51:24 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:24 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:51:24 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:24 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:51:24 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:24 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:51:24 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:24 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:25 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:51:25 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:26 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add_11b
# 
# Top level modules:
# 	add_11b
# End time: 23:51:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:26 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# 
# Top level modules:
# 	adder_24
# End time: 23:51:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:26 on Nov 01,2018
# vlog -reportprogress 300 vedic_24.v 
# -- Compiling module vedic_24
# 
# Top level modules:
# 	vedic_24
# End time: 23:51:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:26 on Nov 01,2018
# vlog -reportprogress 300 vedic_24_tb.v 
# -- Compiling module vedic_24_tb
# 
# Top level modules:
# 	vedic_24_tb
# End time: 23:51:26 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:51:28 on Nov 01,2018, Elapsed time: 1:19:41
# Errors: 16, Warnings: 0
# vsim -novopt vedic_24_tb 
# Start time: 23:51:28 on Nov 01,2018
# Loading work.vedic_24_tb
# Loading work.vedic_24
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Loading work.adder_24
# ** Error: (vsim-3033) vedic_24.v(29): Instantiation of 'add1_11b' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vedic_24_tb/v24 File: vedic_24.v
#         Searched libraries:
#             U:/HDL/Verilog/vedic_24/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vedic24.do PAUSED at line 7
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:10 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:52:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:10 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:52:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:10 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:52:11 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:11 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:52:11 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:11 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:52:11 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:11 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:52:11 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:11 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:52:11 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:11 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:52:12 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:12 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:52:12 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:12 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:52:12 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:12 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:52:12 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:12 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:52:12 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:12 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:52:12 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:38 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:52:38 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:38 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:52:39 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:39 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:52:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:39 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:52:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:39 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:52:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:39 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:52:39 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:39 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:40 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:40 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:40 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:40 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:40 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:40 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:52:40 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:07 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:53:07 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:07 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:53:08 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:08 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:53:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:08 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:53:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:08 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:53:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:08 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:53:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:08 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:53:08 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:08 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add1_11b
# 
# Top level modules:
# 	add1_11b
# End time: 23:53:09 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:09 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# 
# Top level modules:
# 	adder_24
# End time: 23:53:10 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:10 on Nov 01,2018
# vlog -reportprogress 300 vedic_24.v 
# -- Compiling module vedic_24
# 
# Top level modules:
# 	vedic_24
# End time: 23:53:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:10 on Nov 01,2018
# vlog -reportprogress 300 vedic_24_tb.v 
# -- Compiling module vedic_24_tb
# 
# Top level modules:
# 	vedic_24_tb
# End time: 23:53:10 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_24_tb 
# Start time: 23:51:28 on Nov 01,2018
# Loading work.vedic_24_tb
# Loading work.vedic_24
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Loading work.adder_24
# Loading work.add1_11b
# ** Warning: (vsim-3015) vedic_24.v(28): [PCDPC] - Port size (24) does not match connection size (25) for port 's'. The port definition is at: adder_24.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_24_tb/v24/add241 File: adder_24.v
# ** Error: (vsim-3063) vedic_24.v(29): Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_24_tb/v24/add1111 File: add1_11b.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vedic24.do PAUSED at line 7
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:53 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:53:53 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:53 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:53:54 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:55 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:53:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:55 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:53:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:55 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:53:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:55 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:53:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:55 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:53:55 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:58 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:53:58 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:53:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:53:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:53:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:53:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:53:59 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:54:00 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:00 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:54:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:00 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:54:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:00 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:54:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:00 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:54:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:00 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:54:00 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:00 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:54:01 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:01 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add1_11b
# 
# Top level modules:
# 	add1_11b
# End time: 23:54:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:01 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# 
# Top level modules:
# 	adder_24
# End time: 23:54:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:01 on Nov 01,2018
# vlog -reportprogress 300 vedic_24.v 
# -- Compiling module vedic_24
# 
# Top level modules:
# 	vedic_24
# End time: 23:54:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:01 on Nov 01,2018
# vlog -reportprogress 300 vedic_24_tb.v 
# -- Compiling module vedic_24_tb
# 
# Top level modules:
# 	vedic_24_tb
# End time: 23:54:01 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_24_tb 
# Start time: 23:51:28 on Nov 01,2018
# Loading work.vedic_24_tb
# Loading work.vedic_24
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Loading work.adder_24
# Loading work.add1_11b
# ** Error: (vsim-3063) vedic_24.v(29): Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_24_tb/v24/add1111 File: add1_11b.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vedic24.do PAUSED at line 7
do vedic12.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:13 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:54:14 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:14 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:54:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:14 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:54:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:14 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:54:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:14 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:54:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:14 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:54:14 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:14 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:54:15 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:15 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:54:15 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:15 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:54:15 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:15 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:54:15 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:15 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:54:15 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:15 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:54:15 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:16 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:54:16 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:18 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:54:18 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:19 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:54:19 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:20 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:54:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:20 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:54:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:20 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:54:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:20 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:54:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:20 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:54:20 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:20 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add1_11b
# 
# Top level modules:
# 	add1_11b
# End time: 23:54:21 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:21 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# 
# Top level modules:
# 	adder_24
# End time: 23:54:21 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:21 on Nov 01,2018
# vlog -reportprogress 300 vedic_24.v 
# -- Compiling module vedic_24
# 
# Top level modules:
# 	vedic_24
# End time: 23:54:21 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:21 on Nov 01,2018
# vlog -reportprogress 300 vedic_24_tb.v 
# -- Compiling module vedic_24_tb
# 
# Top level modules:
# 	vedic_24_tb
# End time: 23:54:21 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_24_tb 
# Start time: 23:51:28 on Nov 01,2018
# Loading work.vedic_24_tb
# Loading work.vedic_24
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Loading work.adder_24
# Loading work.add1_11b
# ** Error: (vsim-3063) vedic_24.v(28): Port 'c' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_24_tb/v24/add241 File: adder_24.v
# ** Error: (vsim-3063) vedic_24.v(29): Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /vedic_24_tb/v24/add1111 File: add1_11b.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./vedic24.do PAUSED at line 7
do vedic24.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:41 on Nov 01,2018
# vlog -reportprogress 300 ha.v 
# -- Compiling module ha
# 
# Top level modules:
# 	ha
# End time: 23:54:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:41 on Nov 01,2018
# vlog -reportprogress 300 fa.v 
# -- Compiling module fa
# 
# Top level modules:
# 	fa
# End time: 23:54:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:41 on Nov 01,2018
# vlog -reportprogress 300 comp4to3.v 
# -- Compiling module comp4to3
# 
# Top level modules:
# 	comp4to3
# End time: 23:54:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:41 on Nov 01,2018
# vlog -reportprogress 300 vedic_3.v 
# -- Compiling module vedic_3
# 
# Top level modules:
# 	vedic_3
# End time: 23:54:41 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:41 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_0.v 
# -- Compiling module cla_4bit_0
# 
# Top level modules:
# 	cla_4bit_0
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 cla_4bit_1.v 
# -- Compiling module cla_4bit_1
# 
# Top level modules:
# 	cla_4bit_1
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 csa_4bit.v 
# -- Compiling module csa_4bit
# 
# Top level modules:
# 	csa_4bit
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 add1_2b.v 
# -- Compiling module add1_2b
# 
# Top level modules:
# 	add1_2b
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 adder_6.v 
# -- Compiling module adder_6
# 
# Top level modules:
# 	adder_6
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 vedic_6.v 
# -- Compiling module vedic_6
# 
# Top level modules:
# 	vedic_6
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 add1_5b.v 
# -- Compiling module add1_5b
# 
# Top level modules:
# 	add1_5b
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:42 on Nov 01,2018
# vlog -reportprogress 300 adder_12.v 
# -- Compiling module adder_12
# 
# Top level modules:
# 	adder_12
# End time: 23:54:42 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_12.v 
# -- Compiling module vedic_12
# 
# Top level modules:
# 	vedic_12
# End time: 23:54:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:43 on Nov 01,2018
# vlog -reportprogress 300 add1_11b.v 
# -- Compiling module add1_11b
# 
# Top level modules:
# 	add1_11b
# End time: 23:54:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:43 on Nov 01,2018
# vlog -reportprogress 300 adder_24.v 
# -- Compiling module adder_24
# 
# Top level modules:
# 	adder_24
# End time: 23:54:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_24.v 
# -- Compiling module vedic_24
# 
# Top level modules:
# 	vedic_24
# End time: 23:54:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:43 on Nov 01,2018
# vlog -reportprogress 300 vedic_24_tb.v 
# -- Compiling module vedic_24_tb
# 
# Top level modules:
# 	vedic_24_tb
# End time: 23:54:43 on Nov 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt vedic_24_tb 
# Start time: 23:51:28 on Nov 01,2018
# Loading work.vedic_24_tb
# Loading work.vedic_24
# Loading work.vedic_12
# Loading work.vedic_6
# Loading work.vedic_3
# Loading work.ha
# Loading work.comp4to3
# Loading work.fa
# Loading work.adder_6
# Loading work.csa_4bit
# Loading work.cla_4bit_0
# Loading work.cla_4bit_1
# Loading work.add1_2b
# Loading work.adder_12
# Loading work.add1_5b
# Loading work.adder_24
# Loading work.add1_11b
# Hit =         100, Miss =           0
force a 24'hffffff
force b 24'hffffff
run
force b 24'd14091996
force a 24'd04041995
run
# End time: 00:03:53 on Nov 02,2018, Elapsed time: 0:12:25
# Errors: 5, Warnings: 1
