{"vcs1":{"timestamp_begin":1709220692.599676562, "rt":1.45, "ut":0.28, "st":0.18}}
{"vcselab":{"timestamp_begin":1709220694.125040321, "rt":0.99, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1709220695.182230818, "rt":0.32, "ut":0.16, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709220692.065141131}
{"VCS_COMP_START_TIME": 1709220692.065141131}
{"VCS_COMP_END_TIME": 1709220696.731257010}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330176}}
{"stitch_vcselab": {"peak_mem": 223360}}
