<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Adhithyavaradhan | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
  <h1>Adhithyavaradhan</h1>
  <p>Digital Design & VLSI Engineer</p>
  <button onclick="toggleMode()">ðŸŒ™ Toggle Mode</button>
</header>

<nav>
  <a href="#about">About</a>
  <a href="#skills">Skills</a>
  <a href="#projects">Projects</a>
  <a href="#certifications">Certifications</a>
  <a href="#contact">Contact</a>
</nav>

<section id="about">
  <h2>About Me</h2>
  <p>
    I am a Final Year ECE student at Erode Sengunthar Engineering College. 
    I specialize in VLSI Digital Design, RTL Development, and FPGA implementation. 
    My goal is to become a Digital Design Engineer contributing to high-performance chip architectures.
  </p>

  <a class="btn" href="resume.pdf" download>Download Resume</a>
</section>

<section id="skills">
  <h2>Core Skills</h2>
  <div class="grid">
    <div class="card">Verilog / SystemVerilog</div>
    <div class="card">RTL Design & FSM</div>
    <div class="card">Digital Arithmetic Architecture</div>
    <div class="card">CMOS & VLSI Concepts</div>
    <div class="card">FPGA (Xilinx Vivado)</div>
  </div>
</section>

<section id="projects">
  <h2>Key Projects</h2>

  <!-- Sri Haram Flagship -->
  <div class="project-card highlight">
    <h3>Sri Haram â€“ Concept Architecture for Learning AI Hardware Core</h3>
    <ul>
      <li>Proposed a conceptual hardware architecture integrating classical digital logic with emerging computing paradigms for adaptive learning tasks.</li>
      <li>Defined modular blocks for learning engine, decision logic, memory management, and control unit inspired by brain-inspired computing models.</li>
      <li>Created high-level RTL block diagrams and dataflow architecture targeting future AI accelerator chips.</li>
      <li>Studied feasibility of integrating nanoscale device concepts with CMOS-based control logic for scalable intelligent hardware.</li>
    </ul>
    <p><b>Focus:</b> AI Accelerator Architecture â€¢ Nano-scale Integration â€¢ Learning Hardware</p>
  </div>

  <!-- FSM Handshake -->
  <div class="project-card">
    <h3>FSM-Based Handshake Data Transfer Controller</h3>
    <ul>
      <li>Designed validâ€“ready handshake controller using Mealy/Moore FSMs for timing-safe data communication.</li>
      <li>Implemented synthesizable Verilog RTL and verified using self-checking testbench.</li>
      <li>Ensured glitch-free control signaling and protocol-compliant data transfer.</li>
    </ul>
    <p><b>Tools:</b> Verilog, ModelSim, Vivado</p>
  </div>

  <!-- Asynchronous FIFO -->
  <div class="project-card">
    <h3>Asynchronous FIFO with Clock Domain Crossing</h3>
    <ul>
      <li>Developed dual-clock FIFO using Gray-code pointers and two-flop synchronizers.</li>
      <li>Verified full/empty flag accuracy and data integrity under asynchronous clock conditions.</li>
      <li>Achieved metastability-safe data transfer across independent clock domains.</li>
    </ul>
    <p><b>Tools:</b> Verilog, ModelSim</p>
  </div>

  <!-- Pipelined ALU -->
  <div class="project-card">
    <h3>Parameterized Pipelined ALU</h3>
    <ul>
      <li>Designed parameterized pipelined ALU supporting configurable data widths.</li>
      <li>Reduced critical path delay through pipeline stage insertion.</li>
      <li>Validated throughput improvement using synthesis and timing analysis.</li>
    </ul>
    <p><b>Tools:</b> Verilog, Vivado</p>
  </div>

  <!-- RTL Integration -->
  <div class="project-card">
    <h3>RTL Subsystem Integration Practice</h3>
    <ul>
      <li>Integrated multiple RTL modules at top-level hierarchy.</li>
      <li>Resolved interface mismatches and hierarchical connectivity issues.</li>
      <li>Practiced SoC-style module integration and release-ready RTL structuring.</li>
    </ul>
    <p><b>Tools:</b> Verilog, ModelSim</p>
  </div>

</section>
