$comment
	File created using the following command:
		vcd file adder_32bit.msim.vcd -direction
$end
$date
	Thu Dec 08 22:51:33 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_32_bit_vlg_vec_tst $end
$var reg 32 ! A [31:0] $end
$var reg 3 " ALUOp [2:0] $end
$var reg 32 # B [31:0] $end
$var reg 32 $ Mult [31:0] $end
$var wire 1 % Result [31] $end
$var wire 1 & Result [30] $end
$var wire 1 ' Result [29] $end
$var wire 1 ( Result [28] $end
$var wire 1 ) Result [27] $end
$var wire 1 * Result [26] $end
$var wire 1 + Result [25] $end
$var wire 1 , Result [24] $end
$var wire 1 - Result [23] $end
$var wire 1 . Result [22] $end
$var wire 1 / Result [21] $end
$var wire 1 0 Result [20] $end
$var wire 1 1 Result [19] $end
$var wire 1 2 Result [18] $end
$var wire 1 3 Result [17] $end
$var wire 1 4 Result [16] $end
$var wire 1 5 Result [15] $end
$var wire 1 6 Result [14] $end
$var wire 1 7 Result [13] $end
$var wire 1 8 Result [12] $end
$var wire 1 9 Result [11] $end
$var wire 1 : Result [10] $end
$var wire 1 ; Result [9] $end
$var wire 1 < Result [8] $end
$var wire 1 = Result [7] $end
$var wire 1 > Result [6] $end
$var wire 1 ? Result [5] $end
$var wire 1 @ Result [4] $end
$var wire 1 A Result [3] $end
$var wire 1 B Result [2] $end
$var wire 1 C Result [1] $end
$var wire 1 D Result [0] $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L Result[0]~output_o $end
$var wire 1 M Result[1]~output_o $end
$var wire 1 N Result[2]~output_o $end
$var wire 1 O Result[3]~output_o $end
$var wire 1 P Result[4]~output_o $end
$var wire 1 Q Result[5]~output_o $end
$var wire 1 R Result[6]~output_o $end
$var wire 1 S Result[7]~output_o $end
$var wire 1 T Result[8]~output_o $end
$var wire 1 U Result[9]~output_o $end
$var wire 1 V Result[10]~output_o $end
$var wire 1 W Result[11]~output_o $end
$var wire 1 X Result[12]~output_o $end
$var wire 1 Y Result[13]~output_o $end
$var wire 1 Z Result[14]~output_o $end
$var wire 1 [ Result[15]~output_o $end
$var wire 1 \ Result[16]~output_o $end
$var wire 1 ] Result[17]~output_o $end
$var wire 1 ^ Result[18]~output_o $end
$var wire 1 _ Result[19]~output_o $end
$var wire 1 ` Result[20]~output_o $end
$var wire 1 a Result[21]~output_o $end
$var wire 1 b Result[22]~output_o $end
$var wire 1 c Result[23]~output_o $end
$var wire 1 d Result[24]~output_o $end
$var wire 1 e Result[25]~output_o $end
$var wire 1 f Result[26]~output_o $end
$var wire 1 g Result[27]~output_o $end
$var wire 1 h Result[28]~output_o $end
$var wire 1 i Result[29]~output_o $end
$var wire 1 j Result[30]~output_o $end
$var wire 1 k Result[31]~output_o $end
$var wire 1 l ALUOp[2]~input_o $end
$var wire 1 m ALUOp[0]~input_o $end
$var wire 1 n ALUOp[1]~input_o $end
$var wire 1 o or0~combout $end
$var wire 1 p B[30]~input_o $end
$var wire 1 q mux1|mux30|or0~0_combout $end
$var wire 1 r xor0~combout $end
$var wire 1 s Mult[30]~input_o $end
$var wire 1 t A[30]~input_o $end
$var wire 1 u mux0|mux30|or0~0_combout $end
$var wire 1 v B[29]~input_o $end
$var wire 1 w Mult[29]~input_o $end
$var wire 1 x A[29]~input_o $end
$var wire 1 y mux0|mux29|or0~0_combout $end
$var wire 1 z B[28]~input_o $end
$var wire 1 { Mult[28]~input_o $end
$var wire 1 | A[28]~input_o $end
$var wire 1 } mux0|mux28|or0~0_combout $end
$var wire 1 ~ B[27]~input_o $end
$var wire 1 !! Mult[27]~input_o $end
$var wire 1 "! A[27]~input_o $end
$var wire 1 #! mux0|mux27|or0~0_combout $end
$var wire 1 $! B[26]~input_o $end
$var wire 1 %! Mult[26]~input_o $end
$var wire 1 &! A[26]~input_o $end
$var wire 1 '! mux0|mux26|or0~0_combout $end
$var wire 1 (! B[25]~input_o $end
$var wire 1 )! mux1|mux25|or0~0_combout $end
$var wire 1 *! Mult[25]~input_o $end
$var wire 1 +! A[25]~input_o $end
$var wire 1 ,! mux0|mux25|or0~0_combout $end
$var wire 1 -! B[24]~input_o $end
$var wire 1 .! mux1|mux24|or0~0_combout $end
$var wire 1 /! Mult[24]~input_o $end
$var wire 1 0! A[24]~input_o $end
$var wire 1 1! mux0|mux24|or0~0_combout $end
$var wire 1 2! B[23]~input_o $end
$var wire 1 3! Mult[23]~input_o $end
$var wire 1 4! A[23]~input_o $end
$var wire 1 5! mux0|mux23|or0~0_combout $end
$var wire 1 6! add0|fa23|ha_1|s2~combout $end
$var wire 1 7! B[22]~input_o $end
$var wire 1 8! mux1|mux22|or0~0_combout $end
$var wire 1 9! Mult[22]~input_o $end
$var wire 1 :! A[22]~input_o $end
$var wire 1 ;! mux0|mux22|or0~0_combout $end
$var wire 1 <! B[21]~input_o $end
$var wire 1 =! mux1|mux21|or0~0_combout $end
$var wire 1 >! Mult[21]~input_o $end
$var wire 1 ?! A[21]~input_o $end
$var wire 1 @! mux0|mux21|or0~0_combout $end
$var wire 1 A! B[20]~input_o $end
$var wire 1 B! mux1|mux20|or0~0_combout $end
$var wire 1 C! Mult[20]~input_o $end
$var wire 1 D! A[20]~input_o $end
$var wire 1 E! mux0|mux20|or0~0_combout $end
$var wire 1 F! B[19]~input_o $end
$var wire 1 G! mux1|mux19|or0~0_combout $end
$var wire 1 H! Mult[19]~input_o $end
$var wire 1 I! A[19]~input_o $end
$var wire 1 J! mux0|mux19|or0~0_combout $end
$var wire 1 K! B[18]~input_o $end
$var wire 1 L! Mult[18]~input_o $end
$var wire 1 M! A[18]~input_o $end
$var wire 1 N! mux0|mux18|or0~0_combout $end
$var wire 1 O! add0|fa18|ha_1|s2~combout $end
$var wire 1 P! B[17]~input_o $end
$var wire 1 Q! mux1|mux17|or0~0_combout $end
$var wire 1 R! Mult[17]~input_o $end
$var wire 1 S! A[17]~input_o $end
$var wire 1 T! mux0|mux17|or0~0_combout $end
$var wire 1 U! B[16]~input_o $end
$var wire 1 V! mux1|mux16|or0~0_combout $end
$var wire 1 W! Mult[16]~input_o $end
$var wire 1 X! A[16]~input_o $end
$var wire 1 Y! mux0|mux16|or0~0_combout $end
$var wire 1 Z! B[15]~input_o $end
$var wire 1 [! mux1|mux15|or0~0_combout $end
$var wire 1 \! Mult[15]~input_o $end
$var wire 1 ]! A[15]~input_o $end
$var wire 1 ^! mux0|mux15|or0~0_combout $end
$var wire 1 _! B[14]~input_o $end
$var wire 1 `! mux1|mux14|or0~0_combout $end
$var wire 1 a! Mult[14]~input_o $end
$var wire 1 b! A[14]~input_o $end
$var wire 1 c! mux0|mux14|or0~0_combout $end
$var wire 1 d! B[13]~input_o $end
$var wire 1 e! Mult[13]~input_o $end
$var wire 1 f! A[13]~input_o $end
$var wire 1 g! add0|fa13|ha_1|s2~combout $end
$var wire 1 h! B[12]~input_o $end
$var wire 1 i! mux1|mux12|or0~0_combout $end
$var wire 1 j! Mult[12]~input_o $end
$var wire 1 k! A[12]~input_o $end
$var wire 1 l! mux0|mux12|or0~0_combout $end
$var wire 1 m! B[11]~input_o $end
$var wire 1 n! mux1|mux11|or0~0_combout $end
$var wire 1 o! Mult[11]~input_o $end
$var wire 1 p! A[11]~input_o $end
$var wire 1 q! mux0|mux11|or0~0_combout $end
$var wire 1 r! B[10]~input_o $end
$var wire 1 s! mux1|mux10|or0~0_combout $end
$var wire 1 t! Mult[10]~input_o $end
$var wire 1 u! A[10]~input_o $end
$var wire 1 v! mux0|mux10|or0~0_combout $end
$var wire 1 w! B[9]~input_o $end
$var wire 1 x! mux1|mux9|or0~0_combout $end
$var wire 1 y! Mult[9]~input_o $end
$var wire 1 z! A[9]~input_o $end
$var wire 1 {! mux0|mux9|or0~0_combout $end
$var wire 1 |! B[8]~input_o $end
$var wire 1 }! Mult[8]~input_o $end
$var wire 1 ~! A[8]~input_o $end
$var wire 1 !" add0|fa8|ha_1|s2~combout $end
$var wire 1 "" B[7]~input_o $end
$var wire 1 #" mux1|mux7|or0~0_combout $end
$var wire 1 $" Mult[7]~input_o $end
$var wire 1 %" A[7]~input_o $end
$var wire 1 &" mux0|mux7|or0~0_combout $end
$var wire 1 '" B[6]~input_o $end
$var wire 1 (" mux1|mux6|or0~0_combout $end
$var wire 1 )" Mult[6]~input_o $end
$var wire 1 *" A[6]~input_o $end
$var wire 1 +" mux0|mux6|or0~0_combout $end
$var wire 1 ," B[5]~input_o $end
$var wire 1 -" mux1|mux5|or0~0_combout $end
$var wire 1 ." Mult[5]~input_o $end
$var wire 1 /" A[5]~input_o $end
$var wire 1 0" mux0|mux5|or0~0_combout $end
$var wire 1 1" B[4]~input_o $end
$var wire 1 2" mux1|mux4|or0~0_combout $end
$var wire 1 3" Mult[4]~input_o $end
$var wire 1 4" A[4]~input_o $end
$var wire 1 5" mux0|mux4|or0~0_combout $end
$var wire 1 6" B[3]~input_o $end
$var wire 1 7" Mult[3]~input_o $end
$var wire 1 8" A[3]~input_o $end
$var wire 1 9" add0|fa3|ha_1|s2~combout $end
$var wire 1 :" B[2]~input_o $end
$var wire 1 ;" mux1|mux2|or0~0_combout $end
$var wire 1 <" Mult[2]~input_o $end
$var wire 1 =" A[2]~input_o $end
$var wire 1 >" mux0|mux2|or0~0_combout $end
$var wire 1 ?" B[1]~input_o $end
$var wire 1 @" mux1|mux1|or0~0_combout $end
$var wire 1 A" Mult[1]~input_o $end
$var wire 1 B" A[1]~input_o $end
$var wire 1 C" mux0|mux1|or0~0_combout $end
$var wire 1 D" B[0]~input_o $end
$var wire 1 E" Mult[0]~input_o $end
$var wire 1 F" A[0]~input_o $end
$var wire 1 G" add0|fa0|or1~0_combout $end
$var wire 1 H" add0|fa3|ha_1|s1~combout $end
$var wire 1 I" add0|fa3|ha_2|s2~combout $end
$var wire 1 J" add0|fa5|or1~combout $end
$var wire 1 K" add0|fa8|ha_1|s1~combout $end
$var wire 1 L" add0|fa8|ha_2|s2~combout $end
$var wire 1 M" add0|fa10|or1~combout $end
$var wire 1 N" add0|fa13|ha_1|s1~combout $end
$var wire 1 O" add0|fa13|ha_2|s2~combout $end
$var wire 1 P" add0|fa15|or1~combout $end
$var wire 1 Q" add0|fa18|ha_1|s1~combout $end
$var wire 1 R" add0|fa18|ha_2|s2~combout $end
$var wire 1 S" add0|fa20|or1~combout $end
$var wire 1 T" add0|fa23|ha_1|s1~combout $end
$var wire 1 U" add0|fa23|ha_2|s2~combout $end
$var wire 1 V" add0|fa25|or1~combout $end
$var wire 1 W" add0|fa27|or1~combout $end
$var wire 1 X" add0|fa29|or1~combout $end
$var wire 1 Y" B[31]~input_o $end
$var wire 1 Z" A[31]~input_o $end
$var wire 1 [" mux3|mux6|mux0|or0~0_combout $end
$var wire 1 \" mux3|mux6|mux0|or0~1_combout $end
$var wire 1 ]" mux3|mux6|mux0|or0~3_combout $end
$var wire 1 ^" mux3|mux6|mux0|or0~2_combout $end
$var wire 1 _" add0|fa1|ha_2|s1~combout $end
$var wire 1 `" mux3|mux6|mux1|or0~0_combout $end
$var wire 1 a" add0|fa1|or1~combout $end
$var wire 1 b" add0|fa2|ha_2|s1~combout $end
$var wire 1 c" mux3|mux6|mux2|or0~0_combout $end
$var wire 1 d" add0|fa3|ha_2|s1~combout $end
$var wire 1 e" mux3|mux6|mux3|or0~0_combout $end
$var wire 1 f" add0|fa3|or1~combout $end
$var wire 1 g" add0|fa4|ha_2|s1~combout $end
$var wire 1 h" mux3|mux6|mux4|or0~0_combout $end
$var wire 1 i" add0|fa5|ha_2|s1~combout $end
$var wire 1 j" mux3|mux6|mux5|or0~0_combout $end
$var wire 1 k" add0|fa6|ha_2|s1~combout $end
$var wire 1 l" mux3|mux6|mux6|or0~0_combout $end
$var wire 1 m" add0|fa6|or1~combout $end
$var wire 1 n" add0|fa7|ha_2|s1~combout $end
$var wire 1 o" mux3|mux6|mux7|or0~0_combout $end
$var wire 1 p" add0|fa8|ha_2|s1~combout $end
$var wire 1 q" mux3|mux6|mux8|or0~0_combout $end
$var wire 1 r" add0|fa8|or1~combout $end
$var wire 1 s" add0|fa9|ha_2|s1~combout $end
$var wire 1 t" mux3|mux6|mux9|or0~0_combout $end
$var wire 1 u" add0|fa10|ha_2|s1~combout $end
$var wire 1 v" mux3|mux6|mux10|or0~0_combout $end
$var wire 1 w" add0|fa11|ha_2|s1~combout $end
$var wire 1 x" mux3|mux6|mux11|or0~0_combout $end
$var wire 1 y" add0|fa12|ha_2|s1~combout $end
$var wire 1 z" mux3|mux6|mux12|or0~0_combout $end
$var wire 1 {" add0|fa13|ha_2|s1~combout $end
$var wire 1 |" mux3|mux6|mux13|or0~0_combout $end
$var wire 1 }" add0|fa14|ha_2|s1~combout $end
$var wire 1 ~" mux3|mux6|mux14|or0~0_combout $end
$var wire 1 !# add0|fa15|ha_2|s1~combout $end
$var wire 1 "# mux3|mux6|mux15|or0~0_combout $end
$var wire 1 ## add0|fa16|ha_2|s1~combout $end
$var wire 1 $# mux3|mux6|mux16|or0~0_combout $end
$var wire 1 %# add0|fa16|or1~combout $end
$var wire 1 &# add0|fa17|ha_2|s1~combout $end
$var wire 1 '# mux3|mux6|mux17|or0~0_combout $end
$var wire 1 (# add0|fa18|ha_2|s1~combout $end
$var wire 1 )# mux3|mux6|mux18|or0~0_combout $end
$var wire 1 *# add0|fa19|ha_2|s1~combout $end
$var wire 1 +# mux3|mux6|mux19|or0~0_combout $end
$var wire 1 ,# add0|fa20|ha_2|s1~combout $end
$var wire 1 -# mux3|mux6|mux20|or0~0_combout $end
$var wire 1 .# add0|fa21|ha_2|s1~combout $end
$var wire 1 /# mux3|mux6|mux21|or0~0_combout $end
$var wire 1 0# add0|fa22|ha_2|s1~combout $end
$var wire 1 1# mux3|mux6|mux22|or0~0_combout $end
$var wire 1 2# add0|fa23|ha_2|s1~combout $end
$var wire 1 3# mux3|mux6|mux23|or0~0_combout $end
$var wire 1 4# add0|fa24|ha_2|s1~combout $end
$var wire 1 5# mux3|mux6|mux24|or0~0_combout $end
$var wire 1 6# add0|fa25|ha_2|s1~combout $end
$var wire 1 7# mux3|mux6|mux25|or0~0_combout $end
$var wire 1 8# add0|fa26|ha_1|s1~combout $end
$var wire 1 9# mux3|mux6|mux1|or0~1_combout $end
$var wire 1 :# mux3|mux6|mux26|or0~0_combout $end
$var wire 1 ;# xor1|xor26~combout $end
$var wire 1 <# mux3|mux6|mux26|or0~1_combout $end
$var wire 1 =# add0|fa27|ha_2|s1~combout $end
$var wire 1 ># mux3|mux6|mux27|or0~0_combout $end
$var wire 1 ?# mux1|mux28|or0~0_combout $end
$var wire 1 @# add0|fa28|ha_1|s1~combout $end
$var wire 1 A# mux3|mux6|mux28|or0~0_combout $end
$var wire 1 B# xor1|xor28~combout $end
$var wire 1 C# mux3|mux6|mux28|or0~1_combout $end
$var wire 1 D# add0|fa29|ha_1|s1~combout $end
$var wire 1 E# mux3|mux6|mux29|or0~0_combout $end
$var wire 1 F# mux3|mux6|mux29|or0~1_combout $end
$var wire 1 G# mux3|mux6|mux29|or0~2_combout $end
$var wire 1 H# mux3|mux6|mux30|or0~0_combout $end
$var wire 1 I# mux3|mux6|mux30|or0~1_combout $end
$var wire 1 J# Mult[31]~input_o $end
$var wire 1 K# add0|fa31|ha_1|s1~combout $end
$var wire 1 L# mux3|mux6|mux31|or0~0_combout $end
$var wire 1 M# mux3|mux6|mux31|or0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b0 "
b1010 #
b0 $
1D
1C
1B
0A
1@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
xE
0F
1G
xH
1I
1J
1K
1L
1M
1N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
18"
19"
0:"
0;"
0<"
1="
1>"
1?"
1@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
1J"
0K"
0L"
1M"
0N"
0O"
1P"
0Q"
0R"
1S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
1^"
1_"
1`"
0a"
1b"
1c"
0d"
0e"
0f"
1g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
$end
#1000000
