Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c97a37bdf6864dd9951b028e3f1247ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fpa_tb_behav xil_defaultlib.fpa_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'weight' [/home/mad/Documents/fpga-isom/fpga_som.srcs/sim_1/new/fpa_tb.v:20]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'train_row' [/home/mad/Documents/fpga-isom/fpga_som.srcs/sim_1/new/fpa_tb.v:21]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'alpha' [/home/mad/Documents/fpga-isom/fpga_som.srcs/sim_1/new/fpa_tb.v:22]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'is_done' [/home/mad/Documents/fpga-isom/fpga_som.srcs/sources_1/new/fpa_update_weight.v:50]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'is_done' [/home/mad/Documents/fpga-isom/fpga_som.srcs/sources_1/new/fpa_update_weight.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
