Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Apr 20 18:41:24 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   cpu/regfile/Mram_REGFILE11_RAMD_D1_O
   cpu/regfile/Mram_REGFILE12_RAMD_D1_O
   cpu/regfile/Mram_REGFILE1_RAMD_D1_O
   cpu/regfile/Mram_REGFILE2_RAMD_D1_O
   g_memory/display/Mram_SEGREG1_RAMD_D1_O
   rxd_IBUF


