// Seed: 2774473888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_2 = id_2[1'b0];
  always begin
    id_5 <= #id_3 1;
  end
  type_7(
      id_5, 1
  );
  reg id_5;
  assign id_3 = 1;
  logic id_6;
endmodule
`timescale 1ps / 1ps
