TRACE::2021-07-29.11:08:41::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:41::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:41::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:41::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:41::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:41::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened new HwDB with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729"
		}]
}
TRACE::2021-07-29.11:08:42::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-07-29.11:08:42::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729"
		}]
}
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::mss does not exists at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Creating sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Adding the swdes entry, created swdb E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss with des name E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::updating the scw layer changes to swdes at   E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Writing mss at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:08:42::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-29.11:08:42::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:08:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-07-29.11:08:42::SCWPlatform::Started generating the artifacts platform 1p3_0729
TRACE::2021-07-29.11:08:42::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.11:08:42::SCWPlatform::Started generating the artifacts for system configuration 1p3_0729
LOG::2021-07-29.11:08:42::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.11:08:42::SCWSystem::Not a boot domain 
LOG::2021-07-29.11:08:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.11:08:42::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.11:08:42::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.11:08:42::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.11:08:42::SCWMssOS::Could not open the swdb for E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2021-07-29.11:08:42::SCWMssOS::Could not open the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-07-29.11:08:42::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.11:08:42::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-29.11:08:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:08:42::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:08:42::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.11:08:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.11:08:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-07-29.11:08:42::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-29.11:08:42::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.11:08:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.11:08:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.11:08:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.11:08:42::SCWSystem::Completed Processing the sysconfig 1p3_0729
LOG::2021-07-29.11:08:42::SCWPlatform::Completed generating the artifacts for system configuration 1p3_0729
TRACE::2021-07-29.11:08:42::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.11:08:42::SCWSystem::Writing the bif file for system config 1p3_0729
TRACE::2021-07-29.11:08:42::SCWSystem::dir created 
TRACE::2021-07-29.11:08:42::SCWSystem::Writing the bif 
TRACE::2021-07-29.11:08:42::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.11:08:42::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.11:08:42::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.11:08:42::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.11:08:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:42::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:42::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.11:08:42::SCWPlatform::Clearing the existing platform
TRACE::2021-07-29.11:08:42::SCWSystem::Clearing the existing sysconfig
TRACE::2021-07-29.11:08:42::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:42::SCWSystem::Clearing the domains completed.
TRACE::2021-07-29.11:08:42::SCWPlatform::Clearing the opened hw db.
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform location is E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Removing the HwDB with name E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:42::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:42::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.11:08:43::SCWPlatform::Opened new HwDB with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWReader::Active system found as  1p3_0729
TRACE::2021-07-29.11:08:43::SCWReader::Handling sysconfig 1p3_0729
TRACE::2021-07-29.11:08:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:43::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:43::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:43::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:43::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:43::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-29.11:08:43::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:08:43::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-29.11:08:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:43::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:43::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:43::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWReader::No isolation master present  
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:43::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:43::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:43::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:43::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:43::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:43::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::In reload Mss file.
TRACE::2021-07-29.11:08:44::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:44::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:44::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:44::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:44::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.11:08:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-07-29.11:08:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-07-29.11:08:44::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.11:08:44::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-29.11:08:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:08:44::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:44::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:44::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:44::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:44::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:44::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:44::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:44::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:52::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.11:08:52::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.11:08:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.11:08:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.11:08:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.11:08:52::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.11:08:52::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.11:08:54::SCWPlatform::Started generating the artifacts platform 1p3_0729
TRACE::2021-07-29.11:08:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.11:08:54::SCWPlatform::Started generating the artifacts for system configuration 1p3_0729
LOG::2021-07-29.11:08:54::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.11:08:54::SCWSystem::Not a boot domain 
LOG::2021-07-29.11:08:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.11:08:54::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.11:08:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.11:08:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.11:08:54::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:54::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:54::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:54::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:54::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:54::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:54::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:54::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:54::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:54::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:54::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:54::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:54::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:54::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-29.11:08:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:08:54::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:54::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:08:54::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.11:08:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.11:08:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.11:08:54::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.11:08:54::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.11:08:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.11:08:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:08:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:08:54::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:08:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.11:08:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:08:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:08:54::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:08:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.11:08:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:08:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:08:54::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:08:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.11:08:54::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.11:08:54::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.11:08:54::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.11:08:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.11:08:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.11:08:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.11:08:54::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.11:08:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.11:08:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.11:08:55::SCWMssOS::all -Wextra"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.11:08:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:08:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:08:55::SCWMssOS::xtra"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.11:08:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:08:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:08:55::SCWMssOS::xtra"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.11:08:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:08:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:08:55::SCWMssOS::xtra"

TRACE::2021-07-29.11:08:55::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.11:08:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.11:08:56::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.11:08:56::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.11:08:56::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.11:08:56::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.11:08:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.11:08:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.11:08:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.11:08:56::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.11:08:56::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.11:08:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.11:08:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.11:08:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.11:08:57::SCWMssOS:: -Wextra"

TRACE::2021-07-29.11:08:57::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.11:08:58::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.11:08:58::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.11:08:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.11:08:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.11:08:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.11:08:58::SCWSystem::Completed Processing the sysconfig 1p3_0729
LOG::2021-07-29.11:08:58::SCWPlatform::Completed generating the artifacts for system configuration 1p3_0729
TRACE::2021-07-29.11:08:58::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.11:08:58::SCWSystem::Writing the bif file for system config 1p3_0729
TRACE::2021-07-29.11:08:58::SCWSystem::dir created 
TRACE::2021-07-29.11:08:58::SCWSystem::Writing the bif 
TRACE::2021-07-29.11:08:58::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.11:08:58::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.11:08:58::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.11:08:58::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:58::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:58::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:58::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:58::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:58::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:58::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:58::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.11:08:58::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.11:08:58::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.11:08:58::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:58::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:58::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.11:08:58::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.11:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:58::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:58::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:58::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:44:53::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.13:44:53::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.13:44:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.13:44:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.13:44:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.13:44:54::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.13:44:54::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.13:44:57::SCWPlatform::Started generating the artifacts platform 1p3_0729
TRACE::2021-07-29.13:44:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.13:44:57::SCWPlatform::Started generating the artifacts for system configuration 1p3_0729
LOG::2021-07-29.13:44:57::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.13:44:57::SCWSystem::Not a boot domain 
LOG::2021-07-29.13:44:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.13:44:57::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.13:44:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.13:44:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.13:44:57::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:44:57::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:44:57::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:44:57::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.13:44:57::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:44:57::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:44:57::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.13:44:57::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.13:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:44:57::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:44:57::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:44:57::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:44:57::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.13:44:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:44:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.13:44:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.13:44:57::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.13:44:57::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.13:44:57::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.13:44:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:44:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:44:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:44:57::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:44:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:44:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:44:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:44:57::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:44:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:44:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:44:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:44:57::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:44:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:44:57::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.13:44:57::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.13:44:57::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.13:44:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:44:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.13:44:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.13:44:57::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:44:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.13:44:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.13:44:58::SCWMssOS::all -Wextra"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:44:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:44:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:44:58::SCWMssOS::xtra"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:44:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:44:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:44:58::SCWMssOS::xtra"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:44:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:44:58::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:44:58::SCWMssOS::xtra"

TRACE::2021-07-29.13:44:58::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.13:44:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:44:59::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.13:44:59::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.13:44:59::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.13:44:59::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.13:44:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:44:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.13:44:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.13:44:59::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.13:44:59::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.13:45:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.13:45:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.13:45:01::SCWMssOS:: -Wextra"

TRACE::2021-07-29.13:45:01::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.13:45:01::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.13:45:01::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.13:45:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.13:45:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.13:45:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.13:45:01::SCWSystem::Completed Processing the sysconfig 1p3_0729
LOG::2021-07-29.13:45:01::SCWPlatform::Completed generating the artifacts for system configuration 1p3_0729
TRACE::2021-07-29.13:45:01::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.13:45:01::SCWSystem::Writing the bif file for system config 1p3_0729
TRACE::2021-07-29.13:45:01::SCWSystem::dir created 
TRACE::2021-07-29.13:45:01::SCWSystem::Writing the bif 
TRACE::2021-07-29.13:45:01::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.13:45:01::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.13:45:01::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.13:45:01::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.13:45:01::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:01::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.13:45:01::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.13:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:01::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:01::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:01::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:01::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.13:45:01::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.13:45:01::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.13:45:01::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:01::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:01::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.13:45:01::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.13:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:01::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:01::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:01::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:26::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.13:45:26::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.13:45:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.13:45:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.13:45:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.13:45:27::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.13:45:27::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.13:45:30::SCWPlatform::Started generating the artifacts platform 1p3_0729
TRACE::2021-07-29.13:45:30::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.13:45:30::SCWPlatform::Started generating the artifacts for system configuration 1p3_0729
LOG::2021-07-29.13:45:30::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.13:45:30::SCWSystem::Not a boot domain 
LOG::2021-07-29.13:45:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.13:45:30::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.13:45:30::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.13:45:30::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.13:45:30::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:30::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:30::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:30::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.13:45:30::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:30::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:30::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.13:45:30::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.13:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:30::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:30::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:30::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:30::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.13:45:30::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.13:45:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.13:45:30::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.13:45:30::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.13:45:30::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.13:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:45:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:30::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:45:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:30::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:45:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:30::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:45:31::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.13:45:31::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.13:45:31::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:45:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.13:45:31::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.13:45:31::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.13:45:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.13:45:31::SCWMssOS::all -Wextra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:45:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:31::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:45:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:31::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:45:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:31::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:31::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.13:45:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:45:32::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.13:45:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.13:45:32::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.13:45:32::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.13:45:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:45:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.13:45:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.13:45:32::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.13:45:32::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.13:45:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.13:45:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.13:45:34::SCWMssOS:: -Wextra"

TRACE::2021-07-29.13:45:34::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.13:45:34::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.13:45:34::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.13:45:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.13:45:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.13:45:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.13:45:34::SCWSystem::Completed Processing the sysconfig 1p3_0729
LOG::2021-07-29.13:45:34::SCWPlatform::Completed generating the artifacts for system configuration 1p3_0729
TRACE::2021-07-29.13:45:34::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.13:45:34::SCWSystem::Writing the bif file for system config 1p3_0729
TRACE::2021-07-29.13:45:34::SCWSystem::dir created 
TRACE::2021-07-29.13:45:34::SCWSystem::Writing the bif 
TRACE::2021-07-29.13:45:34::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.13:45:34::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.13:45:34::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.13:45:34::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.13:45:34::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:34::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.13:45:34::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.13:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:34::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:34::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:34::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:34::SCWWriter::formatted JSON is {
	"platformName":	"1p3_0729",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"1p3_0729",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"1p3_0729",
	"systems":	[{
			"systemName":	"1p3_0729",
			"systemDesc":	"1p3_0729",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"1p3_0729",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.13:45:34::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.13:45:34::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw
TRACE::2021-07-29.13:45:34::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:34::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:34::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_6
TRACE::2021-07-29.13:45:34::SCWPlatform::Opened existing hwdb Genesys_wrapper_6
TRACE::2021-07-29.13:45:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:34::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:34::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:34::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss
