
ITI_Proj.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000104a  2**0
                  ALLOC, LOAD, DATA
  2 .bss          00000014  00800060  00800060  0000104a  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  0000104a  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 000000ee  00000000  00000000  00001079  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  00001167  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002355  00000000  00000000  0000138f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000083c  00000000  00000000  000036e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001033  00000000  00000000  00003f20  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007ac  00000000  00000000  00004f54  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000278  00000000  00000000  00005700  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001aca  00000000  00000000  00005978  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000218  00000000  00000000  00007442  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  00000fa4  00000fa4  00001038  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000765c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.TMR0_voidInit 00000026  00000e24  00000e24  00000eb8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.TMR0_voidSetOVF 00000004  00000fa8  00000fa8  0000103c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.TMR_voidCallBack 00000016  00000ece  00000ece  00000f62  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.__vector_11 00000052  00000932  00000932  000009c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.__vector_10 00000052  00000984  00000984  00000a18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.__vector_9 00000052  000009d6  000009d6  00000a6a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.__vector_8 00000052  00000a28  00000a28  00000abc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.__vector_7 00000052  00000a7a  00000a7a  00000b0e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.__vector_6 00000052  00000acc  00000acc  00000b60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.__vector_5 00000052  00000b1e  00000b1e  00000bb2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__vector_4 00000052  00000b70  00000b70  00000c04  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.ADC_voidInit 00000036  00000d56  00000d56  00000dea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.ADC_voidDisableADCInterrupt 00000008  00000f64  00000f64  00000ff8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.ADC_voidClearADCInterruptFlag 00000008  00000f6c  00000f6c  00001000  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.ADC_voidStartConversion 00000008  00000f74  00000f74  00001008  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.ADC_u16GetResultSync 0000005e  00000876  00000876  0000090a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.__vector_16 00000066  00000810  00000810  000008a4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.DIO_voidSetPinDirection 000000ec  000001aa  000001aa  0000023e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.DIO_voidSetPinValue 000000ec  00000296  00000296  0000032a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.DIO_voidTogglePin 00000070  000007a0  000007a0  00000834  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.DIO_voidSetPortDirection 0000002c  00000df8  00000df8  00000e8c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.DIO_voidSetPortValue 00000024  00000e4a  00000e4a  00000ede  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.LED_voidLEDSingleInit 0000001e  00000eb0  00000eb0  00000f44  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.LED_voidToggleLEDSingle 00000006  00000f8c  00000f8c  00001020  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.LCD_voidSendCMD 00000040  00000cd8  00000cd8  00000d6c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.LCD_voidInitDisplay 00000076  0000072a  0000072a  000007be  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.LCD_voidClrDisplay 00000014  00000efa  00000efa  00000f8e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.LCD_voidDisplayChar 0000004c  00000bc2  00000bc2  00000c56  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.LCD_voidDisplayStr 0000003e  00000d18  00000d18  00000dac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.LCD_voidDisplayInt 000000fc  000000ae  000000ae  00000142  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.VSEN_voidInit 00000006  00000f92  00000f92  00001026  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.VSEN_f32GetVoltageReading 00000036  00000d8c  00000d8c  00000e20  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.ACS712_voidInit 00000006  00000f98  00000f98  0000102c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.ACS712_f32GetCurrentReading 00000042  00000c96  00000c96  00000d2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.CALC_voidPeriodicFunc 000000ae  00000602  00000602  00000696  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.CALC_voidInit 00000020  00000e90  00000e90  00000f24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.CALC_f64GetEnergy_mJ 00000012  00000f0e  00000f0e  00000fa2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.main    00000036  00000dc2  00000dc2  00000e56  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .bss.Local_u16Count.2436 00000002  00800094  00800094  0000104a  2**0
                  ALLOC
 54 .bss.ADC_u16ptrADCResult 00000002  00800096  00800096  0000104a  2**0
                  ALLOC
 55 .bss.TMR_ptrFuncCallBack 00000020  00800074  00800074  0000104a  2**0
                  ALLOC
 56 .text         0000000e  00000f20  00000f20  00000fb4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text         000000ce  00000534  00000534  000005c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text         00000008  00000f7c  00000f7c  00001010  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text         000000de  00000382  00000382  00000416  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text         0000005e  000008d4  000008d4  00000968  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text         0000007a  000006b0  000006b0  00000744  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text         0000000c  00000f58  00000f58  00000fec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text         00000006  00000f9e  00000f9e  00001032  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text         0000000e  00000f2e  00000f2e  00000fc2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text         0000000e  00000f3c  00000f3c  00000fd0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text         00000022  00000e6e  00000e6e  00000f02  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text         00000044  00000c0e  00000c0e  00000ca2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text         0000000e  00000f4a  00000f4a  00000fde  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text         00000008  00000f84  00000f84  00001018  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text         000000d4  00000460  00000460  000004f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.libgcc.div 00000044  00000c52  00000c52  00000ce6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.__dummy_fini 00000002  00000fb0  00000fb0  00001044  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.__dummy_funcs_on_exit 00000002  00000fb2  00000fb2  00001046  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.__dummy_simulator_exit 00000002  00000fb4  00000fb4  00001048  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.exit    00000016  00000ee4  00000ee4  00000f78  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text._Exit   00000004  00000fac  00000fac  00001040  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2d 00 	jmp	0x5a	; 0x5a <__ctors_end>
   4:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
   8:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
   c:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  10:	0c 94 b8 05 	jmp	0xb70	; 0xb70 <__vector_4>
  14:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__vector_5>
  18:	0c 94 66 05 	jmp	0xacc	; 0xacc <__vector_6>
  1c:	0c 94 3d 05 	jmp	0xa7a	; 0xa7a <__vector_7>
  20:	0c 94 14 05 	jmp	0xa28	; 0xa28 <__vector_8>
  24:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__vector_9>
  28:	0c 94 c2 04 	jmp	0x984	; 0x984 <__vector_10>
  2c:	0c 94 99 04 	jmp	0x932	; 0x932 <__vector_11>
  30:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  34:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  38:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  3c:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  40:	0c 94 08 04 	jmp	0x810	; 0x810 <__vector_16>
  44:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  48:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  4c:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>
  50:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__bad_interrupt>

00000054 <.dinit>:
  54:	00 60       	ori	r16, 0x00	; 0
  56:	00 98       	cbi	0x00, 0	; 0
  58:	80 00       	.word	0x0080	; ????

0000005a <__ctors_end>:
  5a:	11 24       	eor	r1, r1
  5c:	1f be       	out	0x3f, r1	; 63
  5e:	cf e5       	ldi	r28, 0x5F	; 95
  60:	d8 e0       	ldi	r29, 0x08	; 8
  62:	de bf       	out	0x3e, r29	; 62
  64:	cd bf       	out	0x3d, r28	; 61

00000066 <__do_copy_data>:
  66:	e4 e5       	ldi	r30, 0x54	; 84
  68:	f0 e0       	ldi	r31, 0x00	; 0
  6a:	40 e0       	ldi	r20, 0x00	; 0
  6c:	17 c0       	rjmp	.+46     	; 0x9c <__do_clear_bss+0x8>
  6e:	b5 91       	lpm	r27, Z+
  70:	a5 91       	lpm	r26, Z+
  72:	35 91       	lpm	r19, Z+
  74:	25 91       	lpm	r18, Z+
  76:	05 91       	lpm	r16, Z+
  78:	07 fd       	sbrc	r16, 7
  7a:	0c c0       	rjmp	.+24     	; 0x94 <__do_clear_bss>
  7c:	95 91       	lpm	r25, Z+
  7e:	85 91       	lpm	r24, Z+
  80:	ef 01       	movw	r28, r30
  82:	f9 2f       	mov	r31, r25
  84:	e8 2f       	mov	r30, r24
  86:	05 90       	lpm	r0, Z+
  88:	0d 92       	st	X+, r0
  8a:	a2 17       	cp	r26, r18
  8c:	b3 07       	cpc	r27, r19
  8e:	d9 f7       	brne	.-10     	; 0x86 <__do_copy_data+0x20>
  90:	fe 01       	movw	r30, r28
  92:	04 c0       	rjmp	.+8      	; 0x9c <__do_clear_bss+0x8>

00000094 <__do_clear_bss>:
  94:	1d 92       	st	X+, r1
  96:	a2 17       	cp	r26, r18
  98:	b3 07       	cpc	r27, r19
  9a:	e1 f7       	brne	.-8      	; 0x94 <__do_clear_bss>
  9c:	e9 35       	cpi	r30, 0x59	; 89
  9e:	f4 07       	cpc	r31, r20
  a0:	31 f7       	brne	.-52     	; 0x6e <__do_copy_data+0x8>
  a2:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <main>
  a6:	0c 94 72 07 	jmp	0xee4	; 0xee4 <exit>

000000aa <_exit>:
  aa:	f8 94       	cli

000000ac <__stop_program>:
  ac:	ff cf       	rjmp	.-2      	; 0xac <__stop_program>

Disassembly of section .text:

00000fa4 <__bad_interrupt>:
 fa4:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.TMR0_voidInit:

00000e24 <TMR0_voidInit>:
void LCD_voidSetCursorPosition(u8 copy_u8XPosition, u8 copy_u8YPosition)
{
	switch (copy_u8YPosition)
	{
		case LCD_LINE1: LCD_voidSendCMD(0x80 + copy_u8XPosition); break;
		case LCD_LINE2: LCD_voidSendCMD(0xC0 + copy_u8XPosition); break;
 e24:	83 b7       	in	r24, 0x33	; 51
 e26:	8f 7b       	andi	r24, 0xBF	; 191
 e28:	83 bf       	out	0x33, r24	; 51
 e2a:	83 b7       	in	r24, 0x33	; 51
 e2c:	87 7f       	andi	r24, 0xF7	; 247
 e2e:	83 bf       	out	0x33, r24	; 51
 e30:	89 b7       	in	r24, 0x39	; 57
 e32:	81 60       	ori	r24, 0x01	; 1
 e34:	89 bf       	out	0x39, r24	; 57
 e36:	83 b7       	in	r24, 0x33	; 51
 e38:	8b 7f       	andi	r24, 0xFB	; 251
 e3a:	83 bf       	out	0x33, r24	; 51
 e3c:	83 b7       	in	r24, 0x33	; 51
 e3e:	82 60       	ori	r24, 0x02	; 2
 e40:	83 bf       	out	0x33, r24	; 51
 e42:	83 b7       	in	r24, 0x33	; 51
 e44:	8e 7f       	andi	r24, 0xFE	; 254
 e46:	83 bf       	out	0x33, r24	; 51
 e48:	08 95       	ret

Disassembly of section .text.TMR0_voidSetOVF:

00000fa8 <TMR0_voidSetOVF>:
	#endif
}

void TMR0_voidSetOVF(u8 copy_u8PreloadVal)
{
	TCNT0 = copy_u8PreloadVal;
 fa8:	82 bf       	out	0x32, r24	; 50
 faa:	08 95       	ret

Disassembly of section .text.TMR_voidCallBack:

00000ece <TMR_voidCallBack>:
 ece:	00 97       	sbiw	r24, 0x00	; 0
 ed0:	41 f0       	breq	.+16     	; 0xee2 <TMR_voidCallBack+0x14>
 ed2:	e6 2f       	mov	r30, r22
 ed4:	f0 e0       	ldi	r31, 0x00	; 0
 ed6:	ee 0f       	add	r30, r30
 ed8:	ff 1f       	adc	r31, r31
 eda:	ec 58       	subi	r30, 0x8C	; 140
 edc:	ff 4f       	sbci	r31, 0xFF	; 255
 ede:	91 83       	std	Z+1, r25	; 0x01
 ee0:	80 83       	st	Z, r24
 ee2:	08 95       	ret

Disassembly of section .text.__vector_11:

00000932 <__vector_11>:
 932:	1f 92       	push	r1
 934:	0f 92       	push	r0
 936:	0f b6       	in	r0, 0x3f	; 63
 938:	0f 92       	push	r0
 93a:	11 24       	eor	r1, r1
 93c:	2f 93       	push	r18
 93e:	3f 93       	push	r19
 940:	4f 93       	push	r20
 942:	5f 93       	push	r21
 944:	6f 93       	push	r22
 946:	7f 93       	push	r23
 948:	8f 93       	push	r24
 94a:	9f 93       	push	r25
 94c:	af 93       	push	r26
 94e:	bf 93       	push	r27
 950:	ef 93       	push	r30
 952:	ff 93       	push	r31
 954:	e0 91 8a 00 	lds	r30, 0x008A	; 0x80008a <_end+0x16>
 958:	f0 91 8b 00 	lds	r31, 0x008B	; 0x80008b <_end+0x17>
 95c:	30 97       	sbiw	r30, 0x00	; 0
 95e:	09 f0       	breq	.+2      	; 0x962 <__vector_11+0x30>
 960:	09 95       	icall
 962:	ff 91       	pop	r31
 964:	ef 91       	pop	r30
 966:	bf 91       	pop	r27
 968:	af 91       	pop	r26
 96a:	9f 91       	pop	r25
 96c:	8f 91       	pop	r24
 96e:	7f 91       	pop	r23
 970:	6f 91       	pop	r22
 972:	5f 91       	pop	r21
 974:	4f 91       	pop	r20
 976:	3f 91       	pop	r19
 978:	2f 91       	pop	r18
 97a:	0f 90       	pop	r0
 97c:	0f be       	out	0x3f, r0	; 63
 97e:	0f 90       	pop	r0
 980:	1f 90       	pop	r1
 982:	18 95       	reti

Disassembly of section .text.__vector_10:

00000984 <__vector_10>:
 984:	1f 92       	push	r1
 986:	0f 92       	push	r0
 988:	0f b6       	in	r0, 0x3f	; 63
 98a:	0f 92       	push	r0
 98c:	11 24       	eor	r1, r1
 98e:	2f 93       	push	r18
 990:	3f 93       	push	r19
 992:	4f 93       	push	r20
 994:	5f 93       	push	r21
 996:	6f 93       	push	r22
 998:	7f 93       	push	r23
 99a:	8f 93       	push	r24
 99c:	9f 93       	push	r25
 99e:	af 93       	push	r26
 9a0:	bf 93       	push	r27
 9a2:	ef 93       	push	r30
 9a4:	ff 93       	push	r31
 9a6:	e0 91 88 00 	lds	r30, 0x0088	; 0x800088 <_end+0x14>
 9aa:	f0 91 89 00 	lds	r31, 0x0089	; 0x800089 <_end+0x15>
 9ae:	30 97       	sbiw	r30, 0x00	; 0
 9b0:	09 f0       	breq	.+2      	; 0x9b4 <__vector_10+0x30>
 9b2:	09 95       	icall
 9b4:	ff 91       	pop	r31
 9b6:	ef 91       	pop	r30
 9b8:	bf 91       	pop	r27
 9ba:	af 91       	pop	r26
 9bc:	9f 91       	pop	r25
 9be:	8f 91       	pop	r24
 9c0:	7f 91       	pop	r23
 9c2:	6f 91       	pop	r22
 9c4:	5f 91       	pop	r21
 9c6:	4f 91       	pop	r20
 9c8:	3f 91       	pop	r19
 9ca:	2f 91       	pop	r18
 9cc:	0f 90       	pop	r0
 9ce:	0f be       	out	0x3f, r0	; 63
 9d0:	0f 90       	pop	r0
 9d2:	1f 90       	pop	r1
 9d4:	18 95       	reti

Disassembly of section .text.__vector_9:

000009d6 <__vector_9>:
 9d6:	1f 92       	push	r1
 9d8:	0f 92       	push	r0
 9da:	0f b6       	in	r0, 0x3f	; 63
 9dc:	0f 92       	push	r0
 9de:	11 24       	eor	r1, r1
 9e0:	2f 93       	push	r18
 9e2:	3f 93       	push	r19
 9e4:	4f 93       	push	r20
 9e6:	5f 93       	push	r21
 9e8:	6f 93       	push	r22
 9ea:	7f 93       	push	r23
 9ec:	8f 93       	push	r24
 9ee:	9f 93       	push	r25
 9f0:	af 93       	push	r26
 9f2:	bf 93       	push	r27
 9f4:	ef 93       	push	r30
 9f6:	ff 93       	push	r31
 9f8:	e0 91 86 00 	lds	r30, 0x0086	; 0x800086 <_end+0x12>
 9fc:	f0 91 87 00 	lds	r31, 0x0087	; 0x800087 <_end+0x13>
 a00:	30 97       	sbiw	r30, 0x00	; 0
 a02:	09 f0       	breq	.+2      	; 0xa06 <__vector_9+0x30>
 a04:	09 95       	icall
 a06:	ff 91       	pop	r31
 a08:	ef 91       	pop	r30
 a0a:	bf 91       	pop	r27
 a0c:	af 91       	pop	r26
 a0e:	9f 91       	pop	r25
 a10:	8f 91       	pop	r24
 a12:	7f 91       	pop	r23
 a14:	6f 91       	pop	r22
 a16:	5f 91       	pop	r21
 a18:	4f 91       	pop	r20
 a1a:	3f 91       	pop	r19
 a1c:	2f 91       	pop	r18
 a1e:	0f 90       	pop	r0
 a20:	0f be       	out	0x3f, r0	; 63
 a22:	0f 90       	pop	r0
 a24:	1f 90       	pop	r1
 a26:	18 95       	reti

Disassembly of section .text.__vector_8:

00000a28 <__vector_8>:
 a28:	1f 92       	push	r1
 a2a:	0f 92       	push	r0
 a2c:	0f b6       	in	r0, 0x3f	; 63
 a2e:	0f 92       	push	r0
 a30:	11 24       	eor	r1, r1
 a32:	2f 93       	push	r18
 a34:	3f 93       	push	r19
 a36:	4f 93       	push	r20
 a38:	5f 93       	push	r21
 a3a:	6f 93       	push	r22
 a3c:	7f 93       	push	r23
 a3e:	8f 93       	push	r24
 a40:	9f 93       	push	r25
 a42:	af 93       	push	r26
 a44:	bf 93       	push	r27
 a46:	ef 93       	push	r30
 a48:	ff 93       	push	r31
 a4a:	e0 91 84 00 	lds	r30, 0x0084	; 0x800084 <_end+0x10>
 a4e:	f0 91 85 00 	lds	r31, 0x0085	; 0x800085 <_end+0x11>
 a52:	30 97       	sbiw	r30, 0x00	; 0
 a54:	09 f0       	breq	.+2      	; 0xa58 <__vector_8+0x30>
 a56:	09 95       	icall
 a58:	ff 91       	pop	r31
 a5a:	ef 91       	pop	r30
 a5c:	bf 91       	pop	r27
 a5e:	af 91       	pop	r26
 a60:	9f 91       	pop	r25
 a62:	8f 91       	pop	r24
 a64:	7f 91       	pop	r23
 a66:	6f 91       	pop	r22
 a68:	5f 91       	pop	r21
 a6a:	4f 91       	pop	r20
 a6c:	3f 91       	pop	r19
 a6e:	2f 91       	pop	r18
 a70:	0f 90       	pop	r0
 a72:	0f be       	out	0x3f, r0	; 63
 a74:	0f 90       	pop	r0
 a76:	1f 90       	pop	r1
 a78:	18 95       	reti

Disassembly of section .text.__vector_7:

00000a7a <__vector_7>:
 a7a:	1f 92       	push	r1
 a7c:	0f 92       	push	r0
 a7e:	0f b6       	in	r0, 0x3f	; 63
 a80:	0f 92       	push	r0
 a82:	11 24       	eor	r1, r1
 a84:	2f 93       	push	r18
 a86:	3f 93       	push	r19
 a88:	4f 93       	push	r20
 a8a:	5f 93       	push	r21
 a8c:	6f 93       	push	r22
 a8e:	7f 93       	push	r23
 a90:	8f 93       	push	r24
 a92:	9f 93       	push	r25
 a94:	af 93       	push	r26
 a96:	bf 93       	push	r27
 a98:	ef 93       	push	r30
 a9a:	ff 93       	push	r31
 a9c:	e0 91 82 00 	lds	r30, 0x0082	; 0x800082 <_end+0xe>
 aa0:	f0 91 83 00 	lds	r31, 0x0083	; 0x800083 <_end+0xf>
 aa4:	30 97       	sbiw	r30, 0x00	; 0
 aa6:	09 f0       	breq	.+2      	; 0xaaa <__vector_7+0x30>
 aa8:	09 95       	icall
 aaa:	ff 91       	pop	r31
 aac:	ef 91       	pop	r30
 aae:	bf 91       	pop	r27
 ab0:	af 91       	pop	r26
 ab2:	9f 91       	pop	r25
 ab4:	8f 91       	pop	r24
 ab6:	7f 91       	pop	r23
 ab8:	6f 91       	pop	r22
 aba:	5f 91       	pop	r21
 abc:	4f 91       	pop	r20
 abe:	3f 91       	pop	r19
 ac0:	2f 91       	pop	r18
 ac2:	0f 90       	pop	r0
 ac4:	0f be       	out	0x3f, r0	; 63
 ac6:	0f 90       	pop	r0
 ac8:	1f 90       	pop	r1
 aca:	18 95       	reti

Disassembly of section .text.__vector_6:

00000acc <__vector_6>:
 acc:	1f 92       	push	r1
 ace:	0f 92       	push	r0
 ad0:	0f b6       	in	r0, 0x3f	; 63
 ad2:	0f 92       	push	r0
 ad4:	11 24       	eor	r1, r1
 ad6:	2f 93       	push	r18
 ad8:	3f 93       	push	r19
 ada:	4f 93       	push	r20
 adc:	5f 93       	push	r21
 ade:	6f 93       	push	r22
 ae0:	7f 93       	push	r23
 ae2:	8f 93       	push	r24
 ae4:	9f 93       	push	r25
 ae6:	af 93       	push	r26
 ae8:	bf 93       	push	r27
 aea:	ef 93       	push	r30
 aec:	ff 93       	push	r31
 aee:	e0 91 80 00 	lds	r30, 0x0080	; 0x800080 <_end+0xc>
 af2:	f0 91 81 00 	lds	r31, 0x0081	; 0x800081 <_end+0xd>
 af6:	30 97       	sbiw	r30, 0x00	; 0
 af8:	09 f0       	breq	.+2      	; 0xafc <__vector_6+0x30>
 afa:	09 95       	icall
 afc:	ff 91       	pop	r31
 afe:	ef 91       	pop	r30
 b00:	bf 91       	pop	r27
 b02:	af 91       	pop	r26
 b04:	9f 91       	pop	r25
 b06:	8f 91       	pop	r24
 b08:	7f 91       	pop	r23
 b0a:	6f 91       	pop	r22
 b0c:	5f 91       	pop	r21
 b0e:	4f 91       	pop	r20
 b10:	3f 91       	pop	r19
 b12:	2f 91       	pop	r18
 b14:	0f 90       	pop	r0
 b16:	0f be       	out	0x3f, r0	; 63
 b18:	0f 90       	pop	r0
 b1a:	1f 90       	pop	r1
 b1c:	18 95       	reti

Disassembly of section .text.__vector_5:

00000b1e <__vector_5>:
 b1e:	1f 92       	push	r1
 b20:	0f 92       	push	r0
 b22:	0f b6       	in	r0, 0x3f	; 63
 b24:	0f 92       	push	r0
 b26:	11 24       	eor	r1, r1
 b28:	2f 93       	push	r18
 b2a:	3f 93       	push	r19
 b2c:	4f 93       	push	r20
 b2e:	5f 93       	push	r21
 b30:	6f 93       	push	r22
 b32:	7f 93       	push	r23
 b34:	8f 93       	push	r24
 b36:	9f 93       	push	r25
 b38:	af 93       	push	r26
 b3a:	bf 93       	push	r27
 b3c:	ef 93       	push	r30
 b3e:	ff 93       	push	r31
 b40:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <_end+0xa>
 b44:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <_end+0xb>
 b48:	30 97       	sbiw	r30, 0x00	; 0
 b4a:	09 f0       	breq	.+2      	; 0xb4e <__vector_5+0x30>
 b4c:	09 95       	icall
 b4e:	ff 91       	pop	r31
 b50:	ef 91       	pop	r30
 b52:	bf 91       	pop	r27
 b54:	af 91       	pop	r26
 b56:	9f 91       	pop	r25
 b58:	8f 91       	pop	r24
 b5a:	7f 91       	pop	r23
 b5c:	6f 91       	pop	r22
 b5e:	5f 91       	pop	r21
 b60:	4f 91       	pop	r20
 b62:	3f 91       	pop	r19
 b64:	2f 91       	pop	r18
 b66:	0f 90       	pop	r0
 b68:	0f be       	out	0x3f, r0	; 63
 b6a:	0f 90       	pop	r0
 b6c:	1f 90       	pop	r1
 b6e:	18 95       	reti

Disassembly of section .text.__vector_4:

00000b70 <__vector_4>:
 b70:	1f 92       	push	r1
 b72:	0f 92       	push	r0
 b74:	0f b6       	in	r0, 0x3f	; 63
 b76:	0f 92       	push	r0
 b78:	11 24       	eor	r1, r1
 b7a:	2f 93       	push	r18
 b7c:	3f 93       	push	r19
 b7e:	4f 93       	push	r20
 b80:	5f 93       	push	r21
 b82:	6f 93       	push	r22
 b84:	7f 93       	push	r23
 b86:	8f 93       	push	r24
 b88:	9f 93       	push	r25
 b8a:	af 93       	push	r26
 b8c:	bf 93       	push	r27
 b8e:	ef 93       	push	r30
 b90:	ff 93       	push	r31
 b92:	e0 91 7c 00 	lds	r30, 0x007C	; 0x80007c <_end+0x8>
 b96:	f0 91 7d 00 	lds	r31, 0x007D	; 0x80007d <_end+0x9>
 b9a:	30 97       	sbiw	r30, 0x00	; 0
 b9c:	09 f0       	breq	.+2      	; 0xba0 <__vector_4+0x30>
 b9e:	09 95       	icall
 ba0:	ff 91       	pop	r31
 ba2:	ef 91       	pop	r30
 ba4:	bf 91       	pop	r27
 ba6:	af 91       	pop	r26
 ba8:	9f 91       	pop	r25
 baa:	8f 91       	pop	r24
 bac:	7f 91       	pop	r23
 bae:	6f 91       	pop	r22
 bb0:	5f 91       	pop	r21
 bb2:	4f 91       	pop	r20
 bb4:	3f 91       	pop	r19
 bb6:	2f 91       	pop	r18
 bb8:	0f 90       	pop	r0
 bba:	0f be       	out	0x3f, r0	; 63
 bbc:	0f 90       	pop	r0
 bbe:	1f 90       	pop	r1
 bc0:	18 95       	reti

Disassembly of section .text.ADC_voidInit:

00000d56 <ADC_voidInit>:
 d56:	87 b1       	in	r24, 0x07	; 7
 d58:	8f 7b       	andi	r24, 0xBF	; 191
 d5a:	87 b9       	out	0x07, r24	; 7
 d5c:	87 b1       	in	r24, 0x07	; 7
 d5e:	8f 77       	andi	r24, 0x7F	; 127
 d60:	87 b9       	out	0x07, r24	; 7
 d62:	87 b1       	in	r24, 0x07	; 7
 d64:	8f 7d       	andi	r24, 0xDF	; 223
 d66:	87 b9       	out	0x07, r24	; 7
 d68:	86 b1       	in	r24, 0x06	; 6
 d6a:	88 7f       	andi	r24, 0xF8	; 248
 d6c:	86 b9       	out	0x06, r24	; 6
 d6e:	86 b1       	in	r24, 0x06	; 6
 d70:	86 60       	ori	r24, 0x06	; 6
 d72:	86 b9       	out	0x06, r24	; 6
 d74:	86 b1       	in	r24, 0x06	; 6
 d76:	80 62       	ori	r24, 0x20	; 32
 d78:	86 b9       	out	0x06, r24	; 6
 d7a:	80 b7       	in	r24, 0x30	; 48
 d7c:	81 71       	andi	r24, 0x11	; 17
 d7e:	80 bf       	out	0x30, r24	; 48
 d80:	80 b7       	in	r24, 0x30	; 48
 d82:	80 bf       	out	0x30, r24	; 48
 d84:	86 b1       	in	r24, 0x06	; 6
 d86:	80 68       	ori	r24, 0x80	; 128
 d88:	86 b9       	out	0x06, r24	; 6
 d8a:	08 95       	ret

Disassembly of section .text.ADC_voidDisableADCInterrupt:

00000f64 <ADC_voidDisableADCInterrupt>:
 f64:	86 b1       	in	r24, 0x06	; 6
 f66:	87 7f       	andi	r24, 0xF7	; 247
 f68:	86 b9       	out	0x06, r24	; 6
 f6a:	08 95       	ret

Disassembly of section .text.ADC_voidClearADCInterruptFlag:

00000f6c <ADC_voidClearADCInterruptFlag>:
 f6c:	86 b1       	in	r24, 0x06	; 6
 f6e:	80 61       	ori	r24, 0x10	; 16
 f70:	86 b9       	out	0x06, r24	; 6
 f72:	08 95       	ret

Disassembly of section .text.ADC_voidStartConversion:

00000f74 <ADC_voidStartConversion>:
 f74:	86 b1       	in	r24, 0x06	; 6
 f76:	80 64       	ori	r24, 0x40	; 64
 f78:	86 b9       	out	0x06, r24	; 6
 f7a:	08 95       	ret

Disassembly of section .text.ADC_u16GetResultSync:

00000876 <ADC_u16GetResultSync>:
 876:	97 b1       	in	r25, 0x07	; 7
 878:	90 7e       	andi	r25, 0xE0	; 224
 87a:	97 b9       	out	0x07, r25	; 7
 87c:	97 b1       	in	r25, 0x07	; 7
 87e:	89 2b       	or	r24, r25
 880:	87 b9       	out	0x07, r24	; 7
 882:	0e 94 ba 07 	call	0xf74	; 0xf74 <ADC_voidStartConversion>
 886:	80 e0       	ldi	r24, 0x00	; 0
 888:	90 e0       	ldi	r25, 0x00	; 0
 88a:	dc 01       	movw	r26, r24
 88c:	03 c0       	rjmp	.+6      	; 0x894 <ADC_u16GetResultSync+0x1e>
 88e:	01 96       	adiw	r24, 0x01	; 1
 890:	a1 1d       	adc	r26, r1
 892:	b1 1d       	adc	r27, r1
 894:	34 99       	sbic	0x06, 4	; 6
 896:	07 c0       	rjmp	.+14     	; 0x8a6 <ADC_u16GetResultSync+0x30>
 898:	88 38       	cpi	r24, 0x88	; 136
 89a:	2d e0       	ldi	r18, 0x0D	; 13
 89c:	92 07       	cpc	r25, r18
 89e:	21 e0       	ldi	r18, 0x01	; 1
 8a0:	a2 07       	cpc	r26, r18
 8a2:	b1 05       	cpc	r27, r1
 8a4:	a0 f3       	brcs	.-24     	; 0x88e <ADC_u16GetResultSync+0x18>
 8a6:	88 38       	cpi	r24, 0x88	; 136
 8a8:	9d 40       	sbci	r25, 0x0D	; 13
 8aa:	a1 40       	sbci	r26, 0x01	; 1
 8ac:	b1 05       	cpc	r27, r1
 8ae:	79 f0       	breq	.+30     	; 0x8ce <ADC_u16GetResultSync+0x58>
 8b0:	8f e1       	ldi	r24, 0x1F	; 31
 8b2:	9e e4       	ldi	r25, 0x4E	; 78
 8b4:	01 97       	sbiw	r24, 0x01	; 1
 8b6:	f1 f7       	brne	.-4      	; 0x8b4 <ADC_u16GetResultSync+0x3e>
 8b8:	00 c0       	rjmp	.+0      	; 0x8ba <ADC_u16GetResultSync+0x44>
 8ba:	00 00       	nop
 8bc:	0e 94 b6 07 	call	0xf6c	; 0xf6c <ADC_voidClearADCInterruptFlag>
 8c0:	24 b1       	in	r18, 0x04	; 4
 8c2:	85 b1       	in	r24, 0x05	; 5
 8c4:	90 e0       	ldi	r25, 0x00	; 0
 8c6:	98 2f       	mov	r25, r24
 8c8:	88 27       	eor	r24, r24
 8ca:	82 2b       	or	r24, r18
 8cc:	08 95       	ret
 8ce:	80 e0       	ldi	r24, 0x00	; 0
 8d0:	90 e0       	ldi	r25, 0x00	; 0
 8d2:	08 95       	ret

Disassembly of section .text.__vector_16:

00000810 <__vector_16>:
 810:	1f 92       	push	r1
 812:	0f 92       	push	r0
 814:	0f b6       	in	r0, 0x3f	; 63
 816:	0f 92       	push	r0
 818:	11 24       	eor	r1, r1
 81a:	2f 93       	push	r18
 81c:	3f 93       	push	r19
 81e:	4f 93       	push	r20
 820:	5f 93       	push	r21
 822:	6f 93       	push	r22
 824:	7f 93       	push	r23
 826:	8f 93       	push	r24
 828:	9f 93       	push	r25
 82a:	af 93       	push	r26
 82c:	bf 93       	push	r27
 82e:	ef 93       	push	r30
 830:	ff 93       	push	r31
 832:	e0 91 96 00 	lds	r30, 0x0096	; 0x800096 <ADC_u16ptrADCResult>
 836:	f0 91 97 00 	lds	r31, 0x0097	; 0x800097 <ADC_u16ptrADCResult+0x1>
 83a:	24 b1       	in	r18, 0x04	; 4
 83c:	85 b1       	in	r24, 0x05	; 5
 83e:	90 e0       	ldi	r25, 0x00	; 0
 840:	98 2f       	mov	r25, r24
 842:	88 27       	eor	r24, r24
 844:	82 2b       	or	r24, r18
 846:	91 83       	std	Z+1, r25	; 0x01
 848:	80 83       	st	Z, r24
 84a:	e0 e0       	ldi	r30, 0x00	; 0
 84c:	f0 e0       	ldi	r31, 0x00	; 0
 84e:	09 95       	icall
 850:	0e 94 b2 07 	call	0xf64	; 0xf64 <ADC_voidDisableADCInterrupt>
 854:	ff 91       	pop	r31
 856:	ef 91       	pop	r30
 858:	bf 91       	pop	r27
 85a:	af 91       	pop	r26
 85c:	9f 91       	pop	r25
 85e:	8f 91       	pop	r24
 860:	7f 91       	pop	r23
 862:	6f 91       	pop	r22
 864:	5f 91       	pop	r21
 866:	4f 91       	pop	r20
 868:	3f 91       	pop	r19
 86a:	2f 91       	pop	r18
 86c:	0f 90       	pop	r0
 86e:	0f be       	out	0x3f, r0	; 63
 870:	0f 90       	pop	r0
 872:	1f 90       	pop	r1
 874:	18 95       	reti

Disassembly of section .text.DIO_voidSetPinDirection:

000001aa <DIO_voidSetPinDirection>:
 1aa:	84 30       	cpi	r24, 0x04	; 4
 1ac:	08 f0       	brcs	.+2      	; 0x1b0 <DIO_voidSetPinDirection+0x6>
 1ae:	72 c0       	rjmp	.+228    	; 0x294 <DIO_voidSetPinDirection+0xea>
 1b0:	68 30       	cpi	r22, 0x08	; 8
 1b2:	08 f0       	brcs	.+2      	; 0x1b6 <DIO_voidSetPinDirection+0xc>
 1b4:	6f c0       	rjmp	.+222    	; 0x294 <DIO_voidSetPinDirection+0xea>
 1b6:	42 30       	cpi	r20, 0x02	; 2
 1b8:	08 f0       	brcs	.+2      	; 0x1bc <DIO_voidSetPinDirection+0x12>
 1ba:	6c c0       	rjmp	.+216    	; 0x294 <DIO_voidSetPinDirection+0xea>
 1bc:	81 30       	cpi	r24, 0x01	; 1
 1be:	01 f1       	breq	.+64     	; 0x200 <DIO_voidSetPinDirection+0x56>
 1c0:	30 f0       	brcs	.+12     	; 0x1ce <DIO_voidSetPinDirection+0x24>
 1c2:	82 30       	cpi	r24, 0x02	; 2
 1c4:	b1 f1       	breq	.+108    	; 0x232 <DIO_voidSetPinDirection+0x88>
 1c6:	83 30       	cpi	r24, 0x03	; 3
 1c8:	09 f4       	brne	.+2      	; 0x1cc <DIO_voidSetPinDirection+0x22>
 1ca:	4c c0       	rjmp	.+152    	; 0x264 <DIO_voidSetPinDirection+0xba>
 1cc:	08 95       	ret
 1ce:	41 30       	cpi	r20, 0x01	; 1
 1d0:	59 f4       	brne	.+22     	; 0x1e8 <DIO_voidSetPinDirection+0x3e>
 1d2:	2a b3       	in	r18, 0x1a	; 26
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <DIO_voidSetPinDirection+0x34>
 1da:	88 0f       	add	r24, r24
 1dc:	99 1f       	adc	r25, r25
 1de:	6a 95       	dec	r22
 1e0:	e2 f7       	brpl	.-8      	; 0x1da <DIO_voidSetPinDirection+0x30>
 1e2:	82 2b       	or	r24, r18
 1e4:	8a bb       	out	0x1a, r24	; 26
 1e6:	08 95       	ret
 1e8:	2a b3       	in	r18, 0x1a	; 26
 1ea:	81 e0       	ldi	r24, 0x01	; 1
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <DIO_voidSetPinDirection+0x4a>
 1f0:	88 0f       	add	r24, r24
 1f2:	99 1f       	adc	r25, r25
 1f4:	6a 95       	dec	r22
 1f6:	e2 f7       	brpl	.-8      	; 0x1f0 <DIO_voidSetPinDirection+0x46>
 1f8:	80 95       	com	r24
 1fa:	82 23       	and	r24, r18
 1fc:	8a bb       	out	0x1a, r24	; 26
 1fe:	08 95       	ret
 200:	41 30       	cpi	r20, 0x01	; 1
 202:	59 f4       	brne	.+22     	; 0x21a <DIO_voidSetPinDirection+0x70>
 204:	27 b3       	in	r18, 0x17	; 23
 206:	81 e0       	ldi	r24, 0x01	; 1
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	02 c0       	rjmp	.+4      	; 0x210 <DIO_voidSetPinDirection+0x66>
 20c:	88 0f       	add	r24, r24
 20e:	99 1f       	adc	r25, r25
 210:	6a 95       	dec	r22
 212:	e2 f7       	brpl	.-8      	; 0x20c <DIO_voidSetPinDirection+0x62>
 214:	82 2b       	or	r24, r18
 216:	87 bb       	out	0x17, r24	; 23
 218:	08 95       	ret
 21a:	27 b3       	in	r18, 0x17	; 23
 21c:	81 e0       	ldi	r24, 0x01	; 1
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	02 c0       	rjmp	.+4      	; 0x226 <DIO_voidSetPinDirection+0x7c>
 222:	88 0f       	add	r24, r24
 224:	99 1f       	adc	r25, r25
 226:	6a 95       	dec	r22
 228:	e2 f7       	brpl	.-8      	; 0x222 <DIO_voidSetPinDirection+0x78>
 22a:	80 95       	com	r24
 22c:	82 23       	and	r24, r18
 22e:	87 bb       	out	0x17, r24	; 23
 230:	08 95       	ret
 232:	41 30       	cpi	r20, 0x01	; 1
 234:	59 f4       	brne	.+22     	; 0x24c <DIO_voidSetPinDirection+0xa2>
 236:	24 b3       	in	r18, 0x14	; 20
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 c0       	rjmp	.+4      	; 0x242 <DIO_voidSetPinDirection+0x98>
 23e:	88 0f       	add	r24, r24
 240:	99 1f       	adc	r25, r25
 242:	6a 95       	dec	r22
 244:	e2 f7       	brpl	.-8      	; 0x23e <DIO_voidSetPinDirection+0x94>
 246:	82 2b       	or	r24, r18
 248:	84 bb       	out	0x14, r24	; 20
 24a:	08 95       	ret
 24c:	24 b3       	in	r18, 0x14	; 20
 24e:	81 e0       	ldi	r24, 0x01	; 1
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	02 c0       	rjmp	.+4      	; 0x258 <DIO_voidSetPinDirection+0xae>
 254:	88 0f       	add	r24, r24
 256:	99 1f       	adc	r25, r25
 258:	6a 95       	dec	r22
 25a:	e2 f7       	brpl	.-8      	; 0x254 <DIO_voidSetPinDirection+0xaa>
 25c:	80 95       	com	r24
 25e:	82 23       	and	r24, r18
 260:	84 bb       	out	0x14, r24	; 20
 262:	08 95       	ret
 264:	41 30       	cpi	r20, 0x01	; 1
 266:	59 f4       	brne	.+22     	; 0x27e <DIO_voidSetPinDirection+0xd4>
 268:	21 b3       	in	r18, 0x11	; 17
 26a:	81 e0       	ldi	r24, 0x01	; 1
 26c:	90 e0       	ldi	r25, 0x00	; 0
 26e:	02 c0       	rjmp	.+4      	; 0x274 <DIO_voidSetPinDirection+0xca>
 270:	88 0f       	add	r24, r24
 272:	99 1f       	adc	r25, r25
 274:	6a 95       	dec	r22
 276:	e2 f7       	brpl	.-8      	; 0x270 <DIO_voidSetPinDirection+0xc6>
 278:	82 2b       	or	r24, r18
 27a:	81 bb       	out	0x11, r24	; 17
 27c:	08 95       	ret
 27e:	21 b3       	in	r18, 0x11	; 17
 280:	81 e0       	ldi	r24, 0x01	; 1
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	02 c0       	rjmp	.+4      	; 0x28a <DIO_voidSetPinDirection+0xe0>
 286:	88 0f       	add	r24, r24
 288:	99 1f       	adc	r25, r25
 28a:	6a 95       	dec	r22
 28c:	e2 f7       	brpl	.-8      	; 0x286 <DIO_voidSetPinDirection+0xdc>
 28e:	80 95       	com	r24
 290:	82 23       	and	r24, r18
 292:	81 bb       	out	0x11, r24	; 17
 294:	08 95       	ret

Disassembly of section .text.DIO_voidSetPinValue:

00000296 <DIO_voidSetPinValue>:
 296:	84 30       	cpi	r24, 0x04	; 4
 298:	08 f0       	brcs	.+2      	; 0x29c <DIO_voidSetPinValue+0x6>
 29a:	72 c0       	rjmp	.+228    	; 0x380 <DIO_voidSetPinValue+0xea>
 29c:	68 30       	cpi	r22, 0x08	; 8
 29e:	08 f0       	brcs	.+2      	; 0x2a2 <DIO_voidSetPinValue+0xc>
 2a0:	6f c0       	rjmp	.+222    	; 0x380 <DIO_voidSetPinValue+0xea>
 2a2:	42 30       	cpi	r20, 0x02	; 2
 2a4:	08 f0       	brcs	.+2      	; 0x2a8 <DIO_voidSetPinValue+0x12>
 2a6:	6c c0       	rjmp	.+216    	; 0x380 <DIO_voidSetPinValue+0xea>
 2a8:	81 30       	cpi	r24, 0x01	; 1
 2aa:	01 f1       	breq	.+64     	; 0x2ec <DIO_voidSetPinValue+0x56>
 2ac:	30 f0       	brcs	.+12     	; 0x2ba <DIO_voidSetPinValue+0x24>
 2ae:	82 30       	cpi	r24, 0x02	; 2
 2b0:	b1 f1       	breq	.+108    	; 0x31e <DIO_voidSetPinValue+0x88>
 2b2:	83 30       	cpi	r24, 0x03	; 3
 2b4:	09 f4       	brne	.+2      	; 0x2b8 <DIO_voidSetPinValue+0x22>
 2b6:	4c c0       	rjmp	.+152    	; 0x350 <DIO_voidSetPinValue+0xba>
 2b8:	08 95       	ret
 2ba:	41 30       	cpi	r20, 0x01	; 1
 2bc:	59 f4       	brne	.+22     	; 0x2d4 <DIO_voidSetPinValue+0x3e>
 2be:	2b b3       	in	r18, 0x1b	; 27
 2c0:	81 e0       	ldi	r24, 0x01	; 1
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	02 c0       	rjmp	.+4      	; 0x2ca <DIO_voidSetPinValue+0x34>
 2c6:	88 0f       	add	r24, r24
 2c8:	99 1f       	adc	r25, r25
 2ca:	6a 95       	dec	r22
 2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <DIO_voidSetPinValue+0x30>
 2ce:	82 2b       	or	r24, r18
 2d0:	8b bb       	out	0x1b, r24	; 27
 2d2:	08 95       	ret
 2d4:	2b b3       	in	r18, 0x1b	; 27
 2d6:	81 e0       	ldi	r24, 0x01	; 1
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	02 c0       	rjmp	.+4      	; 0x2e0 <DIO_voidSetPinValue+0x4a>
 2dc:	88 0f       	add	r24, r24
 2de:	99 1f       	adc	r25, r25
 2e0:	6a 95       	dec	r22
 2e2:	e2 f7       	brpl	.-8      	; 0x2dc <DIO_voidSetPinValue+0x46>
 2e4:	80 95       	com	r24
 2e6:	82 23       	and	r24, r18
 2e8:	8b bb       	out	0x1b, r24	; 27
 2ea:	08 95       	ret
 2ec:	41 30       	cpi	r20, 0x01	; 1
 2ee:	59 f4       	brne	.+22     	; 0x306 <DIO_voidSetPinValue+0x70>
 2f0:	28 b3       	in	r18, 0x18	; 24
 2f2:	81 e0       	ldi	r24, 0x01	; 1
 2f4:	90 e0       	ldi	r25, 0x00	; 0
 2f6:	02 c0       	rjmp	.+4      	; 0x2fc <DIO_voidSetPinValue+0x66>
 2f8:	88 0f       	add	r24, r24
 2fa:	99 1f       	adc	r25, r25
 2fc:	6a 95       	dec	r22
 2fe:	e2 f7       	brpl	.-8      	; 0x2f8 <DIO_voidSetPinValue+0x62>
 300:	82 2b       	or	r24, r18
 302:	88 bb       	out	0x18, r24	; 24
 304:	08 95       	ret
 306:	28 b3       	in	r18, 0x18	; 24
 308:	81 e0       	ldi	r24, 0x01	; 1
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	02 c0       	rjmp	.+4      	; 0x312 <DIO_voidSetPinValue+0x7c>
 30e:	88 0f       	add	r24, r24
 310:	99 1f       	adc	r25, r25
 312:	6a 95       	dec	r22
 314:	e2 f7       	brpl	.-8      	; 0x30e <DIO_voidSetPinValue+0x78>
 316:	80 95       	com	r24
 318:	82 23       	and	r24, r18
 31a:	88 bb       	out	0x18, r24	; 24
 31c:	08 95       	ret
 31e:	41 30       	cpi	r20, 0x01	; 1
 320:	59 f4       	brne	.+22     	; 0x338 <DIO_voidSetPinValue+0xa2>
 322:	25 b3       	in	r18, 0x15	; 21
 324:	81 e0       	ldi	r24, 0x01	; 1
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	02 c0       	rjmp	.+4      	; 0x32e <DIO_voidSetPinValue+0x98>
 32a:	88 0f       	add	r24, r24
 32c:	99 1f       	adc	r25, r25
 32e:	6a 95       	dec	r22
 330:	e2 f7       	brpl	.-8      	; 0x32a <DIO_voidSetPinValue+0x94>
 332:	82 2b       	or	r24, r18
 334:	85 bb       	out	0x15, r24	; 21
 336:	08 95       	ret
 338:	25 b3       	in	r18, 0x15	; 21
 33a:	81 e0       	ldi	r24, 0x01	; 1
 33c:	90 e0       	ldi	r25, 0x00	; 0
 33e:	02 c0       	rjmp	.+4      	; 0x344 <DIO_voidSetPinValue+0xae>
 340:	88 0f       	add	r24, r24
 342:	99 1f       	adc	r25, r25
 344:	6a 95       	dec	r22
 346:	e2 f7       	brpl	.-8      	; 0x340 <DIO_voidSetPinValue+0xaa>
 348:	80 95       	com	r24
 34a:	82 23       	and	r24, r18
 34c:	85 bb       	out	0x15, r24	; 21
 34e:	08 95       	ret
 350:	41 30       	cpi	r20, 0x01	; 1
 352:	59 f4       	brne	.+22     	; 0x36a <DIO_voidSetPinValue+0xd4>
 354:	22 b3       	in	r18, 0x12	; 18
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	02 c0       	rjmp	.+4      	; 0x360 <DIO_voidSetPinValue+0xca>
 35c:	88 0f       	add	r24, r24
 35e:	99 1f       	adc	r25, r25
 360:	6a 95       	dec	r22
 362:	e2 f7       	brpl	.-8      	; 0x35c <DIO_voidSetPinValue+0xc6>
 364:	82 2b       	or	r24, r18
 366:	82 bb       	out	0x12, r24	; 18
 368:	08 95       	ret
 36a:	22 b3       	in	r18, 0x12	; 18
 36c:	81 e0       	ldi	r24, 0x01	; 1
 36e:	90 e0       	ldi	r25, 0x00	; 0
 370:	02 c0       	rjmp	.+4      	; 0x376 <DIO_voidSetPinValue+0xe0>
 372:	88 0f       	add	r24, r24
 374:	99 1f       	adc	r25, r25
 376:	6a 95       	dec	r22
 378:	e2 f7       	brpl	.-8      	; 0x372 <DIO_voidSetPinValue+0xdc>
 37a:	80 95       	com	r24
 37c:	82 23       	and	r24, r18
 37e:	82 bb       	out	0x12, r24	; 18
 380:	08 95       	ret

Disassembly of section .text.DIO_voidTogglePin:

000007a0 <DIO_voidTogglePin>:
 7a0:	84 30       	cpi	r24, 0x04	; 4
 7a2:	a8 f5       	brcc	.+106    	; 0x80e <__DATA_REGION_LENGTH__+0xe>
 7a4:	68 30       	cpi	r22, 0x08	; 8
 7a6:	98 f5       	brcc	.+102    	; 0x80e <__DATA_REGION_LENGTH__+0xe>
 7a8:	81 30       	cpi	r24, 0x01	; 1
 7aa:	89 f0       	breq	.+34     	; 0x7ce <DIO_voidTogglePin+0x2e>
 7ac:	28 f0       	brcs	.+10     	; 0x7b8 <DIO_voidTogglePin+0x18>
 7ae:	82 30       	cpi	r24, 0x02	; 2
 7b0:	c9 f0       	breq	.+50     	; 0x7e4 <DIO_voidTogglePin+0x44>
 7b2:	83 30       	cpi	r24, 0x03	; 3
 7b4:	11 f1       	breq	.+68     	; 0x7fa <DIO_voidTogglePin+0x5a>
 7b6:	08 95       	ret
 7b8:	2b b3       	in	r18, 0x1b	; 27
 7ba:	81 e0       	ldi	r24, 0x01	; 1
 7bc:	90 e0       	ldi	r25, 0x00	; 0
 7be:	02 c0       	rjmp	.+4      	; 0x7c4 <DIO_voidTogglePin+0x24>
 7c0:	88 0f       	add	r24, r24
 7c2:	99 1f       	adc	r25, r25
 7c4:	6a 95       	dec	r22
 7c6:	e2 f7       	brpl	.-8      	; 0x7c0 <DIO_voidTogglePin+0x20>
 7c8:	82 27       	eor	r24, r18
 7ca:	8b bb       	out	0x1b, r24	; 27
 7cc:	08 95       	ret
 7ce:	28 b3       	in	r18, 0x18	; 24
 7d0:	81 e0       	ldi	r24, 0x01	; 1
 7d2:	90 e0       	ldi	r25, 0x00	; 0
 7d4:	02 c0       	rjmp	.+4      	; 0x7da <DIO_voidTogglePin+0x3a>
 7d6:	88 0f       	add	r24, r24
 7d8:	99 1f       	adc	r25, r25
 7da:	6a 95       	dec	r22
 7dc:	e2 f7       	brpl	.-8      	; 0x7d6 <DIO_voidTogglePin+0x36>
 7de:	82 27       	eor	r24, r18
 7e0:	88 bb       	out	0x18, r24	; 24
 7e2:	08 95       	ret
 7e4:	25 b3       	in	r18, 0x15	; 21
 7e6:	81 e0       	ldi	r24, 0x01	; 1
 7e8:	90 e0       	ldi	r25, 0x00	; 0
 7ea:	02 c0       	rjmp	.+4      	; 0x7f0 <DIO_voidTogglePin+0x50>
 7ec:	88 0f       	add	r24, r24
 7ee:	99 1f       	adc	r25, r25
 7f0:	6a 95       	dec	r22
 7f2:	e2 f7       	brpl	.-8      	; 0x7ec <DIO_voidTogglePin+0x4c>
 7f4:	82 27       	eor	r24, r18
 7f6:	85 bb       	out	0x15, r24	; 21
 7f8:	08 95       	ret
 7fa:	22 b3       	in	r18, 0x12	; 18
 7fc:	81 e0       	ldi	r24, 0x01	; 1
 7fe:	90 e0       	ldi	r25, 0x00	; 0
 800:	02 c0       	rjmp	.+4      	; 0x806 <__DATA_REGION_LENGTH__+0x6>
 802:	88 0f       	add	r24, r24
 804:	99 1f       	adc	r25, r25
 806:	6a 95       	dec	r22
 808:	e2 f7       	brpl	.-8      	; 0x802 <__DATA_REGION_LENGTH__+0x2>
 80a:	82 27       	eor	r24, r18
 80c:	82 bb       	out	0x12, r24	; 18
 80e:	08 95       	ret

Disassembly of section .text.DIO_voidSetPortDirection:

00000df8 <DIO_voidSetPortDirection>:
 df8:	84 30       	cpi	r24, 0x04	; 4
 dfa:	98 f4       	brcc	.+38     	; 0xe22 <DIO_voidSetPortDirection+0x2a>
 dfc:	81 30       	cpi	r24, 0x01	; 1
 dfe:	49 f0       	breq	.+18     	; 0xe12 <DIO_voidSetPortDirection+0x1a>
 e00:	28 f0       	brcs	.+10     	; 0xe0c <DIO_voidSetPortDirection+0x14>
 e02:	82 30       	cpi	r24, 0x02	; 2
 e04:	49 f0       	breq	.+18     	; 0xe18 <DIO_voidSetPortDirection+0x20>
 e06:	83 30       	cpi	r24, 0x03	; 3
 e08:	51 f0       	breq	.+20     	; 0xe1e <DIO_voidSetPortDirection+0x26>
 e0a:	08 95       	ret
 e0c:	8f ef       	ldi	r24, 0xFF	; 255
 e0e:	8a bb       	out	0x1a, r24	; 26
 e10:	08 95       	ret
 e12:	8f ef       	ldi	r24, 0xFF	; 255
 e14:	87 bb       	out	0x17, r24	; 23
 e16:	08 95       	ret
 e18:	8f ef       	ldi	r24, 0xFF	; 255
 e1a:	84 bb       	out	0x14, r24	; 20
 e1c:	08 95       	ret
 e1e:	8f ef       	ldi	r24, 0xFF	; 255
 e20:	81 bb       	out	0x11, r24	; 17
 e22:	08 95       	ret

Disassembly of section .text.DIO_voidSetPortValue:

00000e4a <DIO_voidSetPortValue>:
 e4a:	84 30       	cpi	r24, 0x04	; 4
 e4c:	78 f4       	brcc	.+30     	; 0xe6c <DIO_voidSetPortValue+0x22>
 e4e:	81 30       	cpi	r24, 0x01	; 1
 e50:	41 f0       	breq	.+16     	; 0xe62 <DIO_voidSetPortValue+0x18>
 e52:	28 f0       	brcs	.+10     	; 0xe5e <DIO_voidSetPortValue+0x14>
 e54:	82 30       	cpi	r24, 0x02	; 2
 e56:	39 f0       	breq	.+14     	; 0xe66 <DIO_voidSetPortValue+0x1c>
 e58:	83 30       	cpi	r24, 0x03	; 3
 e5a:	39 f0       	breq	.+14     	; 0xe6a <DIO_voidSetPortValue+0x20>
 e5c:	08 95       	ret
 e5e:	6b bb       	out	0x1b, r22	; 27
 e60:	08 95       	ret
 e62:	68 bb       	out	0x18, r22	; 24
 e64:	08 95       	ret
 e66:	65 bb       	out	0x15, r22	; 21
 e68:	08 95       	ret
 e6a:	62 bb       	out	0x12, r22	; 18
 e6c:	08 95       	ret

Disassembly of section .text.LED_voidLEDSingleInit:

00000eb0 <LED_voidLEDSingleInit>:
 eb0:	cf 93       	push	r28
 eb2:	df 93       	push	r29
 eb4:	c8 2f       	mov	r28, r24
 eb6:	d6 2f       	mov	r29, r22
 eb8:	41 e0       	ldi	r20, 0x01	; 1
 eba:	0e 94 d5 00 	call	0x1aa	; 0x1aa <DIO_voidSetPinDirection>
 ebe:	40 e0       	ldi	r20, 0x00	; 0
 ec0:	6d 2f       	mov	r22, r29
 ec2:	8c 2f       	mov	r24, r28
 ec4:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 ec8:	df 91       	pop	r29
 eca:	cf 91       	pop	r28
 ecc:	08 95       	ret

Disassembly of section .text.LED_voidToggleLEDSingle:

00000f8c <LED_voidToggleLEDSingle>:
 f8c:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <DIO_voidTogglePin>
 f90:	08 95       	ret

Disassembly of section .text.LCD_voidSendCMD:

00000cd8 <LCD_voidSendCMD>:
 cd8:	cf 93       	push	r28
 cda:	c8 2f       	mov	r28, r24
 cdc:	40 e0       	ldi	r20, 0x00	; 0
 cde:	60 e0       	ldi	r22, 0x00	; 0
 ce0:	81 e0       	ldi	r24, 0x01	; 1
 ce2:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 ce6:	40 e0       	ldi	r20, 0x00	; 0
 ce8:	61 e0       	ldi	r22, 0x01	; 1
 cea:	81 e0       	ldi	r24, 0x01	; 1
 cec:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 cf0:	6c 2f       	mov	r22, r28
 cf2:	82 e0       	ldi	r24, 0x02	; 2
 cf4:	0e 94 25 07 	call	0xe4a	; 0xe4a <DIO_voidSetPortValue>
 cf8:	41 e0       	ldi	r20, 0x01	; 1
 cfa:	62 e0       	ldi	r22, 0x02	; 2
 cfc:	81 e0       	ldi	r24, 0x01	; 1
 cfe:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 d02:	82 e0       	ldi	r24, 0x02	; 2
 d04:	8a 95       	dec	r24
 d06:	f1 f7       	brne	.-4      	; 0xd04 <LCD_voidSendCMD+0x2c>
 d08:	00 c0       	rjmp	.+0      	; 0xd0a <LCD_voidSendCMD+0x32>
 d0a:	40 e0       	ldi	r20, 0x00	; 0
 d0c:	62 e0       	ldi	r22, 0x02	; 2
 d0e:	81 e0       	ldi	r24, 0x01	; 1
 d10:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 d14:	cf 91       	pop	r28
 d16:	08 95       	ret

Disassembly of section .text.LCD_voidInitDisplay:

0000072a <LCD_voidInitDisplay>:
 72a:	41 e0       	ldi	r20, 0x01	; 1
 72c:	60 e0       	ldi	r22, 0x00	; 0
 72e:	81 e0       	ldi	r24, 0x01	; 1
 730:	0e 94 d5 00 	call	0x1aa	; 0x1aa <DIO_voidSetPinDirection>
 734:	41 e0       	ldi	r20, 0x01	; 1
 736:	61 e0       	ldi	r22, 0x01	; 1
 738:	81 e0       	ldi	r24, 0x01	; 1
 73a:	0e 94 d5 00 	call	0x1aa	; 0x1aa <DIO_voidSetPinDirection>
 73e:	41 e0       	ldi	r20, 0x01	; 1
 740:	62 e0       	ldi	r22, 0x02	; 2
 742:	81 e0       	ldi	r24, 0x01	; 1
 744:	0e 94 d5 00 	call	0x1aa	; 0x1aa <DIO_voidSetPinDirection>
 748:	6f ef       	ldi	r22, 0xFF	; 255
 74a:	82 e0       	ldi	r24, 0x02	; 2
 74c:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <DIO_voidSetPortDirection>
 750:	2f eb       	ldi	r18, 0xBF	; 191
 752:	8a ed       	ldi	r24, 0xDA	; 218
 754:	90 e0       	ldi	r25, 0x00	; 0
 756:	21 50       	subi	r18, 0x01	; 1
 758:	80 40       	sbci	r24, 0x00	; 0
 75a:	90 40       	sbci	r25, 0x00	; 0
 75c:	e1 f7       	brne	.-8      	; 0x756 <LCD_voidInitDisplay+0x2c>
 75e:	00 c0       	rjmp	.+0      	; 0x760 <LCD_voidInitDisplay+0x36>
 760:	00 00       	nop
 762:	88 e3       	ldi	r24, 0x38	; 56
 764:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <LCD_voidSendCMD>
 768:	25 e8       	ldi	r18, 0x85	; 133
 76a:	2a 95       	dec	r18
 76c:	f1 f7       	brne	.-4      	; 0x76a <LCD_voidInitDisplay+0x40>
 76e:	00 00       	nop
 770:	8f e0       	ldi	r24, 0x0F	; 15
 772:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <LCD_voidSendCMD>
 776:	85 e8       	ldi	r24, 0x85	; 133
 778:	8a 95       	dec	r24
 77a:	f1 f7       	brne	.-4      	; 0x778 <LCD_voidInitDisplay+0x4e>
 77c:	00 00       	nop
 77e:	81 e0       	ldi	r24, 0x01	; 1
 780:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <LCD_voidSendCMD>
 784:	8f e9       	ldi	r24, 0x9F	; 159
 786:	9f e0       	ldi	r25, 0x0F	; 15
 788:	01 97       	sbiw	r24, 0x01	; 1
 78a:	f1 f7       	brne	.-4      	; 0x788 <LCD_voidInitDisplay+0x5e>
 78c:	00 c0       	rjmp	.+0      	; 0x78e <LCD_voidInitDisplay+0x64>
 78e:	00 00       	nop
 790:	86 e0       	ldi	r24, 0x06	; 6
 792:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <LCD_voidSendCMD>
 796:	95 e8       	ldi	r25, 0x85	; 133
 798:	9a 95       	dec	r25
 79a:	f1 f7       	brne	.-4      	; 0x798 <LCD_voidInitDisplay+0x6e>
 79c:	00 00       	nop
 79e:	08 95       	ret

Disassembly of section .text.LCD_voidClrDisplay:

00000efa <LCD_voidClrDisplay>:
 efa:	81 e0       	ldi	r24, 0x01	; 1
 efc:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <LCD_voidSendCMD>
 f00:	8f e9       	ldi	r24, 0x9F	; 159
 f02:	9f e0       	ldi	r25, 0x0F	; 15
 f04:	01 97       	sbiw	r24, 0x01	; 1
 f06:	f1 f7       	brne	.-4      	; 0xf04 <LCD_voidClrDisplay+0xa>
 f08:	00 c0       	rjmp	.+0      	; 0xf0a <LCD_voidClrDisplay+0x10>
 f0a:	00 00       	nop
 f0c:	08 95       	ret

Disassembly of section .text.LCD_voidDisplayChar:

00000bc2 <LCD_voidDisplayChar>:
 bc2:	cf 93       	push	r28
 bc4:	c8 2f       	mov	r28, r24
 bc6:	41 e0       	ldi	r20, 0x01	; 1
 bc8:	60 e0       	ldi	r22, 0x00	; 0
 bca:	81 e0       	ldi	r24, 0x01	; 1
 bcc:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 bd0:	40 e0       	ldi	r20, 0x00	; 0
 bd2:	61 e0       	ldi	r22, 0x01	; 1
 bd4:	81 e0       	ldi	r24, 0x01	; 1
 bd6:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 bda:	6c 2f       	mov	r22, r28
 bdc:	82 e0       	ldi	r24, 0x02	; 2
 bde:	0e 94 25 07 	call	0xe4a	; 0xe4a <DIO_voidSetPortValue>
 be2:	41 e0       	ldi	r20, 0x01	; 1
 be4:	62 e0       	ldi	r22, 0x02	; 2
 be6:	81 e0       	ldi	r24, 0x01	; 1
 be8:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 bec:	82 e0       	ldi	r24, 0x02	; 2
 bee:	8a 95       	dec	r24
 bf0:	f1 f7       	brne	.-4      	; 0xbee <LCD_voidDisplayChar+0x2c>
 bf2:	00 c0       	rjmp	.+0      	; 0xbf4 <LCD_voidDisplayChar+0x32>
 bf4:	40 e0       	ldi	r20, 0x00	; 0
 bf6:	62 e0       	ldi	r22, 0x02	; 2
 bf8:	81 e0       	ldi	r24, 0x01	; 1
 bfa:	0e 94 4b 01 	call	0x296	; 0x296 <DIO_voidSetPinValue>
 bfe:	8f e1       	ldi	r24, 0x1F	; 31
 c00:	9e e4       	ldi	r25, 0x4E	; 78
 c02:	01 97       	sbiw	r24, 0x01	; 1
 c04:	f1 f7       	brne	.-4      	; 0xc02 <LCD_voidDisplayChar+0x40>
 c06:	00 c0       	rjmp	.+0      	; 0xc08 <LCD_voidDisplayChar+0x46>
 c08:	00 00       	nop
 c0a:	cf 91       	pop	r28
 c0c:	08 95       	ret

Disassembly of section .text.LCD_voidDisplayStr:

00000d18 <LCD_voidDisplayStr>:
 d18:	cf 92       	push	r12
 d1a:	df 92       	push	r13
 d1c:	ef 92       	push	r14
 d1e:	cf 93       	push	r28
 d20:	61 15       	cp	r22, r1
 d22:	71 05       	cpc	r23, r1
 d24:	81 05       	cpc	r24, r1
 d26:	91 f0       	breq	.+36     	; 0xd4c <LCD_voidDisplayStr+0x34>
 d28:	6b 01       	movw	r12, r22
 d2a:	e8 2e       	mov	r14, r24
 d2c:	c0 e0       	ldi	r28, 0x00	; 0
 d2e:	03 c0       	rjmp	.+6      	; 0xd36 <LCD_voidDisplayStr+0x1e>
 d30:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <LCD_voidDisplayChar>
 d34:	cf 5f       	subi	r28, 0xFF	; 255
 d36:	ae 2d       	mov	r26, r14
 d38:	c6 01       	movw	r24, r12
 d3a:	8c 0f       	add	r24, r28
 d3c:	91 1d       	adc	r25, r1
 d3e:	a1 1d       	adc	r26, r1
 d40:	fc 01       	movw	r30, r24
 d42:	84 91       	lpm	r24, Z
 d44:	a7 fd       	sbrc	r26, 7
 d46:	80 81       	ld	r24, Z
 d48:	81 11       	cpse	r24, r1
 d4a:	f2 cf       	rjmp	.-28     	; 0xd30 <LCD_voidDisplayStr+0x18>
 d4c:	cf 91       	pop	r28
 d4e:	ef 90       	pop	r14
 d50:	df 90       	pop	r13
 d52:	cf 90       	pop	r12
 d54:	08 95       	ret

Disassembly of section .text.LCD_voidDisplayInt:

000000ae <LCD_voidDisplayInt>:
  ae:	8f 92       	push	r8
  b0:	9f 92       	push	r9
  b2:	af 92       	push	r10
  b4:	bf 92       	push	r11
  b6:	cf 92       	push	r12
  b8:	df 92       	push	r13
  ba:	ef 92       	push	r14
  bc:	ff 92       	push	r15
  be:	1f 93       	push	r17
  c0:	cf 93       	push	r28
  c2:	df 93       	push	r29
  c4:	cd b7       	in	r28, 0x3d	; 61
  c6:	de b7       	in	r29, 0x3e	; 62
  c8:	2a 97       	sbiw	r28, 0x0a	; 10
  ca:	0f b6       	in	r0, 0x3f	; 63
  cc:	f8 94       	cli
  ce:	de bf       	out	0x3e, r29	; 62
  d0:	0f be       	out	0x3f, r0	; 63
  d2:	cd bf       	out	0x3d, r28	; 61
  d4:	6b 01       	movw	r12, r22
  d6:	7c 01       	movw	r14, r24
  d8:	60 e0       	ldi	r22, 0x00	; 0
  da:	70 e0       	ldi	r23, 0x00	; 0
  dc:	cb 01       	movw	r24, r22
  de:	10 e0       	ldi	r17, 0x00	; 0
  e0:	25 c0       	rjmp	.+74     	; 0x12c <LCD_voidDisplayInt+0x7e>
  e2:	dc 01       	movw	r26, r24
  e4:	cb 01       	movw	r24, r22
  e6:	88 0f       	add	r24, r24
  e8:	99 1f       	adc	r25, r25
  ea:	aa 1f       	adc	r26, r26
  ec:	bb 1f       	adc	r27, r27
  ee:	4c 01       	movw	r8, r24
  f0:	5d 01       	movw	r10, r26
  f2:	88 0c       	add	r8, r8
  f4:	99 1c       	adc	r9, r9
  f6:	aa 1c       	adc	r10, r10
  f8:	bb 1c       	adc	r11, r11
  fa:	88 0c       	add	r8, r8
  fc:	99 1c       	adc	r9, r9
  fe:	aa 1c       	adc	r10, r10
 100:	bb 1c       	adc	r11, r11
 102:	88 0e       	add	r8, r24
 104:	99 1e       	adc	r9, r25
 106:	aa 1e       	adc	r10, r26
 108:	bb 1e       	adc	r11, r27
 10a:	c7 01       	movw	r24, r14
 10c:	b6 01       	movw	r22, r12
 10e:	2a e0       	ldi	r18, 0x0A	; 10
 110:	30 e0       	ldi	r19, 0x00	; 0
 112:	40 e0       	ldi	r20, 0x00	; 0
 114:	50 e0       	ldi	r21, 0x00	; 0
 116:	0e 94 29 06 	call	0xc52	; 0xc52 <__udivmodsi4>
 11a:	68 0d       	add	r22, r8
 11c:	79 1d       	adc	r23, r9
 11e:	8a 1d       	adc	r24, r10
 120:	9b 1d       	adc	r25, r11
 122:	c2 2e       	mov	r12, r18
 124:	d3 2e       	mov	r13, r19
 126:	e4 2e       	mov	r14, r20
 128:	f5 2e       	mov	r15, r21
 12a:	1f 5f       	subi	r17, 0xFF	; 255
 12c:	c1 14       	cp	r12, r1
 12e:	d1 04       	cpc	r13, r1
 130:	e1 04       	cpc	r14, r1
 132:	f1 04       	cpc	r15, r1
 134:	b1 f6       	brne	.-84     	; 0xe2 <LCD_voidDisplayInt+0x34>
 136:	f1 2c       	mov	r15, r1
 138:	13 c0       	rjmp	.+38     	; 0x160 <LCD_voidDisplayInt+0xb2>
 13a:	2a e0       	ldi	r18, 0x0A	; 10
 13c:	30 e0       	ldi	r19, 0x00	; 0
 13e:	40 e0       	ldi	r20, 0x00	; 0
 140:	50 e0       	ldi	r21, 0x00	; 0
 142:	0e 94 29 06 	call	0xc52	; 0xc52 <__udivmodsi4>
 146:	e1 e0       	ldi	r30, 0x01	; 1
 148:	f0 e0       	ldi	r31, 0x00	; 0
 14a:	ec 0f       	add	r30, r28
 14c:	fd 1f       	adc	r31, r29
 14e:	ec 0d       	add	r30, r12
 150:	fd 1d       	adc	r31, r13
 152:	60 5d       	subi	r22, 0xD0	; 208
 154:	60 83       	st	Z, r22
 156:	62 2f       	mov	r22, r18
 158:	73 2f       	mov	r23, r19
 15a:	84 2f       	mov	r24, r20
 15c:	95 2f       	mov	r25, r21
 15e:	f3 94       	inc	r15
 160:	cf 2c       	mov	r12, r15
 162:	0f 2c       	mov	r0, r15
 164:	00 0c       	add	r0, r0
 166:	dd 08       	sbc	r13, r13
 168:	21 2f       	mov	r18, r17
 16a:	30 e0       	ldi	r19, 0x00	; 0
 16c:	c2 16       	cp	r12, r18
 16e:	d3 06       	cpc	r13, r19
 170:	24 f3       	brlt	.-56     	; 0x13a <LCD_voidDisplayInt+0x8c>
 172:	be 01       	movw	r22, r28
 174:	6f 5f       	subi	r22, 0xFF	; 255
 176:	7f 4f       	sbci	r23, 0xFF	; 255
 178:	fb 01       	movw	r30, r22
 17a:	e2 0f       	add	r30, r18
 17c:	f3 1f       	adc	r31, r19
 17e:	10 82       	st	Z, r1
 180:	80 e8       	ldi	r24, 0x80	; 128
 182:	0e 94 8c 06 	call	0xd18	; 0xd18 <LCD_voidDisplayStr>
 186:	2a 96       	adiw	r28, 0x0a	; 10
 188:	0f b6       	in	r0, 0x3f	; 63
 18a:	f8 94       	cli
 18c:	de bf       	out	0x3e, r29	; 62
 18e:	0f be       	out	0x3f, r0	; 63
 190:	cd bf       	out	0x3d, r28	; 61
 192:	df 91       	pop	r29
 194:	cf 91       	pop	r28
 196:	1f 91       	pop	r17
 198:	ff 90       	pop	r15
 19a:	ef 90       	pop	r14
 19c:	df 90       	pop	r13
 19e:	cf 90       	pop	r12
 1a0:	bf 90       	pop	r11
 1a2:	af 90       	pop	r10
 1a4:	9f 90       	pop	r9
 1a6:	8f 90       	pop	r8
 1a8:	08 95       	ret

Disassembly of section .text.VSEN_voidInit:

00000f92 <VSEN_voidInit>:
#include "VSEN.h"


void VSEN_voidInit(void)
{
	ADC_voidInit();
 f92:	0e 94 ab 06 	call	0xd56	; 0xd56 <ADC_voidInit>
 f96:	08 95       	ret

Disassembly of section .text.VSEN_f32GetVoltageReading:

00000d8c <VSEN_f32GetVoltageReading>:
 d8c:	80 e0       	ldi	r24, 0x00	; 0
 d8e:	0e 94 3b 04 	call	0x876	; 0x876 <ADC_u16GetResultSync>
 d92:	bc 01       	movw	r22, r24
 d94:	66 0f       	add	r22, r22
 d96:	77 1f       	adc	r23, r23
 d98:	66 0f       	add	r22, r22
 d9a:	77 1f       	adc	r23, r23
 d9c:	68 0f       	add	r22, r24
 d9e:	79 1f       	adc	r23, r25
 da0:	80 e0       	ldi	r24, 0x00	; 0
 da2:	90 e0       	ldi	r25, 0x00	; 0
 da4:	0e 94 58 03 	call	0x6b0	; 0x6b0 <__floatunsisf>
 da8:	20 e0       	ldi	r18, 0x00	; 0
 daa:	30 e0       	ldi	r19, 0x00	; 0
 dac:	40 e8       	ldi	r20, 0x80	; 128
 dae:	5a e3       	ldi	r21, 0x3A	; 58
 db0:	0e 94 c2 07 	call	0xf84	; 0xf84 <__mulsf3>
 db4:	20 e0       	ldi	r18, 0x00	; 0
 db6:	30 e0       	ldi	r19, 0x00	; 0
 db8:	40 ea       	ldi	r20, 0xA0	; 160
 dba:	50 e4       	ldi	r21, 0x40	; 64
 dbc:	0e 94 c2 07 	call	0xf84	; 0xf84 <__mulsf3>
 dc0:	08 95       	ret

Disassembly of section .text.ACS712_voidInit:

00000f98 <ACS712_voidInit>:
#include "../../LIB/STD_Types.h"
#include "ACS712.h"

void ACS712_voidInit(void)
{
	ADC_voidInit();
 f98:	0e 94 ab 06 	call	0xd56	; 0xd56 <ADC_voidInit>
 f9c:	08 95       	ret

Disassembly of section .text.ACS712_f32GetCurrentReading:

00000c96 <ACS712_f32GetCurrentReading>:
 c96:	80 e0       	ldi	r24, 0x00	; 0
 c98:	0e 94 3b 04 	call	0x876	; 0x876 <ADC_u16GetResultSync>
 c9c:	bc 01       	movw	r22, r24
 c9e:	66 0f       	add	r22, r22
 ca0:	77 1f       	adc	r23, r23
 ca2:	66 0f       	add	r22, r22
 ca4:	77 1f       	adc	r23, r23
 ca6:	68 0f       	add	r22, r24
 ca8:	79 1f       	adc	r23, r25
 caa:	80 e0       	ldi	r24, 0x00	; 0
 cac:	90 e0       	ldi	r25, 0x00	; 0
 cae:	0e 94 58 03 	call	0x6b0	; 0x6b0 <__floatunsisf>
 cb2:	20 e0       	ldi	r18, 0x00	; 0
 cb4:	30 e0       	ldi	r19, 0x00	; 0
 cb6:	40 e8       	ldi	r20, 0x80	; 128
 cb8:	5a e3       	ldi	r21, 0x3A	; 58
 cba:	0e 94 c2 07 	call	0xf84	; 0xf84 <__mulsf3>
 cbe:	20 e0       	ldi	r18, 0x00	; 0
 cc0:	30 e0       	ldi	r19, 0x00	; 0
 cc2:	40 e2       	ldi	r20, 0x20	; 32
 cc4:	50 e4       	ldi	r21, 0x40	; 64
 cc6:	0e 94 90 07 	call	0xf20	; 0xf20 <__subsf3>
 cca:	22 e0       	ldi	r18, 0x02	; 2
 ccc:	3b e2       	ldi	r19, 0x2B	; 43
 cce:	47 e8       	ldi	r20, 0x87	; 135
 cd0:	5d e3       	ldi	r21, 0x3D	; 61
 cd2:	0e 94 be 07 	call	0xf7c	; 0xf7c <__divsf3>
 cd6:	08 95       	ret

Disassembly of section .text.CALC_voidPeriodicFunc:

00000602 <CALC_voidPeriodicFunc>:
 602:	80 91 94 00 	lds	r24, 0x0094	; 0x800094 <Local_u16Count.2436>
 606:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <Local_u16Count.2436+0x1>
 60a:	83 34       	cpi	r24, 0x43	; 67
 60c:	9f 40       	sbci	r25, 0x0F	; 15
 60e:	09 f0       	breq	.+2      	; 0x612 <CALC_voidPeriodicFunc+0x10>
 610:	45 c0       	rjmp	.+138    	; 0x69c <CALC_voidPeriodicFunc+0x9a>
 612:	67 e0       	ldi	r22, 0x07	; 7
 614:	83 e0       	ldi	r24, 0x03	; 3
 616:	0e 94 c6 07 	call	0xf8c	; 0xf8c <LED_voidToggleLEDSingle>
 61a:	0e 94 c6 06 	call	0xd8c	; 0xd8c <VSEN_f32GetVoltageReading>
 61e:	60 93 6c 00 	sts	0x006C, r22	; 0x80006c <Global_f64InstVoltage_mv>
 622:	70 93 6d 00 	sts	0x006D, r23	; 0x80006d <Global_f64InstVoltage_mv+0x1>
 626:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <Global_f64InstVoltage_mv+0x2>
 62a:	90 93 6f 00 	sts	0x006F, r25	; 0x80006f <Global_f64InstVoltage_mv+0x3>
 62e:	0e 94 4b 06 	call	0xc96	; 0xc96 <ACS712_f32GetCurrentReading>
 632:	60 93 68 00 	sts	0x0068, r22	; 0x800068 <Global_f64InstCurrent_mA>
 636:	70 93 69 00 	sts	0x0069, r23	; 0x800069 <Global_f64InstCurrent_mA+0x1>
 63a:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <Global_f64InstCurrent_mA+0x2>
 63e:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <Global_f64InstCurrent_mA+0x3>
 642:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <Global_f64InstVoltage_mv>
 646:	30 91 6d 00 	lds	r19, 0x006D	; 0x80006d <Global_f64InstVoltage_mv+0x1>
 64a:	40 91 6e 00 	lds	r20, 0x006E	; 0x80006e <Global_f64InstVoltage_mv+0x2>
 64e:	50 91 6f 00 	lds	r21, 0x006F	; 0x80006f <Global_f64InstVoltage_mv+0x3>
 652:	0e 94 c2 07 	call	0xf84	; 0xf84 <__mulsf3>
 656:	9b 01       	movw	r18, r22
 658:	ac 01       	movw	r20, r24
 65a:	60 93 70 00 	sts	0x0070, r22	; 0x800070 <Global_f64InstPower_mW>
 65e:	70 93 71 00 	sts	0x0071, r23	; 0x800071 <Global_f64InstPower_mW+0x1>
 662:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <Global_f64InstPower_mW+0x2>
 666:	90 93 73 00 	sts	0x0073, r25	; 0x800073 <Global_f64InstPower_mW+0x3>
 66a:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 66e:	70 91 61 00 	lds	r23, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 672:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 676:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 67a:	0e 94 91 07 	call	0xf22	; 0xf22 <__addsf3>
 67e:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__DATA_REGION_ORIGIN__>
 682:	70 93 61 00 	sts	0x0061, r23	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 686:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 68a:	90 93 63 00 	sts	0x0063, r25	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 68e:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <Local_u16Count.2436+0x1>
 692:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <Local_u16Count.2436>
 696:	80 e4       	ldi	r24, 0x40	; 64
 698:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <TMR0_voidSetOVF>
 69c:	80 91 94 00 	lds	r24, 0x0094	; 0x800094 <Local_u16Count.2436>
 6a0:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <Local_u16Count.2436+0x1>
 6a4:	01 96       	adiw	r24, 0x01	; 1
 6a6:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <Local_u16Count.2436+0x1>
 6aa:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <Local_u16Count.2436>
 6ae:	08 95       	ret

Disassembly of section .text.CALC_voidInit:

00000e90 <CALC_voidInit>:
 e90:	0e 94 cc 07 	call	0xf98	; 0xf98 <ACS712_voidInit>
 e94:	0e 94 c9 07 	call	0xf92	; 0xf92 <VSEN_voidInit>
 e98:	78 94       	sei
 e9a:	0e 94 12 07 	call	0xe24	; 0xe24 <TMR0_voidInit>
 e9e:	6b e0       	ldi	r22, 0x0B	; 11
 ea0:	81 e0       	ldi	r24, 0x01	; 1
 ea2:	93 e0       	ldi	r25, 0x03	; 3
 ea4:	0e 94 67 07 	call	0xece	; 0xece <TMR_voidCallBack>
 ea8:	80 e4       	ldi	r24, 0x40	; 64
 eaa:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <TMR0_voidSetOVF>
 eae:	08 95       	ret

Disassembly of section .text.CALC_f64GetEnergy_mJ:

00000f0e <CALC_f64GetEnergy_mJ>:
 f0e:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 f12:	70 91 61 00 	lds	r23, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 f16:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 f1a:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 f1e:	08 95       	ret

Disassembly of section .text.main:

00000dc2 <main>:
 dc2:	67 e0       	ldi	r22, 0x07	; 7
 dc4:	83 e0       	ldi	r24, 0x03	; 3
 dc6:	0e 94 58 07 	call	0xeb0	; 0xeb0 <LED_voidLEDSingleInit>
 dca:	0e 94 48 07 	call	0xe90	; 0xe90 <CALC_voidInit>
 dce:	0e 94 95 03 	call	0x72a	; 0x72a <LCD_voidInitDisplay>
 dd2:	0e 94 87 07 	call	0xf0e	; 0xf0e <CALC_f64GetEnergy_mJ>
 dd6:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <__fixunssfsi>
 dda:	0e 94 58 03 	call	0x6b0	; 0x6b0 <__floatunsisf>
 dde:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <__fixunssfsi>
 de2:	0e 94 57 00 	call	0xae	; 0xae <__data_load_end>
 de6:	8f e1       	ldi	r24, 0x1F	; 31
 de8:	9e e4       	ldi	r25, 0x4E	; 78
 dea:	01 97       	sbiw	r24, 0x01	; 1
 dec:	f1 f7       	brne	.-4      	; 0xdea <main+0x28>
 dee:	00 c0       	rjmp	.+0      	; 0xdf0 <main+0x2e>
 df0:	00 00       	nop
 df2:	0e 94 7d 07 	call	0xefa	; 0xefa <LCD_voidClrDisplay>
 df6:	ed cf       	rjmp	.-38     	; 0xdd2 <main+0x10>

Disassembly of section .text:

00000f20 <__subsf3>:
 f20:	50 58       	subi	r21, 0x80	; 128

00000f22 <__addsf3>:
 f22:	bb 27       	eor	r27, r27
 f24:	aa 27       	eor	r26, r26
 f26:	0e 94 9a 02 	call	0x534	; 0x534 <__addsf3x>
 f2a:	0c 94 37 07 	jmp	0xe6e	; 0xe6e <__fp_round>

Disassembly of section .text:

00000534 <__addsf3x>:
 534:	11 c0       	rjmp	.+34     	; 0x558 <__addsf3x+0x24>
 536:	0e 94 97 07 	call	0xf2e	; 0xf2e <__fp_pscA>
 53a:	38 f0       	brcs	.+14     	; 0x54a <__addsf3x+0x16>
 53c:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__fp_pscB>
 540:	20 f0       	brcs	.+8      	; 0x54a <__addsf3x+0x16>
 542:	39 f4       	brne	.+14     	; 0x552 <__addsf3x+0x1e>
 544:	9f 3f       	cpi	r25, 0xFF	; 255
 546:	19 f4       	brne	.+6      	; 0x54e <__addsf3x+0x1a>
 548:	26 f4       	brtc	.+8      	; 0x552 <__addsf3x+0x1e>
 54a:	0c 94 cf 07 	jmp	0xf9e	; 0xf9e <__fp_nan>
 54e:	0e f4       	brtc	.+2      	; 0x552 <__addsf3x+0x1e>
 550:	e0 95       	com	r30
 552:	e7 fb       	bst	r30, 7
 554:	0c 94 ac 07 	jmp	0xf58	; 0xf58 <__fp_inf>
 558:	e9 2f       	mov	r30, r25
 55a:	0e 94 07 06 	call	0xc0e	; 0xc0e <__fp_split3>
 55e:	58 f3       	brcs	.-42     	; 0x536 <__addsf3x+0x2>
 560:	ba 17       	cp	r27, r26
 562:	62 07       	cpc	r22, r18
 564:	73 07       	cpc	r23, r19
 566:	84 07       	cpc	r24, r20
 568:	95 07       	cpc	r25, r21
 56a:	20 f0       	brcs	.+8      	; 0x574 <__addsf3x+0x40>
 56c:	79 f4       	brne	.+30     	; 0x58c <__addsf3x+0x58>
 56e:	a6 f5       	brtc	.+104    	; 0x5d8 <__addsf3x+0xa4>
 570:	0c 94 a5 07 	jmp	0xf4a	; 0xf4a <__fp_zero>
 574:	0e f4       	brtc	.+2      	; 0x578 <__addsf3x+0x44>
 576:	e0 95       	com	r30
 578:	0b 2e       	mov	r0, r27
 57a:	ba 2f       	mov	r27, r26
 57c:	a0 2d       	mov	r26, r0
 57e:	0b 01       	movw	r0, r22
 580:	b9 01       	movw	r22, r18
 582:	90 01       	movw	r18, r0
 584:	0c 01       	movw	r0, r24
 586:	ca 01       	movw	r24, r20
 588:	a0 01       	movw	r20, r0
 58a:	11 24       	eor	r1, r1
 58c:	ff 27       	eor	r31, r31
 58e:	59 1b       	sub	r21, r25
 590:	99 f0       	breq	.+38     	; 0x5b8 <__addsf3x+0x84>
 592:	59 3f       	cpi	r21, 0xF9	; 249
 594:	50 f4       	brcc	.+20     	; 0x5aa <__addsf3x+0x76>
 596:	50 3e       	cpi	r21, 0xE0	; 224
 598:	68 f1       	brcs	.+90     	; 0x5f4 <__addsf3x+0xc0>
 59a:	1a 16       	cp	r1, r26
 59c:	f0 40       	sbci	r31, 0x00	; 0
 59e:	a2 2f       	mov	r26, r18
 5a0:	23 2f       	mov	r18, r19
 5a2:	34 2f       	mov	r19, r20
 5a4:	44 27       	eor	r20, r20
 5a6:	58 5f       	subi	r21, 0xF8	; 248
 5a8:	f3 cf       	rjmp	.-26     	; 0x590 <__addsf3x+0x5c>
 5aa:	46 95       	lsr	r20
 5ac:	37 95       	ror	r19
 5ae:	27 95       	ror	r18
 5b0:	a7 95       	ror	r26
 5b2:	f0 40       	sbci	r31, 0x00	; 0
 5b4:	53 95       	inc	r21
 5b6:	c9 f7       	brne	.-14     	; 0x5aa <__addsf3x+0x76>
 5b8:	7e f4       	brtc	.+30     	; 0x5d8 <__addsf3x+0xa4>
 5ba:	1f 16       	cp	r1, r31
 5bc:	ba 0b       	sbc	r27, r26
 5be:	62 0b       	sbc	r22, r18
 5c0:	73 0b       	sbc	r23, r19
 5c2:	84 0b       	sbc	r24, r20
 5c4:	ba f0       	brmi	.+46     	; 0x5f4 <__addsf3x+0xc0>
 5c6:	91 50       	subi	r25, 0x01	; 1
 5c8:	a1 f0       	breq	.+40     	; 0x5f2 <__addsf3x+0xbe>
 5ca:	ff 0f       	add	r31, r31
 5cc:	bb 1f       	adc	r27, r27
 5ce:	66 1f       	adc	r22, r22
 5d0:	77 1f       	adc	r23, r23
 5d2:	88 1f       	adc	r24, r24
 5d4:	c2 f7       	brpl	.-16     	; 0x5c6 <__addsf3x+0x92>
 5d6:	0e c0       	rjmp	.+28     	; 0x5f4 <__addsf3x+0xc0>
 5d8:	ba 0f       	add	r27, r26
 5da:	62 1f       	adc	r22, r18
 5dc:	73 1f       	adc	r23, r19
 5de:	84 1f       	adc	r24, r20
 5e0:	48 f4       	brcc	.+18     	; 0x5f4 <__addsf3x+0xc0>
 5e2:	87 95       	ror	r24
 5e4:	77 95       	ror	r23
 5e6:	67 95       	ror	r22
 5e8:	b7 95       	ror	r27
 5ea:	f7 95       	ror	r31
 5ec:	9e 3f       	cpi	r25, 0xFE	; 254
 5ee:	08 f0       	brcs	.+2      	; 0x5f2 <__addsf3x+0xbe>
 5f0:	b0 cf       	rjmp	.-160    	; 0x552 <__addsf3x+0x1e>
 5f2:	93 95       	inc	r25
 5f4:	88 0f       	add	r24, r24
 5f6:	08 f0       	brcs	.+2      	; 0x5fa <__addsf3x+0xc6>
 5f8:	99 27       	eor	r25, r25
 5fa:	ee 0f       	add	r30, r30
 5fc:	97 95       	ror	r25
 5fe:	87 95       	ror	r24
 600:	08 95       	ret

Disassembly of section .text:

00000f7c <__divsf3>:
 f7c:	0e 94 c1 01 	call	0x382	; 0x382 <__divsf3x>
 f80:	0c 94 37 07 	jmp	0xe6e	; 0xe6e <__fp_round>

Disassembly of section .text:

00000382 <__divsf3x>:
 382:	10 c0       	rjmp	.+32     	; 0x3a4 <__divsf3x+0x22>
 384:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__fp_pscB>
 388:	58 f0       	brcs	.+22     	; 0x3a0 <__divsf3x+0x1e>
 38a:	0e 94 97 07 	call	0xf2e	; 0xf2e <__fp_pscA>
 38e:	40 f0       	brcs	.+16     	; 0x3a0 <__divsf3x+0x1e>
 390:	29 f4       	brne	.+10     	; 0x39c <__divsf3x+0x1a>
 392:	5f 3f       	cpi	r21, 0xFF	; 255
 394:	29 f0       	breq	.+10     	; 0x3a0 <__divsf3x+0x1e>
 396:	0c 94 ac 07 	jmp	0xf58	; 0xf58 <__fp_inf>
 39a:	51 11       	cpse	r21, r1
 39c:	0c 94 a6 07 	jmp	0xf4c	; 0xf4c <__fp_szero>
 3a0:	0c 94 cf 07 	jmp	0xf9e	; 0xf9e <__fp_nan>
 3a4:	0e 94 07 06 	call	0xc0e	; 0xc0e <__fp_split3>
 3a8:	68 f3       	brcs	.-38     	; 0x384 <__divsf3x+0x2>

000003aa <__divsf3_pse>:
 3aa:	99 23       	and	r25, r25
 3ac:	b1 f3       	breq	.-20     	; 0x39a <__divsf3x+0x18>
 3ae:	55 23       	and	r21, r21
 3b0:	91 f3       	breq	.-28     	; 0x396 <__divsf3x+0x14>
 3b2:	95 1b       	sub	r25, r21
 3b4:	55 0b       	sbc	r21, r21
 3b6:	bb 27       	eor	r27, r27
 3b8:	aa 27       	eor	r26, r26
 3ba:	62 17       	cp	r22, r18
 3bc:	73 07       	cpc	r23, r19
 3be:	84 07       	cpc	r24, r20
 3c0:	38 f0       	brcs	.+14     	; 0x3d0 <__divsf3_pse+0x26>
 3c2:	9f 5f       	subi	r25, 0xFF	; 255
 3c4:	5f 4f       	sbci	r21, 0xFF	; 255
 3c6:	22 0f       	add	r18, r18
 3c8:	33 1f       	adc	r19, r19
 3ca:	44 1f       	adc	r20, r20
 3cc:	aa 1f       	adc	r26, r26
 3ce:	a9 f3       	breq	.-22     	; 0x3ba <__divsf3_pse+0x10>
 3d0:	35 d0       	rcall	.+106    	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 3d2:	0e 2e       	mov	r0, r30
 3d4:	3a f0       	brmi	.+14     	; 0x3e4 <__divsf3_pse+0x3a>
 3d6:	e0 e8       	ldi	r30, 0x80	; 128
 3d8:	32 d0       	rcall	.+100    	; 0x43e <__EEPROM_REGION_LENGTH__+0x3e>
 3da:	91 50       	subi	r25, 0x01	; 1
 3dc:	50 40       	sbci	r21, 0x00	; 0
 3de:	e6 95       	lsr	r30
 3e0:	00 1c       	adc	r0, r0
 3e2:	ca f7       	brpl	.-14     	; 0x3d6 <__divsf3_pse+0x2c>
 3e4:	2b d0       	rcall	.+86     	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 3e6:	fe 2f       	mov	r31, r30
 3e8:	29 d0       	rcall	.+82     	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 3ea:	66 0f       	add	r22, r22
 3ec:	77 1f       	adc	r23, r23
 3ee:	88 1f       	adc	r24, r24
 3f0:	bb 1f       	adc	r27, r27
 3f2:	26 17       	cp	r18, r22
 3f4:	37 07       	cpc	r19, r23
 3f6:	48 07       	cpc	r20, r24
 3f8:	ab 07       	cpc	r26, r27
 3fa:	b0 e8       	ldi	r27, 0x80	; 128
 3fc:	09 f0       	breq	.+2      	; 0x400 <__EEPROM_REGION_LENGTH__>
 3fe:	bb 0b       	sbc	r27, r27
 400:	80 2d       	mov	r24, r0
 402:	bf 01       	movw	r22, r30
 404:	ff 27       	eor	r31, r31
 406:	93 58       	subi	r25, 0x83	; 131
 408:	5f 4f       	sbci	r21, 0xFF	; 255
 40a:	3a f0       	brmi	.+14     	; 0x41a <__EEPROM_REGION_LENGTH__+0x1a>
 40c:	9e 3f       	cpi	r25, 0xFE	; 254
 40e:	51 05       	cpc	r21, r1
 410:	78 f0       	brcs	.+30     	; 0x430 <__EEPROM_REGION_LENGTH__+0x30>
 412:	0c 94 ac 07 	jmp	0xf58	; 0xf58 <__fp_inf>
 416:	0c 94 a6 07 	jmp	0xf4c	; 0xf4c <__fp_szero>
 41a:	5f 3f       	cpi	r21, 0xFF	; 255
 41c:	e4 f3       	brlt	.-8      	; 0x416 <__EEPROM_REGION_LENGTH__+0x16>
 41e:	98 3e       	cpi	r25, 0xE8	; 232
 420:	d4 f3       	brlt	.-12     	; 0x416 <__EEPROM_REGION_LENGTH__+0x16>
 422:	86 95       	lsr	r24
 424:	77 95       	ror	r23
 426:	67 95       	ror	r22
 428:	b7 95       	ror	r27
 42a:	f7 95       	ror	r31
 42c:	9f 5f       	subi	r25, 0xFF	; 255
 42e:	c9 f7       	brne	.-14     	; 0x422 <__EEPROM_REGION_LENGTH__+0x22>
 430:	88 0f       	add	r24, r24
 432:	91 1d       	adc	r25, r1
 434:	96 95       	lsr	r25
 436:	87 95       	ror	r24
 438:	97 f9       	bld	r25, 7
 43a:	08 95       	ret
 43c:	e1 e0       	ldi	r30, 0x01	; 1
 43e:	66 0f       	add	r22, r22
 440:	77 1f       	adc	r23, r23
 442:	88 1f       	adc	r24, r24
 444:	bb 1f       	adc	r27, r27
 446:	62 17       	cp	r22, r18
 448:	73 07       	cpc	r23, r19
 44a:	84 07       	cpc	r24, r20
 44c:	ba 07       	cpc	r27, r26
 44e:	20 f0       	brcs	.+8      	; 0x458 <__EEPROM_REGION_LENGTH__+0x58>
 450:	62 1b       	sub	r22, r18
 452:	73 0b       	sbc	r23, r19
 454:	84 0b       	sbc	r24, r20
 456:	ba 0b       	sbc	r27, r26
 458:	ee 1f       	adc	r30, r30
 45a:	88 f7       	brcc	.-30     	; 0x43e <__EEPROM_REGION_LENGTH__+0x3e>
 45c:	e0 95       	com	r30
 45e:	08 95       	ret

Disassembly of section .text:

000008d4 <__fixunssfsi>:
 8d4:	0e 94 0f 06 	call	0xc1e	; 0xc1e <__fp_splitA>
 8d8:	88 f0       	brcs	.+34     	; 0x8fc <__fixunssfsi+0x28>
 8da:	9f 57       	subi	r25, 0x7F	; 127
 8dc:	98 f0       	brcs	.+38     	; 0x904 <__fixunssfsi+0x30>
 8de:	b9 2f       	mov	r27, r25
 8e0:	99 27       	eor	r25, r25
 8e2:	b7 51       	subi	r27, 0x17	; 23
 8e4:	b0 f0       	brcs	.+44     	; 0x912 <__fixunssfsi+0x3e>
 8e6:	e1 f0       	breq	.+56     	; 0x920 <__fixunssfsi+0x4c>
 8e8:	66 0f       	add	r22, r22
 8ea:	77 1f       	adc	r23, r23
 8ec:	88 1f       	adc	r24, r24
 8ee:	99 1f       	adc	r25, r25
 8f0:	1a f0       	brmi	.+6      	; 0x8f8 <__fixunssfsi+0x24>
 8f2:	ba 95       	dec	r27
 8f4:	c9 f7       	brne	.-14     	; 0x8e8 <__fixunssfsi+0x14>
 8f6:	14 c0       	rjmp	.+40     	; 0x920 <__fixunssfsi+0x4c>
 8f8:	b1 30       	cpi	r27, 0x01	; 1
 8fa:	91 f0       	breq	.+36     	; 0x920 <__fixunssfsi+0x4c>
 8fc:	0e 94 a5 07 	call	0xf4a	; 0xf4a <__fp_zero>
 900:	b1 e0       	ldi	r27, 0x01	; 1
 902:	08 95       	ret
 904:	0c 94 a5 07 	jmp	0xf4a	; 0xf4a <__fp_zero>
 908:	67 2f       	mov	r22, r23
 90a:	78 2f       	mov	r23, r24
 90c:	88 27       	eor	r24, r24
 90e:	b8 5f       	subi	r27, 0xF8	; 248
 910:	39 f0       	breq	.+14     	; 0x920 <__fixunssfsi+0x4c>
 912:	b9 3f       	cpi	r27, 0xF9	; 249
 914:	cc f3       	brlt	.-14     	; 0x908 <__fixunssfsi+0x34>
 916:	86 95       	lsr	r24
 918:	77 95       	ror	r23
 91a:	67 95       	ror	r22
 91c:	b3 95       	inc	r27
 91e:	d9 f7       	brne	.-10     	; 0x916 <__fixunssfsi+0x42>
 920:	3e f4       	brtc	.+14     	; 0x930 <__fixunssfsi+0x5c>
 922:	90 95       	com	r25
 924:	80 95       	com	r24
 926:	70 95       	com	r23
 928:	61 95       	neg	r22
 92a:	7f 4f       	sbci	r23, 0xFF	; 255
 92c:	8f 4f       	sbci	r24, 0xFF	; 255
 92e:	9f 4f       	sbci	r25, 0xFF	; 255
 930:	08 95       	ret

Disassembly of section .text:

000006b0 <__floatunsisf>:
 6b0:	e8 94       	clt
 6b2:	09 c0       	rjmp	.+18     	; 0x6c6 <__floatsisf+0x12>

000006b4 <__floatsisf>:
 6b4:	97 fb       	bst	r25, 7
 6b6:	3e f4       	brtc	.+14     	; 0x6c6 <__floatsisf+0x12>
 6b8:	90 95       	com	r25
 6ba:	80 95       	com	r24
 6bc:	70 95       	com	r23
 6be:	61 95       	neg	r22
 6c0:	7f 4f       	sbci	r23, 0xFF	; 255
 6c2:	8f 4f       	sbci	r24, 0xFF	; 255
 6c4:	9f 4f       	sbci	r25, 0xFF	; 255
 6c6:	99 23       	and	r25, r25
 6c8:	a9 f0       	breq	.+42     	; 0x6f4 <__floatsisf+0x40>
 6ca:	f9 2f       	mov	r31, r25
 6cc:	96 e9       	ldi	r25, 0x96	; 150
 6ce:	bb 27       	eor	r27, r27
 6d0:	93 95       	inc	r25
 6d2:	f6 95       	lsr	r31
 6d4:	87 95       	ror	r24
 6d6:	77 95       	ror	r23
 6d8:	67 95       	ror	r22
 6da:	b7 95       	ror	r27
 6dc:	f1 11       	cpse	r31, r1
 6de:	f8 cf       	rjmp	.-16     	; 0x6d0 <__floatsisf+0x1c>
 6e0:	fa f4       	brpl	.+62     	; 0x720 <__floatsisf+0x6c>
 6e2:	bb 0f       	add	r27, r27
 6e4:	11 f4       	brne	.+4      	; 0x6ea <__floatsisf+0x36>
 6e6:	60 ff       	sbrs	r22, 0
 6e8:	1b c0       	rjmp	.+54     	; 0x720 <__floatsisf+0x6c>
 6ea:	6f 5f       	subi	r22, 0xFF	; 255
 6ec:	7f 4f       	sbci	r23, 0xFF	; 255
 6ee:	8f 4f       	sbci	r24, 0xFF	; 255
 6f0:	9f 4f       	sbci	r25, 0xFF	; 255
 6f2:	16 c0       	rjmp	.+44     	; 0x720 <__floatsisf+0x6c>
 6f4:	88 23       	and	r24, r24
 6f6:	11 f0       	breq	.+4      	; 0x6fc <__floatsisf+0x48>
 6f8:	96 e9       	ldi	r25, 0x96	; 150
 6fa:	11 c0       	rjmp	.+34     	; 0x71e <__floatsisf+0x6a>
 6fc:	77 23       	and	r23, r23
 6fe:	21 f0       	breq	.+8      	; 0x708 <__floatsisf+0x54>
 700:	9e e8       	ldi	r25, 0x8E	; 142
 702:	87 2f       	mov	r24, r23
 704:	76 2f       	mov	r23, r22
 706:	05 c0       	rjmp	.+10     	; 0x712 <__floatsisf+0x5e>
 708:	66 23       	and	r22, r22
 70a:	71 f0       	breq	.+28     	; 0x728 <__floatsisf+0x74>
 70c:	96 e8       	ldi	r25, 0x86	; 134
 70e:	86 2f       	mov	r24, r22
 710:	70 e0       	ldi	r23, 0x00	; 0
 712:	60 e0       	ldi	r22, 0x00	; 0
 714:	2a f0       	brmi	.+10     	; 0x720 <__floatsisf+0x6c>
 716:	9a 95       	dec	r25
 718:	66 0f       	add	r22, r22
 71a:	77 1f       	adc	r23, r23
 71c:	88 1f       	adc	r24, r24
 71e:	da f7       	brpl	.-10     	; 0x716 <__floatsisf+0x62>
 720:	88 0f       	add	r24, r24
 722:	96 95       	lsr	r25
 724:	87 95       	ror	r24
 726:	97 f9       	bld	r25, 7
 728:	08 95       	ret

Disassembly of section .text:

00000f58 <__fp_inf>:
 f58:	97 f9       	bld	r25, 7
 f5a:	9f 67       	ori	r25, 0x7F	; 127
 f5c:	80 e8       	ldi	r24, 0x80	; 128
 f5e:	70 e0       	ldi	r23, 0x00	; 0
 f60:	60 e0       	ldi	r22, 0x00	; 0
 f62:	08 95       	ret

Disassembly of section .text:

00000f9e <__fp_nan>:
 f9e:	9f ef       	ldi	r25, 0xFF	; 255
 fa0:	80 ec       	ldi	r24, 0xC0	; 192
 fa2:	08 95       	ret

Disassembly of section .text:

00000f2e <__fp_pscA>:
 f2e:	00 24       	eor	r0, r0
 f30:	0a 94       	dec	r0
 f32:	16 16       	cp	r1, r22
 f34:	17 06       	cpc	r1, r23
 f36:	18 06       	cpc	r1, r24
 f38:	09 06       	cpc	r0, r25
 f3a:	08 95       	ret

Disassembly of section .text:

00000f3c <__fp_pscB>:
 f3c:	00 24       	eor	r0, r0
 f3e:	0a 94       	dec	r0
 f40:	12 16       	cp	r1, r18
 f42:	13 06       	cpc	r1, r19
 f44:	14 06       	cpc	r1, r20
 f46:	05 06       	cpc	r0, r21
 f48:	08 95       	ret

Disassembly of section .text:

00000e6e <__fp_round>:
 e6e:	09 2e       	mov	r0, r25
 e70:	03 94       	inc	r0
 e72:	00 0c       	add	r0, r0
 e74:	11 f4       	brne	.+4      	; 0xe7a <__fp_round+0xc>
 e76:	88 23       	and	r24, r24
 e78:	52 f0       	brmi	.+20     	; 0xe8e <__fp_round+0x20>
 e7a:	bb 0f       	add	r27, r27
 e7c:	40 f4       	brcc	.+16     	; 0xe8e <__fp_round+0x20>
 e7e:	bf 2b       	or	r27, r31
 e80:	11 f4       	brne	.+4      	; 0xe86 <__fp_round+0x18>
 e82:	60 ff       	sbrs	r22, 0
 e84:	04 c0       	rjmp	.+8      	; 0xe8e <__fp_round+0x20>
 e86:	6f 5f       	subi	r22, 0xFF	; 255
 e88:	7f 4f       	sbci	r23, 0xFF	; 255
 e8a:	8f 4f       	sbci	r24, 0xFF	; 255
 e8c:	9f 4f       	sbci	r25, 0xFF	; 255
 e8e:	08 95       	ret

Disassembly of section .text:

00000c0e <__fp_split3>:
 c0e:	57 fd       	sbrc	r21, 7
 c10:	90 58       	subi	r25, 0x80	; 128
 c12:	44 0f       	add	r20, r20
 c14:	55 1f       	adc	r21, r21
 c16:	59 f0       	breq	.+22     	; 0xc2e <__fp_splitA+0x10>
 c18:	5f 3f       	cpi	r21, 0xFF	; 255
 c1a:	71 f0       	breq	.+28     	; 0xc38 <__fp_splitA+0x1a>
 c1c:	47 95       	ror	r20

00000c1e <__fp_splitA>:
 c1e:	88 0f       	add	r24, r24
 c20:	97 fb       	bst	r25, 7
 c22:	99 1f       	adc	r25, r25
 c24:	61 f0       	breq	.+24     	; 0xc3e <__fp_splitA+0x20>
 c26:	9f 3f       	cpi	r25, 0xFF	; 255
 c28:	79 f0       	breq	.+30     	; 0xc48 <__fp_splitA+0x2a>
 c2a:	87 95       	ror	r24
 c2c:	08 95       	ret
 c2e:	12 16       	cp	r1, r18
 c30:	13 06       	cpc	r1, r19
 c32:	14 06       	cpc	r1, r20
 c34:	55 1f       	adc	r21, r21
 c36:	f2 cf       	rjmp	.-28     	; 0xc1c <__fp_split3+0xe>
 c38:	46 95       	lsr	r20
 c3a:	f1 df       	rcall	.-30     	; 0xc1e <__fp_splitA>
 c3c:	08 c0       	rjmp	.+16     	; 0xc4e <__fp_splitA+0x30>
 c3e:	16 16       	cp	r1, r22
 c40:	17 06       	cpc	r1, r23
 c42:	18 06       	cpc	r1, r24
 c44:	99 1f       	adc	r25, r25
 c46:	f1 cf       	rjmp	.-30     	; 0xc2a <__fp_splitA+0xc>
 c48:	86 95       	lsr	r24
 c4a:	71 05       	cpc	r23, r1
 c4c:	61 05       	cpc	r22, r1
 c4e:	08 94       	sec
 c50:	08 95       	ret

Disassembly of section .text:

00000f4a <__fp_zero>:
 f4a:	e8 94       	clt

00000f4c <__fp_szero>:
 f4c:	bb 27       	eor	r27, r27
 f4e:	66 27       	eor	r22, r22
 f50:	77 27       	eor	r23, r23
 f52:	cb 01       	movw	r24, r22
 f54:	97 f9       	bld	r25, 7
 f56:	08 95       	ret

Disassembly of section .text:

00000f84 <__mulsf3>:
 f84:	0e 94 30 02 	call	0x460	; 0x460 <__mulsf3x>
 f88:	0c 94 37 07 	jmp	0xe6e	; 0xe6e <__fp_round>

Disassembly of section .text:

00000460 <__mulsf3x>:
 460:	0f c0       	rjmp	.+30     	; 0x480 <__mulsf3x+0x20>
 462:	0e 94 97 07 	call	0xf2e	; 0xf2e <__fp_pscA>
 466:	38 f0       	brcs	.+14     	; 0x476 <__mulsf3x+0x16>
 468:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__fp_pscB>
 46c:	20 f0       	brcs	.+8      	; 0x476 <__mulsf3x+0x16>
 46e:	95 23       	and	r25, r21
 470:	11 f0       	breq	.+4      	; 0x476 <__mulsf3x+0x16>
 472:	0c 94 ac 07 	jmp	0xf58	; 0xf58 <__fp_inf>
 476:	0c 94 cf 07 	jmp	0xf9e	; 0xf9e <__fp_nan>
 47a:	11 24       	eor	r1, r1
 47c:	0c 94 a6 07 	jmp	0xf4c	; 0xf4c <__fp_szero>
 480:	0e 94 07 06 	call	0xc0e	; 0xc0e <__fp_split3>
 484:	70 f3       	brcs	.-36     	; 0x462 <__mulsf3x+0x2>

00000486 <__mulsf3_pse>:
 486:	95 9f       	mul	r25, r21
 488:	c1 f3       	breq	.-16     	; 0x47a <__mulsf3x+0x1a>
 48a:	95 0f       	add	r25, r21
 48c:	50 e0       	ldi	r21, 0x00	; 0
 48e:	55 1f       	adc	r21, r21
 490:	62 9f       	mul	r22, r18
 492:	f0 01       	movw	r30, r0
 494:	72 9f       	mul	r23, r18
 496:	bb 27       	eor	r27, r27
 498:	f0 0d       	add	r31, r0
 49a:	b1 1d       	adc	r27, r1
 49c:	63 9f       	mul	r22, r19
 49e:	aa 27       	eor	r26, r26
 4a0:	f0 0d       	add	r31, r0
 4a2:	b1 1d       	adc	r27, r1
 4a4:	aa 1f       	adc	r26, r26
 4a6:	64 9f       	mul	r22, r20
 4a8:	66 27       	eor	r22, r22
 4aa:	b0 0d       	add	r27, r0
 4ac:	a1 1d       	adc	r26, r1
 4ae:	66 1f       	adc	r22, r22
 4b0:	82 9f       	mul	r24, r18
 4b2:	22 27       	eor	r18, r18
 4b4:	b0 0d       	add	r27, r0
 4b6:	a1 1d       	adc	r26, r1
 4b8:	62 1f       	adc	r22, r18
 4ba:	73 9f       	mul	r23, r19
 4bc:	b0 0d       	add	r27, r0
 4be:	a1 1d       	adc	r26, r1
 4c0:	62 1f       	adc	r22, r18
 4c2:	83 9f       	mul	r24, r19
 4c4:	a0 0d       	add	r26, r0
 4c6:	61 1d       	adc	r22, r1
 4c8:	22 1f       	adc	r18, r18
 4ca:	74 9f       	mul	r23, r20
 4cc:	33 27       	eor	r19, r19
 4ce:	a0 0d       	add	r26, r0
 4d0:	61 1d       	adc	r22, r1
 4d2:	23 1f       	adc	r18, r19
 4d4:	84 9f       	mul	r24, r20
 4d6:	60 0d       	add	r22, r0
 4d8:	21 1d       	adc	r18, r1
 4da:	82 2f       	mov	r24, r18
 4dc:	76 2f       	mov	r23, r22
 4de:	6a 2f       	mov	r22, r26
 4e0:	11 24       	eor	r1, r1
 4e2:	9f 57       	subi	r25, 0x7F	; 127
 4e4:	50 40       	sbci	r21, 0x00	; 0
 4e6:	9a f0       	brmi	.+38     	; 0x50e <__mulsf3_pse+0x88>
 4e8:	f1 f0       	breq	.+60     	; 0x526 <__mulsf3_pse+0xa0>
 4ea:	88 23       	and	r24, r24
 4ec:	4a f0       	brmi	.+18     	; 0x500 <__mulsf3_pse+0x7a>
 4ee:	ee 0f       	add	r30, r30
 4f0:	ff 1f       	adc	r31, r31
 4f2:	bb 1f       	adc	r27, r27
 4f4:	66 1f       	adc	r22, r22
 4f6:	77 1f       	adc	r23, r23
 4f8:	88 1f       	adc	r24, r24
 4fa:	91 50       	subi	r25, 0x01	; 1
 4fc:	50 40       	sbci	r21, 0x00	; 0
 4fe:	a9 f7       	brne	.-22     	; 0x4ea <__mulsf3_pse+0x64>
 500:	9e 3f       	cpi	r25, 0xFE	; 254
 502:	51 05       	cpc	r21, r1
 504:	80 f0       	brcs	.+32     	; 0x526 <__mulsf3_pse+0xa0>
 506:	0c 94 ac 07 	jmp	0xf58	; 0xf58 <__fp_inf>
 50a:	0c 94 a6 07 	jmp	0xf4c	; 0xf4c <__fp_szero>
 50e:	5f 3f       	cpi	r21, 0xFF	; 255
 510:	e4 f3       	brlt	.-8      	; 0x50a <__mulsf3_pse+0x84>
 512:	98 3e       	cpi	r25, 0xE8	; 232
 514:	d4 f3       	brlt	.-12     	; 0x50a <__mulsf3_pse+0x84>
 516:	86 95       	lsr	r24
 518:	77 95       	ror	r23
 51a:	67 95       	ror	r22
 51c:	b7 95       	ror	r27
 51e:	f7 95       	ror	r31
 520:	e7 95       	ror	r30
 522:	9f 5f       	subi	r25, 0xFF	; 255
 524:	c1 f7       	brne	.-16     	; 0x516 <__mulsf3_pse+0x90>
 526:	fe 2b       	or	r31, r30
 528:	88 0f       	add	r24, r24
 52a:	91 1d       	adc	r25, r1
 52c:	96 95       	lsr	r25
 52e:	87 95       	ror	r24
 530:	97 f9       	bld	r25, 7
 532:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000c52 <__udivmodsi4>:
 c52:	a1 e2       	ldi	r26, 0x21	; 33
 c54:	1a 2e       	mov	r1, r26
 c56:	aa 1b       	sub	r26, r26
 c58:	bb 1b       	sub	r27, r27
 c5a:	fd 01       	movw	r30, r26
 c5c:	0d c0       	rjmp	.+26     	; 0xc78 <__udivmodsi4_ep>

00000c5e <__udivmodsi4_loop>:
 c5e:	aa 1f       	adc	r26, r26
 c60:	bb 1f       	adc	r27, r27
 c62:	ee 1f       	adc	r30, r30
 c64:	ff 1f       	adc	r31, r31
 c66:	a2 17       	cp	r26, r18
 c68:	b3 07       	cpc	r27, r19
 c6a:	e4 07       	cpc	r30, r20
 c6c:	f5 07       	cpc	r31, r21
 c6e:	20 f0       	brcs	.+8      	; 0xc78 <__udivmodsi4_ep>
 c70:	a2 1b       	sub	r26, r18
 c72:	b3 0b       	sbc	r27, r19
 c74:	e4 0b       	sbc	r30, r20
 c76:	f5 0b       	sbc	r31, r21

00000c78 <__udivmodsi4_ep>:
 c78:	66 1f       	adc	r22, r22
 c7a:	77 1f       	adc	r23, r23
 c7c:	88 1f       	adc	r24, r24
 c7e:	99 1f       	adc	r25, r25
 c80:	1a 94       	dec	r1
 c82:	69 f7       	brne	.-38     	; 0xc5e <__udivmodsi4_loop>
 c84:	60 95       	com	r22
 c86:	70 95       	com	r23
 c88:	80 95       	com	r24
 c8a:	90 95       	com	r25
 c8c:	9b 01       	movw	r18, r22
 c8e:	ac 01       	movw	r20, r24
 c90:	bd 01       	movw	r22, r26
 c92:	cf 01       	movw	r24, r30
 c94:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000fb0 <_fini>:
 fb0:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000fb2 <__funcs_on_exit>:
 fb2:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000fb4 <__simulator_exit>:
 fb4:	08 95       	ret

Disassembly of section .text.exit:

00000ee4 <exit>:
 ee4:	ec 01       	movw	r28, r24
 ee6:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <__funcs_on_exit>
 eea:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <_fini>
 eee:	ce 01       	movw	r24, r28
 ef0:	0e 94 da 07 	call	0xfb4	; 0xfb4 <__simulator_exit>
 ef4:	ce 01       	movw	r24, r28
 ef6:	0e 94 d6 07 	call	0xfac	; 0xfac <_Exit>

Disassembly of section .text._Exit:

00000fac <_Exit>:
 fac:	0e 94 55 00 	call	0xaa	; 0xaa <_exit>
