Analysis & Synthesis report for TopLevel
Sat May 11 23:51:52 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize
 11. State Machine - |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_mpf1:auto_generated
 19. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_npf1:auto_generated
 20. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9081:auto_generated
 22. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_opf1:auto_generated
 27. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_ppf1:auto_generated
 28. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a081:auto_generated
 30. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 35. Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 36. Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 37. Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 38. Source assignments for SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated
 39. Source assignments for SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated
 40. Source assignments for SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated
 41. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 42. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 43. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_002
 44. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003
 45. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 46. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 47. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 48. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 49. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_004
 50. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_005
 51. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_006
 52. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_007
 53. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_008
 54. Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_009
 55. Source assignments for SoC:inst3|altera_reset_controller:rst_controller
 56. Source assignments for SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for SoC:inst3|altera_reset_controller:rst_controller_001
 59. Source assignments for SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for SoC:inst3|altera_reset_controller:rst_controller_002
 62. Source assignments for SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a
 65. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b
 67. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 69. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram
 70. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 72. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 73. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 74. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 75. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy
 76. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a
 77. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b
 79. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 81. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram
 82. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 84. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 85. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 86. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 87. Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu1_jtag_debug_module_phy
 88. Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo
 89. Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo
 90. Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo
 91. Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo
 92. Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0
 93. Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1
 95. Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_data_memory:onchip_data_memory
 97. Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator
 99. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator
100. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator
101. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator
102. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator
103. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator
104. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator
105. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator
106. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator
107. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
108. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator
109. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator
110. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator
111. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator
112. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent
113. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent
114. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent
115. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent
116. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent
117. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent
120. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent
123. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
126. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent
129. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
132. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent
135. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent
138. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
141. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent
144. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_003|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_005|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_008|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_009|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller
181. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
182. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
183. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_001
184. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
185. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
186. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_002
187. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
188. Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
189. altsyncram Parameter Settings by Entity Instance
190. scfifo Parameter Settings by Entity Instance
191. Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
192. Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller_002"
193. Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller_001"
194. Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
195. Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller"
196. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
197. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
198. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
199. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode"
200. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode"
201. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode"
202. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
203. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
204. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
205. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
206. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
207. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
208. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
209. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent"
210. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
211. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
212. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
213. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent"
214. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
215. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
216. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
217. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
218. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
219. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent"
220. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
221. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
222. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
223. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent"
224. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
225. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent"
226. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
227. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
228. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent"
229. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent"
230. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent"
231. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent"
232. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator"
233. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator"
234. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator"
235. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator"
236. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
237. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator"
238. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"
239. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator"
240. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator"
241. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator"
242. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator"
243. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator"
244. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator"
245. Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator"
246. Port Connectivity Checks: "SoC:inst3|SoC_jtag_uart0:jtag_uart1"
247. Port Connectivity Checks: "SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic"
248. Port Connectivity Checks: "SoC:inst3|SoC_jtag_uart0:jtag_uart0"
249. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu1_jtag_debug_module_phy"
250. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
251. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
252. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_pib:the_SoC_cpu1_nios2_oci_pib"
253. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo|SoC_cpu1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu1_nios2_oci_fifo_wrptr_inc"
254. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace|SoC_cpu1_nios2_oci_td_mode:SoC_cpu1_nios2_oci_trc_ctrl_td_mode"
255. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_itrace:the_SoC_cpu1_nios2_oci_itrace"
256. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk"
257. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_xbrk:the_SoC_cpu1_nios2_oci_xbrk"
258. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug"
259. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci"
260. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_test_bench:the_SoC_cpu1_test_bench"
261. Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1"
262. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy"
263. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
264. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
265. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_pib:the_SoC_cpu0_nios2_oci_pib"
266. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo|SoC_cpu0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu0_nios2_oci_fifo_wrptr_inc"
267. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace|SoC_cpu0_nios2_oci_td_mode:SoC_cpu0_nios2_oci_trc_ctrl_td_mode"
268. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_itrace:the_SoC_cpu0_nios2_oci_itrace"
269. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk"
270. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_xbrk:the_SoC_cpu0_nios2_oci_xbrk"
271. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug"
272. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci"
273. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_test_bench:the_SoC_cpu0_test_bench"
274. Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0"
275. Elapsed Time Per Partition
276. Analysis & Synthesis Messages
277. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 11 23:51:52 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevel                                   ;
; Top-level Entity Name              ; TopLevel                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,078                                      ;
;     Total combinational functions  ; 3,585                                      ;
;     Dedicated logic registers      ; 2,063                                      ;
; Total registers                    ; 2063                                       ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,168,256                                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TopLevel           ; TopLevel           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                                                                           ; Library ;
+----------------------------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC/synthesis/SoC.v                                                  ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/SoC.v                                                  ; SoC     ;
; SoC/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_controller.v                   ; SoC     ;
; SoC/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_reset_synchronizer.v                 ; SoC     ;
; SoC/synthesis/submodules/SoC_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_irq_mapper.sv                           ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0.v                     ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_arbitrator.sv                 ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv                 ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux_001.sv   ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv       ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux_002.sv ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux_002.sv   ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv       ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux_001.sv ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv     ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv      ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_007.sv      ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv      ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_006.sv      ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv      ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_004.sv      ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router_002.sv      ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv          ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv    ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_003.sv    ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv    ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_002.sv    ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router_001.sv    ; SoC     ;
; SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv        ; SoC     ;
; SoC/synthesis/submodules/altera_avalon_sc_fifo.v                     ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v                     ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_slave_agent.sv                ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv                ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv         ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv         ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_master_agent.sv               ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_master_agent.sv               ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_slave_translator.sv           ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv           ; SoC     ;
; SoC/synthesis/submodules/altera_merlin_master_translator.sv          ; yes             ; User SystemVerilog HDL File              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/altera_merlin_master_translator.sv          ; SoC     ;
; SoC/synthesis/submodules/SoC_sysId.v                                 ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_sysId.v                                 ; SoC     ;
; SoC/synthesis/submodules/SoC_onchip_data_memory.v                    ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_data_memory.v                    ; SoC     ;
; SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v            ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory1.v            ; SoC     ;
; SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v            ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_onchip_instruction_memory0.v            ; SoC     ;
; SoC/synthesis/submodules/SoC_jtag_uart0.v                            ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_jtag_uart0.v                            ; SoC     ;
; SoC/synthesis/submodules/SoC_timer0.v                                ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_timer0.v                                ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu1.v                                  ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1.v                                  ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_sysclk.v         ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_sysclk.v         ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_tck.v            ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_tck.v            ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v        ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_jtag_debug_module_wrapper.v        ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu1_oci_test_bench.v                   ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_oci_test_bench.v                   ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu1_test_bench.v                       ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu1_test_bench.v                       ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu0.v                                  ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0.v                                  ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_sysclk.v         ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_sysclk.v         ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_tck.v            ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_tck.v            ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v        ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_jtag_debug_module_wrapper.v        ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu0_oci_test_bench.v                   ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_oci_test_bench.v                   ; SoC     ;
; SoC/synthesis/submodules/SoC_cpu0_test_bench.v                       ; yes             ; User Verilog HDL File                    ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/SoC/synthesis/submodules/SoC_cpu0_test_bench.v                       ; SoC     ;
; toplevel.bdf                                                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/toplevel.bdf                                                         ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;         ;
; aglobal131.inc                                                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/aglobal131.inc                                                                                               ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;         ;
; altram.inc                                                           ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altram.inc                                                                                                   ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;         ;
; db/altsyncram_mpf1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_mpf1.tdf                                               ;         ;
; db/altsyncram_npf1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_npf1.tdf                                               ;         ;
; altera_std_synchronizer.v                                            ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                    ;         ;
; db/altsyncram_9081.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_9081.tdf                                               ;         ;
; sld_virtual_jtag_basic.v                                             ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                     ;         ;
; db/altsyncram_opf1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_opf1.tdf                                               ;         ;
; db/altsyncram_ppf1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_ppf1.tdf                                               ;         ;
; db/altsyncram_a081.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_a081.tdf                                               ;         ;
; scfifo.tdf                                                           ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/scfifo.tdf                                                                                                   ;         ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                ;         ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                 ;         ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                 ;         ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                 ;         ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                 ;         ;
; db/scfifo_jr21.tdf                                                   ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/scfifo_jr21.tdf                                                   ;         ;
; db/a_dpfifo_q131.tdf                                                 ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_dpfifo_q131.tdf                                                 ;         ;
; db/a_fefifo_7cf.tdf                                                  ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/a_fefifo_7cf.tdf                                                  ;         ;
; db/cntr_do7.tdf                                                      ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/cntr_do7.tdf                                                      ;         ;
; db/dpram_nl21.tdf                                                    ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/dpram_nl21.tdf                                                    ;         ;
; db/altsyncram_r1m1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_r1m1.tdf                                               ;         ;
; db/cntr_1ob.tdf                                                      ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/cntr_1ob.tdf                                                      ;         ;
; alt_jtag_atlantic.v                                                  ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                          ;         ;
; db/altsyncram_ntd1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_ntd1.tdf                                               ;         ;
; db/decode_jsa.tdf                                                    ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/decode_jsa.tdf                                                    ;         ;
; db/mux_gob.tdf                                                       ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/mux_gob.tdf                                                       ;         ;
; db/altsyncram_otd1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_otd1.tdf                                               ;         ;
; db/altsyncram_73d1.tdf                                               ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/altsyncram_73d1.tdf                                               ;         ;
; db/decode_rsa.tdf                                                    ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/decode_rsa.tdf                                                    ;         ;
; db/mux_oob.tdf                                                       ; yes             ; Auto-Generated Megafunction              ; E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/db/mux_oob.tdf                                                       ;         ;
; sld_hub.vhd                                                          ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                  ;         ;
; sld_jtag_hub.vhd                                                     ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                             ;         ;
; sld_rom_sr.vhd                                                       ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                               ;         ;
+----------------------------------------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 4,078             ;
;                                             ;                   ;
; Total combinational functions               ; 3585              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1878              ;
;     -- 3 input functions                    ; 1085              ;
;     -- <=2 input functions                  ; 622               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 3246              ;
;     -- arithmetic mode                      ; 339               ;
;                                             ;                   ;
; Total registers                             ; 2063              ;
;     -- Dedicated logic registers            ; 2063              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 1                 ;
; Total memory bits                           ; 3168256           ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; INPUT_CLOCK~input ;
; Maximum fan-out                             ; 2369              ;
; Total fan-out                               ; 29200             ;
; Average fan-out                             ; 4.66              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                                                                                                         ; 3585 (1)          ; 2063 (0)     ; 3168256     ; 0            ; 0       ; 0         ; 1    ; 0            ; |TopLevel                                                                                                                                                                                                                                                                          ; work         ;
;    |SoC:inst3|                                                                                                    ; 3373 (0)          ; 1933 (0)     ; 3168256     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3                                                                                                                                                                                                                                                                ; SoC          ;
;       |SoC_cpu0:cpu0|                                                                                             ; 973 (685)         ; 579 (309)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0                                                                                                                                                                                                                                                  ; SoC          ;
;          |SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|                                                              ; 288 (32)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci                                                                                                                                                                                                        ; SoC          ;
;             |SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|                           ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper                                                                                                                              ; SoC          ;
;                |SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|                          ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk                                                      ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|                                ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck                                                            ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy|                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy                                                                        ; work         ;
;             |SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|                                             ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg                                                                                                                                                ; SoC          ;
;             |SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break|                                               ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break                                                                                                                                                  ; SoC          ;
;             |SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|                                               ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug                                                                                                                                                  ; SoC          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|                                                     ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem                                                                                                                                                        ; SoC          ;
;                |SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram                                                                                                   ; SoC          ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_9081:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9081:auto_generated                                          ; work         ;
;          |SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a                                                                                                                                                                                         ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ; work         ;
;                |altsyncram_mpf1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_mpf1:auto_generated                                                                                                                                ; work         ;
;          |SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b                                                                                                                                                                                         ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ; work         ;
;                |altsyncram_npf1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_npf1:auto_generated                                                                                                                                ; work         ;
;       |SoC_cpu1:cpu1|                                                                                             ; 982 (694)         ; 579 (309)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1                                                                                                                                                                                                                                                  ; SoC          ;
;          |SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|                                                              ; 288 (32)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci                                                                                                                                                                                                        ; SoC          ;
;             |SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|                           ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper                                                                                                                              ; SoC          ;
;                |SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|                          ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk                                                      ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|                                ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck                                                            ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:SoC_cpu1_jtag_debug_module_phy|                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu1_jtag_debug_module_phy                                                                        ; work         ;
;             |SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|                                             ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg                                                                                                                                                ; SoC          ;
;             |SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break|                                               ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break                                                                                                                                                  ; SoC          ;
;             |SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|                                               ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug                                                                                                                                                  ; SoC          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;             |SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|                                                     ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem                                                                                                                                                        ; SoC          ;
;                |SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram                                                                                                   ; SoC          ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_a081:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a081:auto_generated                                          ; work         ;
;          |SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a                                                                                                                                                                                         ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ; work         ;
;                |altsyncram_opf1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_opf1:auto_generated                                                                                                                                ; work         ;
;          |SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b                                                                                                                                                                                         ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ; work         ;
;                |altsyncram_ppf1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_ppf1:auto_generated                                                                                                                                ; work         ;
;       |SoC_jtag_uart0:jtag_uart0|                                                                                 ; 143 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0                                                                                                                                                                                                                                      ; SoC          ;
;          |SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r                                                                                                                                                                                  ; SoC          ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                      ; work         ;
;          |SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w                                                                                                                                                                                  ; SoC          ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                      ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|                                                     ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                   ; work         ;
;       |SoC_jtag_uart0:jtag_uart1|                                                                                 ; 143 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1                                                                                                                                                                                                                                      ; SoC          ;
;          |SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r                                                                                                                                                                                  ; SoC          ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                      ; work         ;
;          |SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w                                                                                                                                                                                  ; SoC          ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                      ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|                                                     ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic                                                                                                                                                                                   ; work         ;
;       |SoC_mm_interconnect_0:mm_interconnect_0|                                                                   ; 678 (0)           ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                        ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router:addr_router|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                          ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router_001:addr_router_001|                                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router_002:addr_router_002|                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router_003:addr_router_003|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                    ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_004|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_004                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_006|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_006                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_009|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_009                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                    ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                            ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_002|                                            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_002                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                    ; 59 (55)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                    ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                       ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|                                                    ; 63 (59)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004                                                                                                                                                                    ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                       ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|                                                    ; 14 (9)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                    ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                       ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|                                                    ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                                                                    ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                       ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|                                                    ; 59 (55)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009                                                                                                                                                                    ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb                                                                                                                                       ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                        ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                        ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                           ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                        ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002|                                                ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002                                                                                                                                                                ; SoC          ;
;          |altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                        ; SoC          ;
;          |altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                        ; SoC          ;
;          |altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                  ; SoC          ;
;          |altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                  ; SoC          ;
;          |altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                         ; SoC          ;
;          |altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                 ; SoC          ;
;          |altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                 ; SoC          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                           ; SoC          ;
;          |altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; SoC          ;
;          |altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; SoC          ;
;          |altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                 ; SoC          ;
;          |altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                          ; SoC          ;
;          |altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent                                                                                                                                 ; SoC          ;
;          |altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                          ; SoC          ;
;          |altera_merlin_master_translator:cpu0_data_master_translator|                                            ; 15 (15)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator                                                                                                                                                            ; SoC          ;
;          |altera_merlin_master_translator:cpu0_instruction_master_translator|                                     ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator                                                                                                                                                     ; SoC          ;
;          |altera_merlin_master_translator:cpu1_data_master_translator|                                            ; 16 (16)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator                                                                                                                                                            ; SoC          ;
;          |altera_merlin_master_translator:cpu1_instruction_master_translator|                                     ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator                                                                                                                                                     ; SoC          ;
;          |altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                             ; SoC          ;
;          |altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                             ; SoC          ;
;          |altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                              ; SoC          ;
;          |altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent                                                                                                                      ; SoC          ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                ; SoC          ;
;          |altera_merlin_slave_translator:cpu0_jtag_debug_module_translator|                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator                                                                                                                                                       ; SoC          ;
;          |altera_merlin_slave_translator:cpu1_jtag_debug_module_translator|                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator                                                                                                                                                       ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|                                 ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                                                                                                                                 ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|                                 ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator                                                                                                                                                 ; SoC          ;
;          |altera_merlin_slave_translator:onchip_data_memory_s1_translator|                                        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator                                                                                                                                                        ; SoC          ;
;          |altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator                                                                                                                                                ; SoC          ;
;          |altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator                                                                                                                                                ; SoC          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                          ; SoC          ;
;          |altera_merlin_slave_translator:timer0_s1_translator|                                                    ; 7 (7)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator                                                                                                                                                                    ; SoC          ;
;          |altera_merlin_slave_translator:timer1_s1_translator|                                                    ; 7 (7)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                                                                                                                                    ; SoC          ;
;       |SoC_onchip_data_memory:onchip_data_memory|                                                                 ; 154 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_data_memory:onchip_data_memory                                                                                                                                                                                                                      ; SoC          ;
;          |altsyncram:the_altsyncram|                                                                              ; 154 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram                                                                                                                                                                                            ; work         ;
;             |altsyncram_73d1:auto_generated|                                                                      ; 154 (0)           ; 3 (3)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated                                                                                                                                                             ; work         ;
;                |decode_rsa:decode3|                                                                               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated|decode_rsa:decode3                                                                                                                                          ; work         ;
;                |mux_oob:mux2|                                                                                     ; 144 (144)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated|mux_oob:mux2                                                                                                                                                ; work         ;
;       |SoC_onchip_instruction_memory0:onchip_instruction_memory0|                                                 ; 12 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0                                                                                                                                                                                                      ; SoC          ;
;          |altsyncram:the_altsyncram|                                                                              ; 12 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram                                                                                                                                                                            ; work         ;
;             |altsyncram_ntd1:auto_generated|                                                                      ; 12 (0)            ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated                                                                                                                                             ; work         ;
;                |decode_jsa:decode3|                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated|decode_jsa:decode3                                                                                                                          ; work         ;
;                |mux_gob:mux2|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated|mux_gob:mux2                                                                                                                                ; work         ;
;       |SoC_onchip_instruction_memory1:onchip_instruction_memory1|                                                 ; 10 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1                                                                                                                                                                                                      ; SoC          ;
;          |altsyncram:the_altsyncram|                                                                              ; 10 (0)            ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram                                                                                                                                                                            ; work         ;
;             |altsyncram_otd1:auto_generated|                                                                      ; 10 (0)            ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated                                                                                                                                             ; work         ;
;                |decode_jsa:decode3|                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated|decode_jsa:decode3                                                                                                                          ; work         ;
;                |mux_gob:mux2|                                                                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated|mux_gob:mux2                                                                                                                                ; work         ;
;       |SoC_timer0:timer0|                                                                                         ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_timer0:timer0                                                                                                                                                                                                                                              ; SoC          ;
;       |SoC_timer0:timer1|                                                                                         ; 130 (130)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|SoC_timer0:timer1                                                                                                                                                                                                                                              ; SoC          ;
;       |altera_reset_controller:rst_controller_001|                                                                ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                     ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                      ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                          ; SoC          ;
;       |altera_reset_controller:rst_controller_002|                                                                ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                     ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                      ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                          ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                    ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller                                                                                                                                                                                                                         ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                          ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                              ; SoC          ;
;    |sld_hub:auto_hub|                                                                                             ; 211 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                              ; 210 (161)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                ; 32 (32)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                  ; work         ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------+
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9081:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; SoC_cpu0_ociram_default_contents.mif ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_mpf1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu0_rf_ram_a.mif                ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_npf1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu0_rf_ram_b.mif                ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a081:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; SoC_cpu1_ociram_default_contents.mif ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_opf1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu1_rf_ram_a.mif                ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_ppf1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu1_rf_ram_b.mif                ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                 ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                 ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                 ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                 ;
; SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; SoC_onchip_data_memory.hex           ;
; SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288  ; SoC_onchip_instruction_memory0.hex   ;
; SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288  ; SoC_onchip_instruction_memory1.hex   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                    ; IP Include File              ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3                                                                                                                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0                                                                                                                                  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1                                                                                                                                  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_irq_mapper:irq_mapper                                                                                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_irq_mapper:irq_mapper_001                                                                                                                  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0                                                                                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1                                                                                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                        ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001                                                  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002                                                  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003                                                  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_002                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                        ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_007                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_008                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent                 ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator                                     ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator                                       ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent             ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo        ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent                 ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator                                     ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator                                       ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent             ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo        ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router                                                              ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001                                                          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_003                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_005                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_008                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_009                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator                                 ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent       ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator                                 ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent       ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo  ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator                                        ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent              ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo         ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_004                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_005                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_006                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_007                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_008                                            ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_009                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                        ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo           ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent                          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                    ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent                          ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_onchip_data_memory:onchip_data_memory                                                                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0                                                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1                                                                                      ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller                                                                                                         ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_001                                                                                                     ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|altera_reset_controller:rst_controller_002                                                                                                     ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_sysId:sysid                                                                                                                                ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_timer0:timer0                                                                                                                              ; SoC/synthesis/../../SoC.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevel|SoC:inst3|SoC_timer0:timer1                                                                                                                              ; SoC/synthesis/../../SoC.qsys ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rvalid                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rvalid                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|write_stalled                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|write_stalled                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|read_req                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|read_req                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|read                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|read                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|write_valid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|write_valid                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|write                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|write                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|locked[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|locked[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|locked[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|locked[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,4,7,8,11,14,22..24,27,28,31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator|av_chipselect_pre                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[1..15,17..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|W_ipending_reg[1..15,17..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_im:the_SoC_cpu1_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_im:the_SoC_cpu1_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_xbrk:the_SoC_cpu1_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[1..15,17..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|W_ipending_reg[1..15,17..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_im:the_SoC_cpu0_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_im:the_SoC_cpu0_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_xbrk:the_SoC_cpu0_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                  ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                         ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[1..15,17..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[1..15,17..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                  ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                         ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,3,5,6,9,10,12,13,15..21,25,26,29]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                            ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                     ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator|waitrequest_reset_override                                                                                        ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                  ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator|waitrequest_reset_override                                                                                 ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator|waitrequest_reset_override                                                                                                     ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                           ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator|waitrequest_reset_override                                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                            ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                          ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                         ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                  ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                            ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                     ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator|waitrequest_reset_override                                                                                        ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                  ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator|waitrequest_reset_override                                                                                 ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|waitrequest_reset_override                                                                                                     ; Merged with SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                                                                                                        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                       ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]    ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]  ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]    ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]             ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]           ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]             ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]          ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                      ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                       ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                   ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]    ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]  ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]    ; Merged with SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                            ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                   ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                      ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                         ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize~3               ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize~4               ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize~5               ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize~3               ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize~4               ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize~5               ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize.101             ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize.101             ; Lost fanout                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize.011             ; Merged with SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize.001           ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize.011             ; Merged with SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize.001           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize.001             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize.001             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 587                                                                                                                                                                                              ;                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break|trigbrktype                                                                                                ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break|trigbrktype                                                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                    ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                     ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                        ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                   ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                           ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                              ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                         ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                            ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                     ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                        ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                   ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                    ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                           ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[20]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[20]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[19]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[19]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[18]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[18]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[17]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[17]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[15]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[15]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[14]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[14]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[13]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[13]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[12]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[12]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[11]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[11]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[10]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[10]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[9]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[9]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[8]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[8]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[7]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[7]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[6]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[6]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[5]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[5]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[4]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[4]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[3]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[3]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[2]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[2]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[1]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[1]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[31]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[31]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[30]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[30]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[29]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[29]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[28]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[28]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[27]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[27]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[26]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[26]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[25]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[25]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[24]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[24]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[23]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[23]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[22]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[22]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[21]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[21]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[20]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[20]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[19]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[19]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[18]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[18]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[17]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[17]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[15]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[15]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[14]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[14]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[13]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[13]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[12]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[12]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[11]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[11]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[10]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[10]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[9]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[9]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[8]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[8]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[7]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[7]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[6]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[6]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[5]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[5]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[4]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[4]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[3]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[3]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[2]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[2]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|W_ienable_reg[1]                                                                                                                                                                               ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|W_control_rd_data[1]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[31]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[31]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                     ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                 ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                        ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                    ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                           ; Lost Fanouts              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                       ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[30]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[30]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[29]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[29]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[28]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[28]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[27]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[27]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[26]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[26]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[25]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[25]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[24]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[24]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[23]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[23]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[22]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[22]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|W_ienable_reg[21]                                                                                                                                                                              ; Stuck at GND              ; SoC:inst3|SoC_cpu1:cpu1|W_control_rd_data[21]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                           ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                    ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                        ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                    ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                     ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                 ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                            ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                        ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                              ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                          ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                           ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                       ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                    ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                        ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                                    ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                     ; Stuck at GND              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97]                                                                 ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                ; Stuck at VCC              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                            ; Stuck at VCC              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|share_count_zero_flag                                                                                            ; Stuck at VCC              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                            ; Stuck at VCC              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count_zero_flag                                                                                            ; Stuck at VCC              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|share_count_zero_flag                                                                                            ; Stuck at VCC              ; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|DRsize.101           ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|DRsize.101           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2063  ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 383   ;
; Number of registers using Asynchronous Clear ; 1434  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 975   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:inst3|SoC_timer0:timer0|internal_counter[0]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[1]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[2]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[3]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[6]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[8]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[9]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[14]                                                                                                       ; 3       ;
; SoC:inst3|SoC_timer0:timer0|internal_counter[15]                                                                                                       ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[0]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[1]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[2]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[3]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[6]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[8]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[9]                                                                                                        ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[14]                                                                                                       ; 3       ;
; SoC:inst3|SoC_timer0:timer1|internal_counter[15]                                                                                                       ; 3       ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|count[9]                                                        ; 11      ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|count[9]                                                        ; 11      ;
; SoC:inst3|SoC_cpu0:cpu0|hbreak_enabled                                                                                                                 ; 9       ;
; SoC:inst3|SoC_cpu1:cpu1|hbreak_enabled                                                                                                                 ; 22      ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|t_dav                                                                                                              ; 3       ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|t_dav                                                                                                              ; 3       ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst2                                                            ; 3       ;
; SoC:inst3|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                   ; 1       ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst2                                                            ; 3       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                               ; 1       ;
; SoC:inst3|SoC_cpu0:cpu0|F_pc[14]                                                                                                                       ; 2       ;
; SoC:inst3|SoC_cpu0:cpu0|F_pc[16]                                                                                                                       ; 2       ;
; SoC:inst3|SoC_cpu0:cpu0|i_read                                                                                                                         ; 7       ;
; SoC:inst3|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                   ; 2       ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                            ; 10      ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart0|av_waitrequest                                                                                                     ; 9       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator|waitrequest_reset_override           ; 10      ;
; SoC:inst3|SoC_cpu1:cpu1|i_read                                                                                                                         ; 6       ;
; SoC:inst3|SoC_cpu1:cpu1|F_pc[14]                                                                                                                       ; 2       ;
; SoC:inst3|SoC_cpu1:cpu1|F_pc[16]                                                                                                                       ; 2       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                               ; 2       ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|rst1                                                            ; 13      ;
; SoC:inst3|SoC_jtag_uart0:jtag_uart1|av_waitrequest                                                                                                     ; 3       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                ; 4       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                            ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                            ; 4       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; SoC:inst3|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                   ; 1       ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[16]              ; 2       ;
; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg|oci_ienable[0]               ; 2       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                               ; 1       ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[16]              ; 2       ;
; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg|oci_ienable[0]               ; 2       ;
; SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                            ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                               ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                            ; 1       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[0]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[1]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[2]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[3]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[6]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[8]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[9]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[14]                                                                                                      ; 2       ;
; SoC:inst3|SoC_timer0:timer0|period_l_register[15]                                                                                                      ; 2       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                            ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                            ; 4       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                               ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[0]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[1]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[2]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[3]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[6]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[8]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[9]                                                                                                       ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[14]                                                                                                      ; 2       ;
; SoC:inst3|SoC_timer0:timer1|period_l_register[15]                                                                                                      ; 2       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                            ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                               ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                            ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; 1       ;
; SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                           ; 3       ;
; Total number of inverted registers = 98                                                                                                                ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|count[7]                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[10]                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|readdata[2]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|readdata[1]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|D_iw[10]                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|av_ld_byte0_data[4]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|av_ld_byte2_data[5]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|D_iw[12]                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|av_ld_byte0_data[7]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|av_ld_byte1_data[6]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|d_byteenable[1]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator|wait_latency_counter[1]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|d_byteenable[0]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|wait_latency_counter[1]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|E_src2[13]                                                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|E_src1[22]                                                                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|E_src1[5]                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|E_shift_rot_result[12]                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|E_src2[1]                                                                                                                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|E_src1[24]                                                                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|E_src1[18]                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|E_shift_rot_result[12]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[8]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[8]                                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|MonDReg[17]                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|MonDReg[9]                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|MonDReg[11]                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|MonDReg[4]                                                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|W_alu_result[2]                                                                                                                                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|W_alu_result[3]                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|E_src2[19]                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|E_src2[20]                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|d_writedata[30]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|d_writedata[31]                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|sr[29] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|sr[20] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|MonAReg[9]                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|MonAReg[9]                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|F_pc[1]                                                                                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|W_alu_result[24]                                                                                                                                                                             ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|W_alu_result[29]                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|F_pc[15]                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break|break_readreg[18]                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break|break_readreg[24]                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|d_byteenable[2]                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|d_byteenable[2]                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[7]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[1]                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[3]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_jtag_uart0:jtag_uart1|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic|td_shift[5]                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|MonDReg[18]                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|MonDReg[16]                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|F_pc[14]                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|F_pc[14]                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|E_logic_result[11]                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|E_logic_result[18]                                                                                                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|W_rf_wr_data[24]                                                                                                                                                                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|W_rf_wr_data[21]                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_cpu0:cpu0|D_dst_regnum[0]                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_cpu1:cpu1|D_dst_regnum[4]                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[4]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |TopLevel|SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002|src_channel[5]                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                            ;
; 44:1               ; 4 bits    ; 116 LEs       ; 76 LEs               ; 40 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_mpf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_npf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9081:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_opf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_ppf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a081:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                 ; Type                                                                                 ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu0_rf_ram_a.mif ; String                                                                               ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                       ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                    ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                    ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; INIT_FILE                          ; SoC_cpu0_rf_ram_a.mif ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_mpf1       ; Untyped                                                                                    ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                 ; Type                                                                                 ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu0_rf_ram_b.mif ; String                                                                               ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                       ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                    ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                    ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; INIT_FILE                          ; SoC_cpu0_rf_ram_b.mif ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_npf1       ; Untyped                                                                                    ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram ;
+----------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                                                                        ;
+----------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu0_ociram_default_contents.mif ; String                                                                                                                                                      ;
+----------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                                                              ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                                  ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; SoC_cpu0_ociram_default_contents.mif ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_9081                      ; Untyped                                                                                                                                                           ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                 ; Type                                                                                 ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu1_rf_ram_a.mif ; String                                                                               ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                       ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                    ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                    ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; INIT_FILE                          ; SoC_cpu1_rf_ram_a.mif ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_opf1       ; Untyped                                                                                    ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                 ; Type                                                                                 ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu1_rf_ram_b.mif ; String                                                                               ;
+----------------+-----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                       ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 32                    ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_B                            ; 32                    ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 5                     ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 32                    ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                    ;
; INIT_FILE                          ; SoC_cpu1_rf_ram_b.mif ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ppf1       ; Untyped                                                                                    ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram ;
+----------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                                                                        ;
+----------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; SoC_cpu1_ociram_default_contents.mif ; String                                                                                                                                                      ;
+----------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                                                              ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                                  ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; SoC_cpu1_ociram_default_contents.mif ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_a081                      ; Untyped                                                                                                                                                           ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu1_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0 ;
+----------------+------------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                       ;
+----------------+------------------------------------+------------------------------------------------------------+
; INIT_FILE      ; SoC_onchip_instruction_memory0.hex ; String                                                     ;
+----------------+------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                             ;
+------------------------------------+------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                          ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 14                                 ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 16384                              ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                          ;
; WIDTH_B                            ; 1                                  ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                          ;
; INIT_FILE                          ; SoC_onchip_instruction_memory0.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 16384                              ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ntd1                    ; Untyped                                                          ;
+------------------------------------+------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1 ;
+----------------+------------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                       ;
+----------------+------------------------------------+------------------------------------------------------------+
; INIT_FILE      ; SoC_onchip_instruction_memory1.hex ; String                                                     ;
+----------------+------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                             ;
+------------------------------------+------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                          ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 14                                 ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 16384                              ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                          ;
; WIDTH_B                            ; 1                                  ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                          ;
; INIT_FILE                          ; SoC_onchip_instruction_memory1.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 16384                              ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_otd1                    ; Untyped                                                          ;
+------------------------------------+------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_data_memory:onchip_data_memory ;
+----------------+----------------------------+----------------------------------------------------+
; Parameter Name ; Value                      ; Type                                               ;
+----------------+----------------------------+----------------------------------------------------+
; INIT_FILE      ; SoC_onchip_data_memory.hex ; String                                             ;
+----------------+----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                     ;
+------------------------------------+----------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                                  ;
; WIDTH_A                            ; 32                         ; Signed Integer                                           ;
; WIDTHAD_A                          ; 16                         ; Signed Integer                                           ;
; NUMWORDS_A                         ; 65536                      ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                  ;
; INIT_FILE                          ; SoC_onchip_data_memory.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 65536                      ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_73d1            ; Untyped                                                  ;
+------------------------------------+----------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                    ;
; ID                        ; 2     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                           ;
; ID                        ; 3     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router_001|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_003|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_005|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_008|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_009|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                ;
; Entity Instance                           ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                    ;
; Entity Instance            ; SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; SoC:inst3|SoC_jtag_uart0:jtag_uart1|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_data_memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_instruction_memory0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory1_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                       ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                       ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu1_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_jtag_uart0:jtag_uart1"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic"                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_jtag_uart0:jtag_uart0"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu1_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_pib:the_SoC_cpu1_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo|SoC_cpu1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu1_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                              ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace|SoC_cpu1_nios2_oci_td_mode:SoC_cpu1_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_itrace:the_SoC_cpu1_nios2_oci_itrace"                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_xbrk:the_SoC_cpu1_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci"                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_test_bench:the_SoC_cpu1_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                               ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu1:cpu1"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_pib:the_SoC_cpu0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo|SoC_cpu0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                              ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace|SoC_cpu0_nios2_oci_td_mode:SoC_cpu0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_itrace:the_SoC_cpu0_nios2_oci_itrace"                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_xbrk:the_SoC_cpu0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci"                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_test_bench:the_SoC_cpu0_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                               ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst3|SoC_cpu0:cpu0"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat May 11 23:51:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c TopLevel
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: SoC
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SoC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: SoC_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_007.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_007_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_007
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_006.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_006_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_006
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_004.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_004_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_004
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_003.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_003_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_003
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_002.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_002_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: SoC_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v
    Info (12023): Found entity 1: SoC_sysId
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_data_memory.v
    Info (12023): Found entity 1: SoC_onchip_data_memory
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_instruction_memory1.v
    Info (12023): Found entity 1: SoC_onchip_instruction_memory1
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_instruction_memory0.v
    Info (12023): Found entity 1: SoC_onchip_instruction_memory0
Info (12021): Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart0.v
    Info (12023): Found entity 1: SoC_jtag_uart0_sim_scfifo_w
    Info (12023): Found entity 2: SoC_jtag_uart0_scfifo_w
    Info (12023): Found entity 3: SoC_jtag_uart0_sim_scfifo_r
    Info (12023): Found entity 4: SoC_jtag_uart0_scfifo_r
    Info (12023): Found entity 5: SoC_jtag_uart0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer0.v
    Info (12023): Found entity 1: SoC_timer0
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu1.v
    Info (12023): Found entity 1: SoC_cpu1_register_bank_a_module
    Info (12023): Found entity 2: SoC_cpu1_register_bank_b_module
    Info (12023): Found entity 3: SoC_cpu1_nios2_oci_debug
    Info (12023): Found entity 4: SoC_cpu1_ociram_sp_ram_module
    Info (12023): Found entity 5: SoC_cpu1_nios2_ocimem
    Info (12023): Found entity 6: SoC_cpu1_nios2_avalon_reg
    Info (12023): Found entity 7: SoC_cpu1_nios2_oci_break
    Info (12023): Found entity 8: SoC_cpu1_nios2_oci_xbrk
    Info (12023): Found entity 9: SoC_cpu1_nios2_oci_dbrk
    Info (12023): Found entity 10: SoC_cpu1_nios2_oci_itrace
    Info (12023): Found entity 11: SoC_cpu1_nios2_oci_td_mode
    Info (12023): Found entity 12: SoC_cpu1_nios2_oci_dtrace
    Info (12023): Found entity 13: SoC_cpu1_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: SoC_cpu1_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: SoC_cpu1_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: SoC_cpu1_nios2_oci_fifo
    Info (12023): Found entity 17: SoC_cpu1_nios2_oci_pib
    Info (12023): Found entity 18: SoC_cpu1_nios2_oci_im
    Info (12023): Found entity 19: SoC_cpu1_nios2_performance_monitors
    Info (12023): Found entity 20: SoC_cpu1_nios2_oci
    Info (12023): Found entity 21: SoC_cpu1
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu1_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu1_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu1_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu1_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu1_test_bench.v
    Info (12023): Found entity 1: SoC_cpu1_test_bench
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu0.v
    Info (12023): Found entity 1: SoC_cpu0_register_bank_a_module
    Info (12023): Found entity 2: SoC_cpu0_register_bank_b_module
    Info (12023): Found entity 3: SoC_cpu0_nios2_oci_debug
    Info (12023): Found entity 4: SoC_cpu0_ociram_sp_ram_module
    Info (12023): Found entity 5: SoC_cpu0_nios2_ocimem
    Info (12023): Found entity 6: SoC_cpu0_nios2_avalon_reg
    Info (12023): Found entity 7: SoC_cpu0_nios2_oci_break
    Info (12023): Found entity 8: SoC_cpu0_nios2_oci_xbrk
    Info (12023): Found entity 9: SoC_cpu0_nios2_oci_dbrk
    Info (12023): Found entity 10: SoC_cpu0_nios2_oci_itrace
    Info (12023): Found entity 11: SoC_cpu0_nios2_oci_td_mode
    Info (12023): Found entity 12: SoC_cpu0_nios2_oci_dtrace
    Info (12023): Found entity 13: SoC_cpu0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: SoC_cpu0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: SoC_cpu0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: SoC_cpu0_nios2_oci_fifo
    Info (12023): Found entity 17: SoC_cpu0_nios2_oci_pib
    Info (12023): Found entity 18: SoC_cpu0_nios2_oci_im
    Info (12023): Found entity 19: SoC_cpu0_nios2_performance_monitors
    Info (12023): Found entity 20: SoC_cpu0_nios2_oci
    Info (12023): Found entity 21: SoC_cpu0
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu0_test_bench.v
    Info (12023): Found entity 1: SoC_cpu0_test_bench
Warning (12125): Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TopLevel
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "SoC" for hierarchy "SoC:inst3"
Info (12128): Elaborating entity "SoC_cpu0" for hierarchy "SoC:inst3|SoC_cpu0:cpu0"
Info (12128): Elaborating entity "SoC_cpu0_test_bench" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_test_bench:the_SoC_cpu0_test_bench"
Info (12128): Elaborating entity "SoC_cpu0_register_bank_a_module" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpf1.tdf
    Info (12023): Found entity 1: altsyncram_mpf1
Info (12128): Elaborating entity "altsyncram_mpf1" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_a_module:SoC_cpu0_register_bank_a|altsyncram:the_altsyncram|altsyncram_mpf1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu0_register_bank_b_module" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_npf1.tdf
    Info (12023): Found entity 1: altsyncram_npf1
Info (12128): Elaborating entity "altsyncram_npf1" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_register_bank_b_module:SoC_cpu0_register_bank_b|altsyncram:the_altsyncram|altsyncram_npf1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_debug" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_debug:the_SoC_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SoC_cpu0_nios2_ocimem" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem"
Info (12128): Elaborating entity "SoC_cpu0_ociram_sp_ram_module" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "SoC_cpu0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9081.tdf
    Info (12023): Found entity 1: altsyncram_9081
Info (12128): Elaborating entity "altsyncram_9081" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_ocimem:the_SoC_cpu0_nios2_ocimem|SoC_cpu0_ociram_sp_ram_module:SoC_cpu0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9081:auto_generated"
Info (12128): Elaborating entity "SoC_cpu0_nios2_avalon_reg" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_avalon_reg:the_SoC_cpu0_nios2_avalon_reg"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_break" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_break:the_SoC_cpu0_nios2_oci_break"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_xbrk" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_xbrk:the_SoC_cpu0_nios2_oci_xbrk"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_dbrk" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dbrk:the_SoC_cpu0_nios2_oci_dbrk"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_itrace" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_itrace:the_SoC_cpu0_nios2_oci_itrace"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_dtrace" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_td_mode" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_dtrace:the_SoC_cpu0_nios2_oci_dtrace|SoC_cpu0_nios2_oci_td_mode:SoC_cpu0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_fifo" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_compute_input_tm_cnt" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo|SoC_cpu0_nios2_oci_compute_input_tm_cnt:the_SoC_cpu0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_fifo_wrptr_inc" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo|SoC_cpu0_nios2_oci_fifo_wrptr_inc:the_SoC_cpu0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_fifo_cnt_inc" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo|SoC_cpu0_nios2_oci_fifo_cnt_inc:the_SoC_cpu0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "SoC_cpu0_oci_test_bench" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_fifo:the_SoC_cpu0_nios2_oci_fifo|SoC_cpu0_oci_test_bench:the_SoC_cpu0_oci_test_bench"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_pib" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_pib:the_SoC_cpu0_nios2_oci_pib"
Info (12128): Elaborating entity "SoC_cpu0_nios2_oci_im" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_nios2_oci_im:the_SoC_cpu0_nios2_oci_im"
Info (12128): Elaborating entity "SoC_cpu0_jtag_debug_module_wrapper" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "SoC_cpu0_jtag_debug_module_tck" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_tck:the_SoC_cpu0_jtag_debug_module_tck"
Info (12128): Elaborating entity "SoC_cpu0_jtag_debug_module_sysclk" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|SoC_cpu0_jtag_debug_module_sysclk:the_SoC_cpu0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SoC:inst3|SoC_cpu0:cpu0|SoC_cpu0_nios2_oci:the_SoC_cpu0_nios2_oci|SoC_cpu0_jtag_debug_module_wrapper:the_SoC_cpu0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu0_jtag_debug_module_phy"
Info (12128): Elaborating entity "SoC_cpu1" for hierarchy "SoC:inst3|SoC_cpu1:cpu1"
Info (12128): Elaborating entity "SoC_cpu1_test_bench" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_test_bench:the_SoC_cpu1_test_bench"
Info (12128): Elaborating entity "SoC_cpu1_register_bank_a_module" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu1_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opf1.tdf
    Info (12023): Found entity 1: altsyncram_opf1
Info (12128): Elaborating entity "altsyncram_opf1" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_a_module:SoC_cpu1_register_bank_a|altsyncram:the_altsyncram|altsyncram_opf1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu1_register_bank_b_module" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu1_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppf1.tdf
    Info (12023): Found entity 1: altsyncram_ppf1
Info (12128): Elaborating entity "altsyncram_ppf1" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_register_bank_b_module:SoC_cpu1_register_bank_b|altsyncram:the_altsyncram|altsyncram_ppf1:auto_generated"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_debug" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_debug:the_SoC_cpu1_nios2_oci_debug"
Info (12128): Elaborating entity "SoC_cpu1_nios2_ocimem" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem"
Info (12128): Elaborating entity "SoC_cpu1_ociram_sp_ram_module" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "SoC_cpu1_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a081.tdf
    Info (12023): Found entity 1: altsyncram_a081
Info (12128): Elaborating entity "altsyncram_a081" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_ocimem:the_SoC_cpu1_nios2_ocimem|SoC_cpu1_ociram_sp_ram_module:SoC_cpu1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a081:auto_generated"
Info (12128): Elaborating entity "SoC_cpu1_nios2_avalon_reg" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_avalon_reg:the_SoC_cpu1_nios2_avalon_reg"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_break" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_break:the_SoC_cpu1_nios2_oci_break"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_xbrk" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_xbrk:the_SoC_cpu1_nios2_oci_xbrk"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_dbrk" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dbrk:the_SoC_cpu1_nios2_oci_dbrk"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_itrace" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_itrace:the_SoC_cpu1_nios2_oci_itrace"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_dtrace" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_td_mode" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_dtrace:the_SoC_cpu1_nios2_oci_dtrace|SoC_cpu1_nios2_oci_td_mode:SoC_cpu1_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_fifo" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_compute_input_tm_cnt" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo|SoC_cpu1_nios2_oci_compute_input_tm_cnt:the_SoC_cpu1_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_fifo_wrptr_inc" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo|SoC_cpu1_nios2_oci_fifo_wrptr_inc:the_SoC_cpu1_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_fifo_cnt_inc" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo|SoC_cpu1_nios2_oci_fifo_cnt_inc:the_SoC_cpu1_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "SoC_cpu1_oci_test_bench" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_fifo:the_SoC_cpu1_nios2_oci_fifo|SoC_cpu1_oci_test_bench:the_SoC_cpu1_oci_test_bench"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_pib" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_pib:the_SoC_cpu1_nios2_oci_pib"
Info (12128): Elaborating entity "SoC_cpu1_nios2_oci_im" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_nios2_oci_im:the_SoC_cpu1_nios2_oci_im"
Info (12128): Elaborating entity "SoC_cpu1_jtag_debug_module_wrapper" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "SoC_cpu1_jtag_debug_module_tck" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_tck:the_SoC_cpu1_jtag_debug_module_tck"
Info (12128): Elaborating entity "SoC_cpu1_jtag_debug_module_sysclk" for hierarchy "SoC:inst3|SoC_cpu1:cpu1|SoC_cpu1_nios2_oci:the_SoC_cpu1_nios2_oci|SoC_cpu1_jtag_debug_module_wrapper:the_SoC_cpu1_jtag_debug_module_wrapper|SoC_cpu1_jtag_debug_module_sysclk:the_SoC_cpu1_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "SoC_timer0" for hierarchy "SoC:inst3|SoC_timer0:timer0"
Info (12128): Elaborating entity "SoC_jtag_uart0" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0"
Info (12128): Elaborating entity "SoC_jtag_uart0_scfifo_w" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_w:the_SoC_jtag_uart0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "SoC_jtag_uart0_scfifo_r" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|SoC_jtag_uart0_scfifo_r:the_SoC_jtag_uart0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_jtag_uart0:jtag_uart0|alt_jtag_atlantic:SoC_jtag_uart0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "SoC_onchip_instruction_memory0" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SoC_onchip_instruction_memory0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntd1.tdf
    Info (12023): Found entity 1: altsyncram_ntd1
Info (12128): Elaborating entity "altsyncram_ntd1" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated|decode_jsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory0:onchip_instruction_memory0|altsyncram:the_altsyncram|altsyncram_ntd1:auto_generated|mux_gob:mux2"
Info (12128): Elaborating entity "SoC_onchip_instruction_memory1" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SoC_onchip_instruction_memory1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otd1.tdf
    Info (12023): Found entity 1: altsyncram_otd1
Info (12128): Elaborating entity "altsyncram_otd1" for hierarchy "SoC:inst3|SoC_onchip_instruction_memory1:onchip_instruction_memory1|altsyncram:the_altsyncram|altsyncram_otd1:auto_generated"
Info (12128): Elaborating entity "SoC_onchip_data_memory" for hierarchy "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SoC_onchip_data_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_73d1.tdf
    Info (12023): Found entity 1: altsyncram_73d1
Info (12128): Elaborating entity "altsyncram_73d1" for hierarchy "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob
Info (12128): Elaborating entity "mux_oob" for hierarchy "SoC:inst3|SoC_onchip_data_memory:onchip_data_memory|altsyncram:the_altsyncram|altsyncram_73d1:auto_generated|mux_oob:mux2"
Info (12128): Elaborating entity "SoC_sysId" for hierarchy "SoC:inst3|SoC_sysId:sysid"
Info (12128): Elaborating entity "SoC_mm_interconnect_0" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_instruction_memory0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_data_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_001" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_001:addr_router_001|SoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_002" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_002_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_002:addr_router_002|SoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_003" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_addr_router_003_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router_003:addr_router_003|SoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router:id_router|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_002" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_002_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_002:id_router_002|SoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_004" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_004_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_004:id_router_004|SoC_mm_interconnect_0_id_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_006" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_006_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_006:id_router_006|SoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_007" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_id_router_007_default_decode" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_id_router_007:id_router_007|SoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_demux" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_mux" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_mux" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "SoC_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst3|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "SoC_irq_mapper" for hierarchy "SoC:inst3|SoC_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst3|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst3|altera_reset_controller:rst_controller_002"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/output_files/TopLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4805 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4191 logic cells
    Info (21064): Implemented 608 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Sat May 11 23:51:52 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab03-part2/output_files/TopLevel.map.smsg.


