
// Generated by Cadence Genus(TM) Synthesis Solution 16.25-s068_1
// Generated on: Dec  7 2018 17:04:24 IST (Dec  7 2018 11:34:24 UTC)

// Verification Directory fv/axi_fifo 

module axi_fifo_rd(clk, rst, s_axi_arid, s_axi_araddr, s_axi_arlen,
     s_axi_arsize, s_axi_arburst, s_axi_arcache, s_axi_arvalid,
     s_axi_arready, s_axi_rid, s_axi_rdata, s_axi_rresp, s_axi_rlast,
     s_axi_rvalid, s_axi_rready, m_axi_arid, m_axi_araddr, m_axi_arlen,
     m_axi_arsize, m_axi_arburst, m_axi_arcache, m_axi_arvalid,
     m_axi_arready, m_axi_rid, m_axi_rdata, m_axi_rresp, m_axi_rlast,
     m_axi_rvalid, m_axi_rready);
  input clk, rst, s_axi_arvalid, s_axi_rready, m_axi_arready,
       m_axi_rlast, m_axi_rvalid;
  input [7:0] s_axi_arid, s_axi_arlen, m_axi_rid;
  input [31:0] s_axi_araddr, m_axi_rdata;
  input [2:0] s_axi_arsize;
  input [1:0] s_axi_arburst, m_axi_rresp;
  input [3:0] s_axi_arcache;
  output s_axi_arready, s_axi_rlast, s_axi_rvalid, m_axi_arvalid,
       m_axi_rready;
  output [7:0] s_axi_rid, m_axi_arid, m_axi_arlen;
  output [31:0] s_axi_rdata, m_axi_araddr;
  output [1:0] s_axi_rresp, m_axi_arburst;
  output [2:0] m_axi_arsize;
  output [3:0] m_axi_arcache;
  wire clk, rst, s_axi_arvalid, s_axi_rready, m_axi_arready,
       m_axi_rlast, m_axi_rvalid;
  wire [7:0] s_axi_arid, s_axi_arlen, m_axi_rid;
  wire [31:0] s_axi_araddr, m_axi_rdata;
  wire [2:0] s_axi_arsize;
  wire [1:0] s_axi_arburst, m_axi_rresp;
  wire [3:0] s_axi_arcache;
  wire s_axi_arready, s_axi_rlast, s_axi_rvalid, m_axi_arvalid,
       m_axi_rready;
  wire [7:0] s_axi_rid, m_axi_arid, m_axi_arlen;
  wire [31:0] s_axi_rdata, m_axi_araddr;
  wire [1:0] s_axi_rresp, m_axi_arburst;
  wire [2:0] m_axi_arsize;
  wire [3:0] m_axi_arcache;
  wire [31:0] mem_read_data_reg;
  wire [43:0] m_axi_read;
  wire [31:0] \mem[0] ;
  wire [31:0] \mem[1] ;
  wire [32:0] rd_addr_reg;
  wire [32:0] rd_ptr_reg;
  wire [32:0] wr_addr_reg;
  wire [32:0] wr_ptr_reg;
  wire UNCONNECTED, mem_read_data_valid_reg, n_0, n_1, n_2, n_3, n_4,
       n_5;
  wire n_6, n_7, n_8, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_71, n_72, n_73, n_74, n_75, n_76, n_77, n_78;
  wire n_79, n_87, rd_ptr_next;
  INVXL g2453(.A (s_axi_rready), .Y (n_79));
  DFFHQX1 \mem_read_data_reg_reg[0] (.CK (clk), .D (n_76), .Q
       (mem_read_data_reg[0]));
  DFFHQX1 \mem_read_data_reg_reg[1] (.CK (clk), .D (n_65), .Q
       (mem_read_data_reg[1]));
  DFFHQX1 \mem_read_data_reg_reg[2] (.CK (clk), .D (n_55), .Q
       (mem_read_data_reg[2]));
  DFFHQX1 \mem_read_data_reg_reg[3] (.CK (clk), .D (n_54), .Q
       (mem_read_data_reg[3]));
  DFFHQX1 \mem_read_data_reg_reg[4] (.CK (clk), .D (n_51), .Q
       (mem_read_data_reg[4]));
  DFFHQX1 \mem_read_data_reg_reg[5] (.CK (clk), .D (n_48), .Q
       (mem_read_data_reg[5]));
  DFFHQX1 \mem_read_data_reg_reg[6] (.CK (clk), .D (n_74), .Q
       (mem_read_data_reg[6]));
  DFFHQX1 \mem_read_data_reg_reg[7] (.CK (clk), .D (n_72), .Q
       (mem_read_data_reg[7]));
  DFFHQX1 \mem_read_data_reg_reg[8] (.CK (clk), .D (n_70), .Q
       (mem_read_data_reg[8]));
  DFFHQX1 \mem_read_data_reg_reg[9] (.CK (clk), .D (n_78), .Q
       (mem_read_data_reg[9]));
  DFFHQX1 \mem_read_data_reg_reg[10] (.CK (clk), .D (n_63), .Q
       (mem_read_data_reg[10]));
  DFFHQX1 \mem_read_data_reg_reg[11] (.CK (clk), .D (n_60), .Q
       (mem_read_data_reg[11]));
  DFFHQX1 \mem_read_data_reg_reg[12] (.CK (clk), .D (n_58), .Q
       (mem_read_data_reg[12]));
  DFFHQX1 \mem_read_data_reg_reg[13] (.CK (clk), .D (n_57), .Q
       (mem_read_data_reg[13]));
  DFFHQX1 \mem_read_data_reg_reg[14] (.CK (clk), .D (n_56), .Q
       (mem_read_data_reg[14]));
  DFFHQX1 \mem_read_data_reg_reg[15] (.CK (clk), .D (n_53), .Q
       (mem_read_data_reg[15]));
  DFFHQX1 \mem_read_data_reg_reg[16] (.CK (clk), .D (n_52), .Q
       (mem_read_data_reg[16]));
  DFFHQX1 \mem_read_data_reg_reg[17] (.CK (clk), .D (n_50), .Q
       (mem_read_data_reg[17]));
  DFFHQX1 \mem_read_data_reg_reg[18] (.CK (clk), .D (n_49), .Q
       (mem_read_data_reg[18]));
  DFFHQX1 \mem_read_data_reg_reg[19] (.CK (clk), .D (n_47), .Q
       (mem_read_data_reg[19]));
  DFFHQX1 \mem_read_data_reg_reg[20] (.CK (clk), .D (n_77), .Q
       (mem_read_data_reg[20]));
  DFFHQX1 \mem_read_data_reg_reg[21] (.CK (clk), .D (n_75), .Q
       (mem_read_data_reg[21]));
  DFFHQX1 \mem_read_data_reg_reg[22] (.CK (clk), .D (n_73), .Q
       (mem_read_data_reg[22]));
  DFFHQX1 \mem_read_data_reg_reg[23] (.CK (clk), .D (n_71), .Q
       (mem_read_data_reg[23]));
  DFFHQX1 \mem_read_data_reg_reg[24] (.CK (clk), .D (n_69), .Q
       (mem_read_data_reg[24]));
  DFFHQX1 \mem_read_data_reg_reg[25] (.CK (clk), .D (n_68), .Q
       (mem_read_data_reg[25]));
  DFFHQX1 \mem_read_data_reg_reg[26] (.CK (clk), .D (n_67), .Q
       (mem_read_data_reg[26]));
  DFFHQX1 \mem_read_data_reg_reg[27] (.CK (clk), .D (n_66), .Q
       (mem_read_data_reg[27]));
  DFFHQX1 \mem_read_data_reg_reg[28] (.CK (clk), .D (n_64), .Q
       (mem_read_data_reg[28]));
  DFFHQX1 \mem_read_data_reg_reg[29] (.CK (clk), .D (n_62), .Q
       (mem_read_data_reg[29]));
  DFFHQX1 \mem_read_data_reg_reg[30] (.CK (clk), .D (n_61), .Q
       (mem_read_data_reg[30]));
  DFFHQX1 \mem_read_data_reg_reg[31] (.CK (clk), .D (n_59), .Q
       (mem_read_data_reg[31]));
  DFFHQX1 mem_read_data_valid_reg_reg(.CK (clk), .D (n_87), .Q
       (mem_read_data_valid_reg));
  SDFFQX1 \mem_reg[0][0] (.CK (clk), .D (m_axi_read[0]), .SI
       (\mem[0] [0]), .SE (n_11), .Q (\mem[0] [0]));
  SDFFQX1 \mem_reg[0][1] (.CK (clk), .D (m_axi_read[1]), .SI
       (\mem[0] [1]), .SE (n_11), .Q (\mem[0] [1]));
  SDFFQX1 \mem_reg[0][2] (.CK (clk), .D (m_axi_read[2]), .SI
       (\mem[0] [2]), .SE (n_11), .Q (\mem[0] [2]));
  SDFFQX1 \mem_reg[0][3] (.CK (clk), .D (m_axi_read[3]), .SI
       (\mem[0] [3]), .SE (n_11), .Q (\mem[0] [3]));
  SDFFQX1 \mem_reg[0][4] (.CK (clk), .D (m_axi_read[4]), .SI
       (\mem[0] [4]), .SE (n_11), .Q (\mem[0] [4]));
  SDFFQX1 \mem_reg[0][5] (.CK (clk), .D (m_axi_read[5]), .SI
       (\mem[0] [5]), .SE (n_11), .Q (\mem[0] [5]));
  SDFFQX1 \mem_reg[0][6] (.CK (clk), .D (m_axi_read[6]), .SI
       (\mem[0] [6]), .SE (n_11), .Q (\mem[0] [6]));
  SDFFQX1 \mem_reg[0][7] (.CK (clk), .D (m_axi_read[7]), .SI
       (\mem[0] [7]), .SE (n_11), .Q (\mem[0] [7]));
  SDFFQX1 \mem_reg[0][8] (.CK (clk), .D (m_axi_read[8]), .SI
       (\mem[0] [8]), .SE (n_11), .Q (\mem[0] [8]));
  SDFFQX1 \mem_reg[0][9] (.CK (clk), .D (m_axi_read[9]), .SI
       (\mem[0] [9]), .SE (n_11), .Q (\mem[0] [9]));
  SDFFQX1 \mem_reg[0][10] (.CK (clk), .D (m_axi_read[10]), .SI
       (\mem[0] [10]), .SE (n_11), .Q (\mem[0] [10]));
  SDFFQX1 \mem_reg[0][11] (.CK (clk), .D (m_axi_read[11]), .SI
       (\mem[0] [11]), .SE (n_11), .Q (\mem[0] [11]));
  SDFFQX1 \mem_reg[0][12] (.CK (clk), .D (m_axi_read[12]), .SI
       (\mem[0] [12]), .SE (n_11), .Q (\mem[0] [12]));
  SDFFQX1 \mem_reg[0][13] (.CK (clk), .D (m_axi_read[13]), .SI
       (\mem[0] [13]), .SE (n_11), .Q (\mem[0] [13]));
  SDFFQX1 \mem_reg[0][14] (.CK (clk), .D (m_axi_read[14]), .SI
       (\mem[0] [14]), .SE (n_11), .Q (\mem[0] [14]));
  SDFFQX1 \mem_reg[0][15] (.CK (clk), .D (m_axi_read[15]), .SI
       (\mem[0] [15]), .SE (n_11), .Q (\mem[0] [15]));
  SDFFQX1 \mem_reg[0][16] (.CK (clk), .D (m_axi_read[16]), .SI
       (\mem[0] [16]), .SE (n_11), .Q (\mem[0] [16]));
  SDFFQX1 \mem_reg[0][17] (.CK (clk), .D (m_axi_read[17]), .SI
       (\mem[0] [17]), .SE (n_11), .Q (\mem[0] [17]));
  SDFFQX1 \mem_reg[0][18] (.CK (clk), .D (m_axi_read[18]), .SI
       (\mem[0] [18]), .SE (n_11), .Q (\mem[0] [18]));
  SDFFQX1 \mem_reg[0][19] (.CK (clk), .D (m_axi_read[19]), .SI
       (\mem[0] [19]), .SE (n_11), .Q (\mem[0] [19]));
  SDFFQX1 \mem_reg[0][20] (.CK (clk), .D (m_axi_read[20]), .SI
       (\mem[0] [20]), .SE (n_11), .Q (\mem[0] [20]));
  SDFFQX1 \mem_reg[0][21] (.CK (clk), .D (m_axi_read[21]), .SI
       (\mem[0] [21]), .SE (n_11), .Q (\mem[0] [21]));
  SDFFQX1 \mem_reg[0][22] (.CK (clk), .D (m_axi_read[22]), .SI
       (\mem[0] [22]), .SE (n_11), .Q (\mem[0] [22]));
  SDFFQX1 \mem_reg[0][23] (.CK (clk), .D (m_axi_read[23]), .SI
       (\mem[0] [23]), .SE (n_11), .Q (\mem[0] [23]));
  SDFFQX1 \mem_reg[0][24] (.CK (clk), .D (m_axi_read[24]), .SI
       (\mem[0] [24]), .SE (n_11), .Q (\mem[0] [24]));
  SDFFQX1 \mem_reg[0][25] (.CK (clk), .D (m_axi_read[25]), .SI
       (\mem[0] [25]), .SE (n_11), .Q (\mem[0] [25]));
  SDFFQX1 \mem_reg[0][26] (.CK (clk), .D (m_axi_read[26]), .SI
       (\mem[0] [26]), .SE (n_11), .Q (\mem[0] [26]));
  SDFFQX1 \mem_reg[0][27] (.CK (clk), .D (m_axi_read[27]), .SI
       (\mem[0] [27]), .SE (n_11), .Q (\mem[0] [27]));
  SDFFQX1 \mem_reg[0][28] (.CK (clk), .D (m_axi_read[28]), .SI
       (\mem[0] [28]), .SE (n_11), .Q (\mem[0] [28]));
  SDFFQX1 \mem_reg[0][29] (.CK (clk), .D (m_axi_read[29]), .SI
       (\mem[0] [29]), .SE (n_11), .Q (\mem[0] [29]));
  SDFFQX1 \mem_reg[0][30] (.CK (clk), .D (m_axi_read[30]), .SI
       (\mem[0] [30]), .SE (n_11), .Q (\mem[0] [30]));
  SDFFQX1 \mem_reg[0][31] (.CK (clk), .D (m_axi_read[31]), .SI
       (\mem[0] [31]), .SE (n_11), .Q (\mem[0] [31]));
  SDFFQX1 \mem_reg[1][0] (.CK (clk), .D (m_axi_read[0]), .SI
       (\mem[1] [0]), .SE (n_10), .Q (\mem[1] [0]));
  SDFFQX1 \mem_reg[1][1] (.CK (clk), .D (m_axi_read[1]), .SI
       (\mem[1] [1]), .SE (n_10), .Q (\mem[1] [1]));
  SDFFQX1 \mem_reg[1][2] (.CK (clk), .D (m_axi_read[2]), .SI
       (\mem[1] [2]), .SE (n_10), .Q (\mem[1] [2]));
  SDFFQX1 \mem_reg[1][3] (.CK (clk), .D (m_axi_read[3]), .SI
       (\mem[1] [3]), .SE (n_10), .Q (\mem[1] [3]));
  SDFFQX1 \mem_reg[1][4] (.CK (clk), .D (m_axi_read[4]), .SI
       (\mem[1] [4]), .SE (n_10), .Q (\mem[1] [4]));
  SDFFQX1 \mem_reg[1][5] (.CK (clk), .D (m_axi_read[5]), .SI
       (\mem[1] [5]), .SE (n_10), .Q (\mem[1] [5]));
  SDFFQX1 \mem_reg[1][6] (.CK (clk), .D (m_axi_read[6]), .SI
       (\mem[1] [6]), .SE (n_10), .Q (\mem[1] [6]));
  SDFFQX1 \mem_reg[1][7] (.CK (clk), .D (m_axi_read[7]), .SI
       (\mem[1] [7]), .SE (n_10), .Q (\mem[1] [7]));
  SDFFQX1 \mem_reg[1][8] (.CK (clk), .D (m_axi_read[8]), .SI
       (\mem[1] [8]), .SE (n_10), .Q (\mem[1] [8]));
  SDFFQX1 \mem_reg[1][9] (.CK (clk), .D (m_axi_read[9]), .SI
       (\mem[1] [9]), .SE (n_10), .Q (\mem[1] [9]));
  SDFFQX1 \mem_reg[1][10] (.CK (clk), .D (m_axi_read[10]), .SI
       (\mem[1] [10]), .SE (n_10), .Q (\mem[1] [10]));
  SDFFQX1 \mem_reg[1][11] (.CK (clk), .D (m_axi_read[11]), .SI
       (\mem[1] [11]), .SE (n_10), .Q (\mem[1] [11]));
  SDFFQX1 \mem_reg[1][12] (.CK (clk), .D (m_axi_read[12]), .SI
       (\mem[1] [12]), .SE (n_10), .Q (\mem[1] [12]));
  SDFFQX1 \mem_reg[1][13] (.CK (clk), .D (m_axi_read[13]), .SI
       (\mem[1] [13]), .SE (n_10), .Q (\mem[1] [13]));
  SDFFQX1 \mem_reg[1][14] (.CK (clk), .D (m_axi_read[14]), .SI
       (\mem[1] [14]), .SE (n_10), .Q (\mem[1] [14]));
  SDFFQX1 \mem_reg[1][15] (.CK (clk), .D (m_axi_read[15]), .SI
       (\mem[1] [15]), .SE (n_10), .Q (\mem[1] [15]));
  SDFFQX1 \mem_reg[1][16] (.CK (clk), .D (m_axi_read[16]), .SI
       (\mem[1] [16]), .SE (n_10), .Q (\mem[1] [16]));
  SDFFQX1 \mem_reg[1][17] (.CK (clk), .D (m_axi_read[17]), .SI
       (\mem[1] [17]), .SE (n_10), .Q (\mem[1] [17]));
  SDFFQX1 \mem_reg[1][18] (.CK (clk), .D (m_axi_read[18]), .SI
       (\mem[1] [18]), .SE (n_10), .Q (\mem[1] [18]));
  SDFFQX1 \mem_reg[1][19] (.CK (clk), .D (m_axi_read[19]), .SI
       (\mem[1] [19]), .SE (n_10), .Q (\mem[1] [19]));
  SDFFQX1 \mem_reg[1][20] (.CK (clk), .D (m_axi_read[20]), .SI
       (\mem[1] [20]), .SE (n_10), .Q (\mem[1] [20]));
  SDFFQX1 \mem_reg[1][21] (.CK (clk), .D (m_axi_read[21]), .SI
       (\mem[1] [21]), .SE (n_10), .Q (\mem[1] [21]));
  SDFFQX1 \mem_reg[1][22] (.CK (clk), .D (m_axi_read[22]), .SI
       (\mem[1] [22]), .SE (n_10), .Q (\mem[1] [22]));
  SDFFQX1 \mem_reg[1][23] (.CK (clk), .D (m_axi_read[23]), .SI
       (\mem[1] [23]), .SE (n_10), .Q (\mem[1] [23]));
  SDFFQX1 \mem_reg[1][24] (.CK (clk), .D (m_axi_read[24]), .SI
       (\mem[1] [24]), .SE (n_10), .Q (\mem[1] [24]));
  SDFFQX1 \mem_reg[1][25] (.CK (clk), .D (m_axi_read[25]), .SI
       (\mem[1] [25]), .SE (n_10), .Q (\mem[1] [25]));
  SDFFQX1 \mem_reg[1][26] (.CK (clk), .D (m_axi_read[26]), .SI
       (\mem[1] [26]), .SE (n_10), .Q (\mem[1] [26]));
  SDFFQX1 \mem_reg[1][27] (.CK (clk), .D (m_axi_read[27]), .SI
       (\mem[1] [27]), .SE (n_10), .Q (\mem[1] [27]));
  SDFFQX1 \mem_reg[1][28] (.CK (clk), .D (m_axi_read[28]), .SI
       (\mem[1] [28]), .SE (n_10), .Q (\mem[1] [28]));
  SDFFQX1 \mem_reg[1][29] (.CK (clk), .D (m_axi_read[29]), .SI
       (\mem[1] [29]), .SE (n_10), .Q (\mem[1] [29]));
  SDFFQX1 \mem_reg[1][30] (.CK (clk), .D (m_axi_read[30]), .SI
       (\mem[1] [30]), .SE (n_10), .Q (\mem[1] [30]));
  SDFFQX1 \mem_reg[1][31] (.CK (clk), .D (m_axi_read[31]), .SI
       (\mem[1] [31]), .SE (n_10), .Q (\mem[1] [31]));
  DFFHQX1 \rd_addr_reg_reg[0] (.CK (clk), .D (rd_ptr_next), .Q
       (rd_addr_reg[0]));
  TLATX1 rd_ptr_next_reg(.G (n_4), .D (n_0), .Q (rd_ptr_next), .QN
       (UNCONNECTED));
  DFFQXL \rd_ptr_reg_reg[0] (.CK (clk), .D (n_8), .Q (rd_ptr_reg[0]));
  SDFFQX1 \s_axi_read_reg_reg[0] (.CK (clk), .D (mem_read_data_reg[0]),
       .SI (s_axi_rdata[0]), .SE (n_2), .Q (s_axi_rdata[0]));
  SDFFQX1 \s_axi_read_reg_reg[1] (.CK (clk), .D (mem_read_data_reg[1]),
       .SI (s_axi_rdata[1]), .SE (n_2), .Q (s_axi_rdata[1]));
  SDFFQX1 \s_axi_read_reg_reg[2] (.CK (clk), .D (mem_read_data_reg[2]),
       .SI (s_axi_rdata[2]), .SE (n_2), .Q (s_axi_rdata[2]));
  SDFFQX1 \s_axi_read_reg_reg[3] (.CK (clk), .D (mem_read_data_reg[3]),
       .SI (s_axi_rdata[3]), .SE (n_2), .Q (s_axi_rdata[3]));
  SDFFQX1 \s_axi_read_reg_reg[4] (.CK (clk), .D (mem_read_data_reg[4]),
       .SI (s_axi_rdata[4]), .SE (n_2), .Q (s_axi_rdata[4]));
  SDFFQX1 \s_axi_read_reg_reg[5] (.CK (clk), .D (mem_read_data_reg[5]),
       .SI (s_axi_rdata[5]), .SE (n_2), .Q (s_axi_rdata[5]));
  SDFFQX1 \s_axi_read_reg_reg[6] (.CK (clk), .D (mem_read_data_reg[6]),
       .SI (s_axi_rdata[6]), .SE (n_2), .Q (s_axi_rdata[6]));
  SDFFQX1 \s_axi_read_reg_reg[7] (.CK (clk), .D (mem_read_data_reg[7]),
       .SI (s_axi_rdata[7]), .SE (n_2), .Q (s_axi_rdata[7]));
  SDFFQX1 \s_axi_read_reg_reg[8] (.CK (clk), .D (mem_read_data_reg[8]),
       .SI (s_axi_rdata[8]), .SE (n_2), .Q (s_axi_rdata[8]));
  SDFFQX1 \s_axi_read_reg_reg[9] (.CK (clk), .D (mem_read_data_reg[9]),
       .SI (s_axi_rdata[9]), .SE (n_2), .Q (s_axi_rdata[9]));
  SDFFQX1 \s_axi_read_reg_reg[10] (.CK (clk), .D
       (mem_read_data_reg[10]), .SI (s_axi_rdata[10]), .SE (n_2), .Q
       (s_axi_rdata[10]));
  SDFFQX1 \s_axi_read_reg_reg[11] (.CK (clk), .D
       (mem_read_data_reg[11]), .SI (s_axi_rdata[11]), .SE (n_2), .Q
       (s_axi_rdata[11]));
  SDFFQX1 \s_axi_read_reg_reg[12] (.CK (clk), .D
       (mem_read_data_reg[12]), .SI (s_axi_rdata[12]), .SE (n_2), .Q
       (s_axi_rdata[12]));
  SDFFQX1 \s_axi_read_reg_reg[13] (.CK (clk), .D
       (mem_read_data_reg[13]), .SI (s_axi_rdata[13]), .SE (n_2), .Q
       (s_axi_rdata[13]));
  SDFFQX1 \s_axi_read_reg_reg[14] (.CK (clk), .D
       (mem_read_data_reg[14]), .SI (s_axi_rdata[14]), .SE (n_2), .Q
       (s_axi_rdata[14]));
  SDFFQX1 \s_axi_read_reg_reg[15] (.CK (clk), .D
       (mem_read_data_reg[15]), .SI (s_axi_rdata[15]), .SE (n_2), .Q
       (s_axi_rdata[15]));
  SDFFQX1 \s_axi_read_reg_reg[16] (.CK (clk), .D
       (mem_read_data_reg[16]), .SI (s_axi_rdata[16]), .SE (n_2), .Q
       (s_axi_rdata[16]));
  SDFFQX1 \s_axi_read_reg_reg[17] (.CK (clk), .D
       (mem_read_data_reg[17]), .SI (s_axi_rdata[17]), .SE (n_2), .Q
       (s_axi_rdata[17]));
  SDFFQX1 \s_axi_read_reg_reg[18] (.CK (clk), .D
       (mem_read_data_reg[18]), .SI (s_axi_rdata[18]), .SE (n_2), .Q
       (s_axi_rdata[18]));
  SDFFQX1 \s_axi_read_reg_reg[19] (.CK (clk), .D
       (mem_read_data_reg[19]), .SI (s_axi_rdata[19]), .SE (n_2), .Q
       (s_axi_rdata[19]));
  SDFFQX1 \s_axi_read_reg_reg[20] (.CK (clk), .D
       (mem_read_data_reg[20]), .SI (s_axi_rdata[20]), .SE (n_2), .Q
       (s_axi_rdata[20]));
  SDFFQX1 \s_axi_read_reg_reg[21] (.CK (clk), .D
       (mem_read_data_reg[21]), .SI (s_axi_rdata[21]), .SE (n_2), .Q
       (s_axi_rdata[21]));
  SDFFQX1 \s_axi_read_reg_reg[22] (.CK (clk), .D
       (mem_read_data_reg[22]), .SI (s_axi_rdata[22]), .SE (n_2), .Q
       (s_axi_rdata[22]));
  SDFFQX1 \s_axi_read_reg_reg[23] (.CK (clk), .D
       (mem_read_data_reg[23]), .SI (s_axi_rdata[23]), .SE (n_2), .Q
       (s_axi_rdata[23]));
  SDFFQX1 \s_axi_read_reg_reg[24] (.CK (clk), .D
       (mem_read_data_reg[24]), .SI (s_axi_rdata[24]), .SE (n_2), .Q
       (s_axi_rdata[24]));
  SDFFQX1 \s_axi_read_reg_reg[25] (.CK (clk), .D
       (mem_read_data_reg[25]), .SI (s_axi_rdata[25]), .SE (n_2), .Q
       (s_axi_rdata[25]));
  SDFFQX1 \s_axi_read_reg_reg[26] (.CK (clk), .D
       (mem_read_data_reg[26]), .SI (s_axi_rdata[26]), .SE (n_2), .Q
       (s_axi_rdata[26]));
  SDFFQX1 \s_axi_read_reg_reg[27] (.CK (clk), .D
       (mem_read_data_reg[27]), .SI (s_axi_rdata[27]), .SE (n_2), .Q
       (s_axi_rdata[27]));
  SDFFQX1 \s_axi_read_reg_reg[28] (.CK (clk), .D
       (mem_read_data_reg[28]), .SI (s_axi_rdata[28]), .SE (n_2), .Q
       (s_axi_rdata[28]));
  SDFFQX1 \s_axi_read_reg_reg[29] (.CK (clk), .D
       (mem_read_data_reg[29]), .SI (s_axi_rdata[29]), .SE (n_2), .Q
       (s_axi_rdata[29]));
  SDFFQX1 \s_axi_read_reg_reg[30] (.CK (clk), .D
       (mem_read_data_reg[30]), .SI (s_axi_rdata[30]), .SE (n_2), .Q
       (s_axi_rdata[30]));
  SDFFQX1 \s_axi_read_reg_reg[31] (.CK (clk), .D
       (mem_read_data_reg[31]), .SI (s_axi_rdata[31]), .SE (n_2), .Q
       (s_axi_rdata[31]));
  DFFHQX1 s_axi_rvalid_reg_reg(.CK (clk), .D (n_30), .Q (s_axi_rvalid));
  DFFHQX1 \wr_addr_reg_reg[0] (.CK (clk), .D (n_3), .Q
       (wr_addr_reg[0]));
  DFFQXL \wr_ptr_reg_reg[0] (.CK (clk), .D (n_6), .Q (wr_ptr_reg[0]));
  OAI2BB1X1 g3448(.A0N (\mem[0] [9]), .A1N (n_13), .B0 (n_19), .Y
       (n_78));
  OAI2BB1X1 g3449(.A0N (\mem[0] [20]), .A1N (n_13), .B0 (n_29), .Y
       (n_77));
  OAI2BB1X1 g3450(.A0N (\mem[0] [0]), .A1N (n_13), .B0 (n_32), .Y
       (n_76));
  OAI2BB1X1 g3451(.A0N (\mem[0] [21]), .A1N (n_13), .B0 (n_28), .Y
       (n_75));
  OAI2BB1X1 g3452(.A0N (\mem[0] [6]), .A1N (n_13), .B0 (n_26), .Y
       (n_74));
  OAI2BB1X1 g3453(.A0N (\mem[0] [22]), .A1N (n_13), .B0 (n_27), .Y
       (n_73));
  OAI2BB1X1 g3454(.A0N (\mem[0] [7]), .A1N (n_13), .B0 (n_23), .Y
       (n_72));
  OAI2BB1X1 g3455(.A0N (\mem[0] [23]), .A1N (n_13), .B0 (n_25), .Y
       (n_71));
  OAI2BB1X1 g3456(.A0N (\mem[0] [8]), .A1N (n_13), .B0 (n_21), .Y
       (n_70));
  OAI2BB1X1 g3457(.A0N (\mem[0] [24]), .A1N (n_13), .B0 (n_24), .Y
       (n_69));
  OAI2BB1X1 g3458(.A0N (\mem[0] [25]), .A1N (n_13), .B0 (n_22), .Y
       (n_68));
  OAI2BB1X1 g3459(.A0N (\mem[0] [26]), .A1N (n_13), .B0 (n_20), .Y
       (n_67));
  OAI2BB1X1 g3460(.A0N (\mem[0] [27]), .A1N (n_13), .B0 (n_18), .Y
       (n_66));
  OAI2BB1X1 g3461(.A0N (\mem[0] [1]), .A1N (n_13), .B0 (n_31), .Y
       (n_65));
  OAI2BB1X1 g3462(.A0N (\mem[0] [28]), .A1N (n_13), .B0 (n_17), .Y
       (n_64));
  OAI2BB1X1 g3464(.A0N (\mem[0] [10]), .A1N (n_13), .B0 (n_15), .Y
       (n_63));
  OAI2BB1X1 g3465(.A0N (\mem[0] [29]), .A1N (n_13), .B0 (n_16), .Y
       (n_62));
  OAI2BB1X1 g3466(.A0N (\mem[0] [30]), .A1N (n_13), .B0 (n_14), .Y
       (n_61));
  OAI2BB1X1 g3467(.A0N (\mem[0] [11]), .A1N (n_13), .B0 (n_34), .Y
       (n_60));
  OAI2BB1X1 g3468(.A0N (\mem[0] [31]), .A1N (n_13), .B0 (n_33), .Y
       (n_59));
  OAI2BB1X1 g3469(.A0N (\mem[0] [12]), .A1N (n_13), .B0 (n_35), .Y
       (n_58));
  OAI2BB1X1 g3470(.A0N (\mem[0] [13]), .A1N (n_13), .B0 (n_37), .Y
       (n_57));
  OAI2BB1X1 g3471(.A0N (\mem[0] [14]), .A1N (n_13), .B0 (n_38), .Y
       (n_56));
  OAI2BB1X1 g3472(.A0N (\mem[0] [2]), .A1N (n_13), .B0 (n_36), .Y
       (n_55));
  OAI2BB1X1 g3473(.A0N (\mem[0] [3]), .A1N (n_13), .B0 (n_40), .Y
       (n_54));
  OAI2BB1X1 g3474(.A0N (\mem[0] [15]), .A1N (n_13), .B0 (n_39), .Y
       (n_53));
  OAI2BB1X1 g3475(.A0N (\mem[0] [16]), .A1N (n_13), .B0 (n_41), .Y
       (n_52));
  OAI2BB1X1 g3476(.A0N (\mem[0] [4]), .A1N (n_13), .B0 (n_42), .Y
       (n_51));
  OAI2BB1X1 g3477(.A0N (\mem[0] [17]), .A1N (n_13), .B0 (n_43), .Y
       (n_50));
  OAI2BB1X1 g3478(.A0N (\mem[0] [18]), .A1N (n_13), .B0 (n_44), .Y
       (n_49));
  OAI2BB1X1 g3479(.A0N (\mem[0] [5]), .A1N (n_13), .B0 (n_45), .Y
       (n_48));
  OAI2BB1X1 g3480(.A0N (\mem[0] [19]), .A1N (n_13), .B0 (n_46), .Y
       (n_47));
  AOI22X1 g3529(.A0 (\mem[1] [19]), .A1 (n_12), .B0
       (mem_read_data_reg[19]), .B1 (n_5), .Y (n_46));
  AOI22X1 g3530(.A0 (\mem[1] [5]), .A1 (n_12), .B0
       (mem_read_data_reg[5]), .B1 (n_5), .Y (n_45));
  AOI22X1 g3531(.A0 (\mem[1] [18]), .A1 (n_12), .B0
       (mem_read_data_reg[18]), .B1 (n_5), .Y (n_44));
  AOI22X1 g3532(.A0 (\mem[1] [17]), .A1 (n_12), .B0
       (mem_read_data_reg[17]), .B1 (n_5), .Y (n_43));
  AOI22X1 g3533(.A0 (\mem[1] [4]), .A1 (n_12), .B0
       (mem_read_data_reg[4]), .B1 (n_5), .Y (n_42));
  AOI22X1 g3534(.A0 (\mem[1] [16]), .A1 (n_12), .B0
       (mem_read_data_reg[16]), .B1 (n_5), .Y (n_41));
  AOI22X1 g3535(.A0 (\mem[1] [3]), .A1 (n_12), .B0
       (mem_read_data_reg[3]), .B1 (n_5), .Y (n_40));
  AOI22X1 g3536(.A0 (\mem[1] [15]), .A1 (n_12), .B0
       (mem_read_data_reg[15]), .B1 (n_5), .Y (n_39));
  AOI22X1 g3537(.A0 (\mem[1] [14]), .A1 (n_12), .B0
       (mem_read_data_reg[14]), .B1 (n_5), .Y (n_38));
  AOI22X1 g3538(.A0 (\mem[1] [13]), .A1 (n_12), .B0
       (mem_read_data_reg[13]), .B1 (n_5), .Y (n_37));
  AOI22X1 g3539(.A0 (\mem[1] [2]), .A1 (n_12), .B0
       (mem_read_data_reg[2]), .B1 (n_5), .Y (n_36));
  AOI22X1 g3540(.A0 (\mem[1] [12]), .A1 (n_12), .B0
       (mem_read_data_reg[12]), .B1 (n_5), .Y (n_35));
  AOI22X1 g3541(.A0 (\mem[1] [11]), .A1 (n_12), .B0
       (mem_read_data_reg[11]), .B1 (n_5), .Y (n_34));
  AOI22X1 g3542(.A0 (\mem[1] [31]), .A1 (n_12), .B0
       (mem_read_data_reg[31]), .B1 (n_5), .Y (n_33));
  AOI22X1 g3543(.A0 (\mem[1] [0]), .A1 (n_12), .B0
       (mem_read_data_reg[0]), .B1 (n_5), .Y (n_32));
  AOI22X1 g3544(.A0 (\mem[1] [1]), .A1 (n_12), .B0
       (mem_read_data_reg[1]), .B1 (n_5), .Y (n_31));
  AOI2BB1X1 g3545(.A0N (n_2), .A1N (mem_read_data_valid_reg), .B0
       (rst), .Y (n_30));
  AOI22X1 g3546(.A0 (\mem[1] [20]), .A1 (n_12), .B0
       (mem_read_data_reg[20]), .B1 (n_5), .Y (n_29));
  AOI22X1 g3547(.A0 (\mem[1] [21]), .A1 (n_12), .B0
       (mem_read_data_reg[21]), .B1 (n_5), .Y (n_28));
  AOI22X1 g3548(.A0 (\mem[1] [22]), .A1 (n_12), .B0
       (mem_read_data_reg[22]), .B1 (n_5), .Y (n_27));
  AOI22X1 g3549(.A0 (\mem[1] [6]), .A1 (n_12), .B0
       (mem_read_data_reg[6]), .B1 (n_5), .Y (n_26));
  AOI22X1 g3550(.A0 (\mem[1] [23]), .A1 (n_12), .B0
       (mem_read_data_reg[23]), .B1 (n_5), .Y (n_25));
  AOI22X1 g3551(.A0 (\mem[1] [24]), .A1 (n_12), .B0
       (mem_read_data_reg[24]), .B1 (n_5), .Y (n_24));
  AOI22X1 g3552(.A0 (\mem[1] [7]), .A1 (n_12), .B0
       (mem_read_data_reg[7]), .B1 (n_5), .Y (n_23));
  AOI22X1 g3553(.A0 (\mem[1] [25]), .A1 (n_12), .B0
       (mem_read_data_reg[25]), .B1 (n_5), .Y (n_22));
  AOI22X1 g3554(.A0 (\mem[1] [8]), .A1 (n_12), .B0
       (mem_read_data_reg[8]), .B1 (n_5), .Y (n_21));
  AOI22X1 g3555(.A0 (\mem[1] [26]), .A1 (n_12), .B0
       (mem_read_data_reg[26]), .B1 (n_5), .Y (n_20));
  AOI22X1 g3556(.A0 (\mem[1] [9]), .A1 (n_12), .B0
       (mem_read_data_reg[9]), .B1 (n_5), .Y (n_19));
  AOI22X1 g3557(.A0 (\mem[1] [27]), .A1 (n_12), .B0
       (mem_read_data_reg[27]), .B1 (n_5), .Y (n_18));
  AOI22X1 g3558(.A0 (\mem[1] [28]), .A1 (n_12), .B0
       (mem_read_data_reg[28]), .B1 (n_5), .Y (n_17));
  AOI22X1 g3559(.A0 (\mem[1] [29]), .A1 (n_12), .B0
       (mem_read_data_reg[29]), .B1 (n_5), .Y (n_16));
  AOI22X1 g3560(.A0 (\mem[1] [10]), .A1 (n_12), .B0
       (mem_read_data_reg[10]), .B1 (n_5), .Y (n_15));
  AOI22X1 g3561(.A0 (\mem[1] [30]), .A1 (n_12), .B0
       (mem_read_data_reg[30]), .B1 (n_5), .Y (n_14));
  NOR2X2 g3580(.A (rd_addr_reg[0]), .B (n_5), .Y (n_13));
  AND2X2 g3581(.A (rd_addr_reg[0]), .B (n_4), .Y (n_12));
  NOR2BX1 g3602(.AN (rd_ptr_next), .B (rst), .Y (n_8));
  OR2X2 g3618(.A (n_1), .B (wr_addr_reg[0]), .Y (n_11));
  OR2X2 g3619(.A (n_1), .B (n_7), .Y (n_10));
  INVX1 g3620(.A (wr_addr_reg[0]), .Y (n_7));
  NOR2BX1 g3622(.AN (n_3), .B (rst), .Y (n_6));
  INVX1 g3624(.A (n_5), .Y (n_4));
  CLKMX2X2 g3625(.A (n_0), .B (rd_ptr_reg[0]), .S0 (wr_ptr_reg[0]), .Y
       (n_5));
  MXI2XL g3626(.A (n_1), .B (m_axi_rvalid), .S0 (wr_ptr_reg[0]), .Y
       (n_3));
  AND2X2 g3627(.A (n_79), .B (s_axi_rvalid), .Y (n_2));
  INVX1 g3628(.A (m_axi_rvalid), .Y (n_1));
  INVX1 g3629(.A (rd_ptr_reg[0]), .Y (n_0));
  NOR2BX1 g2(.AN (n_4), .B (rst), .Y (n_87));
endmodule

module increment_unsigned_80(A, CI, Z);
  input [32:0] A;
  input CI;
  output [32:0] Z;
  wire [32:0] A;
  wire CI;
  wire [32:0] Z;
  wire n_0, n_2, n_4, n_6, n_8, n_10, n_12, n_14;
  wire n_16, n_18, n_20, n_22, n_24, n_26, n_28, n_30;
  wire n_32, n_34, n_36, n_38, n_40, n_42, n_44, n_46;
  wire n_48, n_50, n_52, n_54, n_56, n_58, n_60, n_62;
  XNOR2X1 g228(.A (A[32]), .B (n_62), .Y (Z[32]));
  XNOR2X1 g229(.A (A[31]), .B (n_60), .Y (Z[31]));
  NAND2BX1 g230(.AN (n_60), .B (A[31]), .Y (n_62));
  XNOR2X1 g231(.A (A[30]), .B (n_58), .Y (Z[30]));
  NAND2BX1 g232(.AN (n_58), .B (A[30]), .Y (n_60));
  XNOR2X1 g233(.A (A[29]), .B (n_56), .Y (Z[29]));
  NAND2BX1 g234(.AN (n_56), .B (A[29]), .Y (n_58));
  XNOR2X1 g235(.A (A[28]), .B (n_54), .Y (Z[28]));
  NAND2BX1 g236(.AN (n_54), .B (A[28]), .Y (n_56));
  XNOR2X1 g237(.A (A[27]), .B (n_52), .Y (Z[27]));
  NAND2BX1 g238(.AN (n_52), .B (A[27]), .Y (n_54));
  XNOR2X1 g239(.A (A[26]), .B (n_50), .Y (Z[26]));
  NAND2BX1 g240(.AN (n_50), .B (A[26]), .Y (n_52));
  XNOR2X1 g241(.A (A[25]), .B (n_48), .Y (Z[25]));
  NAND2BX1 g242(.AN (n_48), .B (A[25]), .Y (n_50));
  XNOR2X1 g243(.A (A[24]), .B (n_46), .Y (Z[24]));
  NAND2BX1 g244(.AN (n_46), .B (A[24]), .Y (n_48));
  XNOR2X1 g245(.A (A[23]), .B (n_44), .Y (Z[23]));
  NAND2BX1 g246(.AN (n_44), .B (A[23]), .Y (n_46));
  XNOR2X1 g247(.A (A[22]), .B (n_42), .Y (Z[22]));
  NAND2BX1 g248(.AN (n_42), .B (A[22]), .Y (n_44));
  XNOR2X1 g249(.A (A[21]), .B (n_40), .Y (Z[21]));
  NAND2BX1 g250(.AN (n_40), .B (A[21]), .Y (n_42));
  XNOR2X1 g251(.A (A[20]), .B (n_38), .Y (Z[20]));
  NAND2BX1 g252(.AN (n_38), .B (A[20]), .Y (n_40));
  XNOR2X1 g253(.A (A[19]), .B (n_36), .Y (Z[19]));
  NAND2BX1 g254(.AN (n_36), .B (A[19]), .Y (n_38));
  XNOR2X1 g255(.A (A[18]), .B (n_34), .Y (Z[18]));
  NAND2BX1 g256(.AN (n_34), .B (A[18]), .Y (n_36));
  XNOR2X1 g257(.A (A[17]), .B (n_32), .Y (Z[17]));
  NAND2BX1 g258(.AN (n_32), .B (A[17]), .Y (n_34));
  XNOR2X1 g259(.A (A[16]), .B (n_30), .Y (Z[16]));
  NAND2BX1 g260(.AN (n_30), .B (A[16]), .Y (n_32));
  XNOR2X1 g261(.A (A[15]), .B (n_28), .Y (Z[15]));
  NAND2BX1 g262(.AN (n_28), .B (A[15]), .Y (n_30));
  XNOR2X1 g263(.A (A[14]), .B (n_26), .Y (Z[14]));
  NAND2BX1 g264(.AN (n_26), .B (A[14]), .Y (n_28));
  XNOR2X1 g265(.A (A[13]), .B (n_24), .Y (Z[13]));
  NAND2BX1 g266(.AN (n_24), .B (A[13]), .Y (n_26));
  XNOR2X1 g267(.A (A[12]), .B (n_22), .Y (Z[12]));
  NAND2BX1 g268(.AN (n_22), .B (A[12]), .Y (n_24));
  XNOR2X1 g269(.A (A[11]), .B (n_20), .Y (Z[11]));
  NAND2BX1 g270(.AN (n_20), .B (A[11]), .Y (n_22));
  XNOR2X1 g271(.A (A[10]), .B (n_18), .Y (Z[10]));
  NAND2BX1 g272(.AN (n_18), .B (A[10]), .Y (n_20));
  XNOR2X1 g273(.A (A[9]), .B (n_16), .Y (Z[9]));
  NAND2BX1 g274(.AN (n_16), .B (A[9]), .Y (n_18));
  XNOR2X1 g275(.A (A[8]), .B (n_14), .Y (Z[8]));
  NAND2BX1 g276(.AN (n_14), .B (A[8]), .Y (n_16));
  XNOR2X1 g277(.A (A[7]), .B (n_12), .Y (Z[7]));
  NAND2BX1 g278(.AN (n_12), .B (A[7]), .Y (n_14));
  XNOR2X1 g279(.A (A[6]), .B (n_10), .Y (Z[6]));
  NAND2BX1 g280(.AN (n_10), .B (A[6]), .Y (n_12));
  XNOR2X1 g281(.A (A[5]), .B (n_8), .Y (Z[5]));
  NAND2BX1 g282(.AN (n_8), .B (A[5]), .Y (n_10));
  XNOR2X1 g283(.A (A[4]), .B (n_6), .Y (Z[4]));
  NAND2BX1 g284(.AN (n_6), .B (A[4]), .Y (n_8));
  XNOR2X1 g285(.A (A[3]), .B (n_4), .Y (Z[3]));
  NAND2BX1 g286(.AN (n_4), .B (A[3]), .Y (n_6));
  XNOR2X1 g287(.A (A[2]), .B (n_2), .Y (Z[2]));
  NAND2BX1 g288(.AN (n_2), .B (A[2]), .Y (n_4));
  XNOR2X1 g289(.A (A[1]), .B (n_0), .Y (Z[1]));
  NAND2BX1 g290(.AN (n_0), .B (A[1]), .Y (n_2));
  XOR2XL g291(.A (A[0]), .B (CI), .Y (Z[0]));
  NAND2X1 g292(.A (A[0]), .B (CI), .Y (n_0));
endmodule

module increment_unsigned_80_1(A, CI, Z);
  input [32:0] A;
  input CI;
  output [32:0] Z;
  wire [32:0] A;
  wire CI;
  wire [32:0] Z;
  wire n_0, n_2, n_4, n_6, n_8, n_10, n_12, n_14;
  wire n_16, n_18, n_20, n_22, n_24, n_26, n_28, n_30;
  wire n_32, n_34, n_36, n_38, n_40, n_42, n_44, n_46;
  wire n_48, n_50, n_52, n_54, n_56, n_58, n_60, n_62;
  XNOR2X1 g228(.A (A[32]), .B (n_62), .Y (Z[32]));
  XNOR2X1 g229(.A (A[31]), .B (n_60), .Y (Z[31]));
  NAND2BX1 g230(.AN (n_60), .B (A[31]), .Y (n_62));
  XNOR2X1 g231(.A (A[30]), .B (n_58), .Y (Z[30]));
  NAND2BX1 g232(.AN (n_58), .B (A[30]), .Y (n_60));
  XNOR2X1 g233(.A (A[29]), .B (n_56), .Y (Z[29]));
  NAND2BX1 g234(.AN (n_56), .B (A[29]), .Y (n_58));
  XNOR2X1 g235(.A (A[28]), .B (n_54), .Y (Z[28]));
  NAND2BX1 g236(.AN (n_54), .B (A[28]), .Y (n_56));
  XNOR2X1 g237(.A (A[27]), .B (n_52), .Y (Z[27]));
  NAND2BX1 g238(.AN (n_52), .B (A[27]), .Y (n_54));
  XNOR2X1 g239(.A (A[26]), .B (n_50), .Y (Z[26]));
  NAND2BX1 g240(.AN (n_50), .B (A[26]), .Y (n_52));
  XNOR2X1 g241(.A (A[25]), .B (n_48), .Y (Z[25]));
  NAND2BX1 g242(.AN (n_48), .B (A[25]), .Y (n_50));
  XNOR2X1 g243(.A (A[24]), .B (n_46), .Y (Z[24]));
  NAND2BX1 g244(.AN (n_46), .B (A[24]), .Y (n_48));
  XNOR2X1 g245(.A (A[23]), .B (n_44), .Y (Z[23]));
  NAND2BX1 g246(.AN (n_44), .B (A[23]), .Y (n_46));
  XNOR2X1 g247(.A (A[22]), .B (n_42), .Y (Z[22]));
  NAND2BX1 g248(.AN (n_42), .B (A[22]), .Y (n_44));
  XNOR2X1 g249(.A (A[21]), .B (n_40), .Y (Z[21]));
  NAND2BX1 g250(.AN (n_40), .B (A[21]), .Y (n_42));
  XNOR2X1 g251(.A (A[20]), .B (n_38), .Y (Z[20]));
  NAND2BX1 g252(.AN (n_38), .B (A[20]), .Y (n_40));
  XNOR2X1 g253(.A (A[19]), .B (n_36), .Y (Z[19]));
  NAND2BX1 g254(.AN (n_36), .B (A[19]), .Y (n_38));
  XNOR2X1 g255(.A (A[18]), .B (n_34), .Y (Z[18]));
  NAND2BX1 g256(.AN (n_34), .B (A[18]), .Y (n_36));
  XNOR2X1 g257(.A (A[17]), .B (n_32), .Y (Z[17]));
  NAND2BX1 g258(.AN (n_32), .B (A[17]), .Y (n_34));
  XNOR2X1 g259(.A (A[16]), .B (n_30), .Y (Z[16]));
  NAND2BX1 g260(.AN (n_30), .B (A[16]), .Y (n_32));
  XNOR2X1 g261(.A (A[15]), .B (n_28), .Y (Z[15]));
  NAND2BX1 g262(.AN (n_28), .B (A[15]), .Y (n_30));
  XNOR2X1 g263(.A (A[14]), .B (n_26), .Y (Z[14]));
  NAND2BX1 g264(.AN (n_26), .B (A[14]), .Y (n_28));
  XNOR2X1 g265(.A (A[13]), .B (n_24), .Y (Z[13]));
  NAND2BX1 g266(.AN (n_24), .B (A[13]), .Y (n_26));
  XNOR2X1 g267(.A (A[12]), .B (n_22), .Y (Z[12]));
  NAND2BX1 g268(.AN (n_22), .B (A[12]), .Y (n_24));
  XNOR2X1 g269(.A (A[11]), .B (n_20), .Y (Z[11]));
  NAND2BX1 g270(.AN (n_20), .B (A[11]), .Y (n_22));
  XNOR2X1 g271(.A (A[10]), .B (n_18), .Y (Z[10]));
  NAND2BX1 g272(.AN (n_18), .B (A[10]), .Y (n_20));
  XNOR2X1 g273(.A (A[9]), .B (n_16), .Y (Z[9]));
  NAND2BX1 g274(.AN (n_16), .B (A[9]), .Y (n_18));
  XNOR2X1 g275(.A (A[8]), .B (n_14), .Y (Z[8]));
  NAND2BX1 g276(.AN (n_14), .B (A[8]), .Y (n_16));
  XNOR2X1 g277(.A (A[7]), .B (n_12), .Y (Z[7]));
  NAND2BX1 g278(.AN (n_12), .B (A[7]), .Y (n_14));
  XNOR2X1 g279(.A (A[6]), .B (n_10), .Y (Z[6]));
  NAND2BX1 g280(.AN (n_10), .B (A[6]), .Y (n_12));
  XNOR2X1 g281(.A (A[5]), .B (n_8), .Y (Z[5]));
  NAND2BX1 g282(.AN (n_8), .B (A[5]), .Y (n_10));
  XNOR2X1 g283(.A (A[4]), .B (n_6), .Y (Z[4]));
  NAND2BX1 g284(.AN (n_6), .B (A[4]), .Y (n_8));
  XNOR2X1 g285(.A (A[3]), .B (n_4), .Y (Z[3]));
  NAND2BX1 g286(.AN (n_4), .B (A[3]), .Y (n_6));
  XNOR2X1 g287(.A (A[2]), .B (n_2), .Y (Z[2]));
  NAND2BX1 g288(.AN (n_2), .B (A[2]), .Y (n_4));
  XNOR2X1 g289(.A (A[1]), .B (n_0), .Y (Z[1]));
  NAND2BX1 g290(.AN (n_0), .B (A[1]), .Y (n_2));
  XOR2XL g291(.A (A[0]), .B (CI), .Y (Z[0]));
  NAND2X1 g292(.A (A[0]), .B (CI), .Y (n_0));
endmodule

module axi_fifo_wr(clk, rst, s_axi_awid, s_axi_awaddr, s_axi_awlen,
     s_axi_awsize, s_axi_awburst, s_axi_awcache, s_axi_awvalid,
     s_axi_awready, s_axi_wdata, s_axi_wstrb, s_axi_wlast,
     s_axi_wvalid, s_axi_wready, s_axi_bid, s_axi_bresp, s_axi_bvalid,
     s_axi_bready, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize,
     m_axi_awburst, m_axi_awcache, m_axi_awvalid, m_axi_awready,
     m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_wready,
     m_axi_bid, m_axi_bresp, m_axi_bvalid, m_axi_bready);
  input clk, rst, s_axi_awvalid, s_axi_wlast, s_axi_wvalid,
       s_axi_bready, m_axi_awready, m_axi_wready, m_axi_bvalid;
  input [7:0] s_axi_awid, s_axi_awlen, m_axi_bid;
  input [31:0] s_axi_awaddr, s_axi_wdata;
  input [2:0] s_axi_awsize;
  input [1:0] s_axi_awburst, m_axi_bresp;
  input [3:0] s_axi_awcache, s_axi_wstrb;
  output s_axi_awready, s_axi_wready, s_axi_bvalid, m_axi_awvalid,
       m_axi_wlast, m_axi_wvalid, m_axi_bready;
  output [7:0] s_axi_bid, m_axi_awid, m_axi_awlen;
  output [1:0] s_axi_bresp, m_axi_awburst;
  output [31:0] m_axi_awaddr, m_axi_wdata;
  output [2:0] m_axi_awsize;
  output [3:0] m_axi_awcache, m_axi_wstrb;
  wire clk, rst, s_axi_awvalid, s_axi_wlast, s_axi_wvalid,
       s_axi_bready, m_axi_awready, m_axi_wready, m_axi_bvalid;
  wire [7:0] s_axi_awid, s_axi_awlen, m_axi_bid;
  wire [31:0] s_axi_awaddr, s_axi_wdata;
  wire [2:0] s_axi_awsize;
  wire [1:0] s_axi_awburst, m_axi_bresp;
  wire [3:0] s_axi_awcache, s_axi_wstrb;
  wire s_axi_awready, s_axi_wready, s_axi_bvalid, m_axi_awvalid,
       m_axi_wlast, m_axi_wvalid, m_axi_bready;
  wire [7:0] s_axi_bid, m_axi_awid, m_axi_awlen;
  wire [1:0] s_axi_bresp, m_axi_awburst;
  wire [31:0] m_axi_awaddr, m_axi_wdata;
  wire [2:0] m_axi_awsize;
  wire [3:0] m_axi_awcache, m_axi_wstrb;
  wire [32:0] wr_ptr_reg;
  wire [32:0] rd_ptr_reg;
  wire [8:0] \genblk1.count_reg ;
  wire [36:0] mem_read_data_reg;
  wire [36:0] \mem[0] ;
  wire [32:0] wr_addr_reg;
  wire [1:0] \genblk1.state_reg ;
  wire \genblk1.hold_reg , mem_read_data_valid_reg, n_0, n_1, n_2, n_3,
       n_4, n_5;
  wire n_6, n_7, n_8, n_9, n_10, n_11, n_12, n_13;
  wire n_14, n_15, n_16, n_17, n_18, n_19, n_20, n_21;
  wire n_22, n_23, n_24, n_25, n_26, n_27, n_28, n_29;
  wire n_30, n_31, n_32, n_33, n_34, n_35, n_36, n_37;
  wire n_38, n_39, n_40, n_41, n_42, n_43, n_44, n_45;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_120, n_121, n_122, n_123, n_124, n_125, n_126, n_127;
  wire n_128, n_129, n_130, n_131, n_132, n_133, n_134, n_135;
  wire n_136, n_137, n_138, n_139, n_140, n_141, n_142, n_143;
  wire n_144, n_145, n_146, n_147, n_148, n_149, n_150, n_151;
  wire n_152, n_153, n_154, n_155, n_156, n_157, n_158, n_159;
  wire n_160, n_161, n_162, n_163, n_164, n_165, n_166, n_167;
  wire n_168, n_169, n_170, n_171, n_172, n_173, n_174, n_175;
  wire n_176, n_177, n_178, n_179, n_180, n_181, n_182, n_183;
  wire n_184, n_185, n_186, n_187, n_188, n_189, n_190, n_191;
  wire n_192, n_193, n_194, n_195, n_196, n_197, n_198, n_199;
  wire n_200, n_201, n_202, n_203, n_204, n_205, n_206, n_207;
  wire n_208, n_209, n_210, n_211, n_212, n_213, n_214, n_215;
  wire n_216, n_217, n_218, n_219, n_220, n_221, n_222, n_223;
  wire n_224, n_225, n_226, n_227, n_228, n_229, n_230, n_231;
  wire n_232, n_233, n_234, n_235, n_236, n_237, n_238, n_239;
  wire n_240, n_241, n_242, n_243, n_244, n_245, n_246, n_306;
  wire n_307, n_308, n_309, n_310, n_311, n_312, n_313, n_314;
  wire n_315, n_316, n_317, n_318, n_319, n_320, n_321, n_322;
  wire n_323, n_324, n_325, n_326, n_327, n_328, n_329, n_330;
  wire n_331, n_332, n_333, n_334, n_335, n_336, n_337, n_338;
  wire n_389, n_390, n_391, n_392, n_393, n_394, n_395, n_396;
  wire n_397, n_398, n_399, n_400, n_401, n_402, n_403, n_404;
  wire n_405, n_406, n_407, n_408, n_409, n_410, n_411, n_412;
  wire n_413, n_414, n_415, n_416, n_417, n_418, n_419, n_420;
  wire n_421, n_422, n_425;
  increment_unsigned_80 inc_ADD_UNS_OP343_5(.A (wr_ptr_reg), .CI
       (s_axi_wready), .Z ({n_390, n_391, n_392, n_393, n_394, n_395,
       n_396, n_397, n_398, n_399, n_400, n_401, n_402, n_403, n_404,
       n_405, n_406, n_407, n_408, n_409, n_410, n_411, n_412, n_413,
       n_414, n_415, n_416, n_417, n_418, n_419, n_420, n_421, n_422}));
  increment_unsigned_80_1 inc_ADD_UNS_OP344_6(.A (rd_ptr_reg), .CI
       (n_389), .Z ({n_306, n_307, n_308, n_309, n_310, n_311, n_312,
       n_313, n_314, n_315, n_316, n_317, n_318, n_319, n_320, n_321,
       n_322, n_323, n_324, n_325, n_326, n_327, n_328, n_329, n_330,
       n_331, n_332, n_333, n_334, n_335, n_336, n_337, n_338}));
  AOI31X1 g4129(.A0 (n_244), .A1 (n_246), .A2 (n_245), .B0
       (\genblk1.hold_reg ), .Y (s_axi_wready));
  NAND4BX1 g4130(.AN (n_243), .B (n_235), .C (n_246), .D (n_245), .Y
       (n_389));
  NOR3X1 g4131(.A (n_242), .B (n_236), .C (n_238), .Y (n_246));
  NOR4X1 g4132(.A (n_240), .B (n_241), .C (n_239), .D (n_237), .Y
       (n_245));
  NOR2X1 g4133(.A (n_235), .B (n_243), .Y (n_244));
  NAND4XL g4134(.A (n_228), .B (n_216), .C (n_211), .D (n_207), .Y
       (n_242));
  NAND4XL g4135(.A (n_222), .B (n_234), .C (n_223), .D (n_225), .Y
       (n_241));
  NAND4XL g4136(.A (n_229), .B (n_226), .C (n_231), .D (n_232), .Y
       (n_240));
  NAND4XL g4137(.A (n_212), .B (n_214), .C (n_218), .D (n_220), .Y
       (n_243));
  NAND4XL g4138(.A (n_205), .B (n_203), .C (n_208), .D (n_209), .Y
       (n_239));
  NAND4XL g4139(.A (n_233), .B (n_230), .C (n_206), .D (n_210), .Y
       (n_238));
  NAND4XL g4140(.A (n_219), .B (n_213), .C (n_217), .D (n_224), .Y
       (n_237));
  NAND4XL g4141(.A (n_221), .B (n_215), .C (n_227), .D (n_204), .Y
       (n_236));
  XNOR2X1 g4142(.A (rd_ptr_reg[12]), .B (wr_ptr_reg[12]), .Y (n_234));
  XNOR2X1 g4143(.A (rd_ptr_reg[2]), .B (wr_ptr_reg[2]), .Y (n_233));
  XNOR2X1 g4144(.A (rd_ptr_reg[19]), .B (wr_ptr_reg[19]), .Y (n_232));
  XNOR2X1 g4145(.A (rd_ptr_reg[18]), .B (wr_ptr_reg[18]), .Y (n_231));
  XNOR2X1 g4146(.A (rd_ptr_reg[0]), .B (wr_ptr_reg[0]), .Y (n_230));
  XNOR2X1 g4147(.A (rd_ptr_reg[17]), .B (wr_ptr_reg[17]), .Y (n_229));
  XNOR2X1 g4148(.A (rd_ptr_reg[30]), .B (wr_ptr_reg[30]), .Y (n_228));
  XNOR2X1 g4149(.A (rd_ptr_reg[5]), .B (wr_ptr_reg[5]), .Y (n_227));
  XNOR2X1 g4150(.A (rd_ptr_reg[16]), .B (wr_ptr_reg[16]), .Y (n_226));
  XNOR2X1 g4151(.A (rd_ptr_reg[15]), .B (wr_ptr_reg[15]), .Y (n_225));
  XNOR2X1 g4152(.A (rd_ptr_reg[11]), .B (wr_ptr_reg[11]), .Y (n_224));
  XNOR2X1 g4153(.A (rd_ptr_reg[13]), .B (wr_ptr_reg[13]), .Y (n_223));
  XNOR2X1 g4154(.A (rd_ptr_reg[14]), .B (wr_ptr_reg[14]), .Y (n_222));
  XNOR2X1 g4155(.A (rd_ptr_reg[7]), .B (wr_ptr_reg[7]), .Y (n_221));
  XNOR2X1 g4156(.A (rd_ptr_reg[27]), .B (wr_ptr_reg[27]), .Y (n_220));
  XNOR2X1 g4157(.A (rd_ptr_reg[32]), .B (wr_ptr_reg[32]), .Y (n_235));
  XNOR2X1 g4158(.A (rd_ptr_reg[9]), .B (wr_ptr_reg[9]), .Y (n_219));
  XNOR2X1 g4159(.A (rd_ptr_reg[26]), .B (wr_ptr_reg[26]), .Y (n_218));
  XNOR2X1 g4160(.A (rd_ptr_reg[10]), .B (wr_ptr_reg[10]), .Y (n_217));
  XNOR2X1 g4161(.A (rd_ptr_reg[28]), .B (wr_ptr_reg[28]), .Y (n_216));
  XNOR2X1 g4162(.A (rd_ptr_reg[4]), .B (wr_ptr_reg[4]), .Y (n_215));
  XNOR2X1 g4163(.A (rd_ptr_reg[25]), .B (wr_ptr_reg[25]), .Y (n_214));
  XNOR2X1 g4164(.A (rd_ptr_reg[8]), .B (wr_ptr_reg[8]), .Y (n_213));
  XNOR2X1 g4165(.A (rd_ptr_reg[24]), .B (wr_ptr_reg[24]), .Y (n_212));
  XNOR2X1 g4166(.A (rd_ptr_reg[29]), .B (wr_ptr_reg[29]), .Y (n_211));
  XNOR2X1 g4167(.A (rd_ptr_reg[3]), .B (wr_ptr_reg[3]), .Y (n_210));
  XNOR2X1 g4168(.A (rd_ptr_reg[23]), .B (wr_ptr_reg[23]), .Y (n_209));
  XNOR2X1 g4169(.A (rd_ptr_reg[21]), .B (wr_ptr_reg[21]), .Y (n_208));
  XNOR2X1 g4170(.A (rd_ptr_reg[31]), .B (wr_ptr_reg[31]), .Y (n_207));
  XNOR2X1 g4171(.A (rd_ptr_reg[1]), .B (wr_ptr_reg[1]), .Y (n_206));
  XNOR2X1 g4172(.A (rd_ptr_reg[22]), .B (wr_ptr_reg[22]), .Y (n_205));
  XNOR2X1 g4173(.A (rd_ptr_reg[6]), .B (wr_ptr_reg[6]), .Y (n_204));
  XNOR2X1 g4174(.A (rd_ptr_reg[20]), .B (wr_ptr_reg[20]), .Y (n_203));
  DFFQXL \genblk1.count_reg_reg[2] (.CK (clk), .D (n_183), .Q
       (\genblk1.count_reg [2]));
  DFFQXL \genblk1.count_reg_reg[3] (.CK (clk), .D (n_189), .Q
       (\genblk1.count_reg [3]));
  DFFQXL \genblk1.count_reg_reg[6] (.CK (clk), .D (n_198), .Q
       (\genblk1.count_reg [6]));
  SDFFQX1 \genblk1.hold_reg_reg (.CK (clk), .D (n_186), .SI
       (\genblk1.hold_reg ), .SE (n_51), .Q (\genblk1.hold_reg ));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[0] (.CK (clk), .D
       (s_axi_awaddr[0]), .SI (m_axi_awaddr[0]), .SE (n_104), .Q
       (m_axi_awaddr[0]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[1] (.CK (clk), .D
       (s_axi_awaddr[1]), .SI (m_axi_awaddr[1]), .SE (n_104), .Q
       (m_axi_awaddr[1]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[2] (.CK (clk), .D
       (s_axi_awaddr[2]), .SI (m_axi_awaddr[2]), .SE (n_104), .Q
       (m_axi_awaddr[2]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[3] (.CK (clk), .D
       (s_axi_awaddr[3]), .SI (m_axi_awaddr[3]), .SE (n_104), .Q
       (m_axi_awaddr[3]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[4] (.CK (clk), .D
       (s_axi_awaddr[4]), .SI (m_axi_awaddr[4]), .SE (n_104), .Q
       (m_axi_awaddr[4]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[5] (.CK (clk), .D
       (s_axi_awaddr[5]), .SI (m_axi_awaddr[5]), .SE (n_104), .Q
       (m_axi_awaddr[5]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[6] (.CK (clk), .D
       (s_axi_awaddr[6]), .SI (m_axi_awaddr[6]), .SE (n_104), .Q
       (m_axi_awaddr[6]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[7] (.CK (clk), .D
       (s_axi_awaddr[7]), .SI (m_axi_awaddr[7]), .SE (n_104), .Q
       (m_axi_awaddr[7]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[8] (.CK (clk), .D
       (s_axi_awaddr[8]), .SI (m_axi_awaddr[8]), .SE (n_104), .Q
       (m_axi_awaddr[8]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[9] (.CK (clk), .D
       (s_axi_awaddr[9]), .SI (m_axi_awaddr[9]), .SE (n_104), .Q
       (m_axi_awaddr[9]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[10] (.CK (clk), .D
       (s_axi_awaddr[10]), .SI (m_axi_awaddr[10]), .SE (n_104), .Q
       (m_axi_awaddr[10]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[11] (.CK (clk), .D
       (s_axi_awaddr[11]), .SI (m_axi_awaddr[11]), .SE (n_104), .Q
       (m_axi_awaddr[11]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[12] (.CK (clk), .D
       (s_axi_awaddr[12]), .SI (m_axi_awaddr[12]), .SE (n_104), .Q
       (m_axi_awaddr[12]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[13] (.CK (clk), .D
       (s_axi_awaddr[13]), .SI (m_axi_awaddr[13]), .SE (n_104), .Q
       (m_axi_awaddr[13]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[14] (.CK (clk), .D
       (s_axi_awaddr[14]), .SI (m_axi_awaddr[14]), .SE (n_104), .Q
       (m_axi_awaddr[14]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[15] (.CK (clk), .D
       (s_axi_awaddr[15]), .SI (m_axi_awaddr[15]), .SE (n_104), .Q
       (m_axi_awaddr[15]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[16] (.CK (clk), .D
       (s_axi_awaddr[16]), .SI (m_axi_awaddr[16]), .SE (n_104), .Q
       (m_axi_awaddr[16]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[17] (.CK (clk), .D
       (s_axi_awaddr[17]), .SI (m_axi_awaddr[17]), .SE (n_104), .Q
       (m_axi_awaddr[17]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[18] (.CK (clk), .D
       (s_axi_awaddr[18]), .SI (m_axi_awaddr[18]), .SE (n_104), .Q
       (m_axi_awaddr[18]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[19] (.CK (clk), .D
       (s_axi_awaddr[19]), .SI (m_axi_awaddr[19]), .SE (n_104), .Q
       (m_axi_awaddr[19]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[20] (.CK (clk), .D
       (s_axi_awaddr[20]), .SI (m_axi_awaddr[20]), .SE (n_104), .Q
       (m_axi_awaddr[20]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[21] (.CK (clk), .D
       (s_axi_awaddr[21]), .SI (m_axi_awaddr[21]), .SE (n_104), .Q
       (m_axi_awaddr[21]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[22] (.CK (clk), .D
       (s_axi_awaddr[22]), .SI (m_axi_awaddr[22]), .SE (n_104), .Q
       (m_axi_awaddr[22]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[23] (.CK (clk), .D
       (s_axi_awaddr[23]), .SI (m_axi_awaddr[23]), .SE (n_104), .Q
       (m_axi_awaddr[23]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[24] (.CK (clk), .D
       (s_axi_awaddr[24]), .SI (m_axi_awaddr[24]), .SE (n_104), .Q
       (m_axi_awaddr[24]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[25] (.CK (clk), .D
       (s_axi_awaddr[25]), .SI (m_axi_awaddr[25]), .SE (n_104), .Q
       (m_axi_awaddr[25]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[26] (.CK (clk), .D
       (s_axi_awaddr[26]), .SI (m_axi_awaddr[26]), .SE (n_104), .Q
       (m_axi_awaddr[26]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[27] (.CK (clk), .D
       (s_axi_awaddr[27]), .SI (m_axi_awaddr[27]), .SE (n_104), .Q
       (m_axi_awaddr[27]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[28] (.CK (clk), .D
       (s_axi_awaddr[28]), .SI (m_axi_awaddr[28]), .SE (n_104), .Q
       (m_axi_awaddr[28]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[29] (.CK (clk), .D
       (s_axi_awaddr[29]), .SI (m_axi_awaddr[29]), .SE (n_104), .Q
       (m_axi_awaddr[29]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[30] (.CK (clk), .D
       (s_axi_awaddr[30]), .SI (m_axi_awaddr[30]), .SE (n_104), .Q
       (m_axi_awaddr[30]));
  SDFFQX1 \genblk1.m_axi_awaddr_reg_reg[31] (.CK (clk), .D
       (s_axi_awaddr[31]), .SI (m_axi_awaddr[31]), .SE (n_104), .Q
       (m_axi_awaddr[31]));
  SDFFQX1 \genblk1.m_axi_awburst_reg_reg[0] (.CK (clk), .D
       (s_axi_awburst[0]), .SI (m_axi_awburst[0]), .SE (n_104), .Q
       (m_axi_awburst[0]));
  SDFFQX1 \genblk1.m_axi_awburst_reg_reg[1] (.CK (clk), .D
       (s_axi_awburst[1]), .SI (m_axi_awburst[1]), .SE (n_104), .Q
       (m_axi_awburst[1]));
  SDFFQX1 \genblk1.m_axi_awcache_reg_reg[0] (.CK (clk), .D
       (s_axi_awcache[0]), .SI (m_axi_awcache[0]), .SE (n_104), .Q
       (m_axi_awcache[0]));
  SDFFQX1 \genblk1.m_axi_awcache_reg_reg[1] (.CK (clk), .D
       (s_axi_awcache[1]), .SI (m_axi_awcache[1]), .SE (n_104), .Q
       (m_axi_awcache[1]));
  SDFFQX1 \genblk1.m_axi_awcache_reg_reg[2] (.CK (clk), .D
       (s_axi_awcache[2]), .SI (m_axi_awcache[2]), .SE (n_104), .Q
       (m_axi_awcache[2]));
  SDFFQX1 \genblk1.m_axi_awcache_reg_reg[3] (.CK (clk), .D
       (s_axi_awcache[3]), .SI (m_axi_awcache[3]), .SE (n_104), .Q
       (m_axi_awcache[3]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[0] (.CK (clk), .D
       (s_axi_awid[0]), .SI (m_axi_awid[0]), .SE (n_104), .Q
       (m_axi_awid[0]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[1] (.CK (clk), .D
       (s_axi_awid[1]), .SI (m_axi_awid[1]), .SE (n_104), .Q
       (m_axi_awid[1]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[2] (.CK (clk), .D
       (s_axi_awid[2]), .SI (m_axi_awid[2]), .SE (n_104), .Q
       (m_axi_awid[2]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[3] (.CK (clk), .D
       (s_axi_awid[3]), .SI (m_axi_awid[3]), .SE (n_104), .Q
       (m_axi_awid[3]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[4] (.CK (clk), .D
       (s_axi_awid[4]), .SI (m_axi_awid[4]), .SE (n_104), .Q
       (m_axi_awid[4]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[5] (.CK (clk), .D
       (s_axi_awid[5]), .SI (m_axi_awid[5]), .SE (n_104), .Q
       (m_axi_awid[5]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[6] (.CK (clk), .D
       (s_axi_awid[6]), .SI (m_axi_awid[6]), .SE (n_104), .Q
       (m_axi_awid[6]));
  SDFFQX1 \genblk1.m_axi_awid_reg_reg[7] (.CK (clk), .D
       (s_axi_awid[7]), .SI (m_axi_awid[7]), .SE (n_104), .Q
       (m_axi_awid[7]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[0] (.CK (clk), .D
       (s_axi_awlen[0]), .SI (m_axi_awlen[0]), .SE (n_104), .Q
       (m_axi_awlen[0]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[1] (.CK (clk), .D
       (s_axi_awlen[1]), .SI (m_axi_awlen[1]), .SE (n_104), .Q
       (m_axi_awlen[1]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[2] (.CK (clk), .D
       (s_axi_awlen[2]), .SI (m_axi_awlen[2]), .SE (n_104), .Q
       (m_axi_awlen[2]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[3] (.CK (clk), .D
       (s_axi_awlen[3]), .SI (m_axi_awlen[3]), .SE (n_104), .Q
       (m_axi_awlen[3]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[4] (.CK (clk), .D
       (s_axi_awlen[4]), .SI (m_axi_awlen[4]), .SE (n_104), .Q
       (m_axi_awlen[4]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[5] (.CK (clk), .D
       (s_axi_awlen[5]), .SI (m_axi_awlen[5]), .SE (n_104), .Q
       (m_axi_awlen[5]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[6] (.CK (clk), .D
       (s_axi_awlen[6]), .SI (m_axi_awlen[6]), .SE (n_104), .Q
       (m_axi_awlen[6]));
  SDFFQX1 \genblk1.m_axi_awlen_reg_reg[7] (.CK (clk), .D
       (s_axi_awlen[7]), .SI (m_axi_awlen[7]), .SE (n_104), .Q
       (m_axi_awlen[7]));
  SDFFQX1 \genblk1.m_axi_awsize_reg_reg[0] (.CK (clk), .D
       (s_axi_awsize[0]), .SI (m_axi_awsize[0]), .SE (n_104), .Q
       (m_axi_awsize[0]));
  SDFFQX1 \genblk1.m_axi_awsize_reg_reg[1] (.CK (clk), .D
       (s_axi_awsize[1]), .SI (m_axi_awsize[1]), .SE (n_104), .Q
       (m_axi_awsize[1]));
  SDFFQX1 \genblk1.m_axi_awsize_reg_reg[2] (.CK (clk), .D
       (s_axi_awsize[2]), .SI (m_axi_awsize[2]), .SE (n_104), .Q
       (m_axi_awsize[2]));
  DFFHQX1 \genblk1.m_axi_awvalid_reg_reg (.CK (clk), .D (n_179), .Q
       (m_axi_awvalid));
  DFFHQX1 \genblk1.s_axi_awready_reg_reg (.CK (clk), .D (n_164), .Q
       (s_axi_awready));
  SDFFQX1 \m_axi_w_reg_reg[0] (.CK (clk), .D (m_axi_wdata[0]), .SI
       (mem_read_data_reg[0]), .SE (n_15), .Q (m_axi_wdata[0]));
  SDFFQX1 \m_axi_w_reg_reg[1] (.CK (clk), .D (m_axi_wdata[1]), .SI
       (mem_read_data_reg[1]), .SE (n_15), .Q (m_axi_wdata[1]));
  SDFFQX1 \m_axi_w_reg_reg[2] (.CK (clk), .D (m_axi_wdata[2]), .SI
       (mem_read_data_reg[2]), .SE (n_15), .Q (m_axi_wdata[2]));
  SDFFQX1 \m_axi_w_reg_reg[3] (.CK (clk), .D (m_axi_wdata[3]), .SI
       (mem_read_data_reg[3]), .SE (n_15), .Q (m_axi_wdata[3]));
  SDFFQX1 \m_axi_w_reg_reg[4] (.CK (clk), .D (m_axi_wdata[4]), .SI
       (mem_read_data_reg[4]), .SE (n_15), .Q (m_axi_wdata[4]));
  SDFFQX1 \m_axi_w_reg_reg[5] (.CK (clk), .D (m_axi_wdata[5]), .SI
       (mem_read_data_reg[5]), .SE (n_15), .Q (m_axi_wdata[5]));
  SDFFQX1 \m_axi_w_reg_reg[6] (.CK (clk), .D (m_axi_wdata[6]), .SI
       (mem_read_data_reg[6]), .SE (n_15), .Q (m_axi_wdata[6]));
  SDFFQX1 \m_axi_w_reg_reg[7] (.CK (clk), .D (m_axi_wdata[7]), .SI
       (mem_read_data_reg[7]), .SE (n_15), .Q (m_axi_wdata[7]));
  SDFFQX1 \m_axi_w_reg_reg[8] (.CK (clk), .D (m_axi_wdata[8]), .SI
       (mem_read_data_reg[8]), .SE (n_15), .Q (m_axi_wdata[8]));
  SDFFQX1 \m_axi_w_reg_reg[9] (.CK (clk), .D (m_axi_wdata[9]), .SI
       (mem_read_data_reg[9]), .SE (n_15), .Q (m_axi_wdata[9]));
  SDFFQX1 \m_axi_w_reg_reg[10] (.CK (clk), .D (m_axi_wdata[10]), .SI
       (mem_read_data_reg[10]), .SE (n_15), .Q (m_axi_wdata[10]));
  SDFFQX1 \m_axi_w_reg_reg[11] (.CK (clk), .D (m_axi_wdata[11]), .SI
       (mem_read_data_reg[11]), .SE (n_15), .Q (m_axi_wdata[11]));
  SDFFQX1 \m_axi_w_reg_reg[12] (.CK (clk), .D (m_axi_wdata[12]), .SI
       (mem_read_data_reg[12]), .SE (n_15), .Q (m_axi_wdata[12]));
  SDFFQX1 \m_axi_w_reg_reg[13] (.CK (clk), .D (m_axi_wdata[13]), .SI
       (mem_read_data_reg[13]), .SE (n_15), .Q (m_axi_wdata[13]));
  SDFFQX1 \m_axi_w_reg_reg[14] (.CK (clk), .D (m_axi_wdata[14]), .SI
       (mem_read_data_reg[14]), .SE (n_15), .Q (m_axi_wdata[14]));
  SDFFQX1 \m_axi_w_reg_reg[15] (.CK (clk), .D (m_axi_wdata[15]), .SI
       (mem_read_data_reg[15]), .SE (n_15), .Q (m_axi_wdata[15]));
  SDFFQX1 \m_axi_w_reg_reg[16] (.CK (clk), .D (m_axi_wdata[16]), .SI
       (mem_read_data_reg[16]), .SE (n_15), .Q (m_axi_wdata[16]));
  SDFFQX1 \m_axi_w_reg_reg[17] (.CK (clk), .D (m_axi_wdata[17]), .SI
       (mem_read_data_reg[17]), .SE (n_15), .Q (m_axi_wdata[17]));
  SDFFQX1 \m_axi_w_reg_reg[18] (.CK (clk), .D (m_axi_wdata[18]), .SI
       (mem_read_data_reg[18]), .SE (n_15), .Q (m_axi_wdata[18]));
  SDFFQX1 \m_axi_w_reg_reg[19] (.CK (clk), .D (m_axi_wdata[19]), .SI
       (mem_read_data_reg[19]), .SE (n_15), .Q (m_axi_wdata[19]));
  SDFFQX1 \m_axi_w_reg_reg[20] (.CK (clk), .D (m_axi_wdata[20]), .SI
       (mem_read_data_reg[20]), .SE (n_15), .Q (m_axi_wdata[20]));
  SDFFQX1 \m_axi_w_reg_reg[21] (.CK (clk), .D (m_axi_wdata[21]), .SI
       (mem_read_data_reg[21]), .SE (n_15), .Q (m_axi_wdata[21]));
  SDFFQX1 \m_axi_w_reg_reg[22] (.CK (clk), .D (m_axi_wdata[22]), .SI
       (mem_read_data_reg[22]), .SE (n_15), .Q (m_axi_wdata[22]));
  SDFFQX1 \m_axi_w_reg_reg[23] (.CK (clk), .D (m_axi_wdata[23]), .SI
       (mem_read_data_reg[23]), .SE (n_15), .Q (m_axi_wdata[23]));
  SDFFQX1 \m_axi_w_reg_reg[24] (.CK (clk), .D (m_axi_wdata[24]), .SI
       (mem_read_data_reg[24]), .SE (n_15), .Q (m_axi_wdata[24]));
  SDFFQX1 \m_axi_w_reg_reg[25] (.CK (clk), .D (m_axi_wdata[25]), .SI
       (mem_read_data_reg[25]), .SE (n_15), .Q (m_axi_wdata[25]));
  SDFFQX1 \m_axi_w_reg_reg[26] (.CK (clk), .D (m_axi_wdata[26]), .SI
       (mem_read_data_reg[26]), .SE (n_15), .Q (m_axi_wdata[26]));
  SDFFQX1 \m_axi_w_reg_reg[27] (.CK (clk), .D (m_axi_wdata[27]), .SI
       (mem_read_data_reg[27]), .SE (n_15), .Q (m_axi_wdata[27]));
  SDFFQX1 \m_axi_w_reg_reg[28] (.CK (clk), .D (m_axi_wdata[28]), .SI
       (mem_read_data_reg[28]), .SE (n_15), .Q (m_axi_wdata[28]));
  SDFFQX1 \m_axi_w_reg_reg[29] (.CK (clk), .D (m_axi_wdata[29]), .SI
       (mem_read_data_reg[29]), .SE (n_15), .Q (m_axi_wdata[29]));
  SDFFQX1 \m_axi_w_reg_reg[30] (.CK (clk), .D (m_axi_wdata[30]), .SI
       (mem_read_data_reg[30]), .SE (n_15), .Q (m_axi_wdata[30]));
  SDFFQX1 \m_axi_w_reg_reg[31] (.CK (clk), .D (m_axi_wdata[31]), .SI
       (mem_read_data_reg[31]), .SE (n_15), .Q (m_axi_wdata[31]));
  SDFFQX1 \m_axi_w_reg_reg[32] (.CK (clk), .D (m_axi_wstrb[0]), .SI
       (mem_read_data_reg[32]), .SE (n_15), .Q (m_axi_wstrb[0]));
  SDFFQX1 \m_axi_w_reg_reg[33] (.CK (clk), .D (m_axi_wstrb[1]), .SI
       (mem_read_data_reg[33]), .SE (n_15), .Q (m_axi_wstrb[1]));
  SDFFQX1 \m_axi_w_reg_reg[34] (.CK (clk), .D (m_axi_wstrb[2]), .SI
       (mem_read_data_reg[34]), .SE (n_15), .Q (m_axi_wstrb[2]));
  SDFFQX1 \m_axi_w_reg_reg[35] (.CK (clk), .D (m_axi_wstrb[3]), .SI
       (mem_read_data_reg[35]), .SE (n_15), .Q (m_axi_wstrb[3]));
  DFFHQX1 m_axi_wvalid_reg_reg(.CK (clk), .D (n_425), .Q
       (m_axi_wvalid));
  SDFFQX1 \mem_read_data_reg_reg[0] (.CK (clk), .D (\mem[0] [0]), .SI
       (mem_read_data_reg[0]), .SE (n_105), .Q (mem_read_data_reg[0]));
  SDFFQX1 \mem_read_data_reg_reg[1] (.CK (clk), .D (\mem[0] [1]), .SI
       (mem_read_data_reg[1]), .SE (n_105), .Q (mem_read_data_reg[1]));
  SDFFQX1 \mem_read_data_reg_reg[2] (.CK (clk), .D (\mem[0] [2]), .SI
       (mem_read_data_reg[2]), .SE (n_105), .Q (mem_read_data_reg[2]));
  SDFFQX1 \mem_read_data_reg_reg[3] (.CK (clk), .D (\mem[0] [3]), .SI
       (mem_read_data_reg[3]), .SE (n_105), .Q (mem_read_data_reg[3]));
  SDFFQX1 \mem_read_data_reg_reg[4] (.CK (clk), .D (\mem[0] [4]), .SI
       (mem_read_data_reg[4]), .SE (n_105), .Q (mem_read_data_reg[4]));
  SDFFQX1 \mem_read_data_reg_reg[5] (.CK (clk), .D (\mem[0] [5]), .SI
       (mem_read_data_reg[5]), .SE (n_105), .Q (mem_read_data_reg[5]));
  SDFFQX1 \mem_read_data_reg_reg[6] (.CK (clk), .D (\mem[0] [6]), .SI
       (mem_read_data_reg[6]), .SE (n_105), .Q (mem_read_data_reg[6]));
  SDFFQX1 \mem_read_data_reg_reg[7] (.CK (clk), .D (\mem[0] [7]), .SI
       (mem_read_data_reg[7]), .SE (n_105), .Q (mem_read_data_reg[7]));
  SDFFQX1 \mem_read_data_reg_reg[8] (.CK (clk), .D (\mem[0] [8]), .SI
       (mem_read_data_reg[8]), .SE (n_105), .Q (mem_read_data_reg[8]));
  SDFFQX1 \mem_read_data_reg_reg[9] (.CK (clk), .D (\mem[0] [9]), .SI
       (mem_read_data_reg[9]), .SE (n_105), .Q (mem_read_data_reg[9]));
  SDFFQX1 \mem_read_data_reg_reg[10] (.CK (clk), .D (\mem[0] [10]), .SI
       (mem_read_data_reg[10]), .SE (n_105), .Q
       (mem_read_data_reg[10]));
  SDFFQX1 \mem_read_data_reg_reg[11] (.CK (clk), .D (\mem[0] [11]), .SI
       (mem_read_data_reg[11]), .SE (n_105), .Q
       (mem_read_data_reg[11]));
  SDFFQX1 \mem_read_data_reg_reg[12] (.CK (clk), .D (\mem[0] [12]), .SI
       (mem_read_data_reg[12]), .SE (n_105), .Q
       (mem_read_data_reg[12]));
  SDFFQX1 \mem_read_data_reg_reg[13] (.CK (clk), .D (\mem[0] [13]), .SI
       (mem_read_data_reg[13]), .SE (n_105), .Q
       (mem_read_data_reg[13]));
  SDFFQX1 \mem_read_data_reg_reg[14] (.CK (clk), .D (\mem[0] [14]), .SI
       (mem_read_data_reg[14]), .SE (n_105), .Q
       (mem_read_data_reg[14]));
  SDFFQX1 \mem_read_data_reg_reg[15] (.CK (clk), .D (\mem[0] [15]), .SI
       (mem_read_data_reg[15]), .SE (n_105), .Q
       (mem_read_data_reg[15]));
  SDFFQX1 \mem_read_data_reg_reg[16] (.CK (clk), .D (\mem[0] [16]), .SI
       (mem_read_data_reg[16]), .SE (n_105), .Q
       (mem_read_data_reg[16]));
  SDFFQX1 \mem_read_data_reg_reg[17] (.CK (clk), .D (\mem[0] [17]), .SI
       (mem_read_data_reg[17]), .SE (n_105), .Q
       (mem_read_data_reg[17]));
  SDFFQX1 \mem_read_data_reg_reg[18] (.CK (clk), .D (\mem[0] [18]), .SI
       (mem_read_data_reg[18]), .SE (n_105), .Q
       (mem_read_data_reg[18]));
  SDFFQX1 \mem_read_data_reg_reg[19] (.CK (clk), .D (\mem[0] [19]), .SI
       (mem_read_data_reg[19]), .SE (n_105), .Q
       (mem_read_data_reg[19]));
  SDFFQX1 \mem_read_data_reg_reg[20] (.CK (clk), .D (\mem[0] [20]), .SI
       (mem_read_data_reg[20]), .SE (n_105), .Q
       (mem_read_data_reg[20]));
  SDFFQX1 \mem_read_data_reg_reg[21] (.CK (clk), .D (\mem[0] [21]), .SI
       (mem_read_data_reg[21]), .SE (n_105), .Q
       (mem_read_data_reg[21]));
  SDFFQX1 \mem_read_data_reg_reg[22] (.CK (clk), .D (\mem[0] [22]), .SI
       (mem_read_data_reg[22]), .SE (n_105), .Q
       (mem_read_data_reg[22]));
  SDFFQX1 \mem_read_data_reg_reg[23] (.CK (clk), .D (\mem[0] [23]), .SI
       (mem_read_data_reg[23]), .SE (n_105), .Q
       (mem_read_data_reg[23]));
  SDFFQX1 \mem_read_data_reg_reg[24] (.CK (clk), .D (\mem[0] [24]), .SI
       (mem_read_data_reg[24]), .SE (n_105), .Q
       (mem_read_data_reg[24]));
  SDFFQX1 \mem_read_data_reg_reg[25] (.CK (clk), .D (\mem[0] [25]), .SI
       (mem_read_data_reg[25]), .SE (n_105), .Q
       (mem_read_data_reg[25]));
  SDFFQX1 \mem_read_data_reg_reg[26] (.CK (clk), .D (\mem[0] [26]), .SI
       (mem_read_data_reg[26]), .SE (n_105), .Q
       (mem_read_data_reg[26]));
  SDFFQX1 \mem_read_data_reg_reg[27] (.CK (clk), .D (\mem[0] [27]), .SI
       (mem_read_data_reg[27]), .SE (n_105), .Q
       (mem_read_data_reg[27]));
  SDFFQX1 \mem_read_data_reg_reg[28] (.CK (clk), .D (\mem[0] [28]), .SI
       (mem_read_data_reg[28]), .SE (n_105), .Q
       (mem_read_data_reg[28]));
  SDFFQX1 \mem_read_data_reg_reg[29] (.CK (clk), .D (\mem[0] [29]), .SI
       (mem_read_data_reg[29]), .SE (n_105), .Q
       (mem_read_data_reg[29]));
  SDFFQX1 \mem_read_data_reg_reg[30] (.CK (clk), .D (\mem[0] [30]), .SI
       (mem_read_data_reg[30]), .SE (n_105), .Q
       (mem_read_data_reg[30]));
  SDFFQX1 \mem_read_data_reg_reg[31] (.CK (clk), .D (\mem[0] [31]), .SI
       (mem_read_data_reg[31]), .SE (n_105), .Q
       (mem_read_data_reg[31]));
  SDFFQX1 \mem_read_data_reg_reg[32] (.CK (clk), .D (\mem[0] [32]), .SI
       (mem_read_data_reg[32]), .SE (n_105), .Q
       (mem_read_data_reg[32]));
  SDFFQX1 \mem_read_data_reg_reg[33] (.CK (clk), .D (\mem[0] [33]), .SI
       (mem_read_data_reg[33]), .SE (n_105), .Q
       (mem_read_data_reg[33]));
  SDFFQX1 \mem_read_data_reg_reg[34] (.CK (clk), .D (\mem[0] [34]), .SI
       (mem_read_data_reg[34]), .SE (n_105), .Q
       (mem_read_data_reg[34]));
  SDFFQX1 \mem_read_data_reg_reg[35] (.CK (clk), .D (\mem[0] [35]), .SI
       (mem_read_data_reg[35]), .SE (n_105), .Q
       (mem_read_data_reg[35]));
  DFFHQX1 mem_read_data_valid_reg_reg(.CK (clk), .D (n_0), .Q
       (mem_read_data_valid_reg));
  SDFFQX1 \mem_reg[0][0] (.CK (clk), .D (\mem[0] [0]), .SI
       (s_axi_wdata[0]), .SE (n_187), .Q (\mem[0] [0]));
  SDFFQX1 \mem_reg[0][1] (.CK (clk), .D (\mem[0] [1]), .SI
       (s_axi_wdata[1]), .SE (n_187), .Q (\mem[0] [1]));
  SDFFQX1 \mem_reg[0][2] (.CK (clk), .D (\mem[0] [2]), .SI
       (s_axi_wdata[2]), .SE (n_187), .Q (\mem[0] [2]));
  SDFFQX1 \mem_reg[0][3] (.CK (clk), .D (\mem[0] [3]), .SI
       (s_axi_wdata[3]), .SE (n_187), .Q (\mem[0] [3]));
  SDFFQX1 \mem_reg[0][4] (.CK (clk), .D (\mem[0] [4]), .SI
       (s_axi_wdata[4]), .SE (n_187), .Q (\mem[0] [4]));
  SDFFQX1 \mem_reg[0][5] (.CK (clk), .D (\mem[0] [5]), .SI
       (s_axi_wdata[5]), .SE (n_187), .Q (\mem[0] [5]));
  SDFFQX1 \mem_reg[0][6] (.CK (clk), .D (\mem[0] [6]), .SI
       (s_axi_wdata[6]), .SE (n_187), .Q (\mem[0] [6]));
  SDFFQX1 \mem_reg[0][7] (.CK (clk), .D (\mem[0] [7]), .SI
       (s_axi_wdata[7]), .SE (n_187), .Q (\mem[0] [7]));
  SDFFQX1 \mem_reg[0][8] (.CK (clk), .D (\mem[0] [8]), .SI
       (s_axi_wdata[8]), .SE (n_187), .Q (\mem[0] [8]));
  SDFFQX1 \mem_reg[0][9] (.CK (clk), .D (\mem[0] [9]), .SI
       (s_axi_wdata[9]), .SE (n_187), .Q (\mem[0] [9]));
  SDFFQX1 \mem_reg[0][10] (.CK (clk), .D (\mem[0] [10]), .SI
       (s_axi_wdata[10]), .SE (n_187), .Q (\mem[0] [10]));
  SDFFQX1 \mem_reg[0][11] (.CK (clk), .D (\mem[0] [11]), .SI
       (s_axi_wdata[11]), .SE (n_187), .Q (\mem[0] [11]));
  SDFFQX1 \mem_reg[0][12] (.CK (clk), .D (\mem[0] [12]), .SI
       (s_axi_wdata[12]), .SE (n_187), .Q (\mem[0] [12]));
  SDFFQX1 \mem_reg[0][13] (.CK (clk), .D (\mem[0] [13]), .SI
       (s_axi_wdata[13]), .SE (n_187), .Q (\mem[0] [13]));
  SDFFQX1 \mem_reg[0][14] (.CK (clk), .D (\mem[0] [14]), .SI
       (s_axi_wdata[14]), .SE (n_187), .Q (\mem[0] [14]));
  SDFFQX1 \mem_reg[0][15] (.CK (clk), .D (\mem[0] [15]), .SI
       (s_axi_wdata[15]), .SE (n_187), .Q (\mem[0] [15]));
  SDFFQX1 \mem_reg[0][16] (.CK (clk), .D (\mem[0] [16]), .SI
       (s_axi_wdata[16]), .SE (n_187), .Q (\mem[0] [16]));
  SDFFQX1 \mem_reg[0][17] (.CK (clk), .D (\mem[0] [17]), .SI
       (s_axi_wdata[17]), .SE (n_187), .Q (\mem[0] [17]));
  SDFFQX1 \mem_reg[0][18] (.CK (clk), .D (\mem[0] [18]), .SI
       (s_axi_wdata[18]), .SE (n_187), .Q (\mem[0] [18]));
  SDFFQX1 \mem_reg[0][19] (.CK (clk), .D (\mem[0] [19]), .SI
       (s_axi_wdata[19]), .SE (n_187), .Q (\mem[0] [19]));
  SDFFQX1 \mem_reg[0][20] (.CK (clk), .D (\mem[0] [20]), .SI
       (s_axi_wdata[20]), .SE (n_187), .Q (\mem[0] [20]));
  SDFFQX1 \mem_reg[0][21] (.CK (clk), .D (\mem[0] [21]), .SI
       (s_axi_wdata[21]), .SE (n_187), .Q (\mem[0] [21]));
  SDFFQX1 \mem_reg[0][22] (.CK (clk), .D (\mem[0] [22]), .SI
       (s_axi_wdata[22]), .SE (n_187), .Q (\mem[0] [22]));
  SDFFQX1 \mem_reg[0][23] (.CK (clk), .D (\mem[0] [23]), .SI
       (s_axi_wdata[23]), .SE (n_187), .Q (\mem[0] [23]));
  SDFFQX1 \mem_reg[0][24] (.CK (clk), .D (\mem[0] [24]), .SI
       (s_axi_wdata[24]), .SE (n_187), .Q (\mem[0] [24]));
  SDFFQX1 \mem_reg[0][25] (.CK (clk), .D (\mem[0] [25]), .SI
       (s_axi_wdata[25]), .SE (n_187), .Q (\mem[0] [25]));
  SDFFQX1 \mem_reg[0][26] (.CK (clk), .D (\mem[0] [26]), .SI
       (s_axi_wdata[26]), .SE (n_187), .Q (\mem[0] [26]));
  SDFFQX1 \mem_reg[0][27] (.CK (clk), .D (\mem[0] [27]), .SI
       (s_axi_wdata[27]), .SE (n_187), .Q (\mem[0] [27]));
  SDFFQX1 \mem_reg[0][28] (.CK (clk), .D (\mem[0] [28]), .SI
       (s_axi_wdata[28]), .SE (n_187), .Q (\mem[0] [28]));
  SDFFQX1 \mem_reg[0][29] (.CK (clk), .D (\mem[0] [29]), .SI
       (s_axi_wdata[29]), .SE (n_187), .Q (\mem[0] [29]));
  SDFFQX1 \mem_reg[0][30] (.CK (clk), .D (\mem[0] [30]), .SI
       (s_axi_wdata[30]), .SE (n_187), .Q (\mem[0] [30]));
  SDFFQX1 \mem_reg[0][31] (.CK (clk), .D (\mem[0] [31]), .SI
       (s_axi_wdata[31]), .SE (n_187), .Q (\mem[0] [31]));
  SDFFQX1 \mem_reg[0][32] (.CK (clk), .D (\mem[0] [32]), .SI
       (s_axi_wstrb[0]), .SE (n_187), .Q (\mem[0] [32]));
  SDFFQX1 \mem_reg[0][33] (.CK (clk), .D (\mem[0] [33]), .SI
       (s_axi_wstrb[1]), .SE (n_187), .Q (\mem[0] [33]));
  SDFFQX1 \mem_reg[0][34] (.CK (clk), .D (\mem[0] [34]), .SI
       (s_axi_wstrb[2]), .SE (n_187), .Q (\mem[0] [34]));
  SDFFQX1 \mem_reg[0][35] (.CK (clk), .D (\mem[0] [35]), .SI
       (s_axi_wstrb[3]), .SE (n_187), .Q (\mem[0] [35]));
  DFFHQX1 \rd_ptr_reg_reg[0] (.CK (clk), .D (n_160), .Q
       (rd_ptr_reg[0]));
  DFFHQX1 \rd_ptr_reg_reg[1] (.CK (clk), .D (n_158), .Q
       (rd_ptr_reg[1]));
  DFFHQX1 \rd_ptr_reg_reg[2] (.CK (clk), .D (n_157), .Q
       (rd_ptr_reg[2]));
  DFFHQX1 \rd_ptr_reg_reg[3] (.CK (clk), .D (n_156), .Q
       (rd_ptr_reg[3]));
  DFFHQX1 \rd_ptr_reg_reg[4] (.CK (clk), .D (n_155), .Q
       (rd_ptr_reg[4]));
  DFFHQX1 \rd_ptr_reg_reg[5] (.CK (clk), .D (n_154), .Q
       (rd_ptr_reg[5]));
  DFFHQX1 \rd_ptr_reg_reg[6] (.CK (clk), .D (n_153), .Q
       (rd_ptr_reg[6]));
  DFFHQX1 \rd_ptr_reg_reg[7] (.CK (clk), .D (n_152), .Q
       (rd_ptr_reg[7]));
  DFFHQX1 \rd_ptr_reg_reg[8] (.CK (clk), .D (n_151), .Q
       (rd_ptr_reg[8]));
  DFFHQX1 \rd_ptr_reg_reg[9] (.CK (clk), .D (n_150), .Q
       (rd_ptr_reg[9]));
  DFFHQX1 \rd_ptr_reg_reg[10] (.CK (clk), .D (n_149), .Q
       (rd_ptr_reg[10]));
  DFFHQX1 \rd_ptr_reg_reg[11] (.CK (clk), .D (n_148), .Q
       (rd_ptr_reg[11]));
  DFFHQX1 \rd_ptr_reg_reg[12] (.CK (clk), .D (n_147), .Q
       (rd_ptr_reg[12]));
  DFFHQX1 \rd_ptr_reg_reg[13] (.CK (clk), .D (n_146), .Q
       (rd_ptr_reg[13]));
  DFFHQX1 \rd_ptr_reg_reg[14] (.CK (clk), .D (n_145), .Q
       (rd_ptr_reg[14]));
  DFFHQX1 \rd_ptr_reg_reg[15] (.CK (clk), .D (n_144), .Q
       (rd_ptr_reg[15]));
  DFFHQX1 \rd_ptr_reg_reg[16] (.CK (clk), .D (n_143), .Q
       (rd_ptr_reg[16]));
  DFFHQX1 \rd_ptr_reg_reg[17] (.CK (clk), .D (n_161), .Q
       (rd_ptr_reg[17]));
  DFFHQX1 \rd_ptr_reg_reg[18] (.CK (clk), .D (n_122), .Q
       (rd_ptr_reg[18]));
  DFFHQX1 \rd_ptr_reg_reg[19] (.CK (clk), .D (n_141), .Q
       (rd_ptr_reg[19]));
  DFFHQX1 \rd_ptr_reg_reg[20] (.CK (clk), .D (n_140), .Q
       (rd_ptr_reg[20]));
  DFFHQX1 \rd_ptr_reg_reg[21] (.CK (clk), .D (n_139), .Q
       (rd_ptr_reg[21]));
  DFFHQX1 \rd_ptr_reg_reg[22] (.CK (clk), .D (n_138), .Q
       (rd_ptr_reg[22]));
  DFFHQX1 \rd_ptr_reg_reg[23] (.CK (clk), .D (n_137), .Q
       (rd_ptr_reg[23]));
  DFFHQX1 \rd_ptr_reg_reg[24] (.CK (clk), .D (n_136), .Q
       (rd_ptr_reg[24]));
  DFFHQX1 \rd_ptr_reg_reg[25] (.CK (clk), .D (n_135), .Q
       (rd_ptr_reg[25]));
  DFFHQX1 \rd_ptr_reg_reg[26] (.CK (clk), .D (n_134), .Q
       (rd_ptr_reg[26]));
  DFFHQX1 \rd_ptr_reg_reg[27] (.CK (clk), .D (n_133), .Q
       (rd_ptr_reg[27]));
  DFFHQX1 \rd_ptr_reg_reg[28] (.CK (clk), .D (n_132), .Q
       (rd_ptr_reg[28]));
  DFFHQX1 \rd_ptr_reg_reg[29] (.CK (clk), .D (n_131), .Q
       (rd_ptr_reg[29]));
  DFFHQX1 \rd_ptr_reg_reg[30] (.CK (clk), .D (n_130), .Q
       (rd_ptr_reg[30]));
  DFFHQX1 \rd_ptr_reg_reg[31] (.CK (clk), .D (n_129), .Q
       (rd_ptr_reg[31]));
  DFFQXL \rd_ptr_reg_reg[32] (.CK (clk), .D (n_159), .Q
       (rd_ptr_reg[32]));
  DFFHQX1 \wr_addr_reg_reg[0] (.CK (clk), .D (n_59), .Q
       (wr_addr_reg[0]));
  DFFHQX1 \wr_addr_reg_reg[1] (.CK (clk), .D (n_70), .Q
       (wr_addr_reg[1]));
  DFFHQX1 \wr_addr_reg_reg[2] (.CK (clk), .D (n_61), .Q
       (wr_addr_reg[2]));
  DFFHQX1 \wr_addr_reg_reg[3] (.CK (clk), .D (n_68), .Q
       (wr_addr_reg[3]));
  DFFHQX1 \wr_addr_reg_reg[4] (.CK (clk), .D (n_39), .Q
       (wr_addr_reg[4]));
  DFFHQX1 \wr_addr_reg_reg[5] (.CK (clk), .D (n_40), .Q
       (wr_addr_reg[5]));
  DFFHQX1 \wr_addr_reg_reg[6] (.CK (clk), .D (n_33), .Q
       (wr_addr_reg[6]));
  DFFHQX1 \wr_addr_reg_reg[7] (.CK (clk), .D (n_69), .Q
       (wr_addr_reg[7]));
  DFFHQX1 \wr_addr_reg_reg[8] (.CK (clk), .D (n_56), .Q
       (wr_addr_reg[8]));
  DFFHQX1 \wr_addr_reg_reg[9] (.CK (clk), .D (n_32), .Q
       (wr_addr_reg[9]));
  DFFHQX1 \wr_addr_reg_reg[10] (.CK (clk), .D (n_58), .Q
       (wr_addr_reg[10]));
  DFFHQX1 \wr_addr_reg_reg[11] (.CK (clk), .D (n_60), .Q
       (wr_addr_reg[11]));
  DFFHQX1 \wr_addr_reg_reg[12] (.CK (clk), .D (n_31), .Q
       (wr_addr_reg[12]));
  DFFHQX1 \wr_addr_reg_reg[13] (.CK (clk), .D (n_64), .Q
       (wr_addr_reg[13]));
  DFFHQX1 \wr_addr_reg_reg[14] (.CK (clk), .D (n_29), .Q
       (wr_addr_reg[14]));
  DFFHQX1 \wr_addr_reg_reg[15] (.CK (clk), .D (n_63), .Q
       (wr_addr_reg[15]));
  DFFHQX1 \wr_addr_reg_reg[16] (.CK (clk), .D (n_27), .Q
       (wr_addr_reg[16]));
  DFFHQX1 \wr_addr_reg_reg[17] (.CK (clk), .D (n_45), .Q
       (wr_addr_reg[17]));
  DFFHQX1 \wr_addr_reg_reg[18] (.CK (clk), .D (n_65), .Q
       (wr_addr_reg[18]));
  DFFHQX1 \wr_addr_reg_reg[19] (.CK (clk), .D (n_62), .Q
       (wr_addr_reg[19]));
  DFFHQX1 \wr_addr_reg_reg[20] (.CK (clk), .D (n_67), .Q
       (wr_addr_reg[20]));
  DFFHQX1 \wr_addr_reg_reg[21] (.CK (clk), .D (n_53), .Q
       (wr_addr_reg[21]));
  DFFHQX1 \wr_addr_reg_reg[22] (.CK (clk), .D (n_44), .Q
       (wr_addr_reg[22]));
  DFFHQX1 \wr_addr_reg_reg[23] (.CK (clk), .D (n_35), .Q
       (wr_addr_reg[23]));
  DFFHQX1 \wr_addr_reg_reg[24] (.CK (clk), .D (n_54), .Q
       (wr_addr_reg[24]));
  DFFHQX1 \wr_addr_reg_reg[25] (.CK (clk), .D (n_43), .Q
       (wr_addr_reg[25]));
  DFFHQX1 \wr_addr_reg_reg[26] (.CK (clk), .D (n_38), .Q
       (wr_addr_reg[26]));
  DFFHQX1 \wr_addr_reg_reg[27] (.CK (clk), .D (n_57), .Q
       (wr_addr_reg[27]));
  DFFHQX1 \wr_addr_reg_reg[28] (.CK (clk), .D (n_42), .Q
       (wr_addr_reg[28]));
  DFFHQX1 \wr_addr_reg_reg[29] (.CK (clk), .D (n_41), .Q
       (wr_addr_reg[29]));
  DFFHQX1 \wr_addr_reg_reg[30] (.CK (clk), .D (n_37), .Q
       (wr_addr_reg[30]));
  DFFHQX1 \wr_addr_reg_reg[31] (.CK (clk), .D (n_36), .Q
       (wr_addr_reg[31]));
  DFFHQX1 \wr_ptr_reg_reg[0] (.CK (clk), .D (n_77), .Q (wr_ptr_reg[0]));
  DFFHQX1 \wr_ptr_reg_reg[1] (.CK (clk), .D (n_98), .Q (wr_ptr_reg[1]));
  DFFHQX1 \wr_ptr_reg_reg[2] (.CK (clk), .D (n_91), .Q (wr_ptr_reg[2]));
  DFFHQX1 \wr_ptr_reg_reg[3] (.CK (clk), .D (n_97), .Q (wr_ptr_reg[3]));
  DFFHQX1 \wr_ptr_reg_reg[4] (.CK (clk), .D (n_99), .Q (wr_ptr_reg[4]));
  DFFHQX1 \wr_ptr_reg_reg[5] (.CK (clk), .D (n_96), .Q (wr_ptr_reg[5]));
  DFFHQX1 \wr_ptr_reg_reg[6] (.CK (clk), .D (n_102), .Q
       (wr_ptr_reg[6]));
  DFFHQX1 \wr_ptr_reg_reg[7] (.CK (clk), .D (n_95), .Q (wr_ptr_reg[7]));
  DFFHQX1 \wr_ptr_reg_reg[8] (.CK (clk), .D (n_112), .Q
       (wr_ptr_reg[8]));
  DFFHQX1 \wr_ptr_reg_reg[9] (.CK (clk), .D (n_94), .Q (wr_ptr_reg[9]));
  DFFHQX1 \wr_ptr_reg_reg[10] (.CK (clk), .D (n_103), .Q
       (wr_ptr_reg[10]));
  DFFHQX1 \wr_ptr_reg_reg[11] (.CK (clk), .D (n_93), .Q
       (wr_ptr_reg[11]));
  DFFHQX1 \wr_ptr_reg_reg[12] (.CK (clk), .D (n_109), .Q
       (wr_ptr_reg[12]));
  DFFHQX1 \wr_ptr_reg_reg[13] (.CK (clk), .D (n_92), .Q
       (wr_ptr_reg[13]));
  DFFHQX1 \wr_ptr_reg_reg[14] (.CK (clk), .D (n_114), .Q
       (wr_ptr_reg[14]));
  DFFHQX1 \wr_ptr_reg_reg[15] (.CK (clk), .D (n_90), .Q
       (wr_ptr_reg[15]));
  DFFHQX1 \wr_ptr_reg_reg[16] (.CK (clk), .D (n_110), .Q
       (wr_ptr_reg[16]));
  DFFHQX1 \wr_ptr_reg_reg[17] (.CK (clk), .D (n_89), .Q
       (wr_ptr_reg[17]));
  DFFHQX1 \wr_ptr_reg_reg[18] (.CK (clk), .D (n_101), .Q
       (wr_ptr_reg[18]));
  DFFHQX1 \wr_ptr_reg_reg[19] (.CK (clk), .D (n_88), .Q
       (wr_ptr_reg[19]));
  DFFHQX1 \wr_ptr_reg_reg[20] (.CK (clk), .D (n_111), .Q
       (wr_ptr_reg[20]));
  DFFHQX1 \wr_ptr_reg_reg[21] (.CK (clk), .D (n_87), .Q
       (wr_ptr_reg[21]));
  DFFHQX1 \wr_ptr_reg_reg[22] (.CK (clk), .D (n_86), .Q
       (wr_ptr_reg[22]));
  DFFHQX1 \wr_ptr_reg_reg[23] (.CK (clk), .D (n_113), .Q
       (wr_ptr_reg[23]));
  DFFHQX1 \wr_ptr_reg_reg[24] (.CK (clk), .D (n_81), .Q
       (wr_ptr_reg[24]));
  DFFHQX1 \wr_ptr_reg_reg[25] (.CK (clk), .D (n_85), .Q
       (wr_ptr_reg[25]));
  DFFHQX1 \wr_ptr_reg_reg[26] (.CK (clk), .D (n_83), .Q
       (wr_ptr_reg[26]));
  DFFHQX1 \wr_ptr_reg_reg[27] (.CK (clk), .D (n_80), .Q
       (wr_ptr_reg[27]));
  DFFHQX1 \wr_ptr_reg_reg[28] (.CK (clk), .D (n_79), .Q
       (wr_ptr_reg[28]));
  DFFHQX1 \wr_ptr_reg_reg[29] (.CK (clk), .D (n_84), .Q
       (wr_ptr_reg[29]));
  DFFHQX1 \wr_ptr_reg_reg[30] (.CK (clk), .D (n_78), .Q
       (wr_ptr_reg[30]));
  DFFHQX1 \wr_ptr_reg_reg[31] (.CK (clk), .D (n_82), .Q
       (wr_ptr_reg[31]));
  DFFHQX1 \wr_ptr_reg_reg[32] (.CK (clk), .D (n_75), .Q
       (wr_ptr_reg[32]));
  OAI22X1 g7410(.A0 (n_199), .A1 (n_5), .B0 (n_200), .B1 (n_117), .Y
       (n_202));
  OAI32X1 g7411(.A0 (n_193), .A1 (\genblk1.count_reg [7]), .A2 (n_117),
       .B0 (n_199), .B1 (n_2), .Y (n_201));
  AOI32X1 g7413(.A0 (n_197), .A1 (\genblk1.count_reg [7]), .A2 (n_5),
       .B0 (\genblk1.count_reg [8]), .B1 (n_2), .Y (n_200));
  AOI21X1 g7414(.A0 (n_193), .A1 (n_116), .B0 (n_120), .Y (n_199));
  AO22XL g7415(.A0 (n_195), .A1 (n_116), .B0 (n_120), .B1
       (\genblk1.count_reg [6]), .Y (n_198));
  INVX1 g7417(.A (n_193), .Y (n_197));
  OAI22X1 g7419(.A0 (n_190), .A1 (n_1), .B0 (n_192), .B1 (n_117), .Y
       (n_196));
  XNOR2X1 g7420(.A (n_191), .B (\genblk1.count_reg [6]), .Y (n_195));
  OAI32X1 g7421(.A0 (n_181), .A1 (\genblk1.count_reg [4]), .A2 (n_117),
       .B0 (n_190), .B1 (n_3), .Y (n_194));
  AOI22X1 g7442(.A0 (n_188), .A1 (n_1), .B0 (\genblk1.count_reg [5]),
       .B1 (n_3), .Y (n_192));
  NAND2BX1 g7461(.AN (n_191), .B (\genblk1.count_reg [6]), .Y (n_193));
  NAND2X1 g7462(.A (n_188), .B (\genblk1.count_reg [5]), .Y (n_191));
  AO22XL g7463(.A0 (n_182), .A1 (n_116), .B0 (n_120), .B1
       (\genblk1.count_reg [3]), .Y (n_189));
  AOI21X1 g7464(.A0 (n_181), .A1 (n_116), .B0 (n_120), .Y (n_190));
  NOR2X1 g7465(.A (n_181), .B (n_3), .Y (n_188));
  NOR2X1 g7468(.A (n_184), .B (n_185), .Y (n_186));
  AND4X2 g7470(.A (n_17), .B (n_127), .C (n_128), .D (n_180), .Y
       (n_187));
  NAND2X1 g7471(.A (n_177), .B (n_178), .Y (n_185));
  AO22XL g7473(.A0 (n_173), .A1 (n_116), .B0 (n_120), .B1
       (\genblk1.count_reg [2]), .Y (n_183));
  XNOR2X1 g7474(.A (n_169), .B (\genblk1.count_reg [3]), .Y (n_182));
  OAI22X1 g7475(.A0 (n_121), .A1 (n_176), .B0 (rst), .B1 (n_104), .Y
       (n_184));
  NOR4X1 g7476(.A (wr_addr_reg[14]), .B (wr_addr_reg[15]), .C (n_126),
       .D (n_175), .Y (n_180));
  NAND2BX1 g7477(.AN (n_169), .B (\genblk1.count_reg [3]), .Y (n_181));
  OAI211X1 g7478(.A0 (n_121), .A1 (n_172), .B0 (n_47), .C0 (n_177), .Y
       (n_179));
  NAND4XL g7479(.A (n_10), .B (n_172), .C (\genblk1.state_reg [1]), .D
       (n_7), .Y (n_178));
  AOI21X1 g7481(.A0 (n_168), .A1 (n_170), .B0 (n_18), .Y (n_176));
  NAND3BXL g7482(.AN (n_121), .B (n_17), .C (n_171), .Y (n_177));
  OR3XL g7483(.A (wr_addr_reg[0]), .B (wr_addr_reg[8]), .C (n_167), .Y
       (n_175));
  AO22XL g7484(.A0 (n_165), .A1 (n_116), .B0 (n_120), .B1
       (\genblk1.count_reg [1]), .Y (n_174));
  XNOR2X1 g7485(.A (n_162), .B (\genblk1.count_reg [2]), .Y (n_173));
  NAND2BX1 g7486(.AN (n_168), .B (n_17), .Y (n_172));
  INVX1 g7487(.A (n_170), .Y (n_171));
  NAND3BXL g7488(.AN (n_163), .B (\genblk1.count_reg [1]), .C
       (\genblk1.count_reg [0]), .Y (n_170));
  NAND2BX1 g7489(.AN (n_162), .B (\genblk1.count_reg [2]), .Y (n_169));
  NAND4XL g7492(.A (n_142), .B (n_124), .C (n_125), .D (n_123), .Y
       (n_167));
  OR4X1 g7493(.A (\genblk1.count_reg [8]), .B (n_74), .C (n_73), .D
       (n_118), .Y (n_168));
  AO22XL g7559(.A0 (n_72), .A1 (n_116), .B0 (n_120), .B1
       (\genblk1.count_reg [0]), .Y (n_166));
  XNOR2X1 g7560(.A (n_52), .B (\genblk1.count_reg [1]), .Y (n_165));
  OAI31X1 g7561(.A0 (rst), .A1 (n_108), .A2 (m_axi_awvalid), .B0
       (n_100), .Y (n_164));
  NAND4BX1 g7562(.AN (n_76), .B (\genblk1.count_reg [6]), .C
       (\genblk1.count_reg [3]), .D (\genblk1.count_reg [2]), .Y
       (n_163));
  AO22XL g7625(.A0 (n_106), .A1 (rd_ptr_reg[17]), .B0 (n_107), .B1
       (n_321), .Y (n_161));
  NOR2X1 g7626(.A (rst), .B (n_119), .Y (n_160));
  AO22XL g7628(.A0 (n_106), .A1 (rd_ptr_reg[32]), .B0 (n_107), .B1
       (n_306), .Y (n_159));
  AO22XL g7629(.A0 (n_106), .A1 (rd_ptr_reg[1]), .B0 (n_107), .B1
       (n_337), .Y (n_158));
  AO22XL g7630(.A0 (n_106), .A1 (rd_ptr_reg[2]), .B0 (n_107), .B1
       (n_336), .Y (n_157));
  AO22XL g7631(.A0 (n_106), .A1 (rd_ptr_reg[3]), .B0 (n_107), .B1
       (n_335), .Y (n_156));
  AO22XL g7632(.A0 (n_106), .A1 (rd_ptr_reg[4]), .B0 (n_107), .B1
       (n_334), .Y (n_155));
  AO22XL g7633(.A0 (n_106), .A1 (rd_ptr_reg[5]), .B0 (n_107), .B1
       (n_333), .Y (n_154));
  AO22XL g7634(.A0 (n_106), .A1 (rd_ptr_reg[6]), .B0 (n_107), .B1
       (n_332), .Y (n_153));
  AO22XL g7635(.A0 (n_106), .A1 (rd_ptr_reg[7]), .B0 (n_107), .B1
       (n_331), .Y (n_152));
  AO22XL g7636(.A0 (n_106), .A1 (rd_ptr_reg[8]), .B0 (n_107), .B1
       (n_330), .Y (n_151));
  AO22XL g7637(.A0 (n_106), .A1 (rd_ptr_reg[9]), .B0 (n_107), .B1
       (n_329), .Y (n_150));
  AO22XL g7638(.A0 (n_106), .A1 (rd_ptr_reg[10]), .B0 (n_107), .B1
       (n_328), .Y (n_149));
  AO22XL g7639(.A0 (n_106), .A1 (rd_ptr_reg[11]), .B0 (n_107), .B1
       (n_327), .Y (n_148));
  AO22XL g7640(.A0 (n_106), .A1 (rd_ptr_reg[12]), .B0 (n_107), .B1
       (n_326), .Y (n_147));
  AO22XL g7641(.A0 (n_106), .A1 (rd_ptr_reg[13]), .B0 (n_107), .B1
       (n_325), .Y (n_146));
  AO22XL g7642(.A0 (n_106), .A1 (rd_ptr_reg[14]), .B0 (n_107), .B1
       (n_324), .Y (n_145));
  AO22XL g7643(.A0 (n_106), .A1 (rd_ptr_reg[15]), .B0 (n_107), .B1
       (n_323), .Y (n_144));
  AO22XL g7644(.A0 (n_106), .A1 (rd_ptr_reg[16]), .B0 (n_107), .B1
       (n_322), .Y (n_143));
  NAND2BX1 g7645(.AN (n_52), .B (\genblk1.count_reg [1]), .Y (n_162));
  NOR4X1 g7646(.A (wr_addr_reg[27]), .B (wr_addr_reg[30]), .C
       (wr_addr_reg[26]), .D (wr_addr_reg[31]), .Y (n_142));
  AO22XL g7647(.A0 (n_106), .A1 (rd_ptr_reg[19]), .B0 (n_107), .B1
       (n_319), .Y (n_141));
  AO22XL g7648(.A0 (n_106), .A1 (rd_ptr_reg[20]), .B0 (n_107), .B1
       (n_318), .Y (n_140));
  AO22XL g7649(.A0 (n_106), .A1 (rd_ptr_reg[21]), .B0 (n_107), .B1
       (n_317), .Y (n_139));
  AO22XL g7650(.A0 (n_106), .A1 (rd_ptr_reg[22]), .B0 (n_107), .B1
       (n_316), .Y (n_138));
  AO22XL g7651(.A0 (n_106), .A1 (rd_ptr_reg[23]), .B0 (n_107), .B1
       (n_315), .Y (n_137));
  AO22XL g7652(.A0 (n_106), .A1 (rd_ptr_reg[24]), .B0 (n_107), .B1
       (n_314), .Y (n_136));
  AO22XL g7653(.A0 (n_106), .A1 (rd_ptr_reg[25]), .B0 (n_107), .B1
       (n_313), .Y (n_135));
  AO22XL g7654(.A0 (n_106), .A1 (rd_ptr_reg[26]), .B0 (n_107), .B1
       (n_312), .Y (n_134));
  AO22XL g7655(.A0 (n_106), .A1 (rd_ptr_reg[27]), .B0 (n_107), .B1
       (n_311), .Y (n_133));
  AO22XL g7656(.A0 (n_106), .A1 (rd_ptr_reg[28]), .B0 (n_107), .B1
       (n_310), .Y (n_132));
  AO22XL g7657(.A0 (n_106), .A1 (rd_ptr_reg[29]), .B0 (n_107), .B1
       (n_309), .Y (n_131));
  AO22XL g7658(.A0 (n_106), .A1 (rd_ptr_reg[30]), .B0 (n_107), .B1
       (n_308), .Y (n_130));
  AO22XL g7659(.A0 (n_106), .A1 (rd_ptr_reg[31]), .B0 (n_107), .B1
       (n_307), .Y (n_129));
  NOR4X1 g7660(.A (wr_addr_reg[2]), .B (wr_addr_reg[3]), .C
       (wr_addr_reg[1]), .D (wr_addr_reg[9]), .Y (n_128));
  NOR4X1 g7661(.A (wr_addr_reg[11]), .B (wr_addr_reg[4]), .C
       (wr_addr_reg[10]), .D (wr_addr_reg[12]), .Y (n_127));
  OR4X1 g7662(.A (wr_addr_reg[13]), .B (wr_addr_reg[7]), .C
       (wr_addr_reg[6]), .D (wr_addr_reg[5]), .Y (n_126));
  NOR4X1 g7663(.A (wr_addr_reg[17]), .B (wr_addr_reg[18]), .C
       (wr_addr_reg[16]), .D (wr_addr_reg[19]), .Y (n_125));
  NOR4X1 g7664(.A (wr_addr_reg[21]), .B (wr_addr_reg[22]), .C
       (wr_addr_reg[20]), .D (wr_addr_reg[23]), .Y (n_124));
  NOR4X1 g7665(.A (wr_addr_reg[25]), .B (wr_addr_reg[28]), .C
       (wr_addr_reg[24]), .D (wr_addr_reg[29]), .Y (n_123));
  AO22XL g7666(.A0 (n_106), .A1 (rd_ptr_reg[18]), .B0 (n_107), .B1
       (n_320), .Y (n_122));
  MXI2XL g7704(.A (rd_ptr_reg[0]), .B (n_338), .S0 (n_50), .Y (n_119));
  NAND4XL g7705(.A (n_20), .B (n_21), .C (n_22), .D (n_23), .Y (n_118));
  NAND2X1 g7739(.A (n_10), .B (n_115), .Y (n_121));
  NAND2X1 g7740(.A (n_108), .B (n_19), .Y (n_120));
  INVX1 g7741(.A (n_117), .Y (n_116));
  ADDHX1 g7742(.A (\genblk1.state_reg [0]), .B (n_8), .CO (n_115), .S
       (n_117));
  NOR2X1 g7775(.A (rst), .B (n_28), .Y (n_114));
  NOR2X1 g7776(.A (rst), .B (n_34), .Y (n_113));
  NOR2X1 g7777(.A (rst), .B (n_55), .Y (n_112));
  NOR2X1 g7778(.A (rst), .B (n_66), .Y (n_111));
  NOR2X1 g7779(.A (rst), .B (n_26), .Y (n_110));
  NOR2X1 g7780(.A (rst), .B (n_30), .Y (n_109));
  NOR2BX1 g7782(.AN (n_58), .B (rst), .Y (n_103));
  NOR2BX1 g7783(.AN (n_33), .B (rst), .Y (n_102));
  NOR2BX1 g7784(.AN (n_65), .B (rst), .Y (n_101));
  NAND2X1 g7785(.A (n_51), .B (s_axi_awready), .Y (n_100));
  NOR2BX1 g7786(.AN (n_39), .B (rst), .Y (n_99));
  NOR2BX1 g7787(.AN (n_70), .B (rst), .Y (n_98));
  NOR2BX1 g7788(.AN (n_68), .B (rst), .Y (n_97));
  NOR2BX1 g7789(.AN (n_40), .B (rst), .Y (n_96));
  NOR2BX1 g7790(.AN (n_69), .B (rst), .Y (n_95));
  NOR2BX1 g7791(.AN (n_32), .B (rst), .Y (n_94));
  NOR2BX1 g7792(.AN (n_60), .B (rst), .Y (n_93));
  NOR2BX1 g7793(.AN (n_64), .B (rst), .Y (n_92));
  NOR2BX1 g7794(.AN (n_61), .B (rst), .Y (n_91));
  NOR2BX1 g7795(.AN (n_63), .B (rst), .Y (n_90));
  NOR2BX1 g7796(.AN (n_45), .B (rst), .Y (n_89));
  NOR2BX1 g7797(.AN (n_62), .B (rst), .Y (n_88));
  NOR2BX1 g7798(.AN (n_53), .B (rst), .Y (n_87));
  NOR2BX1 g7799(.AN (n_44), .B (rst), .Y (n_86));
  NOR2BX1 g7800(.AN (n_43), .B (rst), .Y (n_85));
  NOR2BX1 g7801(.AN (n_41), .B (rst), .Y (n_84));
  NOR2BX1 g7802(.AN (n_38), .B (rst), .Y (n_83));
  NOR2BX1 g7803(.AN (n_36), .B (rst), .Y (n_82));
  NOR2BX1 g7804(.AN (n_54), .B (rst), .Y (n_81));
  NOR2BX1 g7805(.AN (n_57), .B (rst), .Y (n_80));
  NOR2BX1 g7806(.AN (n_42), .B (rst), .Y (n_79));
  NOR2BX1 g7807(.AN (n_37), .B (rst), .Y (n_78));
  NOR2BX1 g7808(.AN (n_59), .B (rst), .Y (n_77));
  NAND4XL g7809(.A (\genblk1.count_reg [7]), .B (\genblk1.count_reg
       [8]), .C (\genblk1.count_reg [5]), .D (\genblk1.count_reg [4]),
       .Y (n_76));
  NOR2X1 g7810(.A (rst), .B (n_48), .Y (n_75));
  OAI211X1 g7811(.A0 (m_axi_awlen[7]), .A1 (n_2), .B0 (n_25), .C0
       (n_13), .Y (n_74));
  OAI211X1 g7812(.A0 (m_axi_awlen[1]), .A1 (n_6), .B0 (n_24), .C0
       (n_12), .Y (n_73));
  OAI22X1 g7813(.A0 (n_18), .A1 (\genblk1.count_reg [0]), .B0 (n_17),
       .B1 (n_4), .Y (n_72));
  NAND3X1 g7815(.A (n_14), .B (n_7), .C (n_8), .Y (n_108));
  AND2X1 g7816(.A (n_50), .B (n_10), .Y (n_107));
  NOR2X2 g7817(.A (rst), .B (n_50), .Y (n_106));
  OR2X2 g7818(.A (n_49), .B (n_11), .Y (n_105));
  OR3X4 g7819(.A (n_14), .B (\genblk1.state_reg [0]), .C
       (\genblk1.state_reg [1]), .Y (n_104));
  INVX1 g7820(.A (n_66), .Y (n_67));
  INVX1 g7821(.A (n_55), .Y (n_56));
  INVX1 g7822(.A (n_50), .Y (n_49));
  AOI22X1 g7823(.A0 (n_9), .A1 (wr_ptr_reg[32]), .B0 (s_axi_wvalid),
       .B1 (n_390), .Y (n_48));
  NAND3BXL g7824(.AN (m_axi_awready), .B (n_10), .C (m_axi_awvalid), .Y
       (n_47));
  MX2XL g7826(.A (wr_ptr_reg[1]), .B (n_421), .S0 (s_axi_wvalid), .Y
       (n_70));
  MX2XL g7827(.A (wr_ptr_reg[7]), .B (n_415), .S0 (s_axi_wvalid), .Y
       (n_69));
  MX2XL g7828(.A (wr_ptr_reg[3]), .B (n_419), .S0 (s_axi_wvalid), .Y
       (n_68));
  AOI22X1 g7829(.A0 (n_9), .A1 (wr_ptr_reg[20]), .B0 (s_axi_wvalid),
       .B1 (n_402), .Y (n_66));
  MX2XL g7830(.A (wr_ptr_reg[18]), .B (n_404), .S0 (s_axi_wvalid), .Y
       (n_65));
  MX2XL g7831(.A (wr_ptr_reg[13]), .B (n_409), .S0 (s_axi_wvalid), .Y
       (n_64));
  MX2XL g7832(.A (wr_ptr_reg[15]), .B (n_407), .S0 (s_axi_wvalid), .Y
       (n_63));
  MX2XL g7833(.A (wr_ptr_reg[19]), .B (n_403), .S0 (s_axi_wvalid), .Y
       (n_62));
  MX2XL g7834(.A (wr_ptr_reg[2]), .B (n_420), .S0 (s_axi_wvalid), .Y
       (n_61));
  MX2XL g7835(.A (wr_ptr_reg[11]), .B (n_411), .S0 (s_axi_wvalid), .Y
       (n_60));
  MX2XL g7836(.A (wr_ptr_reg[0]), .B (n_422), .S0 (s_axi_wvalid), .Y
       (n_59));
  MX2XL g7837(.A (wr_ptr_reg[10]), .B (n_412), .S0 (s_axi_wvalid), .Y
       (n_58));
  MX2XL g7838(.A (wr_ptr_reg[27]), .B (n_395), .S0 (s_axi_wvalid), .Y
       (n_57));
  AOI22X1 g7839(.A0 (n_9), .A1 (wr_ptr_reg[8]), .B0 (s_axi_wvalid), .B1
       (n_414), .Y (n_55));
  MX2XL g7840(.A (wr_ptr_reg[24]), .B (n_398), .S0 (s_axi_wvalid), .Y
       (n_54));
  MX2XL g7841(.A (wr_ptr_reg[21]), .B (n_401), .S0 (s_axi_wvalid), .Y
       (n_53));
  NAND2X1 g7842(.A (n_17), .B (\genblk1.count_reg [0]), .Y (n_52));
  NOR2X1 g7843(.A (rst), .B (n_19), .Y (n_51));
  NAND2X1 g7844(.A (n_16), .B (mem_read_data_valid_reg), .Y (n_50));
  INVX1 g7845(.A (n_34), .Y (n_35));
  INVX1 g7846(.A (n_30), .Y (n_31));
  INVX1 g7847(.A (n_28), .Y (n_29));
  INVX1 g7848(.A (n_26), .Y (n_27));
  XNOR2X1 g7849(.A (\genblk1.count_reg [2]), .B (m_axi_awlen[2]), .Y
       (n_25));
  MXI2XL g7850(.A (\genblk1.count_reg [0]), .B (n_4), .S0
       (m_axi_awlen[0]), .Y (n_24));
  XNOR2X1 g7851(.A (\genblk1.count_reg [3]), .B (m_axi_awlen[3]), .Y
       (n_23));
  MXI2XL g7852(.A (\genblk1.count_reg [4]), .B (n_3), .S0
       (m_axi_awlen[4]), .Y (n_22));
  MXI2XL g7853(.A (\genblk1.count_reg [5]), .B (n_1), .S0
       (m_axi_awlen[5]), .Y (n_21));
  XNOR2X1 g7854(.A (\genblk1.count_reg [6]), .B (m_axi_awlen[6]), .Y
       (n_20));
  MX2XL g7855(.A (wr_ptr_reg[17]), .B (n_405), .S0 (s_axi_wvalid), .Y
       (n_45));
  MX2XL g7856(.A (wr_ptr_reg[22]), .B (n_400), .S0 (s_axi_wvalid), .Y
       (n_44));
  MX2XL g7857(.A (wr_ptr_reg[25]), .B (n_397), .S0 (s_axi_wvalid), .Y
       (n_43));
  MX2XL g7858(.A (wr_ptr_reg[28]), .B (n_394), .S0 (s_axi_wvalid), .Y
       (n_42));
  MX2XL g7859(.A (wr_ptr_reg[29]), .B (n_393), .S0 (s_axi_wvalid), .Y
       (n_41));
  MX2XL g7860(.A (wr_ptr_reg[5]), .B (n_417), .S0 (s_axi_wvalid), .Y
       (n_40));
  MX2XL g7861(.A (wr_ptr_reg[4]), .B (n_418), .S0 (s_axi_wvalid), .Y
       (n_39));
  MX2XL g7862(.A (wr_ptr_reg[26]), .B (n_396), .S0 (s_axi_wvalid), .Y
       (n_38));
  MX2XL g7863(.A (wr_ptr_reg[30]), .B (n_392), .S0 (s_axi_wvalid), .Y
       (n_37));
  MX2XL g7864(.A (wr_ptr_reg[31]), .B (n_391), .S0 (s_axi_wvalid), .Y
       (n_36));
  AOI22X1 g7865(.A0 (n_9), .A1 (wr_ptr_reg[23]), .B0 (s_axi_wvalid),
       .B1 (n_399), .Y (n_34));
  MX2XL g7866(.A (wr_ptr_reg[6]), .B (n_416), .S0 (s_axi_wvalid), .Y
       (n_33));
  MX2XL g7867(.A (wr_ptr_reg[9]), .B (n_413), .S0 (s_axi_wvalid), .Y
       (n_32));
  AOI22X1 g7868(.A0 (n_9), .A1 (wr_ptr_reg[12]), .B0 (s_axi_wvalid),
       .B1 (n_410), .Y (n_30));
  AOI22X1 g7869(.A0 (n_9), .A1 (wr_ptr_reg[14]), .B0 (s_axi_wvalid),
       .B1 (n_408), .Y (n_28));
  AOI22X1 g7870(.A0 (n_9), .A1 (wr_ptr_reg[16]), .B0 (s_axi_wvalid),
       .B1 (n_406), .Y (n_26));
  INVX1 g7871(.A (n_18), .Y (n_17));
  INVX2 g7872(.A (n_16), .Y (n_15));
  NAND2X1 g7873(.A (\genblk1.state_reg [1]), .B (\genblk1.state_reg
       [0]), .Y (n_19));
  NAND2X1 g7874(.A (s_axi_wvalid), .B (s_axi_wready), .Y (n_18));
  NOR2BX1 g7875(.AN (m_axi_wvalid), .B (m_axi_wready), .Y (n_16));
  NAND2XL g7876(.A (m_axi_awlen[7]), .B (n_2), .Y (n_13));
  NAND2XL g7877(.A (m_axi_awlen[1]), .B (n_6), .Y (n_12));
  NAND2X1 g7878(.A (s_axi_awvalid), .B (s_axi_awready), .Y (n_14));
  INVX1 g7882(.A (n_389), .Y (n_11));
  INVX1 g7888(.A (rst), .Y (n_10));
  INVX1 g7889(.A (s_axi_wvalid), .Y (n_9));
  DFFX1 \genblk1.count_reg_reg[0] (.CK (clk), .D (n_166), .Q
       (\genblk1.count_reg [0]), .QN (n_4));
  DFFX1 \genblk1.count_reg_reg[1] (.CK (clk), .D (n_174), .Q
       (\genblk1.count_reg [1]), .QN (n_6));
  DFFX1 \genblk1.count_reg_reg[4] (.CK (clk), .D (n_194), .Q
       (\genblk1.count_reg [4]), .QN (n_3));
  DFFX1 \genblk1.count_reg_reg[5] (.CK (clk), .D (n_196), .Q
       (\genblk1.count_reg [5]), .QN (n_1));
  DFFX1 \genblk1.count_reg_reg[7] (.CK (clk), .D (n_201), .Q
       (\genblk1.count_reg [7]), .QN (n_2));
  DFFX1 \genblk1.count_reg_reg[8] (.CK (clk), .D (n_202), .Q
       (\genblk1.count_reg [8]), .QN (n_5));
  DFFX1 \genblk1.state_reg_reg[0] (.CK (clk), .D (n_184), .Q
       (\genblk1.state_reg [0]), .QN (n_7));
  DFFX1 \genblk1.state_reg_reg[1] (.CK (clk), .D (n_185), .Q
       (\genblk1.state_reg [1]), .QN (n_8));
  AO21X1 g2(.A0 (n_107), .A1 (n_389), .B0 (n_106), .Y (n_0));
  AOI2BB1X1 g7906(.A0N (n_16), .A1N (mem_read_data_valid_reg), .B0
       (rst), .Y (n_425));
endmodule

module memory(s_axi_wdata, m_axi_wdata, write, read, clk, m_axi_awaddr,
     m_axi_araddr);
  input [31:0] s_axi_wdata, m_axi_awaddr, m_axi_araddr;
  input write, read, clk;
  output [31:0] m_axi_wdata;
  wire [31:0] s_axi_wdata, m_axi_awaddr, m_axi_araddr;
  wire write, read, clk;
  wire [31:0] m_axi_wdata;
  wire [31:0] data_2_out;
  wire [31:0] \memory[0] ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13;
  AND2XL g1999(.A (read), .B (data_2_out[9]), .Y (m_axi_wdata[9]));
  AND2XL g2000(.A (read), .B (data_2_out[30]), .Y (m_axi_wdata[30]));
  AND2XL g2001(.A (read), .B (data_2_out[28]), .Y (m_axi_wdata[28]));
  AND2XL g2002(.A (read), .B (data_2_out[24]), .Y (m_axi_wdata[24]));
  AND2XL g2003(.A (read), .B (data_2_out[15]), .Y (m_axi_wdata[15]));
  AND2XL g2004(.A (read), .B (data_2_out[23]), .Y (m_axi_wdata[23]));
  AND2XL g2005(.A (read), .B (data_2_out[14]), .Y (m_axi_wdata[14]));
  AND2XL g2006(.A (read), .B (data_2_out[22]), .Y (m_axi_wdata[22]));
  AND2XL g2007(.A (read), .B (data_2_out[13]), .Y (m_axi_wdata[13]));
  AND2XL g2008(.A (read), .B (data_2_out[12]), .Y (m_axi_wdata[12]));
  AND2XL g2009(.A (read), .B (data_2_out[27]), .Y (m_axi_wdata[27]));
  AND2XL g2010(.A (read), .B (data_2_out[21]), .Y (m_axi_wdata[21]));
  AND2XL g2011(.A (read), .B (data_2_out[11]), .Y (m_axi_wdata[11]));
  AND2XL g2012(.A (read), .B (data_2_out[10]), .Y (m_axi_wdata[10]));
  AND2XL g2013(.A (read), .B (data_2_out[20]), .Y (m_axi_wdata[20]));
  AND2XL g2014(.A (read), .B (data_2_out[31]), .Y (m_axi_wdata[31]));
  AND2XL g2015(.A (read), .B (data_2_out[0]), .Y (m_axi_wdata[0]));
  AND2XL g2016(.A (read), .B (data_2_out[29]), .Y (m_axi_wdata[29]));
  AND2XL g2017(.A (read), .B (data_2_out[26]), .Y (m_axi_wdata[26]));
  AND2XL g2018(.A (read), .B (data_2_out[19]), .Y (m_axi_wdata[19]));
  AND2XL g2019(.A (read), .B (data_2_out[7]), .Y (m_axi_wdata[7]));
  AND2XL g2020(.A (read), .B (data_2_out[6]), .Y (m_axi_wdata[6]));
  AND2XL g2021(.A (read), .B (data_2_out[18]), .Y (m_axi_wdata[18]));
  AND2XL g2022(.A (read), .B (data_2_out[5]), .Y (m_axi_wdata[5]));
  AND2XL g2023(.A (read), .B (data_2_out[4]), .Y (m_axi_wdata[4]));
  AND2XL g2024(.A (read), .B (data_2_out[25]), .Y (m_axi_wdata[25]));
  AND2XL g2025(.A (read), .B (data_2_out[17]), .Y (m_axi_wdata[17]));
  AND2XL g2026(.A (read), .B (data_2_out[3]), .Y (m_axi_wdata[3]));
  AND2XL g2027(.A (read), .B (data_2_out[2]), .Y (m_axi_wdata[2]));
  AND2XL g2028(.A (read), .B (data_2_out[16]), .Y (m_axi_wdata[16]));
  AND2XL g2029(.A (read), .B (data_2_out[1]), .Y (m_axi_wdata[1]));
  AND2XL g2030(.A (read), .B (data_2_out[8]), .Y (m_axi_wdata[8]));
  SDFFQX1 \data_2_out_reg[0] (.CK (clk), .D (data_2_out[0]), .SI
       (\memory[0] [0]), .SE (read), .Q (data_2_out[0]));
  SDFFQX1 \data_2_out_reg[1] (.CK (clk), .D (data_2_out[1]), .SI
       (\memory[0] [1]), .SE (read), .Q (data_2_out[1]));
  SDFFQX1 \data_2_out_reg[2] (.CK (clk), .D (data_2_out[2]), .SI
       (\memory[0] [2]), .SE (read), .Q (data_2_out[2]));
  SDFFQX1 \data_2_out_reg[3] (.CK (clk), .D (data_2_out[3]), .SI
       (\memory[0] [3]), .SE (read), .Q (data_2_out[3]));
  SDFFQX1 \data_2_out_reg[4] (.CK (clk), .D (data_2_out[4]), .SI
       (\memory[0] [4]), .SE (read), .Q (data_2_out[4]));
  SDFFQX1 \data_2_out_reg[5] (.CK (clk), .D (data_2_out[5]), .SI
       (\memory[0] [5]), .SE (read), .Q (data_2_out[5]));
  SDFFQX1 \data_2_out_reg[6] (.CK (clk), .D (data_2_out[6]), .SI
       (\memory[0] [6]), .SE (read), .Q (data_2_out[6]));
  SDFFQX1 \data_2_out_reg[7] (.CK (clk), .D (data_2_out[7]), .SI
       (\memory[0] [7]), .SE (read), .Q (data_2_out[7]));
  SDFFQX1 \data_2_out_reg[8] (.CK (clk), .D (data_2_out[8]), .SI
       (\memory[0] [8]), .SE (read), .Q (data_2_out[8]));
  SDFFQX1 \data_2_out_reg[9] (.CK (clk), .D (data_2_out[9]), .SI
       (\memory[0] [9]), .SE (read), .Q (data_2_out[9]));
  SDFFQX1 \data_2_out_reg[10] (.CK (clk), .D (data_2_out[10]), .SI
       (\memory[0] [10]), .SE (read), .Q (data_2_out[10]));
  SDFFQX1 \data_2_out_reg[11] (.CK (clk), .D (data_2_out[11]), .SI
       (\memory[0] [11]), .SE (read), .Q (data_2_out[11]));
  SDFFQX1 \data_2_out_reg[12] (.CK (clk), .D (data_2_out[12]), .SI
       (\memory[0] [12]), .SE (read), .Q (data_2_out[12]));
  SDFFQX1 \data_2_out_reg[13] (.CK (clk), .D (data_2_out[13]), .SI
       (\memory[0] [13]), .SE (read), .Q (data_2_out[13]));
  SDFFQX1 \data_2_out_reg[14] (.CK (clk), .D (data_2_out[14]), .SI
       (\memory[0] [14]), .SE (read), .Q (data_2_out[14]));
  SDFFQX1 \data_2_out_reg[15] (.CK (clk), .D (data_2_out[15]), .SI
       (\memory[0] [15]), .SE (read), .Q (data_2_out[15]));
  SDFFQX1 \data_2_out_reg[16] (.CK (clk), .D (data_2_out[16]), .SI
       (\memory[0] [16]), .SE (read), .Q (data_2_out[16]));
  SDFFQX1 \data_2_out_reg[17] (.CK (clk), .D (data_2_out[17]), .SI
       (\memory[0] [17]), .SE (read), .Q (data_2_out[17]));
  SDFFQX1 \data_2_out_reg[18] (.CK (clk), .D (data_2_out[18]), .SI
       (\memory[0] [18]), .SE (read), .Q (data_2_out[18]));
  SDFFQX1 \data_2_out_reg[19] (.CK (clk), .D (data_2_out[19]), .SI
       (\memory[0] [19]), .SE (read), .Q (data_2_out[19]));
  SDFFQX1 \data_2_out_reg[20] (.CK (clk), .D (data_2_out[20]), .SI
       (\memory[0] [20]), .SE (read), .Q (data_2_out[20]));
  SDFFQX1 \data_2_out_reg[21] (.CK (clk), .D (data_2_out[21]), .SI
       (\memory[0] [21]), .SE (read), .Q (data_2_out[21]));
  SDFFQX1 \data_2_out_reg[22] (.CK (clk), .D (data_2_out[22]), .SI
       (\memory[0] [22]), .SE (read), .Q (data_2_out[22]));
  SDFFQX1 \data_2_out_reg[23] (.CK (clk), .D (data_2_out[23]), .SI
       (\memory[0] [23]), .SE (read), .Q (data_2_out[23]));
  SDFFQX1 \data_2_out_reg[24] (.CK (clk), .D (data_2_out[24]), .SI
       (\memory[0] [24]), .SE (read), .Q (data_2_out[24]));
  SDFFQX1 \data_2_out_reg[25] (.CK (clk), .D (data_2_out[25]), .SI
       (\memory[0] [25]), .SE (read), .Q (data_2_out[25]));
  SDFFQX1 \data_2_out_reg[26] (.CK (clk), .D (data_2_out[26]), .SI
       (\memory[0] [26]), .SE (read), .Q (data_2_out[26]));
  SDFFQX1 \data_2_out_reg[27] (.CK (clk), .D (data_2_out[27]), .SI
       (\memory[0] [27]), .SE (read), .Q (data_2_out[27]));
  SDFFQX1 \data_2_out_reg[28] (.CK (clk), .D (data_2_out[28]), .SI
       (\memory[0] [28]), .SE (read), .Q (data_2_out[28]));
  SDFFQX1 \data_2_out_reg[29] (.CK (clk), .D (data_2_out[29]), .SI
       (\memory[0] [29]), .SE (read), .Q (data_2_out[29]));
  SDFFQX1 \data_2_out_reg[30] (.CK (clk), .D (data_2_out[30]), .SI
       (\memory[0] [30]), .SE (read), .Q (data_2_out[30]));
  SDFFQX1 \data_2_out_reg[31] (.CK (clk), .D (data_2_out[31]), .SI
       (\memory[0] [31]), .SE (read), .Q (data_2_out[31]));
  SDFFQX1 \memory_reg[0][0] (.CK (clk), .D (s_axi_wdata[0]), .SI
       (\memory[0] [0]), .SE (n_13), .Q (\memory[0] [0]));
  SDFFQX1 \memory_reg[0][1] (.CK (clk), .D (s_axi_wdata[1]), .SI
       (\memory[0] [1]), .SE (n_13), .Q (\memory[0] [1]));
  SDFFQX1 \memory_reg[0][2] (.CK (clk), .D (s_axi_wdata[2]), .SI
       (\memory[0] [2]), .SE (n_13), .Q (\memory[0] [2]));
  SDFFQX1 \memory_reg[0][3] (.CK (clk), .D (s_axi_wdata[3]), .SI
       (\memory[0] [3]), .SE (n_13), .Q (\memory[0] [3]));
  SDFFQX1 \memory_reg[0][4] (.CK (clk), .D (s_axi_wdata[4]), .SI
       (\memory[0] [4]), .SE (n_13), .Q (\memory[0] [4]));
  SDFFQX1 \memory_reg[0][5] (.CK (clk), .D (s_axi_wdata[5]), .SI
       (\memory[0] [5]), .SE (n_13), .Q (\memory[0] [5]));
  SDFFQX1 \memory_reg[0][6] (.CK (clk), .D (s_axi_wdata[6]), .SI
       (\memory[0] [6]), .SE (n_13), .Q (\memory[0] [6]));
  SDFFQX1 \memory_reg[0][7] (.CK (clk), .D (s_axi_wdata[7]), .SI
       (\memory[0] [7]), .SE (n_13), .Q (\memory[0] [7]));
  SDFFQX1 \memory_reg[0][8] (.CK (clk), .D (s_axi_wdata[8]), .SI
       (\memory[0] [8]), .SE (n_13), .Q (\memory[0] [8]));
  SDFFQX1 \memory_reg[0][9] (.CK (clk), .D (s_axi_wdata[9]), .SI
       (\memory[0] [9]), .SE (n_13), .Q (\memory[0] [9]));
  SDFFQX1 \memory_reg[0][10] (.CK (clk), .D (s_axi_wdata[10]), .SI
       (\memory[0] [10]), .SE (n_13), .Q (\memory[0] [10]));
  SDFFQX1 \memory_reg[0][11] (.CK (clk), .D (s_axi_wdata[11]), .SI
       (\memory[0] [11]), .SE (n_13), .Q (\memory[0] [11]));
  SDFFQX1 \memory_reg[0][12] (.CK (clk), .D (s_axi_wdata[12]), .SI
       (\memory[0] [12]), .SE (n_13), .Q (\memory[0] [12]));
  SDFFQX1 \memory_reg[0][13] (.CK (clk), .D (s_axi_wdata[13]), .SI
       (\memory[0] [13]), .SE (n_13), .Q (\memory[0] [13]));
  SDFFQX1 \memory_reg[0][14] (.CK (clk), .D (s_axi_wdata[14]), .SI
       (\memory[0] [14]), .SE (n_13), .Q (\memory[0] [14]));
  SDFFQX1 \memory_reg[0][15] (.CK (clk), .D (s_axi_wdata[15]), .SI
       (\memory[0] [15]), .SE (n_13), .Q (\memory[0] [15]));
  SDFFQX1 \memory_reg[0][16] (.CK (clk), .D (s_axi_wdata[16]), .SI
       (\memory[0] [16]), .SE (n_13), .Q (\memory[0] [16]));
  SDFFQX1 \memory_reg[0][17] (.CK (clk), .D (s_axi_wdata[17]), .SI
       (\memory[0] [17]), .SE (n_13), .Q (\memory[0] [17]));
  SDFFQX1 \memory_reg[0][18] (.CK (clk), .D (s_axi_wdata[18]), .SI
       (\memory[0] [18]), .SE (n_13), .Q (\memory[0] [18]));
  SDFFQX1 \memory_reg[0][19] (.CK (clk), .D (s_axi_wdata[19]), .SI
       (\memory[0] [19]), .SE (n_13), .Q (\memory[0] [19]));
  SDFFQX1 \memory_reg[0][20] (.CK (clk), .D (s_axi_wdata[20]), .SI
       (\memory[0] [20]), .SE (n_13), .Q (\memory[0] [20]));
  SDFFQX1 \memory_reg[0][21] (.CK (clk), .D (s_axi_wdata[21]), .SI
       (\memory[0] [21]), .SE (n_13), .Q (\memory[0] [21]));
  SDFFQX1 \memory_reg[0][22] (.CK (clk), .D (s_axi_wdata[22]), .SI
       (\memory[0] [22]), .SE (n_13), .Q (\memory[0] [22]));
  SDFFQX1 \memory_reg[0][23] (.CK (clk), .D (s_axi_wdata[23]), .SI
       (\memory[0] [23]), .SE (n_13), .Q (\memory[0] [23]));
  SDFFQX1 \memory_reg[0][24] (.CK (clk), .D (s_axi_wdata[24]), .SI
       (\memory[0] [24]), .SE (n_13), .Q (\memory[0] [24]));
  SDFFQX1 \memory_reg[0][25] (.CK (clk), .D (s_axi_wdata[25]), .SI
       (\memory[0] [25]), .SE (n_13), .Q (\memory[0] [25]));
  SDFFQX1 \memory_reg[0][26] (.CK (clk), .D (s_axi_wdata[26]), .SI
       (\memory[0] [26]), .SE (n_13), .Q (\memory[0] [26]));
  SDFFQX1 \memory_reg[0][27] (.CK (clk), .D (s_axi_wdata[27]), .SI
       (\memory[0] [27]), .SE (n_13), .Q (\memory[0] [27]));
  SDFFQX1 \memory_reg[0][28] (.CK (clk), .D (s_axi_wdata[28]), .SI
       (\memory[0] [28]), .SE (n_13), .Q (\memory[0] [28]));
  SDFFQX1 \memory_reg[0][29] (.CK (clk), .D (s_axi_wdata[29]), .SI
       (\memory[0] [29]), .SE (n_13), .Q (\memory[0] [29]));
  SDFFQX1 \memory_reg[0][30] (.CK (clk), .D (s_axi_wdata[30]), .SI
       (\memory[0] [30]), .SE (n_13), .Q (\memory[0] [30]));
  SDFFQX1 \memory_reg[0][31] (.CK (clk), .D (s_axi_wdata[31]), .SI
       (\memory[0] [31]), .SE (n_13), .Q (\memory[0] [31]));
  OR2X2 g2727(.A (n_9), .B (n_12), .Y (n_13));
  NAND4XL g2728(.A (n_1), .B (n_7), .C (n_4), .D (n_11), .Y (n_12));
  NOR4X1 g2729(.A (m_axi_awaddr[2]), .B (m_axi_awaddr[28]), .C
       (m_axi_awaddr[3]), .D (n_10), .Y (n_11));
  NAND3X1 g2730(.A (n_2), .B (n_3), .C (n_8), .Y (n_10));
  NAND2X1 g2748(.A (n_5), .B (n_6), .Y (n_9));
  NOR4X1 g2749(.A (m_axi_awaddr[17]), .B (m_axi_awaddr[16]), .C
       (m_axi_awaddr[18]), .D (n_0), .Y (n_8));
  NOR3X1 g2765(.A (m_axi_awaddr[8]), .B (m_axi_awaddr[1]), .C
       (m_axi_awaddr[0]), .Y (n_7));
  NOR4X1 g2766(.A (m_axi_awaddr[12]), .B (m_axi_awaddr[11]), .C
       (m_axi_awaddr[15]), .D (m_axi_awaddr[7]), .Y (n_6));
  NOR4X1 g2767(.A (m_axi_awaddr[6]), .B (m_axi_awaddr[5]), .C
       (m_axi_awaddr[13]), .D (m_axi_awaddr[4]), .Y (n_5));
  NOR4X1 g2768(.A (m_axi_awaddr[22]), .B (m_axi_awaddr[21]), .C
       (m_axi_awaddr[23]), .D (m_axi_awaddr[14]), .Y (n_4));
  NOR4X1 g2769(.A (m_axi_awaddr[29]), .B (m_axi_awaddr[27]), .C
       (m_axi_awaddr[30]), .D (m_axi_awaddr[26]), .Y (n_3));
  NOR4X1 g2770(.A (m_axi_awaddr[24]), .B (m_axi_awaddr[20]), .C
       (m_axi_awaddr[25]), .D (m_axi_awaddr[19]), .Y (n_2));
  NOR2X1 g2771(.A (m_axi_awaddr[10]), .B (m_axi_awaddr[9]), .Y (n_1));
  NAND2BX1 g2772(.AN (m_axi_awaddr[31]), .B (write), .Y (n_0));
endmodule

module axi_fifo(clk, rst, s_axi_awid, s_axi_awaddr, s_axi_awlen,
     s_axi_awsize, s_axi_awburst, s_axi_awcache, s_axi_awvalid,
     s_axi_awready, s_axi_wdata, s_axi_wstrb, s_axi_wlast,
     s_axi_wvalid, s_axi_wready, s_axi_bid, s_axi_bresp, s_axi_bvalid,
     s_axi_bready, s_axi_arid, s_axi_araddr, s_axi_arlen, s_axi_arsize,
     s_axi_arburst, s_axi_arcache, s_axi_arvalid, s_axi_arready,
     s_axi_rid, s_axi_rdata, s_axi_rresp, s_axi_rlast, s_axi_rvalid,
     s_axi_rready, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize,
     m_axi_awburst, m_axi_awcache, m_axi_awvalid, m_axi_awready,
     m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_wready,
     m_axi_bid, m_axi_bresp, m_axi_bvalid, m_axi_bready, m_axi_arid,
     m_axi_araddr, m_axi_arlen, m_axi_arsize, m_axi_arburst,
     m_axi_arcache, m_axi_arvalid, m_axi_arready, m_axi_rid,
     m_axi_rdata, m_axi_rresp, m_axi_rlast, m_axi_rvalid, m_axi_rready);
  input clk, rst, s_axi_awvalid, s_axi_wlast, s_axi_wvalid,
       s_axi_bready, s_axi_arvalid, s_axi_rready, m_axi_awready,
       m_axi_wready, m_axi_bvalid, m_axi_arready, m_axi_rlast,
       m_axi_rvalid;
  input [7:0] s_axi_awid, s_axi_awlen, s_axi_arid, s_axi_arlen,
       m_axi_bid, m_axi_rid;
  input [31:0] s_axi_awaddr, s_axi_wdata, s_axi_araddr, m_axi_rdata;
  input [2:0] s_axi_awsize, s_axi_arsize;
  input [1:0] s_axi_awburst, s_axi_arburst, m_axi_bresp, m_axi_rresp;
  input [3:0] s_axi_awcache, s_axi_wstrb, s_axi_arcache;
  output s_axi_awready, s_axi_wready, s_axi_bvalid, s_axi_arready,
       s_axi_rlast, s_axi_rvalid, m_axi_awvalid, m_axi_wlast,
       m_axi_wvalid, m_axi_bready, m_axi_arvalid, m_axi_rready;
  output [7:0] s_axi_bid, s_axi_rid, m_axi_awid, m_axi_awlen,
       m_axi_arid, m_axi_arlen;
  output [1:0] s_axi_bresp, s_axi_rresp, m_axi_awburst, m_axi_arburst;
  output [31:0] s_axi_rdata, m_axi_awaddr, m_axi_wdata, m_axi_araddr;
  output [2:0] m_axi_awsize, m_axi_arsize;
  output [3:0] m_axi_awcache, m_axi_wstrb, m_axi_arcache;
  wire clk, rst, s_axi_awvalid, s_axi_wlast, s_axi_wvalid,
       s_axi_bready, s_axi_arvalid, s_axi_rready, m_axi_awready,
       m_axi_wready, m_axi_bvalid, m_axi_arready, m_axi_rlast,
       m_axi_rvalid;
  wire [7:0] s_axi_awid, s_axi_awlen, s_axi_arid, s_axi_arlen,
       m_axi_bid, m_axi_rid;
  wire [31:0] s_axi_awaddr, s_axi_wdata, s_axi_araddr, m_axi_rdata;
  wire [2:0] s_axi_awsize, s_axi_arsize;
  wire [1:0] s_axi_awburst, s_axi_arburst, m_axi_bresp, m_axi_rresp;
  wire [3:0] s_axi_awcache, s_axi_wstrb, s_axi_arcache;
  wire s_axi_awready, s_axi_wready, s_axi_bvalid, s_axi_arready,
       s_axi_rlast, s_axi_rvalid, m_axi_awvalid, m_axi_wlast,
       m_axi_wvalid, m_axi_bready, m_axi_arvalid, m_axi_rready;
  wire [7:0] s_axi_bid, s_axi_rid, m_axi_awid, m_axi_awlen, m_axi_arid,
       m_axi_arlen;
  wire [1:0] s_axi_bresp, s_axi_rresp, m_axi_awburst, m_axi_arburst;
  wire [31:0] s_axi_rdata, m_axi_awaddr, m_axi_wdata, m_axi_araddr;
  wire [2:0] m_axi_awsize, m_axi_arsize;
  wire [3:0] m_axi_awcache, m_axi_wstrb, m_axi_arcache;
  wire UNCONNECTED0, UNCONNECTED1, UNCONNECTED2, UNCONNECTED3,
       UNCONNECTED4, UNCONNECTED5, UNCONNECTED6, UNCONNECTED7;
  wire UNCONNECTED8, UNCONNECTED9, UNCONNECTED10, UNCONNECTED11,
       UNCONNECTED12, UNCONNECTED13, UNCONNECTED14, UNCONNECTED15;
  wire UNCONNECTED16, UNCONNECTED17, UNCONNECTED18, UNCONNECTED19,
       UNCONNECTED20, UNCONNECTED21, UNCONNECTED22, UNCONNECTED23;
  wire UNCONNECTED24, UNCONNECTED25, UNCONNECTED26, UNCONNECTED27,
       UNCONNECTED28, UNCONNECTED29, UNCONNECTED30, UNCONNECTED31;
  wire UNCONNECTED32, UNCONNECTED33, UNCONNECTED34, UNCONNECTED35,
       UNCONNECTED36, UNCONNECTED37, UNCONNECTED38, UNCONNECTED39;
  wire UNCONNECTED40, UNCONNECTED41, UNCONNECTED42, UNCONNECTED43,
       UNCONNECTED44, UNCONNECTED45, UNCONNECTED46, UNCONNECTED47;
  wire UNCONNECTED48, UNCONNECTED49, UNCONNECTED50, UNCONNECTED51,
       UNCONNECTED52, UNCONNECTED53, UNCONNECTED54, UNCONNECTED55;
  wire UNCONNECTED56, UNCONNECTED57, UNCONNECTED58, UNCONNECTED59,
       UNCONNECTED60, UNCONNECTED61, UNCONNECTED62, UNCONNECTED63;
  wire UNCONNECTED64, UNCONNECTED65, UNCONNECTED66, UNCONNECTED67,
       UNCONNECTED68, UNCONNECTED69, UNCONNECTED70, UNCONNECTED_HIER_Z;
  wire UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1, UNCONNECTED_HIER_Z2,
       UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z4, UNCONNECTED_HIER_Z5,
       UNCONNECTED_HIER_Z6, UNCONNECTED_HIER_Z7;
  wire UNCONNECTED_HIER_Z8, UNCONNECTED_HIER_Z9, UNCONNECTED_HIER_Z10,
       UNCONNECTED_HIER_Z11, UNCONNECTED_HIER_Z12,
       UNCONNECTED_HIER_Z13, UNCONNECTED_HIER_Z14, UNCONNECTED_HIER_Z15;
  wire UNCONNECTED_HIER_Z16, UNCONNECTED_HIER_Z17,
       UNCONNECTED_HIER_Z18, UNCONNECTED_HIER_Z19,
       UNCONNECTED_HIER_Z20, UNCONNECTED_HIER_Z21,
       UNCONNECTED_HIER_Z22, UNCONNECTED_HIER_Z23;
  wire UNCONNECTED_HIER_Z24, UNCONNECTED_HIER_Z25,
       UNCONNECTED_HIER_Z26, UNCONNECTED_HIER_Z27,
       UNCONNECTED_HIER_Z28, UNCONNECTED_HIER_Z29,
       UNCONNECTED_HIER_Z30, UNCONNECTED_HIER_Z31;
  wire UNCONNECTED_HIER_Z32, UNCONNECTED_HIER_Z33,
       UNCONNECTED_HIER_Z34, UNCONNECTED_HIER_Z35,
       UNCONNECTED_HIER_Z36, UNCONNECTED_HIER_Z37,
       UNCONNECTED_HIER_Z38, UNCONNECTED_HIER_Z39;
  wire UNCONNECTED_HIER_Z40, UNCONNECTED_HIER_Z41,
       UNCONNECTED_HIER_Z42, UNCONNECTED_HIER_Z43,
       UNCONNECTED_HIER_Z44, UNCONNECTED_HIER_Z45,
       UNCONNECTED_HIER_Z46, UNCONNECTED_HIER_Z47;
  wire UNCONNECTED_HIER_Z48, UNCONNECTED_HIER_Z49,
       UNCONNECTED_HIER_Z50, UNCONNECTED_HIER_Z51,
       UNCONNECTED_HIER_Z52, UNCONNECTED_HIER_Z53,
       UNCONNECTED_HIER_Z54, UNCONNECTED_HIER_Z55;
  wire UNCONNECTED_HIER_Z56, UNCONNECTED_HIER_Z57,
       UNCONNECTED_HIER_Z58, UNCONNECTED_HIER_Z59,
       UNCONNECTED_HIER_Z60, UNCONNECTED_HIER_Z61,
       UNCONNECTED_HIER_Z62, UNCONNECTED_HIER_Z63;
  wire UNCONNECTED_HIER_Z64, UNCONNECTED_HIER_Z65,
       UNCONNECTED_HIER_Z66, UNCONNECTED_HIER_Z67,
       UNCONNECTED_HIER_Z68, UNCONNECTED_HIER_Z69,
       UNCONNECTED_HIER_Z70, UNCONNECTED_HIER_Z71;
  wire UNCONNECTED_HIER_Z72, UNCONNECTED_HIER_Z73,
       UNCONNECTED_HIER_Z74, UNCONNECTED_HIER_Z75,
       UNCONNECTED_HIER_Z76, UNCONNECTED_HIER_Z77,
       UNCONNECTED_HIER_Z78, UNCONNECTED_HIER_Z79;
  wire UNCONNECTED_HIER_Z80, UNCONNECTED_HIER_Z81,
       UNCONNECTED_HIER_Z82, UNCONNECTED_HIER_Z83,
       UNCONNECTED_HIER_Z84, UNCONNECTED_HIER_Z85,
       UNCONNECTED_HIER_Z86, UNCONNECTED_HIER_Z87;
  wire UNCONNECTED_HIER_Z88, UNCONNECTED_HIER_Z89,
       UNCONNECTED_HIER_Z90, UNCONNECTED_HIER_Z91,
       UNCONNECTED_HIER_Z92, UNCONNECTED_HIER_Z93,
       UNCONNECTED_HIER_Z94, UNCONNECTED_HIER_Z95;
  wire UNCONNECTED_HIER_Z96, UNCONNECTED_HIER_Z97,
       UNCONNECTED_HIER_Z98, UNCONNECTED_HIER_Z99,
       UNCONNECTED_HIER_Z100, UNCONNECTED_HIER_Z101,
       UNCONNECTED_HIER_Z102, UNCONNECTED_HIER_Z103;
  wire UNCONNECTED_HIER_Z104, UNCONNECTED_HIER_Z105,
       UNCONNECTED_HIER_Z106, UNCONNECTED_HIER_Z107,
       UNCONNECTED_HIER_Z108, UNCONNECTED_HIER_Z109,
       UNCONNECTED_HIER_Z110, UNCONNECTED_HIER_Z111;
  wire UNCONNECTED_HIER_Z112, UNCONNECTED_HIER_Z113,
       UNCONNECTED_HIER_Z114, UNCONNECTED_HIER_Z115,
       UNCONNECTED_HIER_Z116, UNCONNECTED_HIER_Z117,
       UNCONNECTED_HIER_Z118, UNCONNECTED_HIER_Z119;
  wire UNCONNECTED_HIER_Z120, UNCONNECTED_HIER_Z121,
       UNCONNECTED_HIER_Z122, UNCONNECTED_HIER_Z123,
       UNCONNECTED_HIER_Z124, UNCONNECTED_HIER_Z125,
       UNCONNECTED_HIER_Z126, UNCONNECTED_HIER_Z127;
  wire UNCONNECTED_HIER_Z128, UNCONNECTED_HIER_Z129,
       UNCONNECTED_HIER_Z130, UNCONNECTED_HIER_Z131,
       UNCONNECTED_HIER_Z132, UNCONNECTED_HIER_Z133,
       UNCONNECTED_HIER_Z134, UNCONNECTED_HIER_Z135;
  wire UNCONNECTED_HIER_Z136, UNCONNECTED_HIER_Z137,
       UNCONNECTED_HIER_Z138, UNCONNECTED_HIER_Z139,
       UNCONNECTED_HIER_Z140, UNCONNECTED_HIER_Z141,
       UNCONNECTED_HIER_Z142, UNCONNECTED_HIER_Z143;
  wire UNCONNECTED_HIER_Z144, UNCONNECTED_HIER_Z145, read, write;
  assign m_axi_arvalid = 1'b0;
  assign m_axi_arcache[0] = 1'b0;
  assign m_axi_arcache[1] = 1'b0;
  assign m_axi_arcache[2] = 1'b0;
  assign m_axi_arcache[3] = 1'b0;
  assign m_axi_arburst[0] = 1'b0;
  assign m_axi_arburst[1] = 1'b0;
  assign m_axi_arsize[0] = 1'b0;
  assign m_axi_arsize[1] = 1'b0;
  assign m_axi_arsize[2] = 1'b0;
  assign m_axi_arlen[0] = 1'b0;
  assign m_axi_arlen[1] = 1'b0;
  assign m_axi_arlen[2] = 1'b0;
  assign m_axi_arlen[3] = 1'b0;
  assign m_axi_arlen[4] = 1'b0;
  assign m_axi_arlen[5] = 1'b0;
  assign m_axi_arlen[6] = 1'b0;
  assign m_axi_arlen[7] = 1'b0;
  assign m_axi_araddr[0] = 1'b0;
  assign m_axi_araddr[1] = 1'b0;
  assign m_axi_araddr[2] = 1'b0;
  assign m_axi_araddr[3] = 1'b0;
  assign m_axi_araddr[4] = 1'b0;
  assign m_axi_araddr[5] = 1'b0;
  assign m_axi_araddr[6] = 1'b0;
  assign m_axi_araddr[7] = 1'b0;
  assign m_axi_araddr[8] = 1'b0;
  assign m_axi_araddr[9] = 1'b0;
  assign m_axi_araddr[10] = 1'b0;
  assign m_axi_araddr[11] = 1'b0;
  assign m_axi_araddr[12] = 1'b0;
  assign m_axi_araddr[13] = 1'b0;
  assign m_axi_araddr[14] = 1'b0;
  assign m_axi_araddr[15] = 1'b0;
  assign m_axi_araddr[16] = 1'b0;
  assign m_axi_araddr[17] = 1'b0;
  assign m_axi_araddr[18] = 1'b0;
  assign m_axi_araddr[19] = 1'b0;
  assign m_axi_araddr[20] = 1'b0;
  assign m_axi_araddr[21] = 1'b0;
  assign m_axi_araddr[22] = 1'b0;
  assign m_axi_araddr[23] = 1'b0;
  assign m_axi_araddr[24] = 1'b0;
  assign m_axi_araddr[25] = 1'b0;
  assign m_axi_araddr[26] = 1'b0;
  assign m_axi_araddr[27] = 1'b0;
  assign m_axi_araddr[28] = 1'b0;
  assign m_axi_araddr[29] = 1'b0;
  assign m_axi_araddr[30] = 1'b0;
  assign m_axi_araddr[31] = 1'b0;
  assign m_axi_arid[0] = 1'b0;
  assign m_axi_arid[1] = 1'b0;
  assign m_axi_arid[2] = 1'b0;
  assign m_axi_arid[3] = 1'b0;
  assign m_axi_arid[4] = 1'b0;
  assign m_axi_arid[5] = 1'b0;
  assign m_axi_arid[6] = 1'b0;
  assign m_axi_arid[7] = 1'b0;
  assign m_axi_bready = s_axi_bready;
  assign s_axi_arready = 1'b0;
  assign s_axi_bvalid = m_axi_bvalid;
  assign s_axi_bresp[0] = m_axi_bresp[0];
  assign s_axi_bresp[1] = m_axi_bresp[1];
  assign s_axi_bid[0] = m_axi_bid[0];
  assign s_axi_bid[1] = m_axi_bid[1];
  assign s_axi_bid[2] = m_axi_bid[2];
  assign s_axi_bid[3] = m_axi_bid[3];
  assign s_axi_bid[4] = m_axi_bid[4];
  assign s_axi_bid[5] = m_axi_bid[5];
  assign s_axi_bid[6] = m_axi_bid[6];
  assign s_axi_bid[7] = m_axi_bid[7];
  axi_fifo_rd READ(.clk (clk), .rst (rst), .s_axi_arid
       ({UNCONNECTED_HIER_Z6, UNCONNECTED_HIER_Z5, UNCONNECTED_HIER_Z4,
       UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z2, UNCONNECTED_HIER_Z1,
       UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z}), .s_axi_araddr
       ({UNCONNECTED_HIER_Z38, UNCONNECTED_HIER_Z37,
       UNCONNECTED_HIER_Z36, UNCONNECTED_HIER_Z35,
       UNCONNECTED_HIER_Z34, UNCONNECTED_HIER_Z33,
       UNCONNECTED_HIER_Z32, UNCONNECTED_HIER_Z31,
       UNCONNECTED_HIER_Z30, UNCONNECTED_HIER_Z29,
       UNCONNECTED_HIER_Z28, UNCONNECTED_HIER_Z27,
       UNCONNECTED_HIER_Z26, UNCONNECTED_HIER_Z25,
       UNCONNECTED_HIER_Z24, UNCONNECTED_HIER_Z23,
       UNCONNECTED_HIER_Z22, UNCONNECTED_HIER_Z21,
       UNCONNECTED_HIER_Z20, UNCONNECTED_HIER_Z19,
       UNCONNECTED_HIER_Z18, UNCONNECTED_HIER_Z17,
       UNCONNECTED_HIER_Z16, UNCONNECTED_HIER_Z15,
       UNCONNECTED_HIER_Z14, UNCONNECTED_HIER_Z13,
       UNCONNECTED_HIER_Z12, UNCONNECTED_HIER_Z11,
       UNCONNECTED_HIER_Z10, UNCONNECTED_HIER_Z9, UNCONNECTED_HIER_Z8,
       UNCONNECTED_HIER_Z7}), .s_axi_arlen ({UNCONNECTED_HIER_Z46,
       UNCONNECTED_HIER_Z45, UNCONNECTED_HIER_Z44,
       UNCONNECTED_HIER_Z43, UNCONNECTED_HIER_Z42,
       UNCONNECTED_HIER_Z41, UNCONNECTED_HIER_Z40,
       UNCONNECTED_HIER_Z39}), .s_axi_arsize ({UNCONNECTED_HIER_Z49,
       UNCONNECTED_HIER_Z48, UNCONNECTED_HIER_Z47}), .s_axi_arburst
       ({UNCONNECTED_HIER_Z51, UNCONNECTED_HIER_Z50}), .s_axi_arcache
       ({UNCONNECTED_HIER_Z55, UNCONNECTED_HIER_Z54,
       UNCONNECTED_HIER_Z53, UNCONNECTED_HIER_Z52}), .s_axi_arvalid
       (UNCONNECTED_HIER_Z56), .s_axi_arready (UNCONNECTED0),
       .s_axi_rid (s_axi_rid), .s_axi_rdata (s_axi_rdata), .s_axi_rresp
       (s_axi_rresp), .s_axi_rlast (s_axi_rlast), .s_axi_rvalid
       (s_axi_rvalid), .s_axi_rready (s_axi_rready), .m_axi_arid
       ({UNCONNECTED8, UNCONNECTED7, UNCONNECTED6, UNCONNECTED5,
       UNCONNECTED4, UNCONNECTED3, UNCONNECTED2, UNCONNECTED1}),
       .m_axi_araddr ({UNCONNECTED40, UNCONNECTED39, UNCONNECTED38,
       UNCONNECTED37, UNCONNECTED36, UNCONNECTED35, UNCONNECTED34,
       UNCONNECTED33, UNCONNECTED32, UNCONNECTED31, UNCONNECTED30,
       UNCONNECTED29, UNCONNECTED28, UNCONNECTED27, UNCONNECTED26,
       UNCONNECTED25, UNCONNECTED24, UNCONNECTED23, UNCONNECTED22,
       UNCONNECTED21, UNCONNECTED20, UNCONNECTED19, UNCONNECTED18,
       UNCONNECTED17, UNCONNECTED16, UNCONNECTED15, UNCONNECTED14,
       UNCONNECTED13, UNCONNECTED12, UNCONNECTED11, UNCONNECTED10,
       UNCONNECTED9}), .m_axi_arlen ({UNCONNECTED48, UNCONNECTED47,
       UNCONNECTED46, UNCONNECTED45, UNCONNECTED44, UNCONNECTED43,
       UNCONNECTED42, UNCONNECTED41}), .m_axi_arsize ({UNCONNECTED51,
       UNCONNECTED50, UNCONNECTED49}), .m_axi_arburst ({UNCONNECTED53,
       UNCONNECTED52}), .m_axi_arcache ({UNCONNECTED57, UNCONNECTED56,
       UNCONNECTED55, UNCONNECTED54}), .m_axi_arvalid (UNCONNECTED58),
       .m_axi_arready (UNCONNECTED_HIER_Z57), .m_axi_rid
       ({UNCONNECTED_HIER_Z65, UNCONNECTED_HIER_Z64,
       UNCONNECTED_HIER_Z63, UNCONNECTED_HIER_Z62,
       UNCONNECTED_HIER_Z61, UNCONNECTED_HIER_Z60,
       UNCONNECTED_HIER_Z59, UNCONNECTED_HIER_Z58}), .m_axi_rdata
       ({UNCONNECTED_HIER_Z97, UNCONNECTED_HIER_Z96,
       UNCONNECTED_HIER_Z95, UNCONNECTED_HIER_Z94,
       UNCONNECTED_HIER_Z93, UNCONNECTED_HIER_Z92,
       UNCONNECTED_HIER_Z91, UNCONNECTED_HIER_Z90,
       UNCONNECTED_HIER_Z89, UNCONNECTED_HIER_Z88,
       UNCONNECTED_HIER_Z87, UNCONNECTED_HIER_Z86,
       UNCONNECTED_HIER_Z85, UNCONNECTED_HIER_Z84,
       UNCONNECTED_HIER_Z83, UNCONNECTED_HIER_Z82,
       UNCONNECTED_HIER_Z81, UNCONNECTED_HIER_Z80,
       UNCONNECTED_HIER_Z79, UNCONNECTED_HIER_Z78,
       UNCONNECTED_HIER_Z77, UNCONNECTED_HIER_Z76,
       UNCONNECTED_HIER_Z75, UNCONNECTED_HIER_Z74,
       UNCONNECTED_HIER_Z73, UNCONNECTED_HIER_Z72,
       UNCONNECTED_HIER_Z71, UNCONNECTED_HIER_Z70,
       UNCONNECTED_HIER_Z69, UNCONNECTED_HIER_Z68,
       UNCONNECTED_HIER_Z67, UNCONNECTED_HIER_Z66}), .m_axi_rresp
       ({UNCONNECTED_HIER_Z99, UNCONNECTED_HIER_Z98}), .m_axi_rlast
       (UNCONNECTED_HIER_Z100), .m_axi_rvalid (m_axi_rvalid),
       .m_axi_rready (m_axi_rready));
  axi_fifo_wr WRITE(.clk (clk), .rst (rst), .s_axi_awid (s_axi_awid),
       .s_axi_awaddr (s_axi_awaddr), .s_axi_awlen (s_axi_awlen),
       .s_axi_awsize (s_axi_awsize), .s_axi_awburst (s_axi_awburst),
       .s_axi_awcache (s_axi_awcache), .s_axi_awvalid (s_axi_awvalid),
       .s_axi_awready (s_axi_awready), .s_axi_wdata (s_axi_wdata),
       .s_axi_wstrb (s_axi_wstrb), .s_axi_wlast
       (UNCONNECTED_HIER_Z101), .s_axi_wvalid (s_axi_wvalid),
       .s_axi_wready (s_axi_wready), .s_axi_bid ({UNCONNECTED66,
       UNCONNECTED65, UNCONNECTED64, UNCONNECTED63, UNCONNECTED62,
       UNCONNECTED61, UNCONNECTED60, UNCONNECTED59}), .s_axi_bresp
       ({UNCONNECTED68, UNCONNECTED67}), .s_axi_bvalid (UNCONNECTED69),
       .s_axi_bready (UNCONNECTED_HIER_Z102), .m_axi_awid (m_axi_awid),
       .m_axi_awaddr (m_axi_awaddr), .m_axi_awlen (m_axi_awlen),
       .m_axi_awsize (m_axi_awsize), .m_axi_awburst (m_axi_awburst),
       .m_axi_awcache (m_axi_awcache), .m_axi_awvalid (m_axi_awvalid),
       .m_axi_awready (m_axi_awready), .m_axi_wdata (m_axi_wdata),
       .m_axi_wstrb (m_axi_wstrb), .m_axi_wlast (m_axi_wlast),
       .m_axi_wvalid (m_axi_wvalid), .m_axi_wready (m_axi_wready),
       .m_axi_bid ({UNCONNECTED_HIER_Z110, UNCONNECTED_HIER_Z109,
       UNCONNECTED_HIER_Z108, UNCONNECTED_HIER_Z107,
       UNCONNECTED_HIER_Z106, UNCONNECTED_HIER_Z105,
       UNCONNECTED_HIER_Z104, UNCONNECTED_HIER_Z103}), .m_axi_bresp
       ({UNCONNECTED_HIER_Z112, UNCONNECTED_HIER_Z111}), .m_axi_bvalid
       (UNCONNECTED_HIER_Z113), .m_axi_bready (UNCONNECTED70));
  memory u1(.s_axi_wdata (s_axi_wdata), .m_axi_wdata (m_axi_wdata),
       .write (write), .read (read), .clk (clk), .m_axi_awaddr
       (m_axi_awaddr), .m_axi_araddr ({UNCONNECTED_HIER_Z145,
       UNCONNECTED_HIER_Z144, UNCONNECTED_HIER_Z143,
       UNCONNECTED_HIER_Z142, UNCONNECTED_HIER_Z141,
       UNCONNECTED_HIER_Z140, UNCONNECTED_HIER_Z139,
       UNCONNECTED_HIER_Z138, UNCONNECTED_HIER_Z137,
       UNCONNECTED_HIER_Z136, UNCONNECTED_HIER_Z135,
       UNCONNECTED_HIER_Z134, UNCONNECTED_HIER_Z133,
       UNCONNECTED_HIER_Z132, UNCONNECTED_HIER_Z131,
       UNCONNECTED_HIER_Z130, UNCONNECTED_HIER_Z129,
       UNCONNECTED_HIER_Z128, UNCONNECTED_HIER_Z127,
       UNCONNECTED_HIER_Z126, UNCONNECTED_HIER_Z125,
       UNCONNECTED_HIER_Z124, UNCONNECTED_HIER_Z123,
       UNCONNECTED_HIER_Z122, UNCONNECTED_HIER_Z121,
       UNCONNECTED_HIER_Z120, UNCONNECTED_HIER_Z119,
       UNCONNECTED_HIER_Z118, UNCONNECTED_HIER_Z117,
       UNCONNECTED_HIER_Z116, UNCONNECTED_HIER_Z115,
       UNCONNECTED_HIER_Z114}));
endmodule

