<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\workspace\FPGA\Gowin\new_mcu_prj\impl\gwsynthesis\new_mcu_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\workspace\FPGA\Gowin\new_mcu_prj\src\new_mcu_prj.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 15 22:36:53 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1212</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>992</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>35</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>287</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>261</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_27M_ibuf/I </td>
</tr>
<tr>
<td>reset_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>reset_n_ibuf/I </td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_27M_ibuf/I</td>
<td>clk_27M</td>
<td>u_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_27M_ibuf/I</td>
<td>clk_27M</td>
<td>u_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_27M_ibuf/I</td>
<td>clk_27M</td>
<td>u_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_27M_ibuf/I</td>
<td>clk_27M</td>
<td>u_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>reset_n</td>
<td>100.000(MHz)</td>
<td>258.745(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>86.129(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_27M!</h4>
<h4>No timing paths to get frequency of u_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>reset_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>reset_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.575</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.370</td>
<td>-0.432</td>
<td>4.051</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.441</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.903</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.419</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>4.145</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.419</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>4.145</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.419</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>4.145</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.419</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>4.145</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.414</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>4.140</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.414</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>4.140</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.366</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.828</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.361</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.370</td>
<td>-0.432</td>
<td>3.837</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.068</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.370</td>
<td>-0.432</td>
<td>3.544</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.759</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.221</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.747</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/D</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.209</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.617</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.343</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.596</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.322</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.592</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.319</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.334</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.334</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.334</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.334</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.268</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>reset_n:[R]</td>
<td>0.370</td>
<td>0.418</td>
<td>1.894</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.048</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CE</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.370</td>
<td>-0.418</td>
<td>2.774</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.981</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/CE</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>reset_n:[R]</td>
<td>0.370</td>
<td>0.418</td>
<td>0.871</td>
</tr>
<tr>
<td>24</td>
<td>2.860</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CE</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.014</td>
<td>6.381</td>
</tr>
<tr>
<td>25</td>
<td>3.713</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CE</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.014</td>
<td>5.528</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.413</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0/CE</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>2</td>
<td>0.413</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0/CE</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>rtc_clk_s2/Q</td>
<td>rtc_clk_s2/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>rtc_counter_4_s0/Q</td>
<td>rtc_counter_4_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>rtc_counter_7_s0/Q</td>
<td>rtc_counter_7_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>rtc_counter_11_s0/Q</td>
<td>rtc_counter_11_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>rtc_counter_14_s0/Q</td>
<td>rtc_counter_14_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>rtc_counter_20_s0/Q</td>
<td>rtc_counter_20_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0/D</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.147</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/CLEAR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>reset_n:[R]</td>
<td>0.370</td>
<td>0.418</td>
<td>2.037</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.938</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/I0</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/PRESET</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>1.658</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.590</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/I0</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.083</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1/PRESET</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1/PRESET</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.803</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.082</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.802</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.078</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.798</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.075</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.795</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.075</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.795</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.075</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
<td>reset_n:[F]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.185</td>
<td>-0.597</td>
<td>0.795</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.144</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.000</td>
<td>-0.665</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.144</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.000</td>
<td>-0.665</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.142</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.000</td>
<td>-0.665</td>
<td>0.564</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0/PRESET</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0/PRESET</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0/CLEAR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0/CLEAR</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.139</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0/PRESET</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0/PRESET</td>
<td>reset_n:[R]</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.657</td>
<td>0.559</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>rtc_counter_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>rtc_counter_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>rtc_counter_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>rtc_counter_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_EMPU/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10</td>
</tr>
<tr>
<td>7</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3</td>
</tr>
<tr>
<td>8</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.275</td>
<td>9.202</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>121.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>120.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>120.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>121.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>121.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>122.435</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>122.750</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17/I2</td>
</tr>
<tr>
<td>123.359</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17/F</td>
</tr>
<tr>
<td>123.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/I3</td>
</tr>
<tr>
<td>124.128</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/F</td>
</tr>
<tr>
<td>124.495</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13/I0</td>
</tr>
<tr>
<td>124.959</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13/F</td>
</tr>
<tr>
<td>124.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>121.516</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>121.710</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>121.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td>121.384</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.301, 56.801%; route: 1.410, 34.814%; tC2Q: 0.340, 8.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>372.435</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>372.750</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6/I2</td>
</tr>
<tr>
<td>373.359</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6/F</td>
</tr>
<tr>
<td>373.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/I3</td>
</tr>
<tr>
<td>373.972</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/F</td>
</tr>
<tr>
<td>374.348</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s1/I3</td>
</tr>
<tr>
<td>374.811</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s1/F</td>
</tr>
<tr>
<td>374.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td>371.370</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 54.961%; route: 1.418, 36.338%; tC2Q: 0.340, 8.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/F</td>
</tr>
<tr>
<td>373.739</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/I0</td>
</tr>
<tr>
<td>374.525</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/F</td>
</tr>
<tr>
<td>375.054</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.950%; route: 1.445, 34.858%; tC2Q: 0.340, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/F</td>
</tr>
<tr>
<td>373.739</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/I0</td>
</tr>
<tr>
<td>374.525</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/F</td>
</tr>
<tr>
<td>375.054</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.950%; route: 1.445, 34.858%; tC2Q: 0.340, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/F</td>
</tr>
<tr>
<td>373.739</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/I0</td>
</tr>
<tr>
<td>374.525</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/F</td>
</tr>
<tr>
<td>375.054</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.950%; route: 1.445, 34.858%; tC2Q: 0.340, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/F</td>
</tr>
<tr>
<td>373.739</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/I0</td>
</tr>
<tr>
<td>374.525</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/F</td>
</tr>
<tr>
<td>375.054</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.950%; route: 1.445, 34.858%; tC2Q: 0.340, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/F</td>
</tr>
<tr>
<td>373.739</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/I0</td>
</tr>
<tr>
<td>374.525</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/F</td>
</tr>
<tr>
<td>375.048</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 57.025%; route: 1.440, 34.772%; tC2Q: 0.340, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4/F</td>
</tr>
<tr>
<td>373.739</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/I0</td>
</tr>
<tr>
<td>374.525</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3/F</td>
</tr>
<tr>
<td>375.048</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 57.025%; route: 1.440, 34.772%; tC2Q: 0.340, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>372.435</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>372.750</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6/I2</td>
</tr>
<tr>
<td>373.359</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6/F</td>
</tr>
<tr>
<td>373.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/I3</td>
</tr>
<tr>
<td>373.957</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/F</td>
</tr>
<tr>
<td>374.272</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s1/I0</td>
</tr>
<tr>
<td>374.736</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s1/F</td>
</tr>
<tr>
<td>374.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td>371.370</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.130, 55.656%; route: 1.358, 35.471%; tC2Q: 0.340, 8.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>121.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>120.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>120.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>121.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>121.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>122.435</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>122.750</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17/I2</td>
</tr>
<tr>
<td>123.359</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17/F</td>
</tr>
<tr>
<td>123.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/I3</td>
</tr>
<tr>
<td>124.128</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/F</td>
</tr>
<tr>
<td>124.136</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12/I0</td>
</tr>
<tr>
<td>124.745</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12/F</td>
</tr>
<tr>
<td>124.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>121.516</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>121.710</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>121.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td>121.384</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 63.752%; route: 1.051, 27.396%; tC2Q: 0.340, 8.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>121.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.000</td>
<td>120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>120.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>120.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>121.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>121.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>122.435</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>122.750</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6/I2</td>
</tr>
<tr>
<td>123.359</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6/F</td>
</tr>
<tr>
<td>123.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/I3</td>
</tr>
<tr>
<td>123.972</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/F</td>
</tr>
<tr>
<td>123.989</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12/I1</td>
</tr>
<tr>
<td>124.452</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12/F</td>
</tr>
<tr>
<td>124.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>121.516</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>121.710</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>121.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td>121.384</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 60.529%; route: 1.059, 29.888%; tC2Q: 0.340, 9.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>372.436</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>372.444</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0/I2</td>
</tr>
<tr>
<td>373.053</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0/F</td>
</tr>
<tr>
<td>374.129</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
<tr>
<td>371.370</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.073, 33.311%; route: 1.808, 56.145%; tC2Q: 0.340, 10.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.972</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/I2</td>
</tr>
<tr>
<td>372.436</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3/F</td>
</tr>
<tr>
<td>372.444</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0/I2</td>
</tr>
<tr>
<td>373.053</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0/F</td>
</tr>
<tr>
<td>374.117</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
<tr>
<td>371.370</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.073, 33.438%; route: 1.796, 55.978%; tC2Q: 0.340, 10.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>374.252</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 47.098%; route: 1.429, 42.743%; tC2Q: 0.340, 10.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>374.230</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 47.399%; route: 1.408, 42.378%; tC2Q: 0.340, 10.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>374.227</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 47.448%; route: 1.404, 42.319%; tC2Q: 0.340, 10.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>373.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>373.969</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 51.449%; route: 1.146, 37.454%; tC2Q: 0.340, 11.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>373.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>373.969</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 51.449%; route: 1.146, 37.454%; tC2Q: 0.340, 11.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>373.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>373.969</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 51.449%; route: 1.146, 37.454%; tC2Q: 0.340, 11.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>373.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>373.969</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 51.449%; route: 1.146, 37.454%; tC2Q: 0.340, 11.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>132.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.775</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>130.956</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>131.296</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>131.610</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/I1</td>
</tr>
<tr>
<td>132.073</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/F</td>
</tr>
<tr>
<td>132.850</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>130.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>130.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>130.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>130.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td>130.582</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 24.453%; route: 1.091, 57.615%; tC2Q: 0.340, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>373.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>370.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>370.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>371.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/Q</td>
</tr>
<tr>
<td>371.846</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/I3</td>
</tr>
<tr>
<td>372.660</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2/F</td>
</tr>
<tr>
<td>372.668</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/I0</td>
</tr>
<tr>
<td>373.429</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0/F</td>
</tr>
<tr>
<td>373.682</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>371.516</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>371.697</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLK</td>
</tr>
<tr>
<td>371.667</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
<tr>
<td>371.635</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 56.766%; route: 0.860, 30.991%; tC2Q: 0.340, 12.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>131.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.775</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>130.956</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>131.296</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>131.827</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>130.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>130.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>130.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>130.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td>130.846</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.531, 61.007%; tC2Q: 0.340, 38.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.326</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4/I3</td>
</tr>
<tr>
<td>3.277</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4/F</td>
</tr>
<tr>
<td>3.643</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1/I3</td>
</tr>
<tr>
<td>4.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1/F</td>
</tr>
<tr>
<td>5.571</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4/F</td>
</tr>
<tr>
<td>7.708</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>10.567</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 36.660%; route: 3.702, 58.018%; tC2Q: 0.340, 5.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.326</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0/Q</td>
</tr>
<tr>
<td>2.512</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4/I3</td>
</tr>
<tr>
<td>3.277</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4/F</td>
</tr>
<tr>
<td>3.643</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1/I3</td>
</tr>
<tr>
<td>4.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1/F</td>
</tr>
<tr>
<td>5.571</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4/I2</td>
</tr>
<tr>
<td>6.331</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4/F</td>
</tr>
<tr>
<td>6.854</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>10.567</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.339, 42.322%; route: 2.849, 51.534%; tC2Q: 0.340, 6.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_s5/I0</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_s5/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_s2/I0</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_s2/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s0/I2</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s0/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_s1/I3</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_s5/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_s5/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_s3/I2</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_s3/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_s3/I0</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_s3/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/n190_s1/I0</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_flash_wrap/n190_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc_clk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rtc_clk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>rtc_clk_s2/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">rtc_clk_s2/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n80_s3/I0</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n80_s3/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">rtc_clk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>rtc_clk_s2/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>rtc_clk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rtc_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>rtc_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">rtc_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>n75_s1/I1</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">rtc_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>rtc_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>rtc_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rtc_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>rtc_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">rtc_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>n72_s1/I3</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">rtc_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>rtc_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>rtc_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rtc_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>rtc_counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">rtc_counter_11_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n68_s1/I2</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n68_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">rtc_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>rtc_counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>rtc_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rtc_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>rtc_counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">rtc_counter_14_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>n65_s1/I3</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">n65_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">rtc_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>rtc_counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>rtc_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rtc_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rtc_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>rtc_counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">rtc_counter_20_s0/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>n59_s1/I3</td>
</tr>
<tr>
<td>1.807</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">n59_s1/F</td>
</tr>
<tr>
<td>1.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">rtc_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>rtc_counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>rtc_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1/I2</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_s0/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_s0/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s0/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s0/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s0/I2</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s0/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s1/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s1/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s1/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s1/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s1/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s1/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>132.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>reset_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>130.775</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>130.956</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>131.296</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>131.922</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/I1</td>
</tr>
<tr>
<td>132.737</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/F</td>
</tr>
<tr>
<td>132.993</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.000</td>
<td>130.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>130.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>130.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>130.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6/G</td>
</tr>
<tr>
<td>130.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
<tr>
<td>130.846</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 39.977%; route: 0.883, 43.351%; tC2Q: 0.340, 16.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.174</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/I0</td>
</tr>
<tr>
<td>186.783</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/F</td>
</tr>
<tr>
<td>187.387</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 36.744%; route: 0.604, 36.461%; tC2Q: 0.444, 26.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.174</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/I0</td>
</tr>
<tr>
<td>186.783</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/F</td>
</tr>
<tr>
<td>187.039</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 46.506%; route: 0.256, 19.581%; tC2Q: 0.444, 33.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.533</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.803, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.531</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.802, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.528</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.798, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.524</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.795, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.524</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.795, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>186.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>185.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>186.524</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>186.331</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>186.512</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1/CLK</td>
</tr>
<tr>
<td>186.482</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
<tr>
<td>186.449</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.795, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>250.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>251.187</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.146</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>251.290</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>251.320</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td>251.331</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.561, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>250.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>251.187</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.146</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>251.290</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>251.320</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td>251.331</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.561, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>250.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>251.190</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.146</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>251.290</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>251.320</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td>251.331</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.564, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>reset_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>reset_n</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/I</td>
</tr>
<tr>
<td>500.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>267</td>
<td>IOB16[A]</td>
<td>reset_n_ibuf/O</td>
</tr>
<tr>
<td>501.184</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.146</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>PLL_L</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>501.282</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0/CLK</td>
</tr>
<tr>
<td>501.312</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0</td>
</tr>
<tr>
<td>501.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.657</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.559, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rtc_counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rtc_counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>rtc_counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rtc_counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rtc_counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>rtc_counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rtc_counter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rtc_counter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>rtc_counter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rtc_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rtc_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>rtc_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_EMPU/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_EMPU/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.275</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.405</td>
<td>1.146</td>
<td>tCL</td>
<td>FF</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.664</td>
<td>1.146</td>
<td>tCL</td>
<td>RR</td>
<td>u_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>19.801</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_EMPU/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>324</td>
<td>sys_clk</td>
<td>-2.268</td>
<td>0.195</td>
</tr>
<tr>
<td>267</td>
<td>reset_n_d</td>
<td>-3.575</td>
<td>0.496</td>
</tr>
<tr>
<td>38</td>
<td>i2c_al</td>
<td>13.788</td>
<td>3.045</td>
</tr>
<tr>
<td>19</td>
<td>core_ack</td>
<td>12.528</td>
<td>1.722</td>
</tr>
<tr>
<td>18</td>
<td>c_state_16_8</td>
<td>16.183</td>
<td>0.984</td>
</tr>
<tr>
<td>17</td>
<td>ctr[7]</td>
<td>12.042</td>
<td>2.060</td>
</tr>
<tr>
<td>17</td>
<td>core_cmd[0]</td>
<td>13.997</td>
<td>1.471</td>
</tr>
<tr>
<td>17</td>
<td>n105_3</td>
<td>12.852</td>
<td>0.986</td>
</tr>
<tr>
<td>16</td>
<td>cnt_15_10</td>
<td>13.068</td>
<td>1.689</td>
</tr>
<tr>
<td>16</td>
<td>n26_3</td>
<td>12.042</td>
<td>1.464</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C1</td>
<td>59.72%</td>
</tr>
<tr>
<td>R9C23</td>
<td>51.39%</td>
</tr>
<tr>
<td>R9C1</td>
<td>51.39%</td>
</tr>
<tr>
<td>R9C11</td>
<td>51.39%</td>
</tr>
<tr>
<td>R8C11</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C7</td>
<td>48.61%</td>
</tr>
<tr>
<td>R8C12</td>
<td>48.61%</td>
</tr>
<tr>
<td>R8C27</td>
<td>47.22%</td>
</tr>
<tr>
<td>R8C28</td>
<td>47.22%</td>
</tr>
<tr>
<td>R9C10</td>
<td>45.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
