\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{class_analog_input}{Analog\+Input}} }{\pageref{class_analog_input}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_analog_module_v1__0}{Analog\+Module\+V1\+\_\+0}} }{\pageref{class_analog_module_v1__0}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_analog_output}{Analog\+Output}} \\*Analog output interface implementation }{\pageref{class_analog_output}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_a_x22531_1_1_burst_response}{MAX22531\+::\+Burst\+Response}} }{\pageref{struct_m_a_x22531_1_1_burst_response}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_bus_module_v1__0}{Bus\+Module\+V1\+\_\+0}} }{\pageref{class_bus_module_v1__0}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_c_a_n_core}{CANCore}} }{\pageref{class_c_a_n_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_c_a_n_interface}{CANInterface}} }{\pageref{class_c_a_n_interface}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n_core_1_1_c_a_n_message}{CANCore\+::\+CANMessage}} }{\pageref{struct_c_a_n_core_1_1_c_a_n_message}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_c_a_n_tram_core}{CANTram\+Core}} \\*This static class serves as the core manager for the CANTram modular system. It handles module attachment, GPIO management, hardware resource allocation and cyclic updates of the modules }{\pageref{class_c_a_n_tram_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_c_a_n_tram_module}{CANTram\+Module}} }{\pageref{class_c_a_n_tram_module}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_s_o1_i813_t_1_1_data}{ISO1\+I813\+T\+::\+Data}} }{\pageref{struct_i_s_o1_i813_t_1_1_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_s_o1_i813_t_1_1_diag}{ISO1\+I813\+T\+::\+Diag}} }{\pageref{struct_i_s_o1_i813_t_1_1_diag}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_digital_input}{Digital\+Input}} }{\pageref{class_digital_input}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_digital_module_v1__0}{Digital\+Module\+V1\+\_\+0}} }{\pageref{class_digital_module_v1__0}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_digital_output}{Digital\+Output}} }{\pageref{class_digital_output}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_e_s_p32___c_a_n_core}{ESP32\+\_\+\+CANCore}} }{\pageref{class_e_s_p32___c_a_n_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_e_s_p32___i2_c_core}{ESP32\+\_\+\+I2\+CCore}} }{\pageref{class_e_s_p32___i2_c_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_e_s_p32___u_a_r_t}{ESP32\+\_\+\+UART}} }{\pageref{class_e_s_p32___u_a_r_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_e_s_p32_p_w_m_core}{ESP32\+PWMCore}} }{\pageref{class_e_s_p32_p_w_m_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_hardware_resource}{Hardware\+Resource}} \\*Base class for hardware resources like UART, SPI, I2C, PWM, etc }{\pageref{class_hardware_resource}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_i2_c_core}{I2\+CCore}} }{\pageref{class_i2_c_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_i2_c_interface}{I2\+CInterface}} }{\pageref{class_i2_c_interface}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_interface}{Interface}} }{\pageref{class_interface}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_i_s_o1_h816_g}{ISO1\+H816G}} }{\pageref{class_i_s_o1_h816_g}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_i_s_o1_i813_t}{ISO1\+I813T}} }{\pageref{class_i_s_o1_i813_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_main_module_v1__0}{Main\+Module\+V1\+\_\+0}} }{\pageref{class_main_module_v1__0}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_m_a_x22531}{MAX22531}} }{\pageref{class_m_a_x22531}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_output_definition}{Output\+Definition}} \\*Describes an available output (GPIO or shift register bit) }{\pageref{class_output_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_output_provider}{Output\+Provider}} \\*Abstract interface for providers that control outputs }{\pageref{class_output_provider}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_p_w_m_core}{PWMCore}} }{\pageref{class_p_w_m_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_p_w_m_output_provider}{PWMOutput\+Provider}} \\*Extended output provider interface for PWM-\/capable outputs }{\pageref{class_p_w_m_output_provider}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_relais_interface}{Relais\+Interface}} }{\pageref{class_relais_interface}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_relais_module_v1__0}{Relais\+Module\+V1\+\_\+0}} }{\pageref{class_relais_module_v1__0}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_chip}{SPIChip}} }{\pageref{class_s_p_i_chip}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_u_a_r_t_core}{UARTCore}} \\*Base class for platform-\/specific UART implementations }{\pageref{class_u_a_r_t_core}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_u_a_r_t_interface}{UARTInterface}} }{\pageref{class_u_a_r_t_interface}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_u_a_r_t_provider}{UARTProvider}} \\*Abstract interface for objects that supply a \doxylink{class_u_a_r_t_core}{UARTCore} instance }{\pageref{class_u_a_r_t_provider}}{}
\end{DoxyCompactList}
