# ğŸŒ¸ Week-4 RISC-V Tapeout Program ğŸš€

Welcome to **Week 4** of my RISC-V Tapeout journey!  
This repository documents my *hands-on learning and experiments* with **Sky130 PDK**, **Ngspice**, and **CMOS circuit design** concepts.

---

## ğŸ”— Previous Week
ğŸ“˜ [Week-3 RISC-V Tapeout Program](https://github.com/Meenakshi-2627/Week_3-RISC-V_Tapeout_Program)

---

## ğŸ“ Repository Overview

Each day of this week focuses on understanding CMOS design at the transistor level â€”  
from inverter basics to device variation studies.

| Day | Topics Covered | Folder Link |
|-----|----------------|--------------|
| **Day 1** | CMOS Inverter & Characterization | [ğŸ”— View Folder](./Day-1) |
| **Day 2** | Transistor-Level Design & Simulation | [ğŸ”— View Folder](./Day-2) |
| **Day 3** | Inverter Transfer Characteristics (VTC) | [ğŸ”— View Folder](./Day-3) |
| **Day 4** | Noise Margin & Power Analysis | [ğŸ”— View Folder](./Day-4) |
| **Day 5** | Device Variation & Final Summary | [ğŸ”— View Folder](./Day-5) |

---

## ğŸ§  Weekly Focus

### ğŸ“˜ Concepts Covered
- CMOS inverter working principle  
- Voltage Transfer Characteristics (VTC)  
- Power dissipation and noise margin analysis  
- Process variation and performance impact  

### ğŸ§° Tools Used
- **Ngspice** â†’ Circuit Simulation  
- **GTKWave** â†’ Waveform Visualization  
- **Sky130 PDK** â†’ Device Models  

---

## ğŸŒ¼ Learning Highlights
- Deep dive into transistor-level design  
- Analytical study of CMOS behavior using real device parameters  
- Hands-on SPICE waveform interpretation  
- Understanding fabrication-level variations with Sky130 models  

---

## ğŸª¶ Author
**Meenakshi**  
ğŸ“ B.E (ECE) | RISC-V Enthusiast  
ğŸ“… *Week 4 of RISC-V Tapeout Program*  
ğŸ“ India  

---