set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Pipeline.vo Pipeline_v.sdo}}
	{{"Fast Model"} {Pipeline_fast.vo Pipeline_v_fast.sdo}}
}
