;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @2, @90
	DJN 10, 10
	SUB @-127, 100
	SLT 12, @10
	SUB @-127, 100
	CMP <0, @2
	SPL <121, 103
	DJN 0, 400
	JMP @2, -103
	JMZ 12, <10
	JMN @12, #200
	SLT <0, @2
	SPL -120, -600
	ADD 10, 31
	ADD 10, 31
	SPL -207, @-120
	MOV -702, 18
	MOV -702, 18
	ADD 210, 32
	JMZ 20, <32
	JMZ 20, <32
	DJN 0, #2
	SPL 10, 10
	ADD 10, 31
	SUB @-127, 100
	ADD 10, 31
	SUB <0, @2
	SUB <0, @2
	SUB @1, 3
	SPL 0, #2
	ADD #270, <1
	ADD 10, 9
	SUB #200, @0
	SUB #200, @0
	SUB -207, <-120
	DJN -1, @-20
	SLT 20, @12
	SLT <0, @2
	ADD 10, 31
	ADD 10, 31
	SUB <0, @2
	SUB 10, 10
	SUB 10, 10
	DJN -1, @-20
	MOV -1, <-20
