Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  4 15:06:39 2023
| Host         : 404NOTFOUND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_timing_summary_routed.rpt -pb led_timing_summary_routed.pb -rpx led_timing_summary_routed.rpx -warn_on_violation
| Design       : led
| Device       : xa7z020-clg400
| Speed File   : -1Q  PRODUCTION 1.09 2014-09-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.323        0.000                      0                   35        0.080        0.000                      0                   35        9.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.323        0.000                      0                   35        0.080        0.000                      0                   35        9.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.323ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 2.282ns (48.435%)  route 2.429ns (51.565%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  timer_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    timer_cnt_reg[20]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.492 r  timer_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.492    timer_cnt_reg[24]_i_1_n_6
    SLICE_X113Y105       FDCE                                         r  timer_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  timer_cnt_reg[25]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                 15.323    

Slack (MET) :             15.418ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 2.187ns (47.374%)  route 2.429ns (52.626%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  timer_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    timer_cnt_reg[20]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.397 r  timer_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.397    timer_cnt_reg[24]_i_1_n_5
    SLICE_X113Y105       FDCE                                         r  timer_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  timer_cnt_reg[26]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 15.418    

Slack (MET) :             15.434ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 2.171ns (47.191%)  route 2.429ns (52.809%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  timer_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    timer_cnt_reg[20]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.381 r  timer_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.381    timer_cnt_reg[24]_i_1_n_7
    SLICE_X113Y105       FDCE                                         r  timer_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  timer_cnt_reg[24]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                 15.434    

Slack (MET) :             15.437ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.168ns (47.156%)  route 2.429ns (52.844%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.378 r  timer_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.378    timer_cnt_reg[20]_i_1_n_6
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[21]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                 15.437    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.147ns (46.914%)  route 2.429ns (53.086%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.357 r  timer_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.357    timer_cnt_reg[20]_i_1_n_4
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[23]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.532ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 2.073ns (46.041%)  route 2.429ns (53.959%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.283 r  timer_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.283    timer_cnt_reg[20]_i_1_n_5
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[22]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                 15.532    

Slack (MET) :             15.548ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.057ns (45.849%)  route 2.429ns (54.151%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    timer_cnt_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.267 r  timer_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.267    timer_cnt_reg[20]_i_1_n_7
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  timer_cnt_reg[20]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 15.548    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 2.054ns (45.813%)  route 2.429ns (54.187%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.264 r  timer_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.264    timer_cnt_reg[16]_i_1_n_6
    SLICE_X113Y103       FDCE                                         r  timer_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  timer_cnt_reg[17]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y103       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.572ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 2.033ns (45.558%)  route 2.429ns (54.442%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.243 r  timer_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.243    timer_cnt_reg[16]_i_1_n_4
    SLICE_X113Y103       FDCE                                         r  timer_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  timer_cnt_reg[19]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y103       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 15.572    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.959ns (44.640%)  route 2.429ns (55.360%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.608     1.608 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.813    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.914 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.866     5.780    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.456     6.236 f  timer_cnt_reg[2]/Q
                         net (fo=2, routed)           1.135     7.371    timer_cnt_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  led[3]_i_8/O
                         net (fo=1, routed)           0.452     7.947    led[3]_i_8_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  led[3]_i_5/O
                         net (fo=27, routed)          0.842     8.913    led[3]_i_5_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.124     9.037 r  timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.037    timer_cnt[0]_i_5_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.588    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    timer_cnt_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.169 r  timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.169    timer_cnt_reg[16]_i_1_n_5
    SLICE_X113Y103       FDCE                                         r  timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.860    25.385    sys_clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  timer_cnt_reg[18]/C
                         clock pessimism              0.404    25.788    
                         clock uncertainty           -0.035    25.753    
    SLICE_X113Y103       FDCE (Setup_fdce_C_D)        0.062    25.815    timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.815    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 15.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.369ns (68.588%)  route 0.169ns (31.412%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.141 r  timer_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.141    timer_cnt_reg[4]_i_1_n_7
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[4]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.380ns (69.217%)  route 0.169ns (30.783%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.152 r  timer_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.152    timer_cnt_reg[4]_i_1_n_5
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[6]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.405ns (70.558%)  route 0.169ns (29.442%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.177 r  timer_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.177    timer_cnt_reg[4]_i_1_n_6
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[5]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.405ns (70.558%)  route 0.169ns (29.442%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.177 r  timer_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    timer_cnt_reg[4]_i_1_n_4
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  timer_cnt_reg[7]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.408ns (70.711%)  route 0.169ns (29.289%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.126 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.126    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.180 r  timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.180    timer_cnt_reg[8]_i_1_n_7
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[8]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.419ns (71.259%)  route 0.169ns (28.741%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.126 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.126    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.191 r  timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.191    timer_cnt_reg[8]_i_1_n_5
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[10]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.444ns (72.431%)  route 0.169ns (27.569%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.126 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.126    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.216 r  timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.216    timer_cnt_reg[8]_i_1_n_4
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[11]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.444ns (72.431%)  route 0.169ns (27.569%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.126 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.126    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.216 r  timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.216    timer_cnt_reg[8]_i_1_n_6
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  timer_cnt_reg[9]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.447ns (72.566%)  route 0.169ns (27.435%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.126 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.126    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.165 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.165    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.219 r  timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.219    timer_cnt_reg[12]_i_1_n_7
    SLICE_X113Y102       FDCE                                         r  timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y102       FDCE                                         r  timer_cnt_reg[12]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y102       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.458ns (73.047%)  route 0.169ns (26.953%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.912    timer_cnt_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.954 r  timer_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.954    timer_cnt[0]_i_2_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.086 r  timer_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.087    timer_cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.126 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.126    timer_cnt_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.165 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.165    timer_cnt_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.230 r  timer_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.230    timer_cnt_reg[12]_i_1_n_5
    SLICE_X113Y102       FDCE                                         r  timer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y102       FDCE                                         r  timer_cnt_reg[14]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y102       FDCE (Hold_fdce_C_D)         0.105     2.061    timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X112Y103  led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y103  led_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X112Y101  led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y101  led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y99   timer_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y101  timer_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y101  timer_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y102  timer_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y102  timer_cnt_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  timer_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  timer_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  timer_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y103  timer_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y104  timer_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y104  timer_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y104  timer_cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y104  timer_cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   timer_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   timer_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   timer_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   timer_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  led_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  led_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y101  led_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X112Y101  led_reg[2]/C



