#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Sun Jun  5 21:56:42 2022
# Process ID: 57224
# Current directory: C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54440 C:\Users\user\Documents\GitHub\NCTUCourses\CO2022SPRING\project_2\project_2.xpr
# Log file: C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.891 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/CO_P4_test_1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/CO_P4_test_2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_CPU_1
INFO: [VRFC 10-2458] undeclared symbol ID_EX_CTRL, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:27]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_CTRL, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:28]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_CTRL, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:29]
ERROR: [VRFC 10-2951] 'ID_EX_CTRL' is not a constant [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:138]
ERROR: [VRFC 10-2951] 'EX_MEM_CTRL' is not a constant [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:186]
ERROR: [VRFC 10-2951] 'MEM_WB_CTRL' is not a constant [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:204]
ERROR: [VRFC 10-2865] module 'Pipe_CPU_1' ignored due to previous errors [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/CO_P4_test_1.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/CO_P4_test_2.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_CPU_1
INFO: [VRFC 10-2458] undeclared symbol ID_EX_CTRL, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:27]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_CTRL, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:28]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_CTRL, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:29]
ERROR: [VRFC 10-2951] 'ID_EX_CTRL' is not a constant [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:138]
ERROR: [VRFC 10-2951] 'EX_MEM_CTRL' is not a constant [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:186]
ERROR: [VRFC 10-2951] 'MEM_WB_CTRL' is not a constant [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:204]
ERROR: [VRFC 10-2865] module 'Pipe_CPU_1' ignored due to previous errors [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_4/lab4_code/Pipe_CPU_1.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 22:08:08 2022...
