// Seed: 4013962346
module module_0 #(
    parameter id_1 = 32'd3
) (
    _id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_1 = 0;
  input wire _id_1;
  logic [7:0] id_3[id_1 : id_1];
  parameter id_4 = 1;
  assign id_3[-1 : 1] = "";
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    input tri1 id_9,
    input wor id_10
);
  wire [-1 : 1] id_12;
  wire id_13;
  assign #id_14 id_0 = id_8;
  module_0 modCall_1 (
      id_14,
      id_13
  );
endmodule
