// Seed: 2027792732
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_3 = 0;
  logic id_10;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6,
    output logic id_7,
    output tri0 id_8
);
  assign id_4 = id_5;
  logic id_10;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_1,
      id_5,
      id_8,
      id_8
  );
  logic [-1 : -1] id_11;
  initial begin : LABEL_0
    id_11 <= 1;
    `define pp_12 0
    @(posedge 1) $signed(7);
    ;
    SystemTFIdentifier;
    `pp_12 = id_3;
    id_7 <= -1;
  end
endmodule
