

================================================================
== Vitis HLS Report for 'node12'
================================================================
* Date:           Wed Sep 25 12:58:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.649 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4194321|  4194321|  13.967 ms|  13.967 ms|  4194321|  4194321|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop27_loop28_loop29  |  4194319|  4194319|        17|          1|          1|  4194304|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      407|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |     1024|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      798|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1024|     5|     1259|     1001|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       76|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       25|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U3  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v125_U  |node12_v125_RAM_AUTO_1R1W  |        0|  0|   0|    1|    4096|   32|     1|       131072|
    |v126_U  |node12_v126_RAM_AUTO_1R1W  |     1024|  0|   0|    0|  524288|   32|     1|     16777216|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |                           |     1024|  0|   0|    1|  528384|   64|     2|     16908288|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln306_1_fu_227_p2               |         +|   0|  0|  30|          23|           1|
    |add_ln306_fu_236_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln307_1_fu_266_p2               |         +|   0|  0|  28|          21|           1|
    |add_ln307_fu_330_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln308_fu_367_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln314_fu_398_p2                 |         +|   0|  0|  26|          19|          19|
    |add_ln320_fu_449_p2                 |         +|   0|  0|  19|          12|          12|
    |empty_8_fu_430_p2                   |         +|   0|  0|  20|          13|          13|
    |and_ln306_fu_324_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_340                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_read_state2       |       and|   0|  0|   2|           1|           1|
    |cmp11_fu_260_p2                     |      icmp|   0|  0|  12|           4|           1|
    |cmp20_fu_441_p2                     |      icmp|   0|  0|  18|          11|           1|
    |cmp35_fu_390_p2                     |      icmp|   0|  0|  17|          10|           2|
    |icmp_ln306_fu_221_p2                |      icmp|   0|  0|  31|          23|          24|
    |icmp_ln307_fu_242_p2                |      icmp|   0|  0|  28|          21|          20|
    |icmp_ln308_fu_318_p2                |      icmp|   0|  0|  18|          10|          11|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln306_fu_308_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln307_1_fu_342_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln307_fu_336_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln306_1_fu_248_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln306_fu_301_p3              |    select|   0|  0|  11|           1|           1|
    |select_ln307_1_fu_355_p3            |    select|   0|  0|  11|           1|          11|
    |select_ln307_2_fu_272_p3            |    select|   0|  0|  21|           1|           1|
    |select_ln307_fu_347_p3              |    select|   0|  0|  10|           1|           1|
    |v133_fu_472_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln306_fu_313_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 407|         210|         141|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   21|         42|
    |ap_sig_allocacmp_v127_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v128_load              |   9|          2|   11|         22|
    |ap_sig_allocacmp_v129_load              |   9|          2|   10|         20|
    |indvar_flatten15_fu_96                  |   9|          2|   23|         46|
    |indvar_flatten_fu_88                    |   9|          2|   21|         42|
    |v127_fu_92                              |   9|          2|    4|          8|
    |v128_fu_84                              |   9|          2|   11|         22|
    |v129_fu_80                              |   9|          2|   10|         20|
    |v164_blk_n                              |   9|          2|    1|          2|
    |v165_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  142|        284|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln320_reg_592                                 |  12|   0|   12|          0|
    |add_ln320_reg_592_pp0_iter4_reg                   |  12|   0|   12|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp11_reg_542                                     |   1|   0|    1|          0|
    |cmp11_reg_542_pp0_iter1_reg                       |   1|   0|    1|          0|
    |cmp20_reg_587                                     |   1|   0|    1|          0|
    |cmp35_reg_573                                     |   1|   0|    1|          0|
    |empty_reg_562                                     |  10|   0|   10|          0|
    |icmp_ln306_reg_524                                |   1|   0|    1|          0|
    |icmp_ln307_reg_528                                |   1|   0|    1|          0|
    |indvar_flatten15_fu_96                            |  23|   0|   23|          0|
    |indvar_flatten_fu_88                              |  21|   0|   21|          0|
    |or_ln307_reg_546                                  |   1|   0|    1|          0|
    |select_ln307_1_reg_556                            |  11|   0|   11|          0|
    |select_ln307_1_reg_556_pp0_iter2_reg              |  11|   0|   11|          0|
    |select_ln307_reg_550                              |  10|   0|   10|          0|
    |select_ln307_reg_550_pp0_iter2_reg                |  10|   0|   10|          0|
    |trunc_ln307_reg_536                               |   3|   0|    3|          0|
    |v125_addr_reg_607                                 |  12|   0|   12|          0|
    |v126_addr_reg_577                                 |  19|   0|   19|          0|
    |v127_fu_92                                        |   4|   0|    4|          0|
    |v128_fu_84                                        |  11|   0|   11|          0|
    |v129_fu_80                                        |  10|   0|   10|          0|
    |v132_reg_597                                      |  32|   0|   32|          0|
    |v133_reg_613                                      |  32|   0|   32|          0|
    |v134_reg_618                                      |  32|   0|   32|          0|
    |v135_reg_623                                      |  32|   0|   32|          0|
    |v142_load1_fu_100                                 |  32|   0|   32|          0|
    |v165_read_reg_568                                 |  32|   0|   32|          0|
    |cmp20_reg_587                                     |  64|  32|    1|          0|
    |cmp35_reg_573                                     |  64|  32|    1|          0|
    |icmp_ln306_reg_524                                |  64|  32|    1|          0|
    |or_ln307_reg_546                                  |  64|  32|    1|          0|
    |trunc_ln307_reg_536                               |  64|  32|    3|          0|
    |v125_addr_reg_607                                 |  64|  32|   12|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 798| 192|  433|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node12|  return value|
|v165_dout            |   in|   32|     ap_fifo|          v165|       pointer|
|v165_num_data_valid  |   in|   20|     ap_fifo|          v165|       pointer|
|v165_fifo_cap        |   in|   20|     ap_fifo|          v165|       pointer|
|v165_empty_n         |   in|    1|     ap_fifo|          v165|       pointer|
|v165_read            |  out|    1|     ap_fifo|          v165|       pointer|
|v164_din             |  out|   32|     ap_fifo|          v164|       pointer|
|v164_num_data_valid  |   in|   13|     ap_fifo|          v164|       pointer|
|v164_fifo_cap        |   in|   13|     ap_fifo|          v164|       pointer|
|v164_full_n          |   in|    1|     ap_fifo|          v164|       pointer|
|v164_write           |  out|    1|     ap_fifo|          v164|       pointer|
|v142_address0        |  out|   13|   ap_memory|          v142|         array|
|v142_ce0             |  out|    1|   ap_memory|          v142|         array|
|v142_q0              |   in|   32|   ap_memory|          v142|         array|
+---------------------+-----+-----+------------+--------------+--------------+

