1. CPUåŸç†. æ‰€è¬‚CPU(central processing unit), å…¶å¯¦å°±æ˜¯"é‹ç®—å™¨", æœ€ç°¡å–®çš„CPUå…¶å¯¦å°±æ˜¯åŠ æ³•å™¨(ç•¶ç„¶é€™æ˜¯æ¥µåº¦ç°¡åŒ–çš„ç‹€æ³, ç¾ä»£CPUé é ä¸åª). æˆ‘é€™è£¡èªªçš„åŠ æ³•å™¨(1ä½å…ƒå…¨åŠ æ³•å™¨, 1-bit full adder), å³æ˜¯äºŒé€²ä½èµ·å¯ä»¥æœ‰ä¸‰å€‹è¼¸å…¥, input(A, B, C_in), å…©å€‹è¼¸å‡º, output(C_out, S), å…¶ä¸­A, B, C_in, C_out, Séƒ½æ˜¯äºŒé€²ä½, åªèƒ½æ˜¯0, æˆ–1. åŠ æ³•å™¨çš„ç‰©ç†å¯¦ç¾ä»°è³´é›»è·¯è¨­è¨ˆ, é‚è¼¯ä¸Šçš„å¯¦ç¾ä»°è³´"é‚è¼¯é–˜"çš„è¨­è¨ˆ, å°±æ˜¯é‚£äº›ANDé–€, oré–€, noté–€æœ‰çš„æ²’çš„. å°‡è¨±å¤šåŠ æ³•å™¨ä¸¦è¯å†ä¸€èµ·å°±è®Šæˆå¯ä»¥è¨ˆç®—å¤šä½å…ƒç®—æ•¸çš„åŠ æ³•å™¨, æ¯ä¸€å€‹åŠ æ³•å™¨éƒ½è¡¨ç¤ºä¸€å€‹ä½å…ƒ, ä¾‹å¦‚0101+0001=0110, å°±æ˜¯ç”±å››å€‹åŠ æ³•å™¨æ§‹æˆ, ä»£è¡¨å››ä½å…ƒäºŒé€²æ¨¹çš„å®¶æ³•, ä»–çš„è¼¸å‡ºåŒæ¨£ä¹Ÿæ˜¯å››ä½å…ƒ.
	reference: (ä¸€å€‹ç²¾ç°¡ä½†æº–ç¢ºçš„è§£èªª)
	https://blog.codylab.com/how-cpu-works/
	A. ç¾ä»£CPUçš„æ§‹æˆ, ä¸»è¦æ˜¯ç®—è¡“é‚è¼¯å–®å…ƒ(ALU, Arithmetic logic unit), æ§åˆ¶å–®å…ƒ(CU, control unit), å¯„å­˜å™¨/æš«å­˜å™¨(register)
		a. CU, CPUæ˜¯é›»è…¦çš„å¤§è…¦ï¼Œè€Œ Control Unitæ˜¯CPUçš„è‰¦é•·ï¼Œè² è²¬ç™¼è™Ÿå¸ä»¤è² è²¬å«ALUé‹ç®—è·Ÿæ§åˆ¶æš«å­˜å™¨
		b. ALU, è² è²¬å¯¦éš›é‹ç®—çš„éƒ¨ä»½ï¼ŒInput ç”± Control Unit æ§åˆ¶ï¼Œé‹ç®—å®Œçš„çµæœé€é Output æˆ–æ˜¯ Flags ä¾†è®“ Control Unit çŸ¥é“çµæœ
		c. register, registeræ™‚å¸¸è¢«æ‹¿ä¾†èˆ‡ramæ¯”è¼ƒ, å› ç‚ºå…©è€…é™¤äº†é€Ÿåº¦ä¸åŒ, ä¼¼ä¹åŠŸèƒ½å’Œç›®çš„æ˜¯å®Œå…¨ä¸€æ¨£çš„, è¦ç†è§£å€åˆ¥, å¿…é ˆå…ˆæœ‰"Memory Hierarchy(è¨˜æ†¶é«”ç­‰ç´š)"çš„æ¦‚å¿µ(ref: https://shihyu.github.io/books/ch17s05.html), ç¾ä»£é›»è…¦çš„memory hierarchyæœ‰å››å±¤çµæ§‹, ä¾ç…§è¨ªå•é€Ÿåº¦ç”±å¿«åˆ°æ…¢ç‚ºCPU register, cache, memory, hard disk(åŒ…å«å›ºæ…‹ç¡¬ç›¤).  æˆæœ¬ç”±é«˜åˆ°ä½ä¹Ÿæ˜¯ç›¸åŒæ’åº. æ’‡é™¤æˆæœ¬å•é¡Œ, ç‚ºä½•ä¸æŠŠæ‰€æœ‰çš„è¨˜æ†¶é«”éƒ½ç”¨registerä»£æ›¿? æ›´å¤šæ›´å¤§çš„registeré›£é“ä¸å¥½å—? å…¶å¯¦ç†ç”±åœ¨æ–¼registerä¸ç­‰åŒæ–¼ram, åœ¨ramä¸­, è¶Šå¤šramè¶Šå¥½, ä½†æ˜¯cpuä¸­æ¯ä¸€å€‹registeréƒ½å’ŒALUä»¥åŠUCé€£çµ, å¤ªå¤šçš„registeræœƒè®“æ•´å€‹ç·šè·¯éæ–¼å£…æ“ , é€™äº›ç‰©ç†é›»ç·šè·¯çš„é›»ä¿¡è™Ÿæœ‰æ©Ÿç‡å½¼æ­¤å½±éŸ¿, ä¸”è§£ç¢¼å™¨ä¹Ÿè¦å¤šèŠ±äº›æ™‚é–“, è©³ç´°åŸå› éœ€è¦å­¸ç¿’ICè¨­è¨ˆåŠç›¸é—œç‰©ç†å­¸æ‰èƒ½å¾¹åº•å¼„æ¸…æ¥š, å¾16å€‹registerè®Šæˆ32å€‹register, å‰‡å¤šå‡ºä¸æ­¢16å€‹ç·šè·¯(å› ç‚ºæ¯å€‹registeréƒ½è¦å’Œå…¶ä»–å–®å…ƒé€£çµ)
			ğŸ˜Š. Instruction register: æŠŠæŒ‡ä»¤çš„ç¨®é¡è¼¸å‡ºåˆ° Control Unit
			ğŸ˜Š. Instruction address register: ä¸‹ä¸€å€‹æŒ‡ä»¤æ‰€åœ¨çš„ address è¼¸å‡ºåˆ° memory address register
			ğŸ˜Š. Memory address register: æŠŠ address è¼¸å‡ºåˆ° Memory
		d. åŒ¯æµæ’, ALU, Control Unit å’Œ Register é€éå…±ç”¨çš„BUSä¾†è½‰ç§»è³‡æ–™

	B. CPUåŸºæœ¬æŒ‡ä»¤é›†:
		"Load" a number from RAM into the CPU
		"ADD" two numbers toether
		"STORE" a number from the CPU back out to RAM
		"COMPARE" one number with another
		"JUMP" IF Condition to another address in RAM
		"JUMP" to another address in RAM
		"OUT"put to a device such as a monitor
		"IN"put to from a device such as a keyboard

	C. RAM, ä¸æ˜¯CPUçš„ä¸€éƒ¨åˆ†, ä½†CPUä¸»è¦èˆ‡RAMäº’å‹•. RAMä¸»è¦åˆ†å…©éƒ¨ä»½ï¼ŒAddress å’Œ Dataã€‚CPU å¯ä»¥è¦æ±‚å¾æŸå€‹ Address è®€å‡º Dataã€‚è€ŒRAMçš„Dataåˆå¯ä»¥åˆ†æˆå¥½å¹¾ç¨®é¡å‹: - æŒ‡ä»¤é›† - æ•¸å­— - å¦ä¸€å€‹è¨˜æ†¶é«”ä½ç½® - å­—å…ƒ

