INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_parta1_6_top glbl -prj parta1_6.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s parta1_6 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/parta1_6.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_parta1_6_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/parta1_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parta1_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution6/sim/verilog/parta1_6_mac_mulabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parta1_6_mac_mulabkb_DSP48_0
INFO: [VRFC 10-311] analyzing module parta1_6_mac_mulabkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parta1_6_mac_mulabkb_DSP48_0
Compiling module xil_defaultlib.parta1_6_mac_mulabkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.parta1_6
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.apatb_parta1_6_top
Compiling module work.glbl
Built simulation snapshot parta1_6
