{"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent\/all","interfaceLanguage":"swift"},"schemaVersion":{"minor":3,"major":0,"patch":0},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"all","kind":"identifier"}]}]}],"kind":"symbol","metadata":{"modules":[{"name":"VHDLParsing"}],"title":"IncludeComponent.all","role":"symbol","symbolKind":"case","externalID":"s:11VHDLParsing16IncludeComponentO3allyA2CmF","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"all"}],"roleHeading":"Case"},"abstract":[{"text":"The ","type":"text"},{"code":"all","type":"codeVoice"},{"text":" keyword.","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/includecomponent\/all"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent/all":{"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"all","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent\/all","url":"\/documentation\/vhdlparsing\/includecomponent\/all","type":"topic","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"all","type":"codeVoice"},{"text":" keyword.","type":"text"}],"title":"IncludeComponent.all","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent":{"url":"\/documentation\/vhdlparsing\/includecomponent","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IncludeComponent","kind":"identifier"}],"type":"topic","title":"IncludeComponent","kind":"symbol","navigatorTitle":[{"text":"IncludeComponent","kind":"identifier"}],"abstract":[{"text":"A type for describing individual components in a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" use-statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}