
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018619                       # Number of seconds simulated
sim_ticks                                 18618839000                       # Number of ticks simulated
final_tick                                18618839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146298                       # Simulator instruction rate (inst/s)
host_op_rate                                   147523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9146134                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886124                       # Number of bytes of host memory used
host_seconds                                  2035.71                       # Real time elapsed on the host
sim_insts                                   297819084                       # Number of instructions simulated
sim_ops                                     300313867                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           22848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           68800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            5184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data            6016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            1280                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data           10880                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst            2560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data            6592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            2624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data            7936                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            2496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data            7360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst            1856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data           19072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data           22400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst            2752                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data           22016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data           17728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            1408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data            8448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst             320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data            7616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst             704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data            7744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data            8960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst            1088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data           11072                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst            3776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data           10240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            3712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data            5504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               304448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        22848                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         5184                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         2624                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         2496                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst         1856                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst         2752                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst          320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst         1088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst         3776                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks         8000                       # Number of bytes written to this memory
system.physmem.bytes_written::total              8000                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              357                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data             1075                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               81                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data               94                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               20                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data              170                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               40                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data              103                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               41                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data              124                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               39                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data              115                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               29                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data              298                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data              350                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               43                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data              344                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               22                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data              277                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               22                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data              132                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst                5                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data              119                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data              121                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst               11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data              140                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst               17                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data              173                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               59                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data              160                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               58                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data               86                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             125                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  125                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst            1227144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data            3695182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst             278428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data             323114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              68748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data             584354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst             137495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data             354050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst             140933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data             426235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst             134058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data             395299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              99684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            1024339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              72185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            1203083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst             147807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            1182458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              75622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data             952154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              75622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data             453734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst              17187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data             409048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst              37811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data             415923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst              37811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data             481233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst              58435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data             594667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst             202805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data             549981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst             199368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data             295615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16351610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst       1227144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst        278428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         68748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst        137495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst        140933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst        134058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         99684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         72185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst        147807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         75622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         75622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst         17187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst         37811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst         37811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst         58435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst        202805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst        199368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3011144                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            429672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 429672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            429672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst           1227144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data           3695182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst            278428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data            323114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             68748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data            584354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst            137495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data            354050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst            140933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data            426235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst            134058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data            395299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             99684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           1024339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             72185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           1203083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst            147807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           1182458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             75622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data            952154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             75622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data            453734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst             17187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data            409048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst             37811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data            415923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst             37811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data            481233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst             58435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data            594667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst            202805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data            549981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst            199368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data            295615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16781283                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups               9296753                       # Number of BP lookups
system.cpu00.branchPred.condPredicted         9291059                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             868                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups            9289722                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits               9289179                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.994155                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  2631                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               63                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls             191601                       # Number of system calls
system.cpu00.numCycles                       18618840                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            14693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                     46474717                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                   9296753                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches          9291810                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18595153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  1911                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    7766                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 309                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         18610966                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.497498                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.506574                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  19539      0.10%      0.10% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   3021      0.02%      0.12% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                9287386     49.90%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                9301020     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           18610966                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499320                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.496112                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  13544                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6916                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                18589116                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 641                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  749                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               2638                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts             46476475                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 464                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  749                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  14321                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   656                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3885                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                18588897                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2458                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts             46475094                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.SQFullEvents                 2349                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          46477037                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           213771289                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups       46477080                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            46466801                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  10236                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               85                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1164                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           18573830                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           9290752                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads         9284083                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores        9283995                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                 46472577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               110                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                46470419                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             258                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          6725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        15494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     18610966                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.496938                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.711587                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             19077      0.10%      0.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2328378     12.51%     12.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           4648492     24.98%     37.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          11615019     62.41%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      18610966                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            18606424     40.04%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.04% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           18573513     39.97%     80.01% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           9290471     19.99%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             46470419                       # Type of FU issued
system.cpu00.iq.rate                         2.495882                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        111552030                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        46479446                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     46468896                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             46470403                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads        9284139                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1756                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          688                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  749                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   542                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 118                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts          46472708                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             513                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            18573830                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts            9290752                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           89                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          616                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                705                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            46469549                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            18573267                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             870                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          21                       # number of nop insts executed
system.cpu00.iew.exec_refs                   27863576                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                9294718                       # Number of branches executed
system.cpu00.iew.exec_stores                  9290309                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.495835                       # Inst execution rate
system.cpu00.iew.wb_sent                     46469040                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                    46468912                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                27876166                       # num instructions producing a value
system.cpu00.iew.wb_consumers                27888093                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.495801                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999572                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6745                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             662                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     18609734                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.496863                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.582127                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        20517      0.11%      0.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      9292895     49.94%     50.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         3596      0.02%     50.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      2327020     12.50%     62.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      4644285     24.96%     87.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      2321153     12.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6           87      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7           60      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          121      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     18609734                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts           46462192                       # Number of instructions committed
system.cpu00.commit.committedOps             46465962                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     27862138                       # Number of memory references committed
system.cpu00.commit.loads                    18572074                       # Number of loads committed
system.cpu00.commit.membars                        30                       # Number of memory barriers committed
system.cpu00.commit.branches                  9294240                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                37176322                       # Number of committed integer instructions.
system.cpu00.commit.function_calls               2256                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       18603813     40.04%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      18572074     39.97%     80.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      9290064     19.99%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total        46465962                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 121                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   65081799                       # The number of ROB reads
system.cpu00.rob.rob_writes                  92946653                       # The number of ROB writes
system.cpu00.timesIdled                           257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          7874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                  46462192                       # Number of Instructions Simulated
system.cpu00.committedOps                    46465962                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400731                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400731                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.495440                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.495440                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               46468797                       # number of integer regfile reads
system.cpu00.int_regfile_writes              18597032                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               195126526                       # number of cc regfile reads
system.cpu00.cc_regfile_writes               27872953                       # number of cc regfile writes
system.cpu00.misc_regfile_reads              28672394                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements             635                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         197.853402                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          18572932                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             844                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        22005.843602                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26923000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   197.853402                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.386432                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.386432                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        37158999                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       37158999                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      9288596                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9288596                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      9285399                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      9285399                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           27                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           28                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     18573995                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       18573995                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     18573995                       # number of overall hits
system.cpu00.dcache.overall_hits::total      18573995                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          275                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         4576                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         4576                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            1                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         4851                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         4851                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         4851                       # number of overall misses
system.cpu00.dcache.overall_misses::total         4851                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     10167987                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     10167987                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    230125999                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    230125999                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       171500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    240293986                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    240293986                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    240293986                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    240293986                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      9288871                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      9288871                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      9289975                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      9289975                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     18578846                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     18578846                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     18578846                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     18578846                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000030                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000493                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000493                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000261                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000261                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 36974.498182                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 36974.498182                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 50289.772509                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 50289.772509                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        34300                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 49534.938363                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 49534.938363                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 49534.938363                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 49534.938363                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          543                       # number of writebacks
system.cpu00.dcache.writebacks::total             543                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           82                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         3578                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         3578                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            5                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3660                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3660                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3660                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3660                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          193                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          998                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          998                       # number of WriteReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         1191                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         1191                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         1191                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         1191                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6720509                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6720509                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     54552500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     54552500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     61273009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     61273009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     61273009                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     61273009                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000064                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000064                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 34821.290155                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 34821.290155                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54661.823647                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54661.823647                       # average WriteReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 51446.691016                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 51446.691016                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 51446.691016                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 51446.691016                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              77                       # number of replacements
system.cpu00.icache.tags.tagsinuse         294.725026                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              7283                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           18.207500                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   294.725026                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.575635                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.575635                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           15932                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          15932                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         7283                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          7283                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         7283                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           7283                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         7283                       # number of overall hits
system.cpu00.icache.overall_hits::total          7283                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          483                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          483                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          483                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          483                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          483                       # number of overall misses
system.cpu00.icache.overall_misses::total          483                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     24080999                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     24080999                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     24080999                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     24080999                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     24080999                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     24080999                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         7766                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         7766                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         7766                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         7766                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         7766                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         7766                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.062194                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.062194                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.062194                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.062194                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.062194                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.062194                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 49857.140787                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 49857.140787                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 49857.140787                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 49857.140787                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 49857.140787                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 49857.140787                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           83                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           83                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           83                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          400                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          400                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          400                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     20383001                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     20383001                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     20383001                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     20383001                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     20383001                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     20383001                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.051507                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.051507                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.051507                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.051507                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.051507                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.051507                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 50957.502500                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 50957.502500                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 50957.502500                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 50957.502500                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 50957.502500                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 50957.502500                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               6581438                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         6208380                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect          118348                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            6175008                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               6092946                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           98.671062                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                147587                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect            37011                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       18574967                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           763936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     32354718                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   6581438                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          6240533                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17680645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                249359                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles         2923                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles          381                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  660045                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes               16695                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         18572571                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.758480                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.228263                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                5514138     29.69%     29.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 251671      1.36%     31.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                6012458     32.37%     63.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                6794304     36.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           18572571                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.354318                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.741845                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 659926                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             5697766                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                11873599                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              214103                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles               124254                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              90675                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 653                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             30360906                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 862                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles               124254                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 838903                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                146303                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles      5436979                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                11904239                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              118970                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             30010510                       # Number of instructions processed by rename
system.cpu01.rename.IQFullEvents                 2992                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                    5                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          30729241                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups           143363157                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       35631157                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            29459727                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1269514                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts           160281                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts       160038                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  537001                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads           11380894                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           5695607                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         5535702                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores        5488122                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 29550338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded            207382                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                29439478                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4903                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        763871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined      1519394                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved        55021                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     18572571                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.585105                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.282489                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           6249006     33.65%     33.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1978219     10.65%     44.30% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           3574779     19.25%     63.55% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3           6770567     36.45%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      18572571                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            12475631     42.38%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                793      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.38% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead           11319626     38.45%     80.83% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           5643428     19.17%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             29439478                       # Type of FU issued
system.cpu01.iq.rate                         1.584901                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         77456430                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        30522374                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     29297245                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             29439478                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        5475292                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       164264                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation         1003                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        62352                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads         1273                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles               124254                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                117341                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               88864                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          29761120                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts           95150                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts            11380894                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            5695607                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts           158827                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 1079                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents         1003                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        89373                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect        32187                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts             121560                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            29355682                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts            11308748                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           83796                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                        3400                       # number of nop insts executed
system.cpu01.iew.exec_refs                   16949507                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                5947508                       # Number of branches executed
system.cpu01.iew.exec_stores                  5640759                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.580389                       # Inst execution rate
system.cpu01.iew.wb_sent                     29305678                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    29297245                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                17318390                       # num instructions producing a value
system.cpu01.iew.wb_consumers                17680148                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.577243                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.979539                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts        764125                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls        152361                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts          117923                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     18414119                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.574718                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.887263                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      7443340     40.42%     40.42% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      5210101     28.29%     68.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2      1116105      6.06%     74.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       154128      0.84%     75.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4      1416260      7.69%     83.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5      3037647     16.50%     99.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        22973      0.12%     99.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         7289      0.04%     99.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6276      0.03%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     18414119                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           28938270                       # Number of instructions committed
system.cpu01.commit.committedOps             28997039                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                     16849885                       # Number of memory references committed
system.cpu01.commit.loads                    11216630                       # Number of loads committed
system.cpu01.commit.membars                     35225                       # Number of memory barriers committed
system.cpu01.commit.branches                  5877647                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                23178413                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              14278                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       12146371     41.89%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           783      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     41.89% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      11216630     38.68%     80.57% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      5633255     19.43%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        28997039                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6276                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   48092827                       # The number of ROB reads
system.cpu01.rob.rob_writes                  59681218                       # The number of ROB writes
system.cpu01.timesIdled                           157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      43872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  28935080                       # Number of Instructions Simulated
system.cpu01.committedOps                    28993849                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.641953                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.641953                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.557746                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.557746                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               34708695                       # number of integer regfile reads
system.cpu01.int_regfile_writes              12066204                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads               122140097                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               17707110                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              18177021                       # number of misc regfile reads
system.cpu01.misc_regfile_writes               456081                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements              65                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         233.718493                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           5806073                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             304                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs        19098.924342                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   233.718493                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.456481                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.456481                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        22907861                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       22907861                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      5578835                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       5578835                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      5510785                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      5510785                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data        33937                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        33937                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          532                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          532                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data     11089620                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       11089620                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data     11089620                       # number of overall hits
system.cpu01.dcache.overall_hits::total      11089620                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       107786                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       107786                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        10962                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        10962                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data       113450                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       113450                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data        20233                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        20233                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       118748                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       118748                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       118748                       # number of overall misses
system.cpu01.dcache.overall_misses::total       118748                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   3056242594                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   3056242594                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    402472857                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    402472857                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data   3165817747                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total   3165817747                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data    135613354                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total    135613354                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data    241697777                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total    241697777                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   3458715451                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   3458715451                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   3458715451                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   3458715451                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      5686621                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      5686621                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      5521747                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      5521747                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data       147387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       147387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data        20765                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        20765                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data     11208368                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     11208368                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data     11208368                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     11208368                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.018954                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018954                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.001985                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.001985                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.769742                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.769742                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.974380                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.974380                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.010595                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.010595                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.010595                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.010595                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 28354.726903                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 28354.726903                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 36715.276136                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 36715.276136                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 27904.960309                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 27904.960309                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  6702.582613                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  6702.582613                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 29126.515402                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 29126.515402                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 29126.515402                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 29126.515402                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu01.dcache.writebacks::total              19                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        62423                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        62423                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         5118                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         5118                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data        18584                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total        18584                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        67541                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        67541                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        67541                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        67541                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        45363                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        45363                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         5844                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         5844                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data        94866                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total        94866                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data        20233                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total        20233                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        51207                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        51207                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        51207                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        51207                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data    915689102                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total    915689102                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data    251264187                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total    251264187                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data   2394406746                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total   2394406746                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data    112221646                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total    112221646                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data    204926723                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total    204926723                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   1166953289                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   1166953289                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   1166953289                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   1166953289                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.007977                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.001058                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.643652                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.643652                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.974380                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.974380                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.004569                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.004569                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.004569                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.004569                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 20185.814474                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 20185.814474                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 42995.240760                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 42995.240760                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 25239.883056                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25239.883056                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  5546.465971                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  5546.465971                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 22788.940750                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 22788.940750                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 22788.940750                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 22788.940750                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             851                       # number of replacements
system.cpu01.icache.tags.tagsinuse         397.105292                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            658727                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1256                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          524.464172                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   397.105292                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.775596                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.775596                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1321346                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1321346                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       658727                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        658727                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       658727                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         658727                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       658727                       # number of overall hits
system.cpu01.icache.overall_hits::total        658727                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1318                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1318                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1318                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1318                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1318                       # number of overall misses
system.cpu01.icache.overall_misses::total         1318                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     25852913                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     25852913                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     25852913                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     25852913                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     25852913                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     25852913                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       660045                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       660045                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       660045                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       660045                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       660045                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       660045                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.001997                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.001997                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.001997                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.001997                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.001997                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.001997                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 19615.260243                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 19615.260243                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 19615.260243                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 19615.260243                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 19615.260243                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 19615.260243                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           62                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           62                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           62                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1256                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1256                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1256                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1256                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     21128066                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     21128066                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     21128066                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     21128066                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     21128066                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     21128066                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.001903                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.001903                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.001903                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.001903                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 16821.708599                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 16821.708599                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 16821.708599                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 16821.708599                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 16821.708599                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 16821.708599                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               6390820                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         5953550                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect          133096                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            5926773                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               5827308                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           98.321768                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                171881                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect            41387                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       18574773                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           897210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     31320849                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   6390820                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          5999189                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17532199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                281139                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles         2925                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles          947                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  779935                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes               19413                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         18573851                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.706212                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.248645                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                5908728     31.81%     31.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 283149      1.52%     33.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                5738139     30.89%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                6643835     35.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           18573851                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.344059                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.686204                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 754548                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6081897                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                11364104                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              230234                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles               140143                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             111404                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 647                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             29147068                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 852                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles               140143                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 950087                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                149527                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles      5812808                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                11392552                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              125809                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             28759161                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                 2863                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                   32                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          29539806                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups           137180612                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       34051073                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            28072038                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1467768                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts           169829                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts       169591                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  577481                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads           10773890                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           5393289                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         5207260                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores        5156702                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 28241866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded            221664                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                28089434                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            7098                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        897851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined      1807574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved        59470                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     18573851                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.512311                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.291083                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           6731643     36.24%     36.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2023343     10.89%     47.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           3390504     18.25%     65.39% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3           6428361     34.61%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      18573851                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            12047780     42.89%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               1116      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.89% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead           10705787     38.11%     81.01% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           5334751     18.99%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             28089434                       # Type of FU issued
system.cpu02.iq.rate                         1.512236                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         74759817                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        29362274                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     27925833                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             28089434                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        5139392                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       188619                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation         1137                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        73187                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads         1973                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles               140143                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                116123                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               95219                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          28469141                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts          104795                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts            10773890                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            5393289                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts           167998                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 1207                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  11                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents         1137                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       100683                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect        36124                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts             136807                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            27993848                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts            10692529                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           95586                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        5611                       # number of nop insts executed
system.cpu02.iew.exec_refs                   16023728                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                5681336                       # Number of branches executed
system.cpu02.iew.exec_stores                  5331199                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.507090                       # Inst execution rate
system.cpu02.iew.wb_sent                     27936062                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    27925833                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                16460488                       # num instructions producing a value
system.cpu02.iew.wb_consumers                16914110                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.503428                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.973181                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts        898240                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls        162194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts          132670                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     18390272                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.499216                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.864683                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      7880861     42.85%     42.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      5025968     27.33%     70.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2      1068315      5.81%     75.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       197549      1.07%     77.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4      1341819      7.30%     84.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5      2832873     15.40%     99.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        25347      0.14%     99.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         8305      0.05%     99.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         9235      0.05%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     18390272                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           27489671                       # Number of instructions committed
system.cpu02.commit.committedOps             27570983                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                     15905373                       # Number of memory references committed
system.cpu02.commit.loads                    10585271                       # Number of loads committed
system.cpu02.commit.membars                     38892                       # Number of memory barriers committed
system.cpu02.commit.branches                  5598828                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                22045650                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              21058                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       11664504     42.31%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          1106      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.31% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      10585271     38.39%     80.70% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      5320102     19.30%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        27570983                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                9235                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   46760430                       # The number of ROB reads
system.cpu02.rob.rob_writes                  57123109                       # The number of ROB writes
system.cpu02.timesIdled                           132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                           922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      44066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  27484367                       # Number of Instructions Simulated
system.cpu02.committedOps                    27565679                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.675830                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.675830                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.479661                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.479661                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               32990175                       # number of integer regfile reads
system.cpu02.int_regfile_writes              11583027                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads               116190347                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               16859441                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              17309476                       # number of misc regfile reads
system.cpu02.misc_regfile_writes               471512                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             730                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         264.037328                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7387165                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1010                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs         7314.024752                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   264.037328                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.515698                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.515698                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        21720053                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       21720053                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      5285648                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       5285648                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      5187715                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      5187715                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data        38252                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        38252                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          661                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          661                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data     10473363                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       10473363                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data     10473363                       # number of overall hits
system.cpu02.dcache.overall_hits::total      10473363                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       113140                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       113140                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        15763                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        15763                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data       116207                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       116207                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data        21521                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        21521                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       128903                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       128903                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       128903                       # number of overall misses
system.cpu02.dcache.overall_misses::total       128903                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   3121521397                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   3121521397                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    585603809                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    585603809                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data   3267824018                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total   3267824018                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data    177419348                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total    177419348                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data    232071782                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total    232071782                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   3707125206                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   3707125206                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   3707125206                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   3707125206                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      5398788                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      5398788                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      5203478                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      5203478                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data       154459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       154459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data        22182                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        22182                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data     10602266                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     10602266                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data     10602266                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     10602266                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.020957                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.020957                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.003029                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.003029                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.752349                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.752349                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.970201                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.970201                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.012158                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.012158                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.012158                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.012158                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 27589.900981                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 27589.900981                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 37150.530292                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 37150.530292                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 28120.715774                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 28120.715774                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  8244.010408                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  8244.010408                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 28759.029705                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 28759.029705                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 28759.029705                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 28759.029705                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    23.250000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu02.dcache.writebacks::total              48                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        62259                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        62259                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         7106                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         7106                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data        19803                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total        19803                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        69365                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        69365                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        69365                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        69365                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        50881                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        50881                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         8657                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         8657                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data        96404                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total        96404                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data        21521                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total        21521                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        59538                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        59538                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        59538                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        59538                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   1010470299                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   1010470299                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    377319520                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    377319520                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data   2452188541                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total   2452188541                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    148156652                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    148156652                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data    197558718                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total    197558718                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   1387789819                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   1387789819                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   1387789819                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   1387789819                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.009425                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.009425                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.001664                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.001664                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.624140                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.624140                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.970201                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.970201                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.005616                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.005616                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.005616                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.005616                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 19859.481909                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 19859.481909                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 43585.482269                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 43585.482269                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 25436.585007                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25436.585007                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  6884.282886                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  6884.282886                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 23309.312019                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 23309.312019                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 23309.312019                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 23309.312019                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             916                       # number of replacements
system.cpu02.icache.tags.tagsinuse         394.010125                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            778546                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1322                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          588.915280                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   394.010125                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.769551                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.769551                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1561192                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1561192                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       778546                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        778546                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       778546                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         778546                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       778546                       # number of overall hits
system.cpu02.icache.overall_hits::total        778546                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1389                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1389                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1389                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1389                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1389                       # number of overall misses
system.cpu02.icache.overall_misses::total         1389                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     23362450                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     23362450                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     23362450                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     23362450                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     23362450                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     23362450                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       779935                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       779935                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       779935                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       779935                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       779935                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       779935                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.001781                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001781                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.001781                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001781                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.001781                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001781                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 16819.618431                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 16819.618431                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 16819.618431                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 16819.618431                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 16819.618431                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 16819.618431                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           67                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           67                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           67                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1322                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1322                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1322                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1322                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1322                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1322                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     18711043                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     18711043                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     18711043                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     18711043                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     18711043                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     18711043                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001695                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001695                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001695                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001695                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 14153.587746                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 14153.587746                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 14153.587746                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 14153.587746                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 14153.587746                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 14153.587746                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               6299295                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         5868109                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect          135741                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            5823552                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               5730064                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           98.394657                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                173851                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect            42695                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       18574579                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           902966                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     30857208                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   6299295                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          5903915                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17524618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                285299                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles         2866                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles          732                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  787581                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes               21323                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         18573832                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.681899                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.256449                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6088316     32.78%     32.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 289875      1.56%     34.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                5637482     30.35%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                6558159     35.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           18573832                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.339135                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.661260                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 765513                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6259522                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                11170696                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              233036                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles               142199                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             108594                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 655                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             28667245                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 918                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles               142199                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 965281                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                147534                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles      5988532                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                11199420                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              128000                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             28268685                       # Number of instructions processed by rename
system.cpu03.rename.IQFullEvents                 2795                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   15                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          29086274                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups           134837894                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       33454327                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            27568899                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1517375                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts           174303                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts       174011                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  584323                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads           10570844                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           5290998                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads         5101610                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores        5049620                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 27742820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded            227545                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                27582239                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            7685                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        923510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined      1862549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved        60801                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     18573832                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.485005                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.293306                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           6924348     37.28%     37.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2006406     10.80%     48.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           3353401     18.05%     66.14% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3           6289677     33.86%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      18573832                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            11850959     42.97%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               1180      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.97% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead           10498949     38.06%     81.03% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           5231151     18.97%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             27582239                       # Type of FU issued
system.cpu03.iq.rate                         1.484946                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         73745995                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        28894767                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     27416509                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             27582239                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads        5031787                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       195491                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation         1212                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        74125                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads         1876                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles               142199                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                115606                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               96407                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          27974237                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts          105774                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts            10570844                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            5290998                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts           172456                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 1070                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  45                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents         1212                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect       102650                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect        36893                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts             139543                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            27484330                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts            10485695                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           97909                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        3872                       # number of nop insts executed
system.cpu03.iew.exec_refs                   15713120                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                5582041                       # Number of branches executed
system.cpu03.iew.exec_stores                  5227425                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.479674                       # Inst execution rate
system.cpu03.iew.wb_sent                     27426102                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    27416509                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                16150106                       # num instructions producing a value
system.cpu03.iew.wb_consumers                16616982                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.476023                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.971904                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts        923962                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls        166744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts          135291                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     18386192                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.471235                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.860763                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      8079902     43.95%     43.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      4931991     26.82%     70.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2      1067722      5.81%     76.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       161253      0.88%     77.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4      1299252      7.07%     84.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      2801859     15.24%     99.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        26014      0.14%     99.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         8755      0.05%     99.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         9444      0.05%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     18386192                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           26966778                       # Number of instructions committed
system.cpu03.commit.committedOps             27050418                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                     15592226                       # Number of memory references committed
system.cpu03.commit.loads                    10375353                       # Number of loads committed
system.cpu03.commit.membars                     40042                       # Number of memory barriers committed
system.cpu03.commit.branches                  5497419                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                21626734                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              19808                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       11457022     42.35%     42.35% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          1170      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      10375353     38.36%     80.71% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      5216873     19.29%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        27050418                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                9444                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   46268422                       # The number of ROB reads
system.cpu03.rob.rob_writes                  56137523                       # The number of ROB writes
system.cpu03.timesIdled                           131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                           747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      44260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  26963215                       # Number of Instructions Simulated
system.cpu03.committedOps                    27046855                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.688886                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.688886                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.451619                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.451619                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               32375479                       # number of integer regfile reads
system.cpu03.int_regfile_writes              11379957                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads               114056240                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               16572479                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              16990134                       # number of misc regfile reads
system.cpu03.misc_regfile_writes               491729                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             710                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         257.544332                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          10210876                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             992                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs        10293.221774                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   257.544332                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.503016                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.503016                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        21317547                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       21317547                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      5180012                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       5180012                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      5081067                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      5081067                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data        37692                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        37692                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          740                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          740                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data     10261079                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       10261079                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data     10261079                       # number of overall hits
system.cpu03.dcache.overall_hits::total      10261079                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       114029                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       114029                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        15231                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        15231                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data       122211                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       122211                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data        22877                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        22877                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       129260                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       129260                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       129260                       # number of overall misses
system.cpu03.dcache.overall_misses::total       129260                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   3140725857                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   3140725857                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    549562680                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    549562680                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data   3431732355                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total   3431732355                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    176774349                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    176774349                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data    259962709                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total    259962709                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   3690288537                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   3690288537                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   3690288537                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   3690288537                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      5294041                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      5294041                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      5096298                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      5096298                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data       159903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       159903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data        23617                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        23617                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data     10390339                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     10390339                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data     10390339                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     10390339                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.021539                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.021539                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.002989                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.002989                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.764282                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.764282                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.968667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.968667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.012440                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.012440                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.012440                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.012440                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 27543.220207                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 27543.220207                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 36081.851487                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 36081.851487                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 28080.388467                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 28080.388467                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7727.164794                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7727.164794                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 28549.346565                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 28549.346565                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 28549.346565                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 28549.346565                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    25.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          107                       # number of writebacks
system.cpu03.dcache.writebacks::total             107                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        62464                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        62464                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         7218                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         7218                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data        20539                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total        20539                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        69682                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        69682                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        69682                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        69682                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        51565                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        51565                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         8013                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         8013                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       101672                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       101672                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data        22877                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total        22877                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        59578                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        59578                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        59578                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        59578                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   1035764053                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   1035764053                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data    338066767                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total    338066767                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data   2571546323                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total   2571546323                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data    148819651                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total    148819651                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data    220077791                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total    220077791                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   1373830820                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   1373830820                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   1373830820                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   1373830820                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.001572                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.001572                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.635835                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.635835                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.968667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.968667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.005734                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.005734                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.005734                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.005734                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 20086.571376                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 20086.571376                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 42189.787470                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 42189.787470                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 25292.571436                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25292.571436                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  6505.208332                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  6505.208332                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 23059.364531                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 23059.364531                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 23059.364531                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 23059.364531                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             728                       # number of replacements
system.cpu03.icache.tags.tagsinuse         408.207798                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            786366                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1143                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          687.984252                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   408.207798                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.797281                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.797281                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1576306                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1576306                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       786366                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        786366                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       786366                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         786366                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       786366                       # number of overall hits
system.cpu03.icache.overall_hits::total        786366                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1215                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1215                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1215                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1215                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1215                       # number of overall misses
system.cpu03.icache.overall_misses::total         1215                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     21685436                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     21685436                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     21685436                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     21685436                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     21685436                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     21685436                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       787581                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       787581                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       787581                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       787581                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       787581                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       787581                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.001543                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.001543                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.001543                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.001543                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.001543                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.001543                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 17848.095473                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 17848.095473                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 17848.095473                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 17848.095473                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 17848.095473                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 17848.095473                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           71                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           71                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           71                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1144                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1144                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1144                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1144                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1144                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1144                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     17394044                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     17394044                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     17394044                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     17394044                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     17394044                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     17394044                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001453                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001453                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001453                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001453                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001453                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 15204.583916                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 15204.583916                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 15204.583916                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 15204.583916                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 15204.583916                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 15204.583916                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               4551707                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         3844702                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect          214957                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            3847262                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               3677546                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.588655                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                280090                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect            68808                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       18574349                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          1427709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     21823944                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   4551707                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          3957636                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    16916435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                450801                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles         2924                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles          513                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                 1248597                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes               31341                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         18572988                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.209165                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.317304                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                9602800     51.70%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 458405      2.47%     54.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                3535941     19.04%     73.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                4975842     26.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           18572988                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.245053                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.174951                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                1199638                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             9901149                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 6880182                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              364167                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles               224928                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             172964                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 656                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             18322201                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 961                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles               224928                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                1516501                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                169384                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles      9537611                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 6922808                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              198832                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             17691860                       # Number of instructions processed by rename
system.cpu04.rename.IQFullEvents                 2349                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   15                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          18999718                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            83680784                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       20562269                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            16670899                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                2328819                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts           276111                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts       275801                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  922315                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            5906214                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2954583                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads         2660620                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores        2579305                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 16854403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded            363052                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                16621969                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           10557                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1427556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined      2877032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved        96776                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     18572988                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.894954                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.198767                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          10947669     58.94%     58.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2104057     11.33%     70.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           2045874     11.02%     81.29% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3           3475388     18.71%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      18572988                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             7969471     47.95%     47.95% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               1720      0.01%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.96% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5791768     34.84%     82.80% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2859010     17.20%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             16621969                       # Type of FU issued
system.cpu04.iq.rate                         0.894888                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         51827483                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        18646182                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     16359432                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             16621969                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads        2550562                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       305194                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation         1560                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       120854                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads         2585                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles               224928                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                123885                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              153015                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          17221946                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts          166681                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             5906214                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2954583                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts           273637                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                  941                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  49                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents         1560                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       164745                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect        56184                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts             220929                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            16464496                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5770251                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          157473                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        4491                       # number of nop insts executed
system.cpu04.iew.exec_refs                    8623387                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                3427820                       # Number of branches executed
system.cpu04.iew.exec_stores                  2853136                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.886410                       # Inst execution rate
system.cpu04.iew.wb_sent                     16373366                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    16359432                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 9356552                       # num instructions producing a value
system.cpu04.iew.wb_consumers                10134810                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.880754                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.923209                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       1428083                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls        266276                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts          214485                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     18281858                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.863915                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.562933                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     11810209     64.60%     64.60% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      3373832     18.45%     83.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       737721      4.04%     87.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       149361      0.82%     87.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       683335      3.74%     91.65% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5      1449371      7.93%     99.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        44760      0.24%     99.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        18291      0.10%     99.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        14978      0.08%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     18281858                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           15666084                       # Number of instructions committed
system.cpu04.commit.committedOps             15793973                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      8434749                       # Number of memory references committed
system.cpu04.commit.loads                     5601020                       # Number of loads committed
system.cpu04.commit.membars                     65076                       # Number of memory barriers committed
system.cpu04.commit.branches                  3296938                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                12609898                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              27622                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        7357519     46.58%     46.58% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          1705      0.01%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.60% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5601020     35.46%     82.06% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2833729     17.94%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        15793973                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               14978                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   35361861                       # The number of ROB reads
system.cpu04.rob.rob_writes                  34738368                       # The number of ROB writes
system.cpu04.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      44490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  15662010                       # Number of Instructions Simulated
system.cpu04.committedOps                    15789899                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.185949                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.185949                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.843206                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.843206                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               18813132                       # number of integer regfile reads
system.cpu04.int_regfile_writes               7194713                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                66943392                       # number of cc regfile reads
system.cpu04.cc_regfile_writes               10043347                       # number of cc regfile writes
system.cpu04.misc_regfile_reads              10156573                       # number of misc regfile reads
system.cpu04.misc_regfile_writes               785259                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1543                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         310.544326                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           4312881                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1859                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs         2320.000538                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   310.544326                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.606532                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.606532                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        12057943                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       12057943                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      2805059                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       2805059                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      2620121                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      2620121                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data        61109                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        61109                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          919                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          919                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      5425180                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        5425180                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      5425180                       # number of overall hits
system.cpu04.dcache.overall_hits::total       5425180                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       160194                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       160194                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        21934                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        21934                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data       194254                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       194254                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data        32836                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        32836                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       182128                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       182128                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       182128                       # number of overall misses
system.cpu04.dcache.overall_misses::total       182128                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   4085271136                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   4085271136                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    794851864                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    794851864                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data   5581494370                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total   5581494370                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    269761745                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    269761745                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data    349263221                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total    349263221                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   4880123000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   4880123000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   4880123000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   4880123000                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2965253                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2965253                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      2642055                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      2642055                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data       255363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       255363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data        33755                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        33755                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      5607308                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      5607308                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      5607308                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      5607308                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.054024                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.054024                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.008302                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.008302                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.760698                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.760698                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.972774                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.972774                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.032480                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032480                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.032480                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.032480                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 25502.023397                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 25502.023397                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 36238.345217                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 36238.345217                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 28732.970080                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 28732.970080                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  8215.426514                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  8215.426514                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 26795.017790                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 26795.017790                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 26795.017790                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 26795.017790                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          649                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            29                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    22.379310                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          180                       # number of writebacks
system.cpu04.dcache.writebacks::total             180                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        80621                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        80621                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        10667                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        10667                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data        32240                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total        32240                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        91288                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        91288                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        91288                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        91288                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        79573                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        79573                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        11267                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        11267                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       162014                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       162014                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data        32836                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total        32836                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        90840                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        90840                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        90840                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        90840                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   1533168501                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   1533168501                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data    486008249                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total    486008249                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data   4229303075                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total   4229303075                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    228164255                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    228164255                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data    293611779                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total    293611779                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   2019176750                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   2019176750                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   2019176750                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   2019176750                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.026835                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.026835                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.004264                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.004264                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.634446                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.634446                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.972774                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.972774                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.016200                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.016200                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.016200                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.016200                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 19267.446257                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 19267.446257                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 43135.550635                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 43135.550635                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 26104.553156                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26104.553156                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6948.600774                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6948.600774                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 22227.837406                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 22227.837406                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 22227.837406                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 22227.837406                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             898                       # number of replacements
system.cpu04.icache.tags.tagsinuse         403.768464                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           1247221                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1308                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          953.532875                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   403.768464                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.788610                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.788610                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2498502                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2498502                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      1247221                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1247221                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      1247221                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1247221                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      1247221                       # number of overall hits
system.cpu04.icache.overall_hits::total       1247221                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1376                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1376                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1376                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1376                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1376                       # number of overall misses
system.cpu04.icache.overall_misses::total         1376                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     24581954                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     24581954                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     24581954                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     24581954                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     24581954                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     24581954                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      1248597                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1248597                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      1248597                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1248597                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      1248597                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1248597                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.001102                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001102                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.001102                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001102                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.001102                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001102                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 17864.792151                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 17864.792151                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 17864.792151                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 17864.792151                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 17864.792151                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 17864.792151                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           68                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           68                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           68                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1308                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1308                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1308                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1308                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1308                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1308                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     19822537                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     19822537                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     19822537                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     19822537                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     19822537                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     19822537                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.001048                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.001048                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.001048                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.001048                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.001048                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.001048                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 15154.844801                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 15154.844801                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 15154.844801                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 15154.844801                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 15154.844801                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 15154.844801                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               4669236                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         3963635                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect          215662                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            3967070                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               3788839                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           95.507238                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                272897                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect            68306                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       18574165                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          1437159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     22341601                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   4669236                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          4061736                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    16903441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                455153                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles         2913                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2360                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 1251825                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes               31007                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         18573450                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.235399                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.318611                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                9405050     50.64%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 461779      2.49%     53.12% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                3636015     19.58%     72.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                5070606     27.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           18573450                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.251383                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.202832                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                1202853                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             9716068                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 7062197                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              362363                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles               227056                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             176307                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 719                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             18771773                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1038                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles               227056                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                1520689                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                175034                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles      9348711                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 7101125                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              197922                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             18138160                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                 2540                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    3                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   62                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          19425215                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            85777913                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       21063266                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            17103839                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                2321376                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts           275694                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts       275429                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  921432                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            6091697                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           3042704                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads         2756444                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores        2674785                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 17303425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded            361918                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                17070826                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            9673                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1426090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined      2869498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved        96804                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     18573450                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.919098                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.207672                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          10772023     58.00%     58.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2116534     11.40%     69.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           2100387     11.31%     80.70% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3           3584506     19.30%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      18573450                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             8141322     47.69%     47.69% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               1657      0.01%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.70% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5978753     35.02%     82.72% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2949094     17.28%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             17070826                       # Type of FU issued
system.cpu05.iq.rate                         0.919063                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         52724775                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        19092576                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     16809248                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             17070826                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads        2648219                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       304602                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation         1572                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       116381                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads         2530                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           61                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles               227056                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                128290                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              152455                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          17670639                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts          169720                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             6091697                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            3042704                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts           272947                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                  969                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents         1572                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       165506                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect        55882                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts             221388                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            16916054                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5956667                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          154772                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        5296                       # number of nop insts executed
system.cpu05.iew.exec_refs                    8900306                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                3516221                       # Number of branches executed
system.cpu05.iew.exec_stores                  2943639                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.910730                       # Inst execution rate
system.cpu05.iew.wb_sent                     16824823                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    16809248                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 9626618                       # num instructions producing a value
system.cpu05.iew.wb_consumers                10388126                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.904980                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.926694                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       1426663                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls        265114                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts          215142                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     18281125                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.888573                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.582794                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     11668015     63.83%     63.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      3421909     18.72%     82.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       764223      4.18%     86.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       138482      0.76%     87.48% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       687857      3.76%     91.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5      1524534      8.34%     99.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        43492      0.24%     99.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        17632      0.10%     99.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        14981      0.08%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     18281125                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           16122010                       # Number of instructions committed
system.cpu05.commit.committedOps             16244123                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      8713418                       # Number of memory references committed
system.cpu05.commit.loads                     5787095                       # Number of loads committed
system.cpu05.commit.membars                     64562                       # Number of memory barriers committed
system.cpu05.commit.branches                  3384600                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                12970273                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              27152                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        7529060     46.35%     46.35% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          1645      0.01%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.36% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5787095     35.63%     81.99% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2926323     18.01%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        16244123                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               14981                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   35790940                       # The number of ROB reads
system.cpu05.rob.rob_writes                  35637268                       # The number of ROB writes
system.cpu05.timesIdled                           124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      44674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  16117140                       # Number of Instructions Simulated
system.cpu05.committedOps                    16239253                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.152448                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.152448                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.867718                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.867718                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               19341682                       # number of integer regfile reads
system.cpu05.int_regfile_writes               7370910                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                68849783                       # number of cc regfile reads
system.cpu05.cc_regfile_writes               10306134                       # number of cc regfile writes
system.cpu05.misc_regfile_reads              10425975                       # number of misc regfile reads
system.cpu05.misc_regfile_writes               775215                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements            1642                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         292.910929                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           5569359                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1951                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         2854.617632                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   292.910929                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.572092                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.572092                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        12424992                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       12424992                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      2893001                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2893001                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2714975                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2714975                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data        61810                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        61810                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          761                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          761                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      5607976                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        5607976                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      5607976                       # number of overall hits
system.cpu05.dcache.overall_hits::total       5607976                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       163728                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       163728                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        21791                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        21791                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data       190666                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       190666                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data        34052                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        34052                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       185519                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       185519                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       185519                       # number of overall misses
system.cpu05.dcache.overall_misses::total       185519                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   4130297101                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   4130297101                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    786325570                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    786325570                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data   5366861505                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total   5366861505                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    279813213                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    279813213                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data    343518183                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total    343518183                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   4916622671                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   4916622671                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   4916622671                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   4916622671                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      3056729                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      3056729                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2736766                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2736766                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data       252476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       252476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data        34813                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        34813                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      5793495                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      5793495                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      5793495                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      5793495                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.053563                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.053563                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.007962                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.007962                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.755185                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.755185                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.978140                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.978140                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.032022                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.032022                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.032022                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.032022                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 25226.577623                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 25226.577623                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 36084.877702                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 36084.877702                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 28147.973446                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 28147.973446                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  8217.232850                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  8217.232850                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 26501.989936                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 26501.989936                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 26501.989936                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 26501.989936                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          582                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            26                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     3.222222                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    22.384615                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          239                       # number of writebacks
system.cpu05.dcache.writebacks::total             239                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        82899                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        82899                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        10198                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        10198                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data        31521                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total        31521                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        93097                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        93097                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        93097                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        93097                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        80829                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        80829                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        11593                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        11593                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       159145                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       159145                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data        34052                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total        34052                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        92422                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        92422                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        92422                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        92422                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   1523196855                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   1523196855                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data    489182644                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total    489182644                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data   4052511088                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total   4052511088                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    234141787                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    234141787                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data    288250317                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total    288250317                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   2012379499                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   2012379499                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   2012379499                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   2012379499                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.026443                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.026443                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.004236                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.004236                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.630337                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.630337                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.978140                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.978140                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.015953                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.015953                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.015953                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.015953                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 18844.682663                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 18844.682663                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 42196.380920                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 42196.380920                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 25464.268987                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25464.268987                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  6876.006901                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  6876.006901                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 21773.814665                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 21773.814665                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 21773.814665                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 21773.814665                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1359                       # number of replacements
system.cpu05.icache.tags.tagsinuse         408.574328                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           1249969                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1777                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          703.415307                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   408.574328                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.797997                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.797997                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         2505427                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        2505427                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      1249969                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1249969                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      1249969                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1249969                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      1249969                       # number of overall hits
system.cpu05.icache.overall_hits::total       1249969                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1856                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1856                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1856                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1856                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1856                       # number of overall misses
system.cpu05.icache.overall_misses::total         1856                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     30630990                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     30630990                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     30630990                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     30630990                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     30630990                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     30630990                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      1251825                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1251825                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      1251825                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1251825                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      1251825                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1251825                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.001483                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001483                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.001483                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001483                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.001483                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001483                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 16503.766164                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 16503.766164                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 16503.766164                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 16503.766164                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 16503.766164                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 16503.766164                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           79                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           79                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           79                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1777                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1777                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1777                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1777                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1777                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1777                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     24577010                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     24577010                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     24577010                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     24577010                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     24577010                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     24577010                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.001420                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.001420                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.001420                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.001420                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.001420                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.001420                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13830.619021                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13830.619021                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13830.619021                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13830.619021                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13830.619021                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13830.619021                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               4423957                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         3660695                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect          231403                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            3654859                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               3460997                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           94.695773                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                296008                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect            74120                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       18573979                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          1569686                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     21077703                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   4423957                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          3757005                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    16754510                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                489279                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles         2937                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1724                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 1372719                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes               34076                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         18573497                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.171159                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.316243                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                9888306     53.24%     53.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 501367      2.70%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                3300328     17.77%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                4883496     26.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           18573497                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.238180                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.134797                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                1300423                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            10195680                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 6453917                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              376431                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles               244109                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             193263                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 749                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             17299408                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1017                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles               244109                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                1638991                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                178783                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles      9818041                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 6486331                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              204305                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             16619277                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 2422                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    3                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          17995563                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            78318975                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       19149165                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            15461848                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                2533715                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts           287067                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts       286785                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                  960975                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            5375480                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           2683395                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         2372993                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores        2284556                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 15724767                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded            379692                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                15452456                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           11762                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1559946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined      3155711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved       101480                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     18573497                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.831963                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.169246                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          11356369     61.14%     61.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2144426     11.55%     72.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1910076     10.28%     82.97% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3           3162626     17.03%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      18573497                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             7614076     49.27%     49.27% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               2031      0.01%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.29% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5252230     33.99%     83.28% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           2584119     16.72%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             15452456                       # Type of FU issued
system.cpu06.iq.rate                         0.831941                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         49490171                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        17665631                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     15167776                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             15452456                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        2254091                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       331872                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation         1668                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       126061                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads         3257                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles               244109                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                128712                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              159679                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          16109669                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts          179506                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             5375480                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            2683395                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts           284319                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 1146                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents         1668                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       178055                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect        59588                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts             237643                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            15284783                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5228873                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          167673                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        5210                       # number of nop insts executed
system.cpu06.iew.exec_refs                    7806464                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                3197529                       # Number of branches executed
system.cpu06.iew.exec_stores                  2577591                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.822914                       # Inst execution rate
system.cpu06.iew.wb_sent                     15185318                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    15167776                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 8604553                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 9475177                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.816614                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.908115                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       1560509                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls        278212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts          230873                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     18256143                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.796955                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.508618                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     12198443     66.82%     66.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      3199378     17.52%     84.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       698136      3.82%     88.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       172082      0.94%     89.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       644051      3.53%     92.64% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5      1258540      6.89%     99.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        48300      0.26%     99.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        18972      0.10%     99.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        18241      0.10%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     18256143                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           14401216                       # Number of instructions committed
system.cpu06.commit.committedOps             14549332                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      7600942                       # Number of memory references committed
system.cpu06.commit.loads                     5043608                       # Number of loads committed
system.cpu06.commit.membars                     69665                       # Number of memory barriers committed
system.cpu06.commit.branches                  3055235                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                11620047                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              32564                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        6946371     47.74%     47.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          2019      0.01%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.76% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       5043608     34.67%     82.42% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2557334     17.58%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        14549332                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               18241                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   34184931                       # The number of ROB reads
system.cpu06.rob.rob_writes                  32540630                       # The number of ROB writes
system.cpu06.timesIdled                           108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                           482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      44860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  14396397                       # Number of Instructions Simulated
system.cpu06.committedOps                    14544513                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.290182                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.290182                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.775084                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.775084                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               17295267                       # number of integer regfile reads
system.cpu06.int_regfile_writes               6779919                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                61767220                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                9309605                       # number of cc regfile writes
system.cpu06.misc_regfile_reads               9369428                       # number of misc regfile reads
system.cpu06.misc_regfile_writes               801642                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements            1959                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         341.489808                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           4962254                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            2316                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs         2142.596718                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   341.489808                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.666972                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.666972                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        11018144                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       11018144                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      2543924                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       2543924                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2335625                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2335625                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data        65326                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        65326                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          983                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          983                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      4879549                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        4879549                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      4879549                       # number of overall hits
system.cpu06.dcache.overall_hits::total       4879549                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       169146                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       169146                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        25455                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        25455                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data       196662                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       196662                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data        35610                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        35610                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       194601                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       194601                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       194601                       # number of overall misses
system.cpu06.dcache.overall_misses::total       194601                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   4222841935                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   4222841935                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    925849161                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    925849161                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data   5578496516                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total   5578496516                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    331755210                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    331755210                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data    335301188                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total    335301188                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   5148691096                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   5148691096                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   5148691096                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   5148691096                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2713070                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2713070                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2361080                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2361080                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data       261988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       261988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data        36593                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        36593                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      5074150                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      5074150                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      5074150                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      5074150                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.062345                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.062345                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.010781                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.010781                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.750653                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.750653                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.973137                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.973137                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.038351                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.038351                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.038351                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.038351                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 24965.662416                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 24965.662416                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 36371.996111                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 36371.996111                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 28365.909611                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 28365.909611                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  9316.349621                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  9316.349621                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 26457.680567                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 26457.680567                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 26457.680567                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 26457.680567                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          451                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            20                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     3.357143                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    22.550000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          224                       # number of writebacks
system.cpu06.dcache.writebacks::total             224                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        83227                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        83227                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        12300                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        12300                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data        33122                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total        33122                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        95527                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        95527                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        95527                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        95527                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        85919                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        85919                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        13155                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        13155                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data       163540                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total       163540                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data        35610                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total        35610                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        99074                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        99074                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        99074                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        99074                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   1618656166                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   1618656166                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data    570403289                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total    570403289                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data   4206023076                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total   4206023076                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    279039290                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    279039290                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data    282732812                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total    282732812                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   2189059455                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   2189059455                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   2189059455                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   2189059455                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.031669                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.031669                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.005572                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.005572                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.624227                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.624227                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.973137                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.973137                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.019525                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.019525                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.019525                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.019525                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 18839.327343                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 18839.327343                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 43360.189206                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 43360.189206                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 25718.619763                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25718.619763                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  7835.981185                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  7835.981185                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 22095.196066                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 22095.196066                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 22095.196066                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 22095.196066                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1191                       # number of replacements
system.cpu06.icache.tags.tagsinuse         412.605422                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           1371018                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1615                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          848.927554                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   412.605422                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.805870                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.805870                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         2747053                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        2747053                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      1371018                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1371018                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      1371018                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1371018                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      1371018                       # number of overall hits
system.cpu06.icache.overall_hits::total       1371018                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1701                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1701                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1701                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1701                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1701                       # number of overall misses
system.cpu06.icache.overall_misses::total         1701                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     28167965                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     28167965                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     28167965                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     28167965                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     28167965                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     28167965                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      1372719                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1372719                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      1372719                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1372719                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      1372719                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1372719                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.001239                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001239                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.001239                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001239                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.001239                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001239                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 16559.650206                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 16559.650206                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 16559.650206                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 16559.650206                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 16559.650206                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 16559.650206                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           86                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           86                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           86                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1615                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1615                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1615                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1615                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1615                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1615                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     22547527                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     22547527                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     22547527                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     22547527                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     22547527                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     22547527                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001176                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001176                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001176                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001176                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 13961.317028                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 13961.317028                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 13961.317028                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 13961.317028                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 13961.317028                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 13961.317028                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               4136551                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         3276034                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect          246181                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            3318936                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               3131344                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           94.347827                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                332205                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect            78146                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       18573749                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          1709415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     19581769                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   4136551                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          3463549                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    16597706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                521131                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles         2925                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2705                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 1497265                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes               37666                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         18573318                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.096024                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.307653                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               10439199     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 545905      2.94%     59.14% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                2953740     15.90%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                4634474     24.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           18573318                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.222710                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.054271                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                1401672                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            10751502                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 5750100                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              407078                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles               260041                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             218400                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 750                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             15638483                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1001                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles               260041                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                1758133                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                186062                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     10356205                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 5790956                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              218996                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             14929023                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                 2428                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   14                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          16346924                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            70104471                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       17109080                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            13709211                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                2637713                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts           302548                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts       302237                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1028614                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            4591964                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2295302                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads         1958031                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores        1865243                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 13972875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded            400070                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                13689910                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           11990                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1652379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      3360193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved       106746                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     18573318                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.737074                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.117054                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          11987541     64.54%     64.54% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2165783     11.66%     76.20% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1735855      9.35%     85.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3           2684139     14.45%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      18573318                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             7039339     51.42%     51.42% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               2238      0.02%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.44% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            4461542     32.59%     84.03% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2186791     15.97%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             13689910                       # Type of FU issued
system.cpu07.iq.rate                         0.737057                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         45965128                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        16026489                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     13384689                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             13689910                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads        1826064                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       354031                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation         1609                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       140284                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads         3619                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles               260041                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                128789                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              170225                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          14383061                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts          188612                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             4591964                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2295302                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts           299442                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 1148                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents         1609                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       189008                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect        63575                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts             252583                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            13510942                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             4435197                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          178968                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       10116                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6614655                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                2845511                       # Number of branches executed
system.cpu07.iew.exec_stores                  2179458                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.727421                       # Inst execution rate
system.cpu07.iew.wb_sent                     13403779                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    13384689                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 7509354                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 8471996                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.720624                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.886374                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       1653056                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls        293324                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts          245657                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     18235694                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.698093                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.415361                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     12752819     69.93%     69.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      2986098     16.38%     86.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       634151      3.48%     89.79% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       188433      1.03%     90.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       618849      3.39%     94.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       961182      5.27%     99.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        51368      0.28%     99.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        21355      0.12%     99.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        21439      0.12%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     18235694                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           12564071                       # Number of instructions committed
system.cpu07.commit.committedOps             12730210                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      6392951                       # Number of memory references committed
system.cpu07.commit.loads                     4237933                       # Number of loads committed
system.cpu07.commit.membars                     73216                       # Number of memory barriers committed
system.cpu07.commit.branches                  2694164                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                10175806                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              40297                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        6335034     49.76%     49.76% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          2225      0.02%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.78% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       4237933     33.29%     83.07% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2155018     16.93%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        12730210                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               21439                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   32419200                       # The number of ROB reads
system.cpu07.rob.rob_writes                  29108312                       # The number of ROB writes
system.cpu07.timesIdled                           124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      45090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  12554427                       # Number of Instructions Simulated
system.cpu07.committedOps                    12720566                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.479458                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.479458                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.675923                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.675923                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               15087363                       # number of integer regfile reads
system.cpu07.int_regfile_writes               6148419                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                54056312                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                8208820                       # number of cc regfile writes
system.cpu07.misc_regfile_reads               8216145                       # number of misc regfile reads
system.cpu07.misc_regfile_writes               834641                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            2733                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         344.525708                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           4099785                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            3085                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs         1328.941653                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   344.525708                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.672902                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.672902                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         9471225                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        9471225                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      2159472                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       2159472                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      1918683                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      1918683                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data        72946                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        72946                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         1108                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      4078155                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        4078155                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      4078155                       # number of overall hits
system.cpu07.dcache.overall_hits::total       4078155                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       175193                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       175193                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        29699                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        29699                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data       201816                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       201816                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data        36204                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        36204                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       204892                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       204892                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       204892                       # number of overall misses
system.cpu07.dcache.overall_misses::total       204892                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   4297313702                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   4297313702                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   1089077871                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   1089077871                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data   5782561516                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total   5782561516                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    363102697                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    363102697                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data    319869172                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total    319869172                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   5386391573                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   5386391573                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   5386391573                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   5386391573                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2334665                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2334665                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      1948382                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      1948382                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data       274762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       274762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data        37312                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        37312                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      4283047                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      4283047                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      4283047                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      4283047                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.075040                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.075040                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.015243                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.015243                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.734512                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.734512                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.970304                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.970304                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.047838                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.047838                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.047838                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.047838                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 24529.026285                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 24529.026285                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 36670.523284                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 36670.523284                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 28652.641594                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 28652.641594                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10029.353027                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10029.353027                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 26288.930622                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 26288.930622                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 26288.930622                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 26288.930622                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          315                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              17                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    22.500000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu07.dcache.writebacks::total             246                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        84523                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        84523                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        13600                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        13600                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data        34481                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total        34481                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        98123                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        98123                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        98123                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        98123                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        90670                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        90670                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        16099                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        16099                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       167335                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       167335                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data        36204                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total        36204                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       106769                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       106769                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       106769                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       106769                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   1690523492                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   1690523492                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data    689007419                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total    689007419                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data   4358676993                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total   4358676993                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    305693803                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    305693803                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data    270366828                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total    270366828                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   2379530911                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   2379530911                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   2379530911                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   2379530911                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.038836                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.038836                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.008263                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.008263                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.609018                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.609018                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.970304                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.970304                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.024928                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.024928                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.024928                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.024928                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 18644.794221                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 18644.794221                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 42798.150134                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 42798.150134                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 26047.611038                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26047.611038                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8443.647194                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8443.647194                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 22286.720968                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 22286.720968                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 22286.720968                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 22286.720968                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1436                       # number of replacements
system.cpu07.icache.tags.tagsinuse         398.177470                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1495349                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1840                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          812.689674                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   398.177470                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.777690                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.777690                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         2996371                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        2996371                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      1495349                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1495349                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      1495349                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1495349                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      1495349                       # number of overall hits
system.cpu07.icache.overall_hits::total       1495349                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1916                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1916                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1916                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1916                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1916                       # number of overall misses
system.cpu07.icache.overall_misses::total         1916                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     30638999                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     30638999                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     30638999                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     30638999                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     30638999                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     30638999                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      1497265                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1497265                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      1497265                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1497265                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      1497265                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1497265                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.001280                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001280                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.001280                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001280                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.001280                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001280                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 15991.126827                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 15991.126827                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 15991.126827                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 15991.126827                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 15991.126827                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 15991.126827                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           75                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           75                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           75                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1841                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1841                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1841                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1841                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1841                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1841                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     24441501                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     24441501                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     24441501                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     24441501                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     24441501                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     24441501                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.001230                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.001230                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.001230                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.001230                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.001230                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.001230                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 13276.209125                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 13276.209125                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 13276.209125                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 13276.209125                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 13276.209125                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 13276.209125                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               3564471                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2570729                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect          287399                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            2615934                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               2392598                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           91.462476                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                380818                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect            91185                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       18573565                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          1996918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     16583141                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   3564471                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          2773416                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    16266708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                609875                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles         2912                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1728                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 1749395                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes               43291                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         18573204                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.943101                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.279896                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               11593863     62.42%     62.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 619566      3.34%     65.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                2182482     11.75%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                4177293     22.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           18573204                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.191911                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.892836                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                1628728                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            11933954                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 4267118                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              436142                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles               304350                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             253734                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 770                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             12023858                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1114                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles               304350                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                2034123                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                197135                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     11508868                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 4292420                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              233396                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             11195586                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                 2379                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          12846007                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            51951713                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       12486478                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             9718903                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                3127104                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts           336305                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts       336004                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1127344                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2877535                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           1430264                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         1040590                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         947731                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 10096595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded            449291                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 9731878                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           14954                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1967228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      4032439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved       122491                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     18573204                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.523974                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.961879                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          13449794     72.42%     72.42% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2182230     11.75%     84.16% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1273892      6.86%     91.02% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3           1667288      8.98%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      18573204                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             5698774     58.56%     58.56% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               2782      0.03%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            2725634     28.01%     86.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           1304688     13.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              9731878                       # Type of FU issued
system.cpu08.iq.rate                         0.523964                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         38051914                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        12514423                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      9371055                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              9731878                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads         896073                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       418451                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation         1820                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       166869                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads         4037                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles               304350                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                136646                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              187029                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          10551776                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts          215429                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2877535                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            1430264                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts           332518                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 1066                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  21                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents         1820                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       221896                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect        72992                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts             294888                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             9521893                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             2693618                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          209985                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        5890                       # number of nop insts executed
system.cpu08.iew.exec_refs                    3989225                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2061948                       # Number of branches executed
system.cpu08.iew.exec_stores                  1295607                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.512658                       # Inst execution rate
system.cpu08.iew.wb_sent                      9394325                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     9371055                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5025519                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6199571                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.504537                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.810624                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       1967834                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls        326800                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts          286812                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     18173690                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.472336                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.178534                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     14162708     77.93%     77.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      2342295     12.89%     90.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       536293      2.95%     93.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       162369      0.89%     94.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       364321      2.00%     96.67% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       490603      2.70%     99.37% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        61229      0.34%     99.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        26552      0.15%     99.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        27320      0.15%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     18173690                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            8378739                       # Number of instructions committed
system.cpu08.commit.committedOps              8584085                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      3722479                       # Number of memory references committed
system.cpu08.commit.loads                     2459084                       # Number of loads committed
system.cpu08.commit.membars                     85072                       # Number of memory barriers committed
system.cpu08.commit.branches                  1881511                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 6861576                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              42391                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        4858849     56.60%     56.60% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          2757      0.03%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.64% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2459084     28.65%     85.28% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      1263395     14.72%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         8584085                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               27320                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   28479551                       # The number of ROB reads
system.cpu08.rob.rob_writes                  21508506                       # The number of ROB writes
system.cpu08.timesIdled                           127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      45274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   8373312                       # Number of Instructions Simulated
system.cpu08.committedOps                     8578658                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.218186                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.218186                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.450819                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.450819                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               10123978                       # number of integer regfile reads
system.cpu08.int_regfile_writes               4659466                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                36864593                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                5834166                       # number of cc regfile writes
system.cpu08.misc_regfile_reads               5674296                       # number of misc regfile reads
system.cpu08.misc_regfile_writes               918967                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            5642                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         379.458593                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           2387699                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            6037                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          395.510850                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   379.458593                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.741130                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.741130                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         6073934                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        6073934                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1297100                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1297100                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      1004765                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      1004765                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data        78583                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        78583                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         1615                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1615                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      2301865                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        2301865                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      2301865                       # number of overall hits
system.cpu08.dcache.overall_hits::total       2301865                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       198202                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       198202                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        33465                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        33465                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data       224503                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       224503                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data        40559                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        40559                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       231667                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       231667                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       231667                       # number of overall misses
system.cpu08.dcache.overall_misses::total       231667                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   4746362125                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   4746362125                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   1184657939                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   1184657939                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data   6508773679                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total   6508773679                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    437466658                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    437466658                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data    327996174                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total    327996174                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   5931020064                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   5931020064                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   5931020064                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   5931020064                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1495302                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1495302                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      1038230                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      1038230                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data       303086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       303086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data        42174                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        42174                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2533532                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2533532                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2533532                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2533532                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.132550                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.132550                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.032233                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.032233                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.740724                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.740724                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.961706                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.961706                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.091440                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.091440                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.091440                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.091440                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 23947.095009                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 23947.095009                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 35399.908531                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 35399.908531                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 28991.922954                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 28991.922954                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10785.933036                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10785.933036                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 25601.488619                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 25601.488619                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 25601.488619                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 25601.488619                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          519                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            21                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     3.153846                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    24.714286                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          842                       # number of writebacks
system.cpu08.dcache.writebacks::total             842                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        91740                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        91740                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        16344                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        16344                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data        39048                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total        39048                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       108084                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       108084                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       108084                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       108084                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       106462                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       106462                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        17121                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        17121                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data       185455                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total       185455                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data        40559                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total        40559                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       123583                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       123583                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       123583                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       123583                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   1959617041                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   1959617041                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data    711016818                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total    711016818                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data   4897000975                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total   4897000975                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    367922842                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    367922842                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data    277944826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total    277944826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   2670633859                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   2670633859                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   2670633859                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   2670633859                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.071198                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.071198                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.016491                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.016491                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.611889                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.611889                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.961706                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.961706                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.048779                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.048779                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.048779                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.048779                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 18406.727668                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 18406.727668                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 41528.930436                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 41528.930436                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 26405.332695                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26405.332695                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9071.299638                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9071.299638                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 21610.042312                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 21610.042312                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 21610.042312                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 21610.042312                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1574                       # number of replacements
system.cpu08.icache.tags.tagsinuse         411.462285                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           1747324                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1991                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          877.611251                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   411.462285                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.803637                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.803637                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         3500781                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        3500781                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      1747324                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1747324                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      1747324                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1747324                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      1747324                       # number of overall hits
system.cpu08.icache.overall_hits::total       1747324                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         2071                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2071                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         2071                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2071                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         2071                       # number of overall misses
system.cpu08.icache.overall_misses::total         2071                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     34111498                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     34111498                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     34111498                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     34111498                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     34111498                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     34111498                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      1749395                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1749395                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      1749395                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1749395                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      1749395                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1749395                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001184                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001184                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001184                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001184                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001184                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001184                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 16471.027523                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 16471.027523                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 16471.027523                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 16471.027523                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 16471.027523                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 16471.027523                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           80                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           80                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           80                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1991                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1991                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1991                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1991                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1991                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1991                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     27427502                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     27427502                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     27427502                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     27427502                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     27427502                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     27427502                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.001138                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.001138                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.001138                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.001138                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.001138                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.001138                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13775.741838                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13775.741838                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13775.741838                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13775.741838                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13775.741838                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13775.741838                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               3801279                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         2942395                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect          266279                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            2894916                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               2656640                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           91.769157                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                330812                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect            85974                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       18573338                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          1837469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     17798686                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   3801279                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          2987452                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    16449879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                563813                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles         2907                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles          799                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 1611455                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes               37413                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         18572961                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.997861                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.292731                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               11194576     60.27%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 568002      3.06%     63.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                2465923     13.28%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                4344460     23.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           18572961                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.204663                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.958292                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                1508088                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            11519061                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 4839931                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              421630                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles               281344                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             225613                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 751                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             13429642                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1060                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles               281344                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                1895198                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                191099                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     11106488                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 4868974                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              226951                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             12642077                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 2419                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          14296162                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            58885117                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       14188499                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            11306656                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                2989506                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts           321870                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts       321676                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1075770                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            3536661                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           1757348                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads         1387433                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores        1288805                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 11615947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded            428201                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                11274716                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           13982                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1836050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      3731946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved       114654                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     18572961                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.607050                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.031152                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          12883020     69.36%     69.36% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2179267     11.73%     81.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1436573      7.73%     88.83% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3           2074101     11.17%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      18572961                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             6223618     55.20%     55.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               2664      0.02%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.22% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            3400197     30.16%     85.38% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           1648237     14.62%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             11274716                       # Type of FU issued
system.cpu09.iq.rate                         0.607038                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         41136375                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        13881421                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     10943455                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             11274716                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads        1255562                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       382773                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation         1738                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       145642                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads         3818                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles               281344                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                133929                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              178655                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          12050314                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts          206490                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             3536661                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            1757348                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts           318614                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 1065                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents         1738                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       204989                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect        68464                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts             273453                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            11078796                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             3370632                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          195920                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        6166                       # number of nop insts executed
system.cpu09.iew.exec_refs                    5010405                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                2364781                       # Number of branches executed
system.cpu09.iew.exec_stores                  1639773                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.596489                       # Inst execution rate
system.cpu09.iew.wb_sent                     10964725                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    10943455                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 6007017                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 7153954                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.589202                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.839678                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       1836742                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls        313547                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts          265717                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     18202090                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.561131                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.284243                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     13617015     74.81%     74.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      2597665     14.27%     89.08% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       568234      3.12%     92.20% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       177767      0.98%     93.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       451386      2.48%     95.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       678439      3.73%     99.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        58878      0.32%     99.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        26323      0.14%     99.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        26383      0.14%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     18202090                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           10015967                       # Number of instructions committed
system.cpu09.commit.committedOps             10213766                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      4765594                       # Number of memory references committed
system.cpu09.commit.loads                     3153888                       # Number of loads committed
system.cpu09.commit.membars                     80304                       # Number of memory barriers committed
system.cpu09.commit.branches                  2199093                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 8166733                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              41335                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        5445524     53.32%     53.32% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          2648      0.03%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.34% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       3153888     30.88%     84.22% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      1611706     15.78%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        10213766                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               26383                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   30032736                       # The number of ROB reads
system.cpu09.rob.rob_writes                  24476467                       # The number of ROB writes
system.cpu09.timesIdled                           106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      45501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  10010299                       # Number of Instructions Simulated
system.cpu09.committedOps                    10208098                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.855423                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.855423                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.538961                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.538961                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               12051704                       # number of integer regfile reads
system.cpu09.int_regfile_writes               5232328                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                43588095                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                6826114                       # number of cc regfile writes
system.cpu09.misc_regfile_reads               6664367                       # number of misc regfile reads
system.cpu09.misc_regfile_writes               891996                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            5022                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         378.476583                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           2850035                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            5403                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          527.491209                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   378.476583                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.739212                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.739212                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         7406072                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        7406072                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1632382                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1632382                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      1359760                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      1359760                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data        74665                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        74665                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         1320                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1320                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      2992142                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        2992142                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      2992142                       # number of overall hits
system.cpu09.dcache.overall_hits::total       2992142                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       190119                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       190119                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        33383                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        33383                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data       217540                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       217540                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data        40665                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        40665                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       223502                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       223502                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       223502                       # number of overall misses
system.cpu09.dcache.overall_misses::total       223502                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   4619514516                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   4619514516                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   1189943409                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   1189943409                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data   6226706852                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total   6226706852                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    419881174                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    419881174                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data    355644689                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total    355644689                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   5809457925                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   5809457925                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   5809457925                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   5809457925                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      1822501                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1822501                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      1393143                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      1393143                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data       292205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       292205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data        41985                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        41985                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      3215644                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      3215644                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      3215644                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      3215644                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.104318                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.104318                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.023962                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.023962                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.744477                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.744477                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.968560                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.968560                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.069505                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.069505                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.069505                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.069505                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 24298.016064                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 24298.016064                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 35645.190936                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 35645.190936                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 28623.273200                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 28623.273200                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 10325.370073                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 10325.370073                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 25992.867737                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 25992.867737                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 25992.867737                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 25992.867737                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          366                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     3.363636                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    22.875000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          657                       # number of writebacks
system.cpu09.dcache.writebacks::total             657                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        90187                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        90187                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        16106                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        16106                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data        37124                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total        37124                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       106293                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       106293                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       106293                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       106293                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        99932                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        99932                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        17277                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        17277                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data       180416                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total       180416                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data        40665                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total        40665                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       117209                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       117209                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       117209                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       117209                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   1858400188                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   1858400188                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data    713030686                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total    713030686                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data   4679178322                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total   4679178322                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    355578326                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    355578326                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data    300021311                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total    300021311                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   2571430874                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   2571430874                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   2571430874                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   2571430874                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.054832                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.054832                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.012401                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.012401                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.617430                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.617430                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.968560                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.968560                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.036450                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.036450                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.036450                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.036450                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 18596.647600                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 18596.647600                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 41270.514904                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 41270.514904                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 25935.495311                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25935.495311                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  8744.087692                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  8744.087692                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 21938.851743                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 21938.851743                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 21938.851743                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 21938.851743                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1318                       # number of replacements
system.cpu09.icache.tags.tagsinuse         408.000831                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           1609652                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1731                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          929.897169                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   408.000831                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.796877                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.796877                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         3224641                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        3224641                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      1609652                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       1609652                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      1609652                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        1609652                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      1609652                       # number of overall hits
system.cpu09.icache.overall_hits::total       1609652                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1803                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1803                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1803                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1803                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1803                       # number of overall misses
system.cpu09.icache.overall_misses::total         1803                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     29101485                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     29101485                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     29101485                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     29101485                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     29101485                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     29101485                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      1611455                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      1611455                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      1611455                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      1611455                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      1611455                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      1611455                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.001119                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001119                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.001119                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001119                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.001119                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001119                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 16140.590682                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 16140.590682                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 16140.590682                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 16140.590682                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 16140.590682                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 16140.590682                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           72                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           72                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           72                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1731                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1731                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1731                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1731                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1731                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1731                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     23321014                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     23321014                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     23321014                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     23321014                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     23321014                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     23321014                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.001074                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.001074                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.001074                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.001074                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.001074                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.001074                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 13472.567302                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 13472.567302                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 13472.567302                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 13472.567302                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 13472.567302                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 13472.567302                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               3602432                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         2647925                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect          277149                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            2677759                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               2432507                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           90.841147                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                363507                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect            89889                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       18573113                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          1953598                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     16800100                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   3602432                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          2796014                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    16321071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                588001                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles         2909                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1118                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 1715277                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes               40678                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         18572697                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.951570                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.281854                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               11530732     62.08%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 610355      3.29%     65.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                2231961     12.02%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                4199649     22.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           18572697                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.193960                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.904539                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                1595994                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            11842144                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 4402644                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              435631                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles               293375                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             249808                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 821                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             12375528                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1180                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles               293375                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                1993336                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                190346                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     11425705                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 4433592                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              233434                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             11570356                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 2522                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          13246632                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            53677035                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       12907916                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            10230390                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                3016242                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts           330115                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts       329778                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1111215                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            3015366                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           1497874                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads         1103021                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores        1002612                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 10500226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded            440108                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10159905                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           14593                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1887317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      3841887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved       117302                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     18572697                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.547034                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.981806                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          13283394     71.52%     71.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2198561     11.84%     83.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1310882      7.06%     90.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3           1779860      9.58%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      18572697                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             5905341     58.12%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               2976      0.03%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.15% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            2871185     28.26%     86.41% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           1380403     13.59%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10159905                       # Type of FU issued
system.cpu10.iq.rate                         0.547022                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         38907100                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        12828833                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      9812396                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             10159905                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads         960288                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       400719                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation         1754                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       158507                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads         4225                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           82                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles               293375                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                129153                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              184138                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          10948405                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts          210739                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             3015366                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            1497874                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts           326457                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                  979                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents         1754                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       213559                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect        70535                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts             284094                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             9956325                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             2840362                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          203580                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        8071                       # number of nop insts executed
system.cpu10.iew.exec_refs                    4211786                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                2139512                       # Number of branches executed
system.cpu10.iew.exec_stores                  1371424                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.536061                       # Inst execution rate
system.cpu10.iew.wb_sent                      9835280                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     9812396                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5312759                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6586358                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.528312                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.806631                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       1887920                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls        322806                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts          276524                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     18188962                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.498142                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.213502                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     14002181     76.98%     76.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      2428366     13.35%     90.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       552168      3.04%     93.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       170828      0.94%     94.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       381737      2.10%     96.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       527660      2.90%     99.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        64013      0.35%     99.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        29900      0.16%     99.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        32109      0.18%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     18188962                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            8835236                       # Number of instructions committed
system.cpu10.commit.committedOps              9060684                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      3954014                       # Number of memory references committed
system.cpu10.commit.loads                     2614647                       # Number of loads committed
system.cpu10.commit.membars                     83611                       # Number of memory barriers committed
system.cpu10.commit.branches                  1968180                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 7258454                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              47914                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        5103714     56.33%     56.33% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          2956      0.03%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.36% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2614647     28.86%     85.22% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      1339367     14.78%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         9060684                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               32109                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   28895091                       # The number of ROB reads
system.cpu10.rob.rob_writes                  22285853                       # The number of ROB writes
system.cpu10.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      45726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   8827569                       # Number of Instructions Simulated
system.cpu10.committedOps                     9053017                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.103990                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.103990                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.475288                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.475288                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               10637094                       # number of integer regfile reads
system.cpu10.int_regfile_writes               4860076                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                38615788                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                6112343                       # number of cc regfile writes
system.cpu10.misc_regfile_reads               5893933                       # number of misc regfile reads
system.cpu10.misc_regfile_writes               905440                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            6275                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         391.871513                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1634414                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            6688                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          244.380084                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   391.871513                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.765374                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.765374                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         6391453                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        6391453                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1384081                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1384081                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      1077931                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      1077931                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data        79524                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        79524                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         1480                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1480                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      2462012                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        2462012                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      2462012                       # number of overall hits
system.cpu10.dcache.overall_hits::total       2462012                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       197042                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       197042                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        38178                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        38178                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data       218901                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       218901                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data        42319                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        42319                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       235220                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       235220                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       235220                       # number of overall misses
system.cpu10.dcache.overall_misses::total       235220                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   4708078037                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   4708078037                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   1359170168                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   1359170168                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data   6271439338                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   6271439338                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    470548187                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    470548187                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data    347529634                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total    347529634                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   6067248205                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   6067248205                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   6067248205                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   6067248205                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1581123                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1581123                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      1116109                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      1116109                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data       298425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       298425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data        43799                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        43799                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2697232                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2697232                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2697232                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2697232                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.124622                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.124622                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.034206                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.034206                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.733521                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.733521                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.966209                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.966209                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.087208                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.087208                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.087208                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.087208                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 23893.779179                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 23893.779179                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 35600.874011                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 35600.874011                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 28649.660522                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 28649.660522                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11119.076231                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11119.076231                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 25793.929959                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 25793.929959                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 25793.929959                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 25793.929959                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          425                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            18                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     3.333333                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    23.611111                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          865                       # number of writebacks
system.cpu10.dcache.writebacks::total             865                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        91895                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        91895                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        18354                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        18354                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data        37910                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        37910                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       110249                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       110249                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       110249                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       110249                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       105147                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       105147                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        19824                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        19824                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       180991                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       180991                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data        42319                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        42319                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       124971                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       124971                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       124971                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       124971                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   1912903345                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   1912903345                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data    824280580                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total    824280580                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data   4707567025                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total   4707567025                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    399825813                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    399825813                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data    293673866                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total    293673866                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   2737183925                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   2737183925                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   2737183925                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   2737183925                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.066501                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.066501                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.017762                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.017762                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.606487                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.606487                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.966209                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.966209                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.046333                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.046333                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.046333                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.046333                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 18192.657375                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 18192.657375                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 41579.932405                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 41579.932405                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 26009.950909                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26009.950909                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9447.903140                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9447.903140                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 21902.552792                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 21902.552792                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 21902.552792                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 21902.552792                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1497                       # number of replacements
system.cpu10.icache.tags.tagsinuse         405.159362                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           1713286                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1911                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          896.538985                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   405.159362                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.791327                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.791327                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         3432465                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        3432465                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      1713286                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1713286                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      1713286                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1713286                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      1713286                       # number of overall hits
system.cpu10.icache.overall_hits::total       1713286                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1991                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1991                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1991                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1991                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1991                       # number of overall misses
system.cpu10.icache.overall_misses::total         1991                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     31965983                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     31965983                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     31965983                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     31965983                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     31965983                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     31965983                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      1715277                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1715277                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      1715277                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1715277                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      1715277                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1715277                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.001161                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001161                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.001161                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001161                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.001161                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001161                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 16055.240080                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 16055.240080                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 16055.240080                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 16055.240080                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 16055.240080                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 16055.240080                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           80                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           80                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           80                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1911                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1911                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1911                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1911                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1911                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1911                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     25625012                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     25625012                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     25625012                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     25625012                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     25625012                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     25625012                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.001114                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.001114                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.001114                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.001114                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.001114                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.001114                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 13409.216117                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 13409.216117                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 13409.216117                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 13409.216117                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 13409.216117                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 13409.216117                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               3863118                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         2928435                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          265294                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            2953154                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               2720747                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           92.130211                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                357297                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect            88090                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       18572918                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          1888532                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     18161564                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   3863118                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          3078044                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    16396993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                563779                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles         2910                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2220                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 1659447                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes               38984                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         18572545                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.024950                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.299492                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               10992388     59.19%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 587622      3.16%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                2529292     13.62%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                4463243     24.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           18572545                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.207997                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.977852                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                1541005                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            11293222                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 5041438                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              412696                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles               281274                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             242347                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 808                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             13922524                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1139                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles               281274                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                1920613                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                191970                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     10885903                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 5068637                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              221238                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             13153374                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 2899                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          14791659                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            61337573                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       14844311                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            11927732                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                2863927                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts           314140                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts       313806                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1056142                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            3683850                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           1831692                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         1444797                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores        1347899                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 12127979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded            421100                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                11808494                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           13023                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1792675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      3656102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved       111803                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     18572545                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.635804                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.052390                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          12683244     68.29%     68.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2185387     11.77%     80.06% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1488635      8.02%     88.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3           2215279     11.93%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      18572545                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             6540732     55.39%     55.39% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               3155      0.03%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.42% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            3545455     30.02%     85.44% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           1719152     14.56%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             11808494                       # Type of FU issued
system.cpu11.iq.rate                         0.635791                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         42202556                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        14342973                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     11475643                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             11808494                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads        1306483                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       380193                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation         1733                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       152467                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads         3719                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles               281274                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                132649                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              175934                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          12555824                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts          199560                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             3683850                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            1831692                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts           310799                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                  995                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  61                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents         1733                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       204619                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect        66991                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts             271610                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            11613764                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             3516800                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          194730                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        6745                       # number of nop insts executed
system.cpu11.iew.exec_refs                    5226847                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                2460109                       # Number of branches executed
system.cpu11.iew.exec_stores                  1710047                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.625306                       # Inst execution rate
system.cpu11.iew.wb_sent                     11498185                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    11475643                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 6339915                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 7652385                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.617870                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.828489                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       1793290                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls        309297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          264679                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     18206213                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.591156                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.327542                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     13459707     73.93%     73.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      2646564     14.54%     88.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       616273      3.38%     91.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       165437      0.91%     92.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       434511      2.39%     95.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       752147      4.13%     99.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        66283      0.36%     99.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        31519      0.17%     99.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        33772      0.19%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     18206213                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           10525266                       # Number of instructions committed
system.cpu11.commit.committedOps             10762707                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      4982882                       # Number of memory references committed
system.cpu11.commit.loads                     3303657                       # Number of loads committed
system.cpu11.commit.membars                     81596                       # Number of memory barriers committed
system.cpu11.commit.branches                  2296525                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 8630821                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              47739                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        5776692     53.67%     53.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3133      0.03%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.70% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       3303657     30.70%     84.40% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      1679225     15.60%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        10762707                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               33772                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   30521686                       # The number of ROB reads
system.cpu11.rob.rob_writes                  25482841                       # The number of ROB writes
system.cpu11.timesIdled                           112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      45921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  10518963                       # Number of Instructions Simulated
system.cpu11.committedOps                    10756404                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.765661                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.765661                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.566360                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.566360                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               12657434                       # number of integer regfile reads
system.cpu11.int_regfile_writes               5518844                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                45606983                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                7100293                       # number of cc regfile writes
system.cpu11.misc_regfile_reads               6887177                       # number of misc regfile reads
system.cpu11.misc_regfile_writes               859291                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            5282                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         401.260044                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           3255286                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            5706                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          570.502278                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   401.260044                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.783711                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.783711                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         7736386                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        7736386                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1735270                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1735270                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      1430283                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      1430283                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data        76139                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        76139                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         2411                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         2411                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      3165553                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        3165553                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      3165553                       # number of overall hits
system.cpu11.dcache.overall_hits::total       3165553                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       190996                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       190996                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        36921                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        36921                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data       207296                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       207296                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data        40715                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        40715                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       227917                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       227917                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       227917                       # number of overall misses
system.cpu11.dcache.overall_misses::total       227917                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   4666170840                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   4666170840                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   1310525714                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   1310525714                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data   5947164521                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   5947164521                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    467720189                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    467720189                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data    319683230                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total    319683230                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   5976696554                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   5976696554                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   5976696554                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   5976696554                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      1926266                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1926266                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      1467204                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      1467204                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data       283435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       283435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data        43126                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        43126                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      3393470                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      3393470                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      3393470                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      3393470                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.099153                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.099153                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.025164                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.025164                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.731371                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.731371                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.944094                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.944094                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.067163                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.067163                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.067163                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.067163                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 24430.725460                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 24430.725460                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 35495.401370                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 35495.401370                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 28689.239160                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 28689.239160                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11487.662753                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11487.662753                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 26223.127516                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 26223.127516                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 26223.127516                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 26223.127516                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          368                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     3.055556                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    24.533333                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          770                       # number of writebacks
system.cpu11.dcache.writebacks::total             770                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        91046                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        91046                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        17758                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        17758                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data        35991                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        35991                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       108804                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       108804                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       108804                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       108804                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        99950                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        99950                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        19163                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        19163                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       171305                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       171305                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data        40715                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        40715                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       119113                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       119113                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       119113                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       119113                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   1850966470                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   1850966470                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data    781961642                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total    781961642                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data   4461727514                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total   4461727514                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    397348811                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    397348811                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data    270325770                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total    270325770                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   2632928112                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   2632928112                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   2632928112                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   2632928112                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.051888                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.051888                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.013061                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.013061                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.604389                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.604389                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.944094                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.944094                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.035101                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.035101                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.035101                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.035101                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 18518.924162                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 18518.924162                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 40805.805041                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 40805.805041                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 26045.518309                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26045.518309                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9759.273265                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9759.273265                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 22104.456373                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 22104.456373                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 22104.456373                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 22104.456373                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1443                       # number of replacements
system.cpu11.icache.tags.tagsinuse         400.462780                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           1657527                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1851                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          895.476499                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   400.462780                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.782154                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.782154                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         3320745                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        3320745                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      1657527                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1657527                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      1657527                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1657527                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      1657527                       # number of overall hits
system.cpu11.icache.overall_hits::total       1657527                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1920                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1920                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1920                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1920                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1920                       # number of overall misses
system.cpu11.icache.overall_misses::total         1920                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     30067975                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     30067975                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     30067975                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     30067975                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     30067975                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     30067975                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      1659447                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1659447                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      1659447                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1659447                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      1659447                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1659447                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.001157                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001157                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.001157                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001157                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.001157                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001157                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15660.403646                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15660.403646                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15660.403646                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15660.403646                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15660.403646                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15660.403646                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           69                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           69                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           69                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1851                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1851                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1851                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1851                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1851                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1851                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     24057518                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     24057518                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     24057518                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     24057518                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     24057518                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     24057518                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.001115                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.001115                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.001115                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.001115                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 12997.038358                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 12997.038358                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 12997.038358                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 12997.038358                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 12997.038358                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 12997.038358                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               3946613                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         3031319                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          260509                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            3036209                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               2807909                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           92.480755                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                352478                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect            86209                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       18572680                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          1867503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     18606222                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   3946613                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          3160387                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    16424361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                553211                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles         2907                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles          786                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 1643797                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes               38364                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         18572163                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.048538                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.304605                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               10824071     58.28%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 574495      3.09%     61.37% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                2621670     14.12%     75.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                4551927     24.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           18572163                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.212496                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.001806                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                1521643                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            11097051                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 5268186                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              406373                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles               276003                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             241243                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 761                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             14480130                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1139                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles               276003                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                1893732                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                195688                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     10690795                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 5296045                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              216993                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             13725576                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 2900                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          15364891                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            64057051                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       15521137                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            12483094                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                2881797                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts           306608                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts       306278                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1031943                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            3915499                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           1948192                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads         1559138                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores        1462978                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 12714207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded            411091                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                12377084                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           14737                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1801087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      3687355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved       108925                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     18572163                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.666432                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.074071                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          12475355     67.17%     67.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2184649     11.76%     78.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1544042      8.31%     87.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3           2368117     12.75%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      18572163                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             6758319     54.60%     54.60% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               3224      0.03%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.63% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            3777852     30.52%     85.15% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           1837689     14.85%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             12377084                       # Type of FU issued
system.cpu12.iq.rate                         0.666413                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         43341068                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        14927504                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     12049312                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             12377084                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads        1423093                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       379503                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation         1663                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       152524                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads         4083                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles               276003                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                136339                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              171584                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          13132451                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          195671                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             3915499                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            1948192                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts           303245                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 1070                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents         1663                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       200762                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect        66213                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts             266975                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            12184808                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             3748722                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          192276                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        7153                       # number of nop insts executed
system.cpu12.iew.exec_refs                    5577262                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                2569826                       # Number of branches executed
system.cpu12.iew.exec_stores                  1828540                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.656061                       # Inst execution rate
system.cpu12.iew.wb_sent                     12071759                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    12049312                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 6689622                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 8016462                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.648765                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.834486                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       1801678                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls        302166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          259907                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     18207438                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.622324                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.357444                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     13251995     72.78%     72.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      2739293     15.04%     87.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       624865      3.43%     91.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       187288      1.03%     92.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       472375      2.59%     94.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       800239      4.40%     99.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        65218      0.36%     99.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        31279      0.17%     99.81% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        34886      0.19%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     18207438                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           11086831                       # Number of instructions committed
system.cpu12.commit.committedOps             11330931                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      5331664                       # Number of memory references committed
system.cpu12.commit.loads                     3535996                       # Number of loads committed
system.cpu12.commit.membars                     79573                       # Number of memory barriers committed
system.cpu12.commit.branches                  2405725                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 9091022                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              49611                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        5996067     52.92%     52.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          3200      0.03%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.95% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       3535996     31.21%     84.15% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      1795668     15.85%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        11330931                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               34886                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   31104272                       # The number of ROB reads
system.cpu12.rob.rob_writes                  26634541                       # The number of ROB writes
system.cpu12.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      46159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  11080111                       # Number of Instructions Simulated
system.cpu12.committedOps                    11324211                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.676218                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.676218                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.596581                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.596581                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               13355243                       # number of integer regfile reads
system.cpu12.int_regfile_writes               5749766                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                48010025                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                7438915                       # number of cc regfile writes
system.cpu12.misc_regfile_reads               7219748                       # number of misc regfile reads
system.cpu12.misc_regfile_writes               840170                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            6493                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         394.603457                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1875128                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            6910                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          271.364399                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   394.603457                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.770710                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.770710                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         8203942                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        8203942                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1859222                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1859222                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      1549656                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      1549656                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data        74121                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        74121                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data         2238                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         2238                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      3408878                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        3408878                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      3408878                       # number of overall hits
system.cpu12.dcache.overall_hits::total       3408878                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       188480                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       188480                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        38651                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        38651                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data       202355                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       202355                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data        41375                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        41375                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       227131                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       227131                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       227131                       # number of overall misses
system.cpu12.dcache.overall_misses::total       227131                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   4656240998                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   4656240998                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   1388335074                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   1388335074                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data   5766177426                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   5766177426                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    480441670                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    480441670                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data    334082735                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total    334082735                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   6044576072                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   6044576072                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   6044576072                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   6044576072                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2047702                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2047702                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      1588307                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      1588307                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data       276476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       276476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data        43613                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        43613                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      3636009                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      3636009                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      3636009                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      3636009                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.092045                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.092045                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.024335                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.024335                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.731908                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.731908                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.948685                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.948685                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.062467                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.062467                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.062467                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.062467                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 24704.164888                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 24704.164888                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 35919.771131                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 35919.771131                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 28495.354333                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 28495.354333                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11611.883263                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11611.883263                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 26612.730415                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 26612.730415                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 26612.730415                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 26612.730415                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          582                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              20                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            22                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     3.550000                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    26.454545                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu12.dcache.writebacks::total            1028                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        90148                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        90148                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        18739                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        18739                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data        34945                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        34945                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       108887                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       108887                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       108887                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       108887                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        98332                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        98332                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        19912                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        19912                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       167410                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       167410                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data        41375                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        41375                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       118244                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       118244                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       118244                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       118244                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   1825116265                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   1825116265                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data    832490599                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total    832490599                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data   4308168728                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total   4308168728                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    410985830                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    410985830                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data    281953765                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total    281953765                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   2657606864                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   2657606864                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   2657606864                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   2657606864                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.048021                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.048021                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.012537                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.012537                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.605514                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.605514                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.948685                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.948685                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.032520                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.032520                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.032520                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.032520                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 18560.756061                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 18560.756061                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 41808.487294                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 41808.487294                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 25734.237668                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25734.237668                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9933.192266                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9933.192266                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 22475.617063                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 22475.617063                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 22475.617063                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 22475.617063                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1272                       # number of replacements
system.cpu12.icache.tags.tagsinuse         401.700911                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           1642055                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1678                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          978.578665                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   401.700911                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.784572                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.784572                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         3289272                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        3289272                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      1642055                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1642055                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      1642055                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1642055                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      1642055                       # number of overall hits
system.cpu12.icache.overall_hits::total       1642055                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1742                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1742                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1742                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1742                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1742                       # number of overall misses
system.cpu12.icache.overall_misses::total         1742                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     27742980                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     27742980                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     27742980                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     27742980                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     27742980                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     27742980                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      1643797                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1643797                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      1643797                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1643797                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      1643797                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1643797                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001060                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001060                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001060                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001060                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001060                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001060                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15925.935706                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15925.935706                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15925.935706                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15925.935706                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15925.935706                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15925.935706                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           64                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           64                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           64                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1678                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1678                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1678                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1678                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1678                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1678                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     22334016                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     22334016                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     22334016                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     22334016                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     22334016                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     22334016                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.001021                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.001021                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.001021                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.001021                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.001021                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.001021                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 13309.902265                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 13309.902265                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 13309.902265                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 13309.902265                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 13309.902265                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 13309.902265                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               3949645                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         3035552                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          261930                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            3066470                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               2846079                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           92.812876                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                348272                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect            84878                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       18572491                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles          1852996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     18616908                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   3949645                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          3194351                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    16436084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                556721                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles         2922                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1747                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 1627322                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               39382                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         18572110                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.048659                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.303218                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               10812818     58.22%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 571309      3.08%     61.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                2659443     14.32%     75.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                4528540     24.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           18572110                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.212661                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.002392                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                1509133                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            11114882                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 5260870                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              406521                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles               277782                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             238884                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 803                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             14444990                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1067                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles               277782                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                1881335                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                193786                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     10710194                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 5288554                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              217537                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             13687347                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 2690                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          15250941                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            63951888                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       15509533                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            12395713                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                2855228                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts           309869                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts       309579                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1040321                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            3952243                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           1967342                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         1595769                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores        1499629                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 12677860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded            413366                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                12346691                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           15459                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1794115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      3670129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved       111205                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     18572110                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.664797                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.072771                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          12487342     67.24%     67.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2178342     11.73%     78.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1550929      8.35%     87.32% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3           2355497     12.68%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      18572110                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             6674545     54.06%     54.06% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               2904      0.02%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.08% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            3813794     30.89%     84.97% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           1855448     15.03%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             12346691                       # Type of FU issued
system.cpu13.iq.rate                         0.664784                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         43280951                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        14886561                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     12018879                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             12346691                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        1459558                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       380543                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation         1679                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       150195                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads         3828                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles               277782                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                135691                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              172681                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          13098507                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts          196774                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             3952243                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            1967342                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts           306061                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 1169                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents         1679                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       200664                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect        67970                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts             268634                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            12155645                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             3785392                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          191046                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        7281                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5632105                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                2569080                       # Number of branches executed
system.cpu13.iew.exec_stores                  1846713                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.654497                       # Inst execution rate
system.cpu13.iew.wb_sent                     12041196                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    12018879                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 6662729                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 7857652                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.647133                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.847929                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       1794688                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls        302161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          261352                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     18207365                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.620846                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.349671                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     13253228     72.79%     72.79% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      2736984     15.03%     87.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       611485      3.36%     91.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       192346      1.06%     92.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       502028      2.76%     94.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       794341      4.36%     99.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        60900      0.33%     99.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        26670      0.15%     99.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        29383      0.16%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     18207365                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           11087333                       # Number of instructions committed
system.cpu13.commit.committedOps             11303963                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      5388847                       # Number of memory references committed
system.cpu13.commit.loads                     3571700                       # Number of loads committed
system.cpu13.commit.membars                     78858                       # Number of memory barriers committed
system.cpu13.commit.branches                  2406399                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 9054987                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              45556                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        5912231     52.30%     52.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          2885      0.03%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.33% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       3571700     31.60%     83.92% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      1817147     16.08%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        11303963                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               29383                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   31072221                       # The number of ROB reads
system.cpu13.rob.rob_writes                  26566422                       # The number of ROB writes
system.cpu13.timesIdled                           119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      46348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  11080481                       # Number of Instructions Simulated
system.cpu13.committedOps                    11297111                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.676145                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.676145                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.596607                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.596607                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               13345222                       # number of integer regfile reads
system.cpu13.int_regfile_writes               5694480                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                48029436                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                7405029                       # number of cc regfile writes
system.cpu13.misc_regfile_reads               7269944                       # number of misc regfile reads
system.cpu13.misc_regfile_writes               843541                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            5172                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         385.716720                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           2115288                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            5584                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          378.812321                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   385.716720                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.753353                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.753353                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         8243357                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        8243357                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1858010                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1858010                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      1572608                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      1572608                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data        74085                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        74085                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         1416                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1416                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      3430618                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        3430618                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      3430618                       # number of overall hits
system.cpu13.dcache.overall_hits::total       3430618                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       189248                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       189248                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        36736                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        36736                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       204102                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       204102                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        39951                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        39951                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       225984                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       225984                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       225984                       # number of overall misses
system.cpu13.dcache.overall_misses::total       225984                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   4635707393                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   4635707393                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   1319581550                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   1319581550                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data   5872324093                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   5872324093                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    462324178                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    462324178                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data    316181703                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total    316181703                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   5955288943                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   5955288943                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   5955288943                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   5955288943                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      2047258                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      2047258                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      1609344                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      1609344                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data       278187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       278187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        41367                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        41367                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      3656602                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      3656602                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      3656602                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      3656602                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.092440                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.092440                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.022827                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.022827                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.733686                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.733686                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.965770                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.965770                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.061802                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.061802                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.061802                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.061802                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 24495.410218                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 24495.410218                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 35920.665015                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 35920.665015                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 28771.516658                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 28771.516658                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11572.280494                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11572.280494                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 26352.701709                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 26352.701709                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 26352.701709                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 26352.701709                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          449                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            23                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     5.200000                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    19.521739                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          765                       # number of writebacks
system.cpu13.dcache.writebacks::total             765                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        90523                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        90523                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        17725                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        17725                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data        35981                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        35981                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       108248                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       108248                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       108248                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       108248                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        98725                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        98725                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        19011                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        19011                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       168121                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       168121                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data        39951                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        39951                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       117736                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       117736                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       117736                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       117736                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   1826800068                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   1826800068                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data    786517666                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total    786517666                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data   4390013355                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total   4390013355                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    393134822                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    393134822                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data    267890297                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total    267890297                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   2613317734                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   2613317734                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   2613317734                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   2613317734                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.048223                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.048223                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.011813                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.011813                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.604345                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.604345                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.965770                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.965770                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.032198                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.032198                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.032198                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.032198                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 18503.925733                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 18503.925733                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 41371.714586                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 41371.714586                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 26112.224856                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26112.224856                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9840.425071                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9840.425071                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 22196.420245                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 22196.420245                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 22196.420245                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 22196.420245                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1395                       # number of replacements
system.cpu13.icache.tags.tagsinuse         405.685159                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           1625448                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1806                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          900.026578                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   405.685159                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.792354                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.792354                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         3256451                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        3256451                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      1625448                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1625448                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      1625448                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1625448                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      1625448                       # number of overall hits
system.cpu13.icache.overall_hits::total       1625448                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1874                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1874                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1874                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1874                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1874                       # number of overall misses
system.cpu13.icache.overall_misses::total         1874                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     29566480                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     29566480                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     29566480                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     29566480                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     29566480                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     29566480                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      1627322                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1627322                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      1627322                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1627322                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      1627322                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1627322                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001152                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001152                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001152                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001152                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001152                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001152                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15777.203842                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15777.203842                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15777.203842                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15777.203842                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15777.203842                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15777.203842                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           67                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           67                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           67                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1807                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1807                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1807                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1807                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1807                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1807                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     23732516                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     23732516                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     23732516                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     23732516                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     23732516                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     23732516                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.001110                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.001110                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.001110                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.001110                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.001110                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.001110                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 13133.655783                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 13133.655783                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 13133.655783                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 13133.655783                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 13133.655783                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 13133.655783                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               3893353                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         3069045                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          259332                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            3029515                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               2815981                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           92.951545                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                320606                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect            82830                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       18572304                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          1759951                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     18345995                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   3893353                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          3136587                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    16533566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                548101                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles         2904                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         1376                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 1543845                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes               36510                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18571848                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.025961                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.297103                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               10977773     59.11%     59.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 544934      2.93%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                2638369     14.21%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                4410772     23.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18571848                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.209632                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.987815                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                1456287                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            11307073                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 5117012                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              415063                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles               273509                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             210251                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 724                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             14078053                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1039                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles               273509                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                1835885                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                186573                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     10901090                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 5147466                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              224421                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             13310259                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 2168                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                   34                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                    4                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          14900062                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            62225726                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       15053542                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            12050884                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                2849178                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts           318257                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts       317882                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1061416                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            3890591                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           1930028                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1586118                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores        1486521                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 12312657                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded            421971                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                12007645                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           11704                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1742718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined      3517876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved       113419                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18571848                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.646551                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.059766                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          12615356     67.93%     67.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2161207     11.64%     79.56% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           1539417      8.29%     87.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3           2255868     12.15%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18571848                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             6426000     53.52%     53.52% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               2282      0.02%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.53% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            3756248     31.28%     84.82% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           1823115     15.18%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             12007645                       # Type of FU issued
system.cpu14.iq.rate                         0.646535                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         42598842                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        14478593                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     11686983                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             12007645                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1456921                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       370937                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation         1773                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       136781                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads         3398                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles               273509                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                131794                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              176451                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          12740022                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts          202998                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             3890591                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            1930028                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts           315151                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                  988                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents         1773                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       199699                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect        66342                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts             266041                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            11818528                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             3728272                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          189117                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        5394                       # number of nop insts executed
system.cpu14.iew.exec_refs                    5543841                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2513304                       # Number of branches executed
system.cpu14.iew.exec_stores                  1815569                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.636352                       # Inst execution rate
system.cpu14.iew.wb_sent                     11706667                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    11686983                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 6470247                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 7501929                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.629269                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.862478                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       1743368                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls        308552                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          258791                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18217183                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.603649                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.333142                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     13381214     73.45%     73.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      2695019     14.79%     88.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       606287      3.33%     91.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       140370      0.77%     92.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       469264      2.58%     94.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       824564      4.53%     99.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        56048      0.31%     99.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        23414      0.13%     99.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        21003      0.12%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18217183                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           10825041                       # Number of instructions committed
system.cpu14.commit.committedOps             10996789                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      5312901                       # Number of memory references committed
system.cpu14.commit.loads                     3519654                       # Number of loads committed
system.cpu14.commit.membars                     77721                       # Number of memory barriers committed
system.cpu14.commit.branches                  2354700                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 8781656                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              35600                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        5681623     51.67%     51.67% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          2265      0.02%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.69% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       3519654     32.01%     83.69% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      1793247     16.31%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        10996789                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               21003                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   30754129                       # The number of ROB reads
system.cpu14.rob.rob_writes                  25839357                       # The number of ROB writes
system.cpu14.timesIdled                           111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      46535                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  10820162                       # Number of Instructions Simulated
system.cpu14.committedOps                    10991910                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.716453                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.716453                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.582597                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.582597                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               13003755                       # number of integer regfile reads
system.cpu14.int_regfile_writes               5474793                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                46884755                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                7286120                       # number of cc regfile writes
system.cpu14.misc_regfile_reads               7177277                       # number of misc regfile reads
system.cpu14.misc_regfile_writes               887728                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            3047                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         355.145213                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           3225674                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            3416                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          944.283958                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   355.145213                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.693643                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.693643                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         8079006                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        8079006                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1796209                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1796209                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      1547308                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1547308                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data        72760                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        72760                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         1114                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1114                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      3343517                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        3343517                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      3343517                       # number of overall hits
system.cpu14.dcache.overall_hits::total       3343517                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       185433                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       185433                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        28916                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        28916                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       217589                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       217589                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        38958                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        38958                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       214349                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       214349                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       214349                       # number of overall misses
system.cpu14.dcache.overall_misses::total       214349                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   4534644847                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   4534644847                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   1023962175                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   1023962175                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data   6237369721                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   6237369721                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    366842705                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    366842705                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data    359911659                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total    359911659                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   5558607022                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   5558607022                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   5558607022                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   5558607022                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1981642                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1981642                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      1576224                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1576224                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data       290349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       290349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        40072                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        40072                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      3557866                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      3557866                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      3557866                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      3557866                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.093575                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.093575                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.018345                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018345                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.749405                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.749405                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.972200                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.972200                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.060247                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.060247                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.060247                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.060247                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 24454.357353                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 24454.357353                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 35411.612083                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 35411.612083                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 28665.832009                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 28665.832009                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  9416.363905                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  9416.363905                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 25932.507369                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 25932.507369                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 25932.507369                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 25932.507369                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          976                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            39                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     4.071429                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    25.025641                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          552                       # number of writebacks
system.cpu14.dcache.writebacks::total             552                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        89802                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        89802                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        13793                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        13793                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data        36435                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        36435                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       103595                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       103595                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       103595                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       103595                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        95631                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        95631                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        15123                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        15123                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       181154                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       181154                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data        38958                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        38958                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       110754                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       110754                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       110754                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       110754                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   1771408471                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   1771408471                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data    622679092                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total    622679092                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data   4711460169                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total   4711460169                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    308653295                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    308653295                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data    302947341                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total    302947341                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   2394087563                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   2394087563                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   2394087563                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   2394087563                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.048258                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.048258                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.009594                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.009594                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.623918                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.623918                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.972200                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.972200                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.031129                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.031129                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.031129                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.031129                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 18523.370779                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 18523.370779                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 41174.310124                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 41174.310124                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 26008.038293                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26008.038293                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  7922.719210                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  7922.719210                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 21616.262735                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 21616.262735                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 21616.262735                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 21616.262735                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             896                       # number of replacements
system.cpu14.icache.tags.tagsinuse         402.617366                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1542467                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1306                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1181.062021                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   402.617366                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.786362                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.786362                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         3088996                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        3088996                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      1542467                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1542467                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      1542467                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1542467                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      1542467                       # number of overall hits
system.cpu14.icache.overall_hits::total       1542467                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1378                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1378                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1378                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1378                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1378                       # number of overall misses
system.cpu14.icache.overall_misses::total         1378                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     21999987                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     21999987                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     21999987                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     21999987                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     21999987                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     21999987                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      1543845                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1543845                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      1543845                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1543845                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      1543845                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1543845                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000893                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000893                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000893                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000893                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000893                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000893                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15965.157475                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15965.157475                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15965.157475                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15965.157475                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15965.157475                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15965.157475                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           72                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           72                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           72                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1306                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1306                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1306                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1306                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1306                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1306                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     17577508                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     17577508                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     17577508                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     17577508                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     17577508                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     17577508                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000846                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000846                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000846                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000846                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000846                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000846                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 13459.041348                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 13459.041348                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 13459.041348                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 13459.041348                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 13459.041348                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 13459.041348                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               4822338                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         4096294                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          213170                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            4127698                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               3954669                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           95.808099                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                279018                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect            66984                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       18572083                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          1441359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     23174047                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   4822338                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          4233687                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    16901165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                449763                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles         2927                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles          384                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 1258978                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes               31819                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         18570717                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.281820                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.320357                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                9064089     48.81%     48.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 453076      2.44%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                3809424     20.51%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                5244128     28.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           18570717                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.259655                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.247789                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                1197650                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             9335621                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 7464993                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              345120                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles               224406                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             182878                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 621                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             19739214                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 950                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles               224406                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                1503755                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                176997                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles      8979111                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 7496813                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              186708                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             19121887                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 2491                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    4                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          20347555                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            90476217                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       22257477                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            18060750                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                2286805                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts           260806                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts       260529                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  884249                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            6484990                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           3237809                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         2954420                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores        2875475                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 18301007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded            344239                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                18058788                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            9556                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1417595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined      2871937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved        93662                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     18570717                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.972434                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.226503                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          10402400     56.02%     56.02% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2106521     11.34%     67.36% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           2233121     12.02%     79.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3           3828675     20.62%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      18570717                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             8539130     47.29%     47.29% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               1839      0.01%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.30% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            6373401     35.29%     82.59% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3144418     17.41%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             18058788                       # Type of FU issued
system.cpu15.iq.rate                         0.972362                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         54697849                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        20063962                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     17795648                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             18058788                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        2844467                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       304547                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation         1542                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       117053                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads         2814                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles               224406                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                129422                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              145550                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          18652137                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts          165695                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             6484990                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            3237809                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts           257890                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 1008                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents         1542                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       163036                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect        55872                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts             218908                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            17904319                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             6351170                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          154469                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        6891                       # number of nop insts executed
system.cpu15.iew.exec_refs                    9489640                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                3707179                       # Number of branches executed
system.cpu15.iew.exec_stores                  3138470                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.964045                       # Inst execution rate
system.cpu15.iew.wb_sent                     17811275                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    17795648                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                10224008                       # num instructions producing a value
system.cpu15.iew.wb_consumers                11004360                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.958193                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.929087                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       1418258                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls        250577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          212695                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     18280491                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.942757                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.617166                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     11323797     61.94%     61.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      3550693     19.42%     81.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       799588      4.37%     85.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       152887      0.84%     86.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       765046      4.19%     90.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      1612643      8.82%     99.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        44084      0.24%     99.83% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        16392      0.09%     99.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        15361      0.08%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     18280491                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           17097995                       # Number of instructions committed
system.cpu15.commit.committedOps             17234065                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      9301199                       # Number of memory references committed
system.cpu15.commit.loads                     6180443                       # Number of loads committed
system.cpu15.commit.membars                     62920                       # Number of memory barriers committed
system.cpu15.commit.branches                  3577309                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                13772867                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              31621                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        7931032     46.02%     46.02% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          1834      0.01%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.03% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       6180443     35.86%     81.89% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3120756     18.11%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        17234065                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               15361                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   36773309                       # The number of ROB reads
system.cpu15.rob.rob_writes                  37598359                       # The number of ROB writes
system.cpu15.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      46756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  17091581                       # Number of Instructions Simulated
system.cpu15.committedOps                    17227651                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.086622                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.086622                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.920283                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.920283                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               20528150                       # number of integer regfile reads
system.cpu15.int_regfile_writes               7778343                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                72952615                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               10844966                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              10996050                       # number of misc regfile reads
system.cpu15.misc_regfile_writes               718028                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1161                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         302.496226                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           3260501                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1475                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs         2210.509153                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   302.496226                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.590813                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.590813                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        13210173                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       13210173                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      3111763                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       3111763                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      2919683                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      2919683                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data        60623                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        60623                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         1145                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1145                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      6031446                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        6031446                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      6031446                       # number of overall hits
system.cpu15.dcache.overall_hits::total       6031446                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       159347                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       159347                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        24265                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        24265                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       176361                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       176361                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        29953                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        29953                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       183612                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       183612                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       183612                       # number of overall misses
system.cpu15.dcache.overall_misses::total       183612                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   4104564537                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   4104564537                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    891357191                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    891357191                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data   5121110707                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   5121110707                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    296775297                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    296775297                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data    281028229                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total    281028229                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   4995921728                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   4995921728                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   4995921728                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   4995921728                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      3271110                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      3271110                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      2943948                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      2943948                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data       236984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       236984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        31098                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        31098                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      6215058                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      6215058                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      6215058                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      6215058                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.048713                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.048713                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.008242                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.008242                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.744189                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.744189                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.963181                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.963181                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.029543                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.029543                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.029543                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.029543                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 25758.655871                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 25758.655871                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 36734.275335                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 36734.275335                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 29037.659726                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 29037.659726                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  9908.032484                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  9908.032484                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 27209.124284                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 27209.124284                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 27209.124284                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 27209.124284                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          705                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            32                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    22.031250                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          248                       # number of writebacks
system.cpu15.dcache.writebacks::total             248                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        80889                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        80889                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        11247                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        11247                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data        30466                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        30466                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        92136                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        92136                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        92136                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        92136                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        78458                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        78458                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        13018                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        13018                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       145895                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       145895                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data        29953                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        29953                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        91476                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        91476                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        91476                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        91476                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   1515111538                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   1515111538                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data    561943307                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total    561943307                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data   3865386690                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   3865386690                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    250479203                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    250479203                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data    238924271                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total    238924271                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   2077054845                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   2077054845                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   2077054845                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   2077054845                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.023985                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.023985                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.004422                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.004422                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.615632                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.615632                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.963181                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.963181                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.014718                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.014718                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.014718                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.014718                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 19311.115986                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 19311.115986                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 43166.639038                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 43166.639038                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 26494.305425                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26494.305425                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8362.407872                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8362.407872                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 22706.008625                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 22706.008625                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 22706.008625                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 22706.008625                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            1213                       # number of replacements
system.cpu15.icache.tags.tagsinuse         404.254847                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           1257287                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1623                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          774.668515                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   404.254847                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.789560                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.789560                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         2519579                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        2519579                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      1257287                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1257287                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      1257287                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1257287                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      1257287                       # number of overall hits
system.cpu15.icache.overall_hits::total       1257287                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1691                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1691                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1691                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1691                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1691                       # number of overall misses
system.cpu15.icache.overall_misses::total         1691                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     29090492                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     29090492                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     29090492                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     29090492                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     29090492                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     29090492                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      1258978                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1258978                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      1258978                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1258978                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      1258978                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1258978                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001343                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001343                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001343                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001343                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001343                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001343                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 17203.129509                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 17203.129509                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 17203.129509                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 17203.129509                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 17203.129509                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 17203.129509                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           68                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           68                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           68                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1623                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1623                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1623                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1623                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1623                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1623                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     23473006                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     23473006                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     23473006                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     23473006                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     23473006                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     23473006                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.001289                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.001289                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.001289                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.001289                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.001289                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.001289                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 14462.727049                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 14462.727049                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 14462.727049                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 14462.727049                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 14462.727049                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 14462.727049                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               4976975                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         4648570                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          101473                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            4618410                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               4550301                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           98.525272                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                129372                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect            31825                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       18568925                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles           690186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     24389028                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   4976975                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          4679673                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    17769818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                214355                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles          552                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                  599623                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes               15179                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         18567744                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            1.329148                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.277688                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                7937830     42.75%     42.75% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                1748534      9.42%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                3713393     20.00%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                5167987     27.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           18567744                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.268027                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      1.313432                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                1913812                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles             8825725                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                 4885966                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles             2835491                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               106740                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved              85201                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                 570                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             22738622                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 876                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               106740                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                3390569                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                173236                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles      4579086                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                 6240223                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles             4077880                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             22443164                       # Number of instructions processed by rename
system.cpu16.rename.IQFullEvents              2655080                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.SQFullEvents                   10                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          23063445                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups           107075259                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       26575093                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            21911505                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                1151940                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts           132004                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts       131759                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                 6117318                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads            8411623                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           4215957                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         4061505                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        4024650                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 22045951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded            171577                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                21903103                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued           21281                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined        707297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined      1475531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved        45177                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     18567744                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       1.179632                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.849606                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           5255474     28.30%     28.30% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1           4799233     25.85%     54.15% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2           8435241     45.43%     99.58% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             77796      0.42%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      18567744                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                115808      0.78%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    1      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%      0.78% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead             12089309     80.99%     81.77% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite             2721775     18.23%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu             9385750     42.85%     42.85% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult                913      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.86% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            8350284     38.12%     80.98% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           4166156     19.02%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             21903103                       # Type of FU issued
system.cpu16.iq.rate                         1.179557                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                  14926893                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.681497                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads         77322124                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        22925345                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     21782454                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             36829996                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        4010979                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads       147863                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation          524                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores        61426                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads         1627                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               106740                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                140912                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles               73302                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          22219944                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts           76881                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts             8411623                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            4215957                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts           130570                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                  400                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents          524                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect        76386                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect        28587                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             104973                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            21822360                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             8335652                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts           80743                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                        2416                       # number of nop insts executed
system.cpu16.iew.exec_refs                   12499174                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                4429598                       # Number of branches executed
system.cpu16.iew.exec_stores                  4163522                       # Number of stores executed
system.cpu16.iew.exec_rate                   1.175209                       # Inst execution rate
system.cpu16.iew.wb_sent                     21790544                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    21782454                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                12843531                       # num instructions producing a value
system.cpu16.iew.wb_consumers                13210236                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     1.173060                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.972241                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts        707603                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls        126400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          101036                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     18427714                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     1.167395                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     1.346151                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      6841954     37.13%     37.13% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1      7287679     39.55%     76.68% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      1488071      8.08%     84.75% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3        55555      0.30%     85.05% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4      2726313     14.79%     99.85% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         8867      0.05%     99.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6         9210      0.05%     99.95% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7         3440      0.02%     99.96% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8         6625      0.04%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     18427714                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           21443960                       # Number of instructions committed
system.cpu16.commit.committedOps             21512413                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                     12418291                       # Number of memory references committed
system.cpu16.commit.loads                     8263760                       # Number of loads committed
system.cpu16.commit.membars                     29783                       # Number of memory barriers committed
system.cpu16.commit.branches                  4366710                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                17201893                       # Number of committed integer instructions.
system.cpu16.commit.function_calls              15211                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu        9093212     42.27%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult           910      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.27% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead       8263760     38.41%     80.69% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      4154531     19.31%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        21512413                       # Class of committed instruction
system.cpu16.commit.bw_lim_events                6625                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   40573388                       # The number of ROB reads
system.cpu16.rob.rob_writes                  44582512                       # The number of ROB writes
system.cpu16.timesIdled                           131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          1181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      46940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  21441778                       # Number of Instructions Simulated
system.cpu16.committedOps                    21510231                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             0.866016                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       0.866016                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             1.154713                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       1.154713                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               25734126                       # number of integer regfile reads
system.cpu16.int_regfile_writes               9028799                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                90624003                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               13167304                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              13684964                       # number of misc regfile reads
system.cpu16.misc_regfile_writes               374454                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements             469                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         248.579280                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           4259899                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             729                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs         5843.482853                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   248.579280                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.485506                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.485506                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        16945968                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       16945968                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      4103450                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       4103450                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      4050964                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      4050964                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data        24621                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        24621                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data          598                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total          598                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data      8154414                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        8154414                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data      8154414                       # number of overall hits
system.cpu16.dcache.overall_hits::total       8154414                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       101927                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       101927                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        11917                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        11917                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data        93671                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        93671                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data        19093                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        19093                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       113844                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       113844                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       113844                       # number of overall misses
system.cpu16.dcache.overall_misses::total       113844                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   2768914034                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   2768914034                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data    430017779                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total    430017779                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data   2552039665                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2552039665                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data    144061382                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    144061382                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data    227046319                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total    227046319                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   3198931813                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   3198931813                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   3198931813                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   3198931813                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      4205377                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      4205377                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data      4062881                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      4062881                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data       118292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       118292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        19691                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        19691                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data      8268258                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      8268258                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data      8268258                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      8268258                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.024237                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.024237                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.002933                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.002933                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.791863                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.791863                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.969631                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.969631                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.013769                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.013769                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.013769                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.013769                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 27165.658108                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 27165.658108                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 36084.398674                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 36084.398674                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 27244.714640                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 27244.714640                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  7545.246006                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  7545.246006                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 28099.256992                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 28099.256992                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 28099.256992                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 28099.256992                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          109                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    23.222222                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu16.dcache.writebacks::total              77                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        62205                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        62205                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data         5697                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total         5697                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data        13974                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        13974                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        67902                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        67902                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        67902                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        67902                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        39722                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        39722                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data         6220                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total         6220                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data        79697                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        79697                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data        19093                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        19093                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data        45942                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total        45942                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data        45942                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total        45942                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data    757287055                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total    757287055                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data    275284488                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total    275284488                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data   1961736609                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   1961736609                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data    121845118                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    121845118                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data    192662181                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total    192662181                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   1032571543                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   1032571543                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   1032571543                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   1032571543                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.009446                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.009446                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.001531                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.673731                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.673731                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.969631                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.969631                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.005556                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.005556                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.005556                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.005556                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 19064.675872                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 19064.675872                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 44257.956270                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 44257.956270                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 24614.936685                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24614.936685                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  6381.664380                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  6381.664380                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 22475.546189                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 22475.546189                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 22475.546189                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 22475.546189                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements             743                       # number of replacements
system.cpu16.icache.tags.tagsinuse         408.241622                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs            598394                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            1162                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs          514.969019                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   408.241622                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.797347                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.797347                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses         1200409                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses        1200409                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst       598394                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total        598394                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst       598394                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total         598394                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst       598394                       # number of overall hits
system.cpu16.icache.overall_hits::total        598394                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         1229                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         1229                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         1229                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         1229                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         1229                       # number of overall misses
system.cpu16.icache.overall_misses::total         1229                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     21918455                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     21918455                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     21918455                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     21918455                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     21918455                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     21918455                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst       599623                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total       599623                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst       599623                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total       599623                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst       599623                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total       599623                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.002050                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.002050                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.002050                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.002050                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.002050                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.002050                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 17834.381611                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 17834.381611                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 17834.381611                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 17834.381611                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 17834.381611                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 17834.381611                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           66                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           66                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           66                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         1163                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         1163                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         1163                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         1163                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         1163                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         1163                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     17729034                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     17729034                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     17729034                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     17729034                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     17729034                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     17729034                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.001940                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.001940                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.001940                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.001940                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.001940                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.001940                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 15244.225279                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 15244.225279                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 15244.225279                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 15244.225279                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 15244.225279                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 15244.225279                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                      1389                       # number of replacements
system.l2.tags.tagsinuse                  2270.995490                       # Cycle average of tags in use
system.l2.tags.total_refs                       59041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.123207                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      953.644979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      327.654127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       79.077431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       80.700994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       23.123300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       18.972698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       17.688579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       37.258920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       14.606694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       38.851175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       34.492505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       38.799382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       30.236728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       24.304408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       32.276637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       20.750709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       36.461130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       41.797949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       40.369216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       21.642319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       27.732455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       20.283274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       25.802423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        4.924665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       15.527164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst       10.773151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       16.152881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       10.822477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       18.618424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst       16.314323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       22.529212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       56.018874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       33.265380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       56.851381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       22.669525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.014551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.005000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.034653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.038376                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    274934                       # Number of tag accesses
system.l2.tags.data_accesses                   274934                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 72                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               1138                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                173                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               1281                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                562                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               1079                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                575                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               1237                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data               1096                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               1737                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data               1086                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               1572                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data               1194                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               1819                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data               1629                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               1948                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data               2919                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               1706                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data               3078                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               1884                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data               3350                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               1844                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data               3021                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               1659                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data               3642                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               1793                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data               2886                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               1287                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data               1638                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               1564                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                984                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               1093                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                463                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53051                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7410                       # number of Writeback hits
system.l2.Writeback_hits::total                  7410                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu16.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  155                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    57                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  80                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                1138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 173                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1079                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 575                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1237                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                1097                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1737                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                1086                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                1572                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                1194                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                1637                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1948                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                2927                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1706                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                3079                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1884                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                3351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1844                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                3030                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1659                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                3656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1793                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                2890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                1640                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1564                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 985                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                1093                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53108                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu00.data                 80                       # number of overall hits
system.l2.overall_hits::cpu01.inst               1138                       # number of overall hits
system.l2.overall_hits::cpu01.data                173                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1281                       # number of overall hits
system.l2.overall_hits::cpu02.data                562                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1079                       # number of overall hits
system.l2.overall_hits::cpu03.data                575                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1237                       # number of overall hits
system.l2.overall_hits::cpu04.data               1097                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1737                       # number of overall hits
system.l2.overall_hits::cpu05.data               1086                       # number of overall hits
system.l2.overall_hits::cpu06.inst               1572                       # number of overall hits
system.l2.overall_hits::cpu06.data               1194                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1819                       # number of overall hits
system.l2.overall_hits::cpu07.data               1637                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1948                       # number of overall hits
system.l2.overall_hits::cpu08.data               2927                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1706                       # number of overall hits
system.l2.overall_hits::cpu09.data               3079                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1884                       # number of overall hits
system.l2.overall_hits::cpu10.data               3351                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1844                       # number of overall hits
system.l2.overall_hits::cpu11.data               3030                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1659                       # number of overall hits
system.l2.overall_hits::cpu12.data               3656                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1793                       # number of overall hits
system.l2.overall_hits::cpu13.data               2890                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1287                       # number of overall hits
system.l2.overall_hits::cpu14.data               1640                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1564                       # number of overall hits
system.l2.overall_hits::cpu15.data                985                       # number of overall hits
system.l2.overall_hits::cpu16.inst               1093                       # number of overall hits
system.l2.overall_hits::cpu16.data                463                       # number of overall hits
system.l2.overall_hits::total                   53108                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              358                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst              118                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data               34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data              109                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               64                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data               47                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               71                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data               55                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               40                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data               56                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               43                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data              244                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data              295                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               43                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data              278                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data              207                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data               59                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data               40                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data               40                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data               75                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data              114                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               59                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data              109                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               69                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data               49                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2949                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          3830                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          5685                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          5060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          7293                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          7301                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          8607                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data         10626                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         10747                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         10795                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         12325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         11648                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         12711                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         11998                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          9230                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          8493                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data          3947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             140298                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data         1498                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         2026                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         2077                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         3223                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         3216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         3886                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         4268                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         5126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         5038                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         5713                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         5676                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         5970                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         5628                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         4301                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         3520                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         1721                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            62887                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             80                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             83                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             65                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data             38                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1989                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1084                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               171                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               300                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               344                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               277                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               173                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               160                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4938                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              358                       # number of overall misses
system.l2.overall_misses::cpu00.data             1084                       # number of overall misses
system.l2.overall_misses::cpu01.inst              118                       # number of overall misses
system.l2.overall_misses::cpu01.data               97                       # number of overall misses
system.l2.overall_misses::cpu02.inst               41                       # number of overall misses
system.l2.overall_misses::cpu02.data              171                       # number of overall misses
system.l2.overall_misses::cpu03.inst               64                       # number of overall misses
system.l2.overall_misses::cpu03.data              103                       # number of overall misses
system.l2.overall_misses::cpu04.inst               71                       # number of overall misses
system.l2.overall_misses::cpu04.data              124                       # number of overall misses
system.l2.overall_misses::cpu05.inst               40                       # number of overall misses
system.l2.overall_misses::cpu05.data              115                       # number of overall misses
system.l2.overall_misses::cpu06.inst               43                       # number of overall misses
system.l2.overall_misses::cpu06.data              300                       # number of overall misses
system.l2.overall_misses::cpu07.inst               21                       # number of overall misses
system.l2.overall_misses::cpu07.data              351                       # number of overall misses
system.l2.overall_misses::cpu08.inst               43                       # number of overall misses
system.l2.overall_misses::cpu08.data              344                       # number of overall misses
system.l2.overall_misses::cpu09.inst               25                       # number of overall misses
system.l2.overall_misses::cpu09.data              277                       # number of overall misses
system.l2.overall_misses::cpu10.inst               27                       # number of overall misses
system.l2.overall_misses::cpu10.data              132                       # number of overall misses
system.l2.overall_misses::cpu11.inst                7                       # number of overall misses
system.l2.overall_misses::cpu11.data              120                       # number of overall misses
system.l2.overall_misses::cpu12.inst               19                       # number of overall misses
system.l2.overall_misses::cpu12.data              123                       # number of overall misses
system.l2.overall_misses::cpu13.inst               13                       # number of overall misses
system.l2.overall_misses::cpu13.data              140                       # number of overall misses
system.l2.overall_misses::cpu14.inst               19                       # number of overall misses
system.l2.overall_misses::cpu14.data              173                       # number of overall misses
system.l2.overall_misses::cpu15.inst               59                       # number of overall misses
system.l2.overall_misses::cpu15.data              160                       # number of overall misses
system.l2.overall_misses::cpu16.inst               69                       # number of overall misses
system.l2.overall_misses::cpu16.data               87                       # number of overall misses
system.l2.overall_misses::total                  4938                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     19136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      6142500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data      1758000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data      5773500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      3279000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data      2497500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      3687500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data      2944500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      2148500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data      2994500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      2251000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data     12978500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      1161500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data     15646000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      2276500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data     14723500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1326500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data     10967000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1370500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data      3124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       357500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data      2121500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       977000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data      2118500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       643000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data      3983000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1005000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data      6040500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      3137000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data      5777500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      3561000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data      2574500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       156042500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        53500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        54000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        52500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        52500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        54000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data       105500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1008000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       106000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     52332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      3755000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      3755499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      3283499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      3845498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      3287499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      3083499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      3042500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      3602499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      3886000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      4020499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      4456498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      4538499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      3601999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      3293998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      2838499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      2193999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     108817484                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     19136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     57808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      6142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      5513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2083500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      9528999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      5780999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      3687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data      6789998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      2148500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      6281999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      2251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     16061999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      1161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     18688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     18325999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     14853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data      7144499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       357500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data      6577998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      6656999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      7584999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data      9334498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data      8615999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      3561000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data      4768499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        264859984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     19136500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     57808000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      6142500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      5513000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2083500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      9528999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3279000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      5780999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      3687500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data      6789998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      2148500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      6281999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      2251000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     16061999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      1161500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     18688500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2276500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     18325999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1326500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     14853000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1370500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data      7144499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       357500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data      6577998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       977000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      6656999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       643000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      7584999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1005000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data      9334498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3137000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data      8615999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      3561000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data      4768499                       # number of overall miss cycles
system.l2.overall_miss_latency::total       264859984                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           1256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           1322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           1143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data            622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           1308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data           1151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           1777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data           1142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           1615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data           1438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           1840                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data           1924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           1991                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data           3197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           1731                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data           3285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           1911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data           3409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           1851                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data           3061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           1678                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data           3682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           1806                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data           2961                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           1306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data           1752                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           1623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data           1093                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           1162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data            512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               56000                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7410                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7410                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         3833                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         5689                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         5068                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         7301                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         7310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         8616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data        10640                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        10762                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        10802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        12339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        11658                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        12719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        12010                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         9250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         8502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data         3951                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           140453                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data         1499                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         2028                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         2077                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         3223                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         3216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         3886                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         4268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         5126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         5039                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         5713                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         5676                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         5970                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         5628                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         4303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         3520                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         1721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          62893                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2046                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            1164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1256                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             733                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             678                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1308                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data            1221                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1777                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data            1201                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1615                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data            1494                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1840                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data            3271                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1731                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data            3356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1911                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data            3483                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1851                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data            3150                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1678                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data            3779                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1806                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            3030                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1306                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data            1813                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1623                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data            1145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            1162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             550                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58046                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           1164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1256                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            733                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            678                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1308                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data           1221                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1777                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data           1201                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1615                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data           1494                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1840                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data           3271                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1731                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data           3356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1911                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data           3483                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1851                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data           3150                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1678                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data           3779                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1806                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           3030                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1306                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data           1813                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1623                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data           1145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           1162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            550                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58046                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.895000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.583815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.093949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.164251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.031014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.162444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.055993                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.075563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.054281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.047785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.022510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.049037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.026625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.169680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.011413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.153326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.021597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.086957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.014443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.063014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.014129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.017307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.003782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.013068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.011323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.010864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.007198                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.025329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.014548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.065068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.036352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.099726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.059380                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.095703                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052661                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.999217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.999297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.998421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.998904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.998769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.998955                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.998684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.998606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.999352                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.998865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.999142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.999371                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.999001                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.997838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.998941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data     0.998988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998896                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.999014                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.999802                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.999535                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999905                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.991927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.985714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.875000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.891892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.985915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.986486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.898876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.855670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.942029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.967213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.980769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972141                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.895000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.931271                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.093949                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.359259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.031014                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.233288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.055993                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.151917                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.054281                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.101556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.022510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.095754                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.026625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.200803                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.011413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.176559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.021597                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.105167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.014443                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.082539                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.014129                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.037898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.003782                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.038095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.011323                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.032548                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.007198                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.046205                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.014548                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.095422                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.036352                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.139738                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.059380                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.158182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085070                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.895000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.931271                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.093949                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.359259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.031014                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.233288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.055993                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.151917                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.054281                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.101556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.022510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.095754                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.026625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.200803                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.011413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.176559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.021597                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.105167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.014443                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.082539                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.014129                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.037898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.003782                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.038095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.011323                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.032548                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.007198                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.046205                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.014548                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.095422                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.036352                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.139738                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.059380                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.158182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085070                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53453.910615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 52055.084746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 51705.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 50817.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52967.889908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 51234.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 53138.297872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 51936.619718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 53536.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 53712.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 53473.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 52348.837209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 53190.573770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 55309.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 53037.288136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 52941.860465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52962.230216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        53060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52980.676329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 50759.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52949.152542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 51071.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 53037.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 51421.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52962.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 49461.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 53106.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 52894.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52986.842105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 53169.491525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 53004.587156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 51608.695652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52540.816327                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52913.699559                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data    13.968668                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data     9.498681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data    10.474308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data    14.534485                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data    21.777839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data     6.099686                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data     4.987766                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data     4.931609                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data     4.909680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data     4.259635                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data     4.550137                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data     4.169617                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data     4.500750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data    11.430119                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     6.240433                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     7.184707                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data    30.113636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     1.685563                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53237.029502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 59603.174603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 60572.564516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 58633.910714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 55731.855072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 55720.322034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 55062.482143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 54330.357143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 54583.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 55514.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 55075.328767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 55706.225000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 54680.710843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 55415.369231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 55830.474576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 55656.843137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 57736.815789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54709.645048                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53453.910615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53328.413284                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 52055.084746                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 56835.051546                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 50817.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 55725.140351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 51234.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 56126.203883                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 51936.619718                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 54758.048387                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 53712.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 54626.078261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 52348.837209                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53539.996667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 55309.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53243.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 52941.860465                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53273.252907                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        53060                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 53620.938628                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 50759.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 54124.992424                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 51071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 54816.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 51421.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 54121.943089                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 49461.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 54178.564286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 52894.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53956.635838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 53169.491525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53849.993750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 51608.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 54810.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53637.096800                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53453.910615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53328.413284                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 52055.084746                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 56835.051546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 50817.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 55725.140351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 51234.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 56126.203883                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 51936.619718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 54758.048387                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 53712.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 54626.078261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 52348.837209                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53539.996667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 55309.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53243.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 52941.860465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53273.252907                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        53060                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 53620.938628                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 50759.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 54124.992424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 51071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 54816.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 51421.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 54121.943089                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 49461.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 54178.564286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 52894.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53956.635838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 53169.491525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53849.993750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 51608.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 54810.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53637.096800                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                239                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets               47                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        29                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.241379                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  125                       # number of writebacks
system.l2.writebacks::total                       125                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                178                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 178                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                178                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          357                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           81                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data           55                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data           56                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data          242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data          295                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data          278                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data          207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           58                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2771                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         3830                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         5685                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         5060                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         7293                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         7301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         8607                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data        10626                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        10747                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        10795                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        12325                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        11648                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        12711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        11998                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         9230                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         8493                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data         3947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        140298                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data         1498                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         2026                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         2077                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         3223                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         3216                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         3886                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         4268                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         5126                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         5038                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         5713                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         5676                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         5970                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         5628                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         4301                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         3520                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         1721                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        62887                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           80                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           83                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data           38                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1989                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4760                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     14652500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      3356500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data      1264500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       824000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data      4376000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      1621500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data      1914000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      1683000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data      2262500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      1639000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data      2299500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst      1185500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data      9843000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       903500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data     11974500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst      1742000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data     11264000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       913500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data      8389500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       896000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data      2390500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       209000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data      1624500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       448000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data      1584500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       445500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data      3050000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       688500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data      4622000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst      2405500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data      4421000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst      2374500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data      1947000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    113111500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        84500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data    156100306                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    231619128                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    206316663                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    297507482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    297702178                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    350923360                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    432990041                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    438212520                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    440150825                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    502168381                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    474706363                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    517955244                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    489005336                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    376438170                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    346192348                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data    161241716                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5719314561                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data     60720406                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data     82120383                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data     84184894                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    130649286                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    130373262                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    157522737                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    173018706                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    207793159                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    204209670                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    231556664                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    230058174                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    241968162                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    228095188                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    174339221                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    142652326                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data     69765906                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2549028144                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     40059000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      2985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      2997999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      2597499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      2994998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      2558999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      2392499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      2350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      2786499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      3018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      3120999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      3464498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      3510999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      2798499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      2563498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      2208999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      1724499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     84132984                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     14652500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     43955500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      3356500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data      4249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      7373999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1621500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      4511499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      5257498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      4858499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     12235499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     14324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     14050499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     11408000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data      5511499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      5088998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      5095499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data      5848499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      7185498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2405500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      6629999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst      2374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data      3671499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    197244484                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     14652500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     43955500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      3356500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data      4249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      7373999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1621500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      4511499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      5257498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      4858499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     12235499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     14324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     14050499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     11408000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data      5511499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      5088998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      5095499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data      5848499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      7185498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2405500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      6629999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst      2374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data      3671499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    197244484                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.892500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.531792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.064490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.149758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.015129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.160954                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.034996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.075563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.031346                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.047785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.021947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.049037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.017957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.168289                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.011413                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.153326                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.021597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.086957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.012709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.063014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.011512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.017307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.002701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.013068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.006555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.010592                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.006091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.025329                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.013017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.065068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.036352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.099726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.049914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.093750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.049482                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.999217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.999297                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.998421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.998904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.998769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.998955                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.998684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.998606                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.999352                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.998865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.999142                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.999371                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.999001                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.997838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.998941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data     0.998988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998896                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.999014                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.999802                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.999535                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.991927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.985714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.875000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.891892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.985915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.986486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.898876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.855670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.942029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.967213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.980769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972141                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.892500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.923540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.064490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.348148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.015129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.231924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.034996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.151917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.031346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.101556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.021947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.095754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.017957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.199465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.011413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.176559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.021597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.105167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.012709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.082539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.011512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.037898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.038095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.006555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.032284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.006091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.046205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.013017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.095422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.036352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.139738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.049914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.156364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.892500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.923540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.064490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.348148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.015129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.231924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.034996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.151917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.031346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.101556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.021947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.095754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.017957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.199465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.011413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.176559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.021597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.105167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.012709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.082539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.011512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.037898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.038095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.006555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.032284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.006091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.046205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.013017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.095422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.036352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.139738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.049914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.156364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082004                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41043.417367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41438.271605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40790.322581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst        41200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40518.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 40537.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40723.404255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 41048.780488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 41136.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 42025.641026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 41062.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 40879.310345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40673.553719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 43023.809524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40591.525424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 40511.627907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40517.985612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 41522.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40528.985507                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 40727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40516.949153                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        41800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40612.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 40727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40628.205128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40543.859649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst 40771.186441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40559.633028                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst 40939.655172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40819.740166                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        42250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40757.260052                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40742.150923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40774.044071                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40793.566708                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40775.534584                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40771.855466                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40748.168737                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40775.334512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40773.582677                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40743.884868                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40754.323747                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40748.583432                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40757.237540                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40784.200433                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40762.080301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40851.714213                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40765.474640                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40534.316422                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40533.259131                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40531.966298                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40536.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40538.949627                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40535.959084                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40538.590909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40537.096957                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40533.876538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40531.535796                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40531.743129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40530.680402                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40528.640370                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40534.578238                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40526.228977                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40538.004648                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40533.467076                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40751.780264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 47380.952381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 48354.822581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 46383.910714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 43405.768116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 43372.864407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 42723.196429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41964.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 42219.681818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 43121.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 42753.410959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 43306.225000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 42301.192771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 43053.830769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 43449.118644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 43313.705882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 45381.552632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42299.137255                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41043.417367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 40888.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41438.271605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 45207.446809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst        41200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 43376.464706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 40537.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 43800.961165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 41048.780488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 42399.177419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 42025.641026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 42247.817391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 40879.310345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 41058.721477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 43023.809524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40810.541311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 40511.627907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40844.473837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 41522.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 41184.115523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 40727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 41753.780303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        41800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 42408.316667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 40727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 41766.385246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 41774.992857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 41534.670520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 40771.186441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 41437.493750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst 40939.655172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 42691.848837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41437.916807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41043.417367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 40888.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41438.271605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 45207.446809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst        41200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 43376.464706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 40537.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 43800.961165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 41048.780488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 42399.177419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 42025.641026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 42247.817391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 40879.310345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 41058.721477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 43023.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40810.541311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 40511.627907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40844.473837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 41522.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 41184.115523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 40727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 41753.780303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        41800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 42408.316667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 40727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 41766.385246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 41774.992857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 41534.670520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 40771.186441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 41437.493750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst 40939.655172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 42691.848837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41437.916807                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2771                       # Transaction distribution
system.membus.trans_dist::ReadResp               2771                       # Transaction distribution
system.membus.trans_dist::Writeback               125                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           187946                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         281916                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          203188                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          465                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8903                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1986                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       690071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 690071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       312448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  312448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           274056                       # Total snoops (count)
system.membus.snoop_fanout::samples            482662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  482662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              482662                       # Request fanout histogram
system.membus.reqLayer0.occupancy           292049949                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          309474306                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            3750384                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3727210                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        23174                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7410                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          188098                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        281922                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         470020                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       255000                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       255000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84815                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       173757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       188446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       194413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       301122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       301062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         3230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       316453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       331741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       374522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         3462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       362880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       376183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       357437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       355685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       352235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       351127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       284474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         2325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       153138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4829021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       109248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        80384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        18496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        84608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        49984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        73152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        50240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        83712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        89664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       113728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        92160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       103360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       109952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       117760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       142976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       263232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       110784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       256832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       122304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       278272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       118464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       250880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       107392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       307648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       115584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       242880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        83584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       151360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       103872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        89152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side        74368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side        40128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4189184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4298827                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4567659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33               4567659    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4567659                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2317350693                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            600499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1785491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1903934                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         282368096                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1994957                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         296798270                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1728456                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        309518915                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1978463                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        483382141                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2669490                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        478602309                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.6                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2431973                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        496753867                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.7                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2762499                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        512407965                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          2988498                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        574447998                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            3.1                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          2599986                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        557508167                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          2871988                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        568972871                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            3.1                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          2781482                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        539961793                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          2522484                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        531358313                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          2712484                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        531519292                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            2.9                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          1962492                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        550005632                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          2437494                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        445894991                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          1752466                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        243714049                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
