
solaranlage_fw.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001762  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000088  00800060  00001762  000017f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001b  008000e8  008000e8  0000187e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000187e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000018dc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  00001918  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f61  00000000  00000000  00001ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a37  00000000  00000000  00002a29  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001757  00000000  00000000  00003460  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000054c  00000000  00000000  00004bb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00006ee3  00000000  00000000  00005104  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a5c  00000000  00000000  0000bfe7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  0000ca43  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002d3b  00000000  00000000  0000cb53  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__vector_1>
       8:	0c 94 4c 02 	jmp	0x498	; 0x498 <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 e5 04 	jmp	0x9ca	; 0x9ca <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 74 05 	jmp	0xae8	; 0xae8 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 3d 01 	jmp	0x27a	; 0x27a <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e6       	ldi	r30, 0x62	; 98
      68:	f7 e1       	ldi	r31, 0x17	; 23
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a8 3e       	cpi	r26, 0xE8	; 232
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	21 e0       	ldi	r18, 0x01	; 1
      78:	a8 ee       	ldi	r26, 0xE8	; 232
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 30       	cpi	r26, 0x03	; 3
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ad 02 	call	0x55a	; 0x55a <main>
      8a:	0c 94 af 0b 	jmp	0x175e	; 0x175e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <SevenSeg_init>:
uint8_t kessel_anzeige = 0;
uint8_t on = 0;


void SevenSeg_init()
{
      92:	cf 93       	push	r28
      94:	df 93       	push	r29
      96:	cd b7       	in	r28, 0x3d	; 61
      98:	de b7       	in	r29, 0x3e	; 62
	TIMSK |= (1<<TOIE0);	//enable overflow-interrupt
      9a:	89 e5       	ldi	r24, 0x59	; 89
      9c:	90 e0       	ldi	r25, 0x00	; 0
      9e:	29 e5       	ldi	r18, 0x59	; 89
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	f9 01       	movw	r30, r18
      a4:	20 81       	ld	r18, Z
      a6:	21 60       	ori	r18, 0x01	; 1
      a8:	fc 01       	movw	r30, r24
      aa:	20 83       	st	Z, r18
	
	sei();
      ac:	78 94       	sei
}
      ae:	00 00       	nop
      b0:	df 91       	pop	r29
      b2:	cf 91       	pop	r28
      b4:	08 95       	ret

000000b6 <SevenSeg_set_val>:

//seg: 1=dach; 0=kessel;   val: 0-9: 0-9; 10: off
void SevenSeg_set_val(uint8_t seg, uint16_t val)
{
      b6:	cf 93       	push	r28
      b8:	df 93       	push	r29
      ba:	00 d0       	rcall	.+0      	; 0xbc <SevenSeg_set_val+0x6>
      bc:	00 d0       	rcall	.+0      	; 0xbe <SevenSeg_set_val+0x8>
      be:	00 d0       	rcall	.+0      	; 0xc0 <SevenSeg_set_val+0xa>
      c0:	cd b7       	in	r28, 0x3d	; 61
      c2:	de b7       	in	r29, 0x3e	; 62
      c4:	8c 83       	std	Y+4, r24	; 0x04
      c6:	7e 83       	std	Y+6, r23	; 0x06
      c8:	6d 83       	std	Y+5, r22	; 0x05
	if(seg==1)
      ca:	8c 81       	ldd	r24, Y+4	; 0x04
      cc:	81 30       	cpi	r24, 0x01	; 1
      ce:	f1 f4       	brne	.+60     	; 0x10c <SevenSeg_set_val+0x56>
	{
		dach_anzeige = val;
      d0:	8d 81       	ldd	r24, Y+5	; 0x05
      d2:	80 93 f5 00 	sts	0x00F5, r24	; 0x8000f5 <dach_anzeige>
		if (val!=dach_anzeige)
      d6:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <dach_anzeige>
      da:	28 2f       	mov	r18, r24
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	8d 81       	ldd	r24, Y+5	; 0x05
      e0:	9e 81       	ldd	r25, Y+6	; 0x06
      e2:	28 17       	cp	r18, r24
      e4:	39 07       	cpc	r19, r25
      e6:	91 f1       	breq	.+100    	; 0x14c <SevenSeg_set_val+0x96>
			printf("segment 'dach' set to %d\n", val);
      e8:	8e 81       	ldd	r24, Y+6	; 0x06
      ea:	8f 93       	push	r24
      ec:	8d 81       	ldd	r24, Y+5	; 0x05
      ee:	8f 93       	push	r24
      f0:	89 e7       	ldi	r24, 0x79	; 121
      f2:	90 e0       	ldi	r25, 0x00	; 0
      f4:	89 2f       	mov	r24, r25
      f6:	8f 93       	push	r24
      f8:	89 e7       	ldi	r24, 0x79	; 121
      fa:	90 e0       	ldi	r25, 0x00	; 0
      fc:	8f 93       	push	r24
      fe:	0e 94 88 08 	call	0x1110	; 0x1110 <printf>
     102:	0f 90       	pop	r0
     104:	0f 90       	pop	r0
     106:	0f 90       	pop	r0
     108:	0f 90       	pop	r0
     10a:	20 c0       	rjmp	.+64     	; 0x14c <SevenSeg_set_val+0x96>
	}
	else if(seg==0)
     10c:	8c 81       	ldd	r24, Y+4	; 0x04
     10e:	88 23       	and	r24, r24
     110:	e9 f4       	brne	.+58     	; 0x14c <SevenSeg_set_val+0x96>
	{
		kessel_anzeige = val;
     112:	8d 81       	ldd	r24, Y+5	; 0x05
     114:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <kessel_anzeige>
		if(val!=kessel_anzeige)
     118:	80 91 f6 00 	lds	r24, 0x00F6	; 0x8000f6 <kessel_anzeige>
     11c:	28 2f       	mov	r18, r24
     11e:	30 e0       	ldi	r19, 0x00	; 0
     120:	8d 81       	ldd	r24, Y+5	; 0x05
     122:	9e 81       	ldd	r25, Y+6	; 0x06
     124:	28 17       	cp	r18, r24
     126:	39 07       	cpc	r19, r25
     128:	89 f0       	breq	.+34     	; 0x14c <SevenSeg_set_val+0x96>
			printf("segment 'kessel' set to %d\n", val);
     12a:	8e 81       	ldd	r24, Y+6	; 0x06
     12c:	8f 93       	push	r24
     12e:	8d 81       	ldd	r24, Y+5	; 0x05
     130:	8f 93       	push	r24
     132:	83 e9       	ldi	r24, 0x93	; 147
     134:	90 e0       	ldi	r25, 0x00	; 0
     136:	89 2f       	mov	r24, r25
     138:	8f 93       	push	r24
     13a:	83 e9       	ldi	r24, 0x93	; 147
     13c:	90 e0       	ldi	r25, 0x00	; 0
     13e:	8f 93       	push	r24
     140:	0e 94 88 08 	call	0x1110	; 0x1110 <printf>
     144:	0f 90       	pop	r0
     146:	0f 90       	pop	r0
     148:	0f 90       	pop	r0
     14a:	0f 90       	pop	r0
	}
	
	uint8_t h = (uint8_t) (val/100);
     14c:	8d 81       	ldd	r24, Y+5	; 0x05
     14e:	9e 81       	ldd	r25, Y+6	; 0x06
     150:	96 95       	lsr	r25
     152:	87 95       	ror	r24
     154:	96 95       	lsr	r25
     156:	87 95       	ror	r24
     158:	9c 01       	movw	r18, r24
     15a:	ab e7       	ldi	r26, 0x7B	; 123
     15c:	b4 e1       	ldi	r27, 0x14	; 20
     15e:	0e 94 79 08 	call	0x10f2	; 0x10f2 <__umulhisi3>
     162:	96 95       	lsr	r25
     164:	87 95       	ror	r24
     166:	89 83       	std	Y+1, r24	; 0x01
	uint8_t z = (uint8_t) ((val- (h*100)) / 10 );
     168:	89 81       	ldd	r24, Y+1	; 0x01
     16a:	88 2f       	mov	r24, r24
     16c:	90 e0       	ldi	r25, 0x00	; 0
     16e:	4c e9       	ldi	r20, 0x9C	; 156
     170:	bc 01       	movw	r22, r24
     172:	46 03       	mulsu	r20, r22
     174:	90 01       	movw	r18, r0
     176:	47 9f       	mul	r20, r23
     178:	30 0d       	add	r19, r0
     17a:	11 24       	eor	r1, r1
     17c:	8d 81       	ldd	r24, Y+5	; 0x05
     17e:	9e 81       	ldd	r25, Y+6	; 0x06
     180:	82 0f       	add	r24, r18
     182:	93 1f       	adc	r25, r19
     184:	9c 01       	movw	r18, r24
     186:	ad ec       	ldi	r26, 0xCD	; 205
     188:	bc ec       	ldi	r27, 0xCC	; 204
     18a:	0e 94 79 08 	call	0x10f2	; 0x10f2 <__umulhisi3>
     18e:	96 95       	lsr	r25
     190:	87 95       	ror	r24
     192:	96 95       	lsr	r25
     194:	87 95       	ror	r24
     196:	96 95       	lsr	r25
     198:	87 95       	ror	r24
     19a:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t e = (uint8_t)  (val- (h*100)- (z*10));
     19c:	9d 81       	ldd	r25, Y+5	; 0x05
     19e:	29 81       	ldd	r18, Y+1	; 0x01
     1a0:	84 e6       	ldi	r24, 0x64	; 100
     1a2:	28 9f       	mul	r18, r24
     1a4:	80 2d       	mov	r24, r0
     1a6:	11 24       	eor	r1, r1
     1a8:	98 1b       	sub	r25, r24
     1aa:	8a 81       	ldd	r24, Y+2	; 0x02
     1ac:	88 0f       	add	r24, r24
     1ae:	28 2f       	mov	r18, r24
     1b0:	22 0f       	add	r18, r18
     1b2:	22 0f       	add	r18, r18
     1b4:	82 0f       	add	r24, r18
     1b6:	79 2f       	mov	r23, r25
     1b8:	78 1b       	sub	r23, r24
     1ba:	87 2f       	mov	r24, r23
     1bc:	8b 83       	std	Y+3, r24	; 0x03
	
	if(val==1000)
     1be:	8d 81       	ldd	r24, Y+5	; 0x05
     1c0:	9e 81       	ldd	r25, Y+6	; 0x06
     1c2:	88 3e       	cpi	r24, 0xE8	; 232
     1c4:	93 40       	sbci	r25, 0x03	; 3
     1c6:	39 f5       	brne	.+78     	; 0x216 <SevenSeg_set_val+0x160>
	{
		segs[seg]   = 10;
     1c8:	8c 81       	ldd	r24, Y+4	; 0x04
     1ca:	88 2f       	mov	r24, r24
     1cc:	90 e0       	ldi	r25, 0x00	; 0
     1ce:	88 0f       	add	r24, r24
     1d0:	99 1f       	adc	r25, r25
     1d2:	88 51       	subi	r24, 0x18	; 24
     1d4:	9f 4f       	sbci	r25, 0xFF	; 255
     1d6:	2a e0       	ldi	r18, 0x0A	; 10
     1d8:	30 e0       	ldi	r19, 0x00	; 0
     1da:	fc 01       	movw	r30, r24
     1dc:	31 83       	std	Z+1, r19	; 0x01
     1de:	20 83       	st	Z, r18
		segs[seg+2] = 10;
     1e0:	8c 81       	ldd	r24, Y+4	; 0x04
     1e2:	88 2f       	mov	r24, r24
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	02 96       	adiw	r24, 0x02	; 2
     1e8:	88 0f       	add	r24, r24
     1ea:	99 1f       	adc	r25, r25
     1ec:	88 51       	subi	r24, 0x18	; 24
     1ee:	9f 4f       	sbci	r25, 0xFF	; 255
     1f0:	2a e0       	ldi	r18, 0x0A	; 10
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	fc 01       	movw	r30, r24
     1f6:	31 83       	std	Z+1, r19	; 0x01
     1f8:	20 83       	st	Z, r18
		segs[seg+4] = 10;
     1fa:	8c 81       	ldd	r24, Y+4	; 0x04
     1fc:	88 2f       	mov	r24, r24
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	04 96       	adiw	r24, 0x04	; 4
     202:	88 0f       	add	r24, r24
     204:	99 1f       	adc	r25, r25
     206:	88 51       	subi	r24, 0x18	; 24
     208:	9f 4f       	sbci	r25, 0xFF	; 255
     20a:	2a e0       	ldi	r18, 0x0A	; 10
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	fc 01       	movw	r30, r24
     210:	31 83       	std	Z+1, r19	; 0x01
     212:	20 83       	st	Z, r18
		return;
     214:	29 c0       	rjmp	.+82     	; 0x268 <SevenSeg_set_val+0x1b2>
	}
	
	segs[seg]   = e;
     216:	8c 81       	ldd	r24, Y+4	; 0x04
     218:	88 2f       	mov	r24, r24
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	2b 81       	ldd	r18, Y+3	; 0x03
     21e:	22 2f       	mov	r18, r18
     220:	30 e0       	ldi	r19, 0x00	; 0
     222:	88 0f       	add	r24, r24
     224:	99 1f       	adc	r25, r25
     226:	88 51       	subi	r24, 0x18	; 24
     228:	9f 4f       	sbci	r25, 0xFF	; 255
     22a:	fc 01       	movw	r30, r24
     22c:	31 83       	std	Z+1, r19	; 0x01
     22e:	20 83       	st	Z, r18
	segs[seg+2] = z;
     230:	8c 81       	ldd	r24, Y+4	; 0x04
     232:	88 2f       	mov	r24, r24
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	02 96       	adiw	r24, 0x02	; 2
     238:	2a 81       	ldd	r18, Y+2	; 0x02
     23a:	22 2f       	mov	r18, r18
     23c:	30 e0       	ldi	r19, 0x00	; 0
     23e:	88 0f       	add	r24, r24
     240:	99 1f       	adc	r25, r25
     242:	88 51       	subi	r24, 0x18	; 24
     244:	9f 4f       	sbci	r25, 0xFF	; 255
     246:	fc 01       	movw	r30, r24
     248:	31 83       	std	Z+1, r19	; 0x01
     24a:	20 83       	st	Z, r18
	segs[seg+4] = h;
     24c:	8c 81       	ldd	r24, Y+4	; 0x04
     24e:	88 2f       	mov	r24, r24
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	04 96       	adiw	r24, 0x04	; 4
     254:	29 81       	ldd	r18, Y+1	; 0x01
     256:	22 2f       	mov	r18, r18
     258:	30 e0       	ldi	r19, 0x00	; 0
     25a:	88 0f       	add	r24, r24
     25c:	99 1f       	adc	r25, r25
     25e:	88 51       	subi	r24, 0x18	; 24
     260:	9f 4f       	sbci	r25, 0xFF	; 255
     262:	fc 01       	movw	r30, r24
     264:	31 83       	std	Z+1, r19	; 0x01
     266:	20 83       	st	Z, r18
}
     268:	26 96       	adiw	r28, 0x06	; 6
     26a:	0f b6       	in	r0, 0x3f	; 63
     26c:	f8 94       	cli
     26e:	de bf       	out	0x3e, r29	; 62
     270:	0f be       	out	0x3f, r0	; 63
     272:	cd bf       	out	0x3d, r28	; 61
     274:	df 91       	pop	r29
     276:	cf 91       	pop	r28
     278:	08 95       	ret

0000027a <__vector_11>:


ISR(TIMER0_OVF_vect)
{
     27a:	1f 92       	push	r1
     27c:	0f 92       	push	r0
     27e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     282:	0f 92       	push	r0
     284:	11 24       	eor	r1, r1
     286:	2f 93       	push	r18
     288:	3f 93       	push	r19
     28a:	8f 93       	push	r24
     28c:	9f 93       	push	r25
     28e:	ef 93       	push	r30
     290:	ff 93       	push	r31
     292:	cf 93       	push	r28
     294:	df 93       	push	r29
     296:	1f 92       	push	r1
     298:	cd b7       	in	r28, 0x3d	; 61
     29a:	de b7       	in	r29, 0x3e	; 62
	cli();
     29c:	f8 94       	cli
	
	PORTB = patterns[segs[seg_cnt]];
     29e:	88 e3       	ldi	r24, 0x38	; 56
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	20 91 f4 00 	lds	r18, 0x00F4	; 0x8000f4 <seg_cnt>
     2a6:	22 2f       	mov	r18, r18
     2a8:	30 e0       	ldi	r19, 0x00	; 0
     2aa:	22 0f       	add	r18, r18
     2ac:	33 1f       	adc	r19, r19
     2ae:	28 51       	subi	r18, 0x18	; 24
     2b0:	3f 4f       	sbci	r19, 0xFF	; 255
     2b2:	f9 01       	movw	r30, r18
     2b4:	20 81       	ld	r18, Z
     2b6:	31 81       	ldd	r19, Z+1	; 0x01
     2b8:	20 5a       	subi	r18, 0xA0	; 160
     2ba:	3f 4f       	sbci	r19, 0xFF	; 255
     2bc:	f9 01       	movw	r30, r18
     2be:	20 81       	ld	r18, Z
     2c0:	fc 01       	movw	r30, r24
     2c2:	20 83       	st	Z, r18
	
	uint8_t a = (uint8_t) (~(1<<(seg_cnt + 2)));
     2c4:	80 91 f4 00 	lds	r24, 0x00F4	; 0x8000f4 <seg_cnt>
     2c8:	88 2f       	mov	r24, r24
     2ca:	90 e0       	ldi	r25, 0x00	; 0
     2cc:	9c 01       	movw	r18, r24
     2ce:	2e 5f       	subi	r18, 0xFE	; 254
     2d0:	3f 4f       	sbci	r19, 0xFF	; 255
     2d2:	81 e0       	ldi	r24, 0x01	; 1
     2d4:	90 e0       	ldi	r25, 0x00	; 0
     2d6:	02 c0       	rjmp	.+4      	; 0x2dc <__vector_11+0x62>
     2d8:	88 0f       	add	r24, r24
     2da:	99 1f       	adc	r25, r25
     2dc:	2a 95       	dec	r18
     2de:	e2 f7       	brpl	.-8      	; 0x2d8 <__vector_11+0x5e>
     2e0:	80 95       	com	r24
     2e2:	89 83       	std	Y+1, r24	; 0x01
	PORTA = a & 0xFC;	//mask to avoid ADC-channels 0 and 1
     2e4:	8b e3       	ldi	r24, 0x3B	; 59
     2e6:	90 e0       	ldi	r25, 0x00	; 0
     2e8:	29 81       	ldd	r18, Y+1	; 0x01
     2ea:	2c 7f       	andi	r18, 0xFC	; 252
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18
	seg_cnt ++;			//switching to next segment
     2f0:	80 91 f4 00 	lds	r24, 0x00F4	; 0x8000f4 <seg_cnt>
     2f4:	8f 5f       	subi	r24, 0xFF	; 255
     2f6:	80 93 f4 00 	sts	0x00F4, r24	; 0x8000f4 <seg_cnt>
	
	if(seg_cnt == 6)	//looping
     2fa:	80 91 f4 00 	lds	r24, 0x00F4	; 0x8000f4 <seg_cnt>
     2fe:	86 30       	cpi	r24, 0x06	; 6
     300:	11 f4       	brne	.+4      	; 0x306 <__vector_11+0x8c>
	{
		seg_cnt = 0;
     302:	10 92 f4 00 	sts	0x00F4, r1	; 0x8000f4 <seg_cnt>
	}
	
	TIFR &= ~(1<<TOV0);	//clear timer0 overflow interrupt flag
     306:	88 e5       	ldi	r24, 0x58	; 88
     308:	90 e0       	ldi	r25, 0x00	; 0
     30a:	28 e5       	ldi	r18, 0x58	; 88
     30c:	30 e0       	ldi	r19, 0x00	; 0
     30e:	f9 01       	movw	r30, r18
     310:	20 81       	ld	r18, Z
     312:	2e 7f       	andi	r18, 0xFE	; 254
     314:	fc 01       	movw	r30, r24
     316:	20 83       	st	Z, r18
	
	sei();
     318:	78 94       	sei
}
     31a:	00 00       	nop
     31c:	0f 90       	pop	r0
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	ff 91       	pop	r31
     324:	ef 91       	pop	r30
     326:	9f 91       	pop	r25
     328:	8f 91       	pop	r24
     32a:	3f 91       	pop	r19
     32c:	2f 91       	pop	r18
     32e:	0f 90       	pop	r0
     330:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     334:	0f 90       	pop	r0
     336:	1f 90       	pop	r1
     338:	18 95       	reti

0000033a <SevenSeg_on>:


void SevenSeg_on()
{
     33a:	cf 93       	push	r28
     33c:	df 93       	push	r29
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = (1<<CS01) | (1<<CS00);		//setting prescaler to /256
     342:	83 e5       	ldi	r24, 0x53	; 83
     344:	90 e0       	ldi	r25, 0x00	; 0
     346:	23 e0       	ldi	r18, 0x03	; 3
     348:	fc 01       	movw	r30, r24
     34a:	20 83       	st	Z, r18
	on = 1;
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <on>
}
     352:	00 00       	nop
     354:	df 91       	pop	r29
     356:	cf 91       	pop	r28
     358:	08 95       	ret

0000035a <SevenSeg_off>:

void SevenSeg_off()
{
     35a:	cf 93       	push	r28
     35c:	df 93       	push	r29
     35e:	cd b7       	in	r28, 0x3d	; 61
     360:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= ~((1<<CS01) | (1<<CS00));	//disable timer
     362:	83 e5       	ldi	r24, 0x53	; 83
     364:	90 e0       	ldi	r25, 0x00	; 0
     366:	23 e5       	ldi	r18, 0x53	; 83
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	f9 01       	movw	r30, r18
     36c:	20 81       	ld	r18, Z
     36e:	2c 7f       	andi	r18, 0xFC	; 252
     370:	fc 01       	movw	r30, r24
     372:	20 83       	st	Z, r18
	TCNT0 = 0;							//resetting counter
     374:	82 e5       	ldi	r24, 0x52	; 82
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	fc 01       	movw	r30, r24
     37a:	10 82       	st	Z, r1
	PORTB = 0x00;
     37c:	88 e3       	ldi	r24, 0x38	; 56
     37e:	90 e0       	ldi	r25, 0x00	; 0
     380:	fc 01       	movw	r30, r24
     382:	10 82       	st	Z, r1
	PORTA = 0xFC;
     384:	8b e3       	ldi	r24, 0x3B	; 59
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	2c ef       	ldi	r18, 0xFC	; 252
     38a:	fc 01       	movw	r30, r24
     38c:	20 83       	st	Z, r18
	on = 0;
     38e:	10 92 f7 00 	sts	0x00F7, r1	; 0x8000f7 <on>
}
     392:	00 00       	nop
     394:	df 91       	pop	r29
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <SevenSeg_get_state>:


uint8_t SevenSeg_get_state()
{
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	cd b7       	in	r28, 0x3d	; 61
     3a0:	de b7       	in	r29, 0x3e	; 62
	return on;
     3a2:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <on>
     3a6:	df 91       	pop	r29
     3a8:	cf 91       	pop	r28
     3aa:	08 95       	ret

000003ac <Encoder_init>:

uint8_t selected_seg = 1;


void Encoder_init()
{
     3ac:	cf 93       	push	r28
     3ae:	df 93       	push	r29
     3b0:	cd b7       	in	r28, 0x3d	; 61
     3b2:	de b7       	in	r29, 0x3e	; 62
	ENC_PORT &= ~((1<<ENC_A_PIN) | (1<<ENC_A_PIN));							//setting encoder terminals to input
     3b4:	82 e3       	ldi	r24, 0x32	; 50
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	22 e3       	ldi	r18, 0x32	; 50
     3ba:	30 e0       	ldi	r19, 0x00	; 0
     3bc:	f9 01       	movw	r30, r18
     3be:	20 81       	ld	r18, Z
     3c0:	2b 7f       	andi	r18, 0xFB	; 251
     3c2:	fc 01       	movw	r30, r24
     3c4:	20 83       	st	Z, r18
	MCUCR |= (1<<ISC01) | (1<<ISC00) | (1<<ISC11);				//setting ext-int0 to sensitive at rising edge
     3c6:	85 e5       	ldi	r24, 0x55	; 85
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	25 e5       	ldi	r18, 0x55	; 85
     3cc:	30 e0       	ldi	r19, 0x00	; 0
     3ce:	f9 01       	movw	r30, r18
     3d0:	20 81       	ld	r18, Z
     3d2:	2b 60       	ori	r18, 0x0B	; 11
     3d4:	fc 01       	movw	r30, r24
     3d6:	20 83       	st	Z, r18
	GICR |= (1<<INT0) | (1<<INT1);											//enable external interrupt 0 (ENC_A_PIN)
     3d8:	8b e5       	ldi	r24, 0x5B	; 91
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	2b e5       	ldi	r18, 0x5B	; 91
     3de:	30 e0       	ldi	r19, 0x00	; 0
     3e0:	f9 01       	movw	r30, r18
     3e2:	20 81       	ld	r18, Z
     3e4:	20 6c       	ori	r18, 0xC0	; 192
     3e6:	fc 01       	movw	r30, r24
     3e8:	20 83       	st	Z, r18
	sei();
     3ea:	78 94       	sei
}
     3ec:	00 00       	nop
     3ee:	df 91       	pop	r29
     3f0:	cf 91       	pop	r28
     3f2:	08 95       	ret

000003f4 <__vector_1>:



ISR(INT0_vect)
{	
     3f4:	1f 92       	push	r1
     3f6:	0f 92       	push	r0
     3f8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     3fc:	0f 92       	push	r0
     3fe:	11 24       	eor	r1, r1
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
     418:	cf 93       	push	r28
     41a:	df 93       	push	r29
     41c:	cd b7       	in	r28, 0x3d	; 61
     41e:	de b7       	in	r29, 0x3e	; 62
	cli();
     420:	f8 94       	cli
	
	switch(getState())
     422:	0e 94 71 03 	call	0x6e2	; 0x6e2 <getState>
     426:	88 2f       	mov	r24, r24
     428:	90 e0       	ldi	r25, 0x00	; 0
     42a:	03 97       	sbiw	r24, 0x03	; 3
     42c:	09 f0       	breq	.+2      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
			{				
				inc_delta();
			}
		}
		default:
			break;
     42e:	10 c0       	rjmp	.+32     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
	
	switch(getState())
	{
		case 3:	
		{	
			if( (ENC_PINPORT & (1<<ENC_B_PIN)) > 0) //if ENC_B_PIN == 1  //gegen den Uhrzeigersinn
     430:	80 e3       	ldi	r24, 0x30	; 48
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	fc 01       	movw	r30, r24
     436:	80 81       	ld	r24, Z
     438:	88 2f       	mov	r24, r24
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	80 71       	andi	r24, 0x10	; 16
     43e:	99 27       	eor	r25, r25
     440:	18 16       	cp	r1, r24
     442:	19 06       	cpc	r1, r25
     444:	1c f4       	brge	.+6      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
			{
				dec_delta();
     446:	0e 94 cb 03 	call	0x796	; 0x796 <dec_delta>
			{				
				inc_delta();
			}
		}
		default:
			break;
     44a:	02 c0       	rjmp	.+4      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
			{
				dec_delta();
			}		
			else									//im Uhrzeigersinn
			{				
				inc_delta();
     44c:	0e 94 ba 03 	call	0x774	; 0x774 <inc_delta>
			}
		}
		default:
			break;
     450:	00 00       	nop
	}
	
	stop_timeout_timer();
     452:	0e 94 63 05 	call	0xac6	; 0xac6 <stop_timeout_timer>
	start_timeout_timer();
     456:	0e 94 51 05 	call	0xaa2	; 0xaa2 <start_timeout_timer>
	
	
	GIFR &= ~(1<<INTF0);  //clear ext-interrupt-0 flag
     45a:	8a e5       	ldi	r24, 0x5A	; 90
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	2a e5       	ldi	r18, 0x5A	; 90
     460:	30 e0       	ldi	r19, 0x00	; 0
     462:	f9 01       	movw	r30, r18
     464:	20 81       	ld	r18, Z
     466:	2f 7b       	andi	r18, 0xBF	; 191
     468:	fc 01       	movw	r30, r24
     46a:	20 83       	st	Z, r18
	
	sei();
     46c:	78 94       	sei
}
     46e:	00 00       	nop
     470:	df 91       	pop	r29
     472:	cf 91       	pop	r28
     474:	ff 91       	pop	r31
     476:	ef 91       	pop	r30
     478:	bf 91       	pop	r27
     47a:	af 91       	pop	r26
     47c:	9f 91       	pop	r25
     47e:	8f 91       	pop	r24
     480:	7f 91       	pop	r23
     482:	6f 91       	pop	r22
     484:	5f 91       	pop	r21
     486:	4f 91       	pop	r20
     488:	3f 91       	pop	r19
     48a:	2f 91       	pop	r18
     48c:	0f 90       	pop	r0
     48e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     492:	0f 90       	pop	r0
     494:	1f 90       	pop	r1
     496:	18 95       	reti

00000498 <__vector_2>:

ISR(INT1_vect)  //if the encoder got pushed
{
     498:	1f 92       	push	r1
     49a:	0f 92       	push	r0
     49c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     4a0:	0f 92       	push	r0
     4a2:	11 24       	eor	r1, r1
     4a4:	1f 93       	push	r17
     4a6:	2f 93       	push	r18
     4a8:	3f 93       	push	r19
     4aa:	4f 93       	push	r20
     4ac:	5f 93       	push	r21
     4ae:	6f 93       	push	r22
     4b0:	7f 93       	push	r23
     4b2:	8f 93       	push	r24
     4b4:	9f 93       	push	r25
     4b6:	af 93       	push	r26
     4b8:	bf 93       	push	r27
     4ba:	ef 93       	push	r30
     4bc:	ff 93       	push	r31
     4be:	cf 93       	push	r28
     4c0:	df 93       	push	r29
     4c2:	cd b7       	in	r28, 0x3d	; 61
     4c4:	de b7       	in	r29, 0x3e	; 62
	cli();
     4c6:	f8 94       	cli
	
	switch(getState())
     4c8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <getState>
     4cc:	88 2f       	mov	r24, r24
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	82 30       	cpi	r24, 0x02	; 2
     4d2:	91 05       	cpc	r25, r1
     4d4:	69 f0       	breq	.+26     	; 0x4f0 <__vector_2+0x58>
     4d6:	83 30       	cpi	r24, 0x03	; 3
     4d8:	91 05       	cpc	r25, r1
     4da:	81 f0       	breq	.+32     	; 0x4fc <__vector_2+0x64>
     4dc:	01 97       	sbiw	r24, 0x01	; 1
     4de:	31 f5       	brne	.+76     	; 0x52c <__vector_2+0x94>
	{
		case 1:
		{
			setState(2);
     4e0:	82 e0       	ldi	r24, 0x02	; 2
     4e2:	0e 94 4f 03 	call	0x69e	; 0x69e <setState>
			stop_timeout_timer();
     4e6:	0e 94 63 05 	call	0xac6	; 0xac6 <stop_timeout_timer>
			start_timeout_timer();
     4ea:	0e 94 51 05 	call	0xaa2	; 0xaa2 <start_timeout_timer>
			break;
     4ee:	1e c0       	rjmp	.+60     	; 0x52c <__vector_2+0x94>
		}
		case 2:
		{
			setState(3);
     4f0:	83 e0       	ldi	r24, 0x03	; 3
     4f2:	0e 94 4f 03 	call	0x69e	; 0x69e <setState>
			start_timeout_timer();
     4f6:	0e 94 51 05 	call	0xaa2	; 0xaa2 <start_timeout_timer>
			break;
     4fa:	18 c0       	rjmp	.+48     	; 0x52c <__vector_2+0x94>
		}
		case 3:
		{
			if((getState() == 3) && (eeprom_read_byte(0) != get_delta()))
     4fc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <getState>
     500:	83 30       	cpi	r24, 0x03	; 3
     502:	81 f4       	brne	.+32     	; 0x524 <__vector_2+0x8c>
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	0e 94 5f 0b 	call	0x16be	; 0x16be <eeprom_read_byte>
     50c:	18 2f       	mov	r17, r24
     50e:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_delta>
     512:	18 17       	cp	r17, r24
     514:	39 f0       	breq	.+14     	; 0x524 <__vector_2+0x8c>
			{
				eeprom_update_byte(0, get_delta());
     516:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_delta>
     51a:	68 2f       	mov	r22, r24
     51c:	80 e0       	ldi	r24, 0x00	; 0
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	0e 94 67 0b 	call	0x16ce	; 0x16ce <eeprom_update_byte>
			}
			setState(2);
     524:	82 e0       	ldi	r24, 0x02	; 2
     526:	0e 94 4f 03 	call	0x69e	; 0x69e <setState>
			break;
     52a:	00 00       	nop
		}
	}
	
	sei();
     52c:	78 94       	sei
     52e:	00 00       	nop
     530:	df 91       	pop	r29
     532:	cf 91       	pop	r28
     534:	ff 91       	pop	r31
     536:	ef 91       	pop	r30
     538:	bf 91       	pop	r27
     53a:	af 91       	pop	r26
     53c:	9f 91       	pop	r25
     53e:	8f 91       	pop	r24
     540:	7f 91       	pop	r23
     542:	6f 91       	pop	r22
     544:	5f 91       	pop	r21
     546:	4f 91       	pop	r20
     548:	3f 91       	pop	r19
     54a:	2f 91       	pop	r18
     54c:	1f 91       	pop	r17
     54e:	0f 90       	pop	r0
     550:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     554:	0f 90       	pop	r0
     556:	1f 90       	pop	r1
     558:	18 95       	reti

0000055a <main>:
static FILE mystdout = FDEV_SETUP_STREAM(uart_putchar, NULL, _FDEV_SETUP_WRITE);



int main(void)
{
     55a:	cf 93       	push	r28
     55c:	df 93       	push	r29
     55e:	cd b7       	in	r28, 0x3d	; 61
     560:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x00;
     562:	8b e3       	ldi	r24, 0x3B	; 59
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	fc 01       	movw	r30, r24
     568:	10 82       	st	Z, r1
	PORTB = 0x00;
     56a:	88 e3       	ldi	r24, 0x38	; 56
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	fc 01       	movw	r30, r24
     570:	10 82       	st	Z, r1
	
	DDRA = 0xFC;
     572:	8a e3       	ldi	r24, 0x3A	; 58
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	2c ef       	ldi	r18, 0xFC	; 252
     578:	fc 01       	movw	r30, r24
     57a:	20 83       	st	Z, r18
	DDRB = 0xFF;
     57c:	87 e3       	ldi	r24, 0x37	; 55
     57e:	90 e0       	ldi	r25, 0x00	; 0
     580:	2f ef       	ldi	r18, 0xFF	; 255
     582:	fc 01       	movw	r30, r24
     584:	20 83       	st	Z, r18
	DDRC |= (1<<WDI_PIN);
     586:	84 e3       	ldi	r24, 0x34	; 52
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	24 e3       	ldi	r18, 0x34	; 52
     58c:	30 e0       	ldi	r19, 0x00	; 0
     58e:	f9 01       	movw	r30, r18
     590:	20 81       	ld	r18, Z
     592:	20 64       	ori	r18, 0x40	; 64
     594:	fc 01       	movw	r30, r24
     596:	20 83       	st	Z, r18
	DDRD |= (1<<PD5);
     598:	81 e3       	ldi	r24, 0x31	; 49
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	21 e3       	ldi	r18, 0x31	; 49
     59e:	30 e0       	ldi	r19, 0x00	; 0
     5a0:	f9 01       	movw	r30, r18
     5a2:	20 81       	ld	r18, Z
     5a4:	20 62       	ori	r18, 0x20	; 32
     5a6:	fc 01       	movw	r30, r24
     5a8:	20 83       	st	Z, r18
	
	uart_init(0);
     5aa:	80 e0       	ldi	r24, 0x00	; 0
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	0e 94 d1 05 	call	0xba2	; 0xba2 <uart_init>
	
	
	stdout = &mystdout;
     5b2:	8b e6       	ldi	r24, 0x6B	; 107
     5b4:	90 e0       	ldi	r25, 0x00	; 0
     5b6:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__iob+0x3>
     5ba:	80 93 ff 00 	sts	0x00FF, r24	; 0x8000ff <__iob+0x2>
	
	printf("startup!\n");
     5be:	8f ea       	ldi	r24, 0xAF	; 175
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	0e 94 9e 08 	call	0x113c	; 0x113c <puts>
	
	regulator_init();
     5c6:	0e 94 7a 03 	call	0x6f4	; 0x6f4 <regulator_init>
	SevenSeg_init();
     5ca:	0e 94 49 00 	call	0x92	; 0x92 <SevenSeg_init>
	Timeout_init();
     5ce:	0e 94 3b 05 	call	0xa76	; 0xa76 <Timeout_init>
	Encoder_init();
     5d2:	0e 94 d6 01 	call	0x3ac	; 0x3ac <Encoder_init>
	
	set_PWM(63);
     5d6:	8f e3       	ldi	r24, 0x3F	; 63
     5d8:	0e 94 d5 04 	call	0x9aa	; 0x9aa <set_PWM>
	
    /* Replace with your application code */
    while (1) 
    {
		switch(state)
     5dc:	80 91 f8 00 	lds	r24, 0x00F8	; 0x8000f8 <state>
     5e0:	88 2f       	mov	r24, r24
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	81 30       	cpi	r24, 0x01	; 1
     5e6:	91 05       	cpc	r25, r1
     5e8:	b1 f0       	breq	.+44     	; 0x616 <main+0xbc>
     5ea:	82 30       	cpi	r24, 0x02	; 2
     5ec:	91 05       	cpc	r25, r1
     5ee:	1c f4       	brge	.+6      	; 0x5f6 <main+0x9c>
     5f0:	89 2b       	or	r24, r25
     5f2:	39 f0       	breq	.+14     	; 0x602 <main+0xa8>
     5f4:	49 c0       	rjmp	.+146    	; 0x688 <main+0x12e>
     5f6:	82 30       	cpi	r24, 0x02	; 2
     5f8:	91 05       	cpc	r25, r1
     5fa:	a1 f0       	breq	.+40     	; 0x624 <main+0xca>
     5fc:	03 97       	sbiw	r24, 0x03	; 3
     5fe:	59 f1       	breq	.+86     	; 0x656 <main+0xfc>
     600:	43 c0       	rjmp	.+134    	; 0x688 <main+0x12e>
		{
			case 0:
			{
				if(SevenSeg_get_state() == 1)  //disable display only if it is on
     602:	0e 94 cd 01 	call	0x39a	; 0x39a <SevenSeg_get_state>
     606:	81 30       	cpi	r24, 0x01	; 1
     608:	11 f4       	brne	.+4      	; 0x60e <main+0xb4>
					SevenSeg_off();		
     60a:	0e 94 ad 01 	call	0x35a	; 0x35a <SevenSeg_off>
				setState(1);
     60e:	81 e0       	ldi	r24, 0x01	; 1
     610:	0e 94 4f 03 	call	0x69e	; 0x69e <setState>
				break;
     614:	39 c0       	rjmp	.+114    	; 0x688 <main+0x12e>
			}
			
			case 1:
			{
				if(SevenSeg_get_state() == 1)  //disable display only if it is on
     616:	0e 94 cd 01 	call	0x39a	; 0x39a <SevenSeg_get_state>
     61a:	81 30       	cpi	r24, 0x01	; 1
     61c:	81 f5       	brne	.+96     	; 0x67e <main+0x124>
					SevenSeg_off();		
     61e:	0e 94 ad 01 	call	0x35a	; 0x35a <SevenSeg_off>
				break;
     622:	2d c0       	rjmp	.+90     	; 0x67e <main+0x124>
			}
				
			case 2:
			{
				SevenSeg_set_val(1, get_temp(1));
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	0e 94 be 04 	call	0x97c	; 0x97c <get_temp>
     62a:	88 2f       	mov	r24, r24
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	bc 01       	movw	r22, r24
     630:	81 e0       	ldi	r24, 0x01	; 1
     632:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				SevenSeg_set_val(0, get_temp(0));
     636:	80 e0       	ldi	r24, 0x00	; 0
     638:	0e 94 be 04 	call	0x97c	; 0x97c <get_temp>
     63c:	88 2f       	mov	r24, r24
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	bc 01       	movw	r22, r24
     642:	80 e0       	ldi	r24, 0x00	; 0
     644:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
     648:	0e 94 cd 01 	call	0x39a	; 0x39a <SevenSeg_get_state>
     64c:	88 23       	and	r24, r24
     64e:	c9 f4       	brne	.+50     	; 0x682 <main+0x128>
					SevenSeg_on();
     650:	0e 94 9d 01 	call	0x33a	; 0x33a <SevenSeg_on>
				break;
     654:	16 c0       	rjmp	.+44     	; 0x682 <main+0x128>
			}
			
			case 3: 
			{
				SevenSeg_set_val(1, get_delta());
     656:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_delta>
     65a:	88 2f       	mov	r24, r24
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	bc 01       	movw	r22, r24
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				SevenSeg_set_val(0, 1000); //set Kessel-display off
     666:	68 ee       	ldi	r22, 0xE8	; 232
     668:	73 e0       	ldi	r23, 0x03	; 3
     66a:	80 e0       	ldi	r24, 0x00	; 0
     66c:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
     670:	0e 94 cd 01 	call	0x39a	; 0x39a <SevenSeg_get_state>
     674:	88 23       	and	r24, r24
     676:	39 f4       	brne	.+14     	; 0x686 <main+0x12c>
					SevenSeg_on();
     678:	0e 94 9d 01 	call	0x33a	; 0x33a <SevenSeg_on>
				break;
     67c:	04 c0       	rjmp	.+8      	; 0x686 <main+0x12c>
			
			case 1:
			{
				if(SevenSeg_get_state() == 1)  //disable display only if it is on
					SevenSeg_off();		
				break;
     67e:	00 00       	nop
     680:	03 c0       	rjmp	.+6      	; 0x688 <main+0x12e>
			{
				SevenSeg_set_val(1, get_temp(1));
				SevenSeg_set_val(0, get_temp(0));
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
					SevenSeg_on();
				break;
     682:	00 00       	nop
     684:	01 c0       	rjmp	.+2      	; 0x688 <main+0x12e>
			{
				SevenSeg_set_val(1, get_delta());
				SevenSeg_set_val(0, 1000); //set Kessel-display off
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
					SevenSeg_on();
				break;
     686:	00 00       	nop
			}
		}
		
		WDI_PORT ^= (1<<WDI_PIN);
     688:	85 e3       	ldi	r24, 0x35	; 53
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	25 e3       	ldi	r18, 0x35	; 53
     68e:	30 e0       	ldi	r19, 0x00	; 0
     690:	f9 01       	movw	r30, r18
     692:	30 81       	ld	r19, Z
     694:	20 e4       	ldi	r18, 0x40	; 64
     696:	23 27       	eor	r18, r19
     698:	fc 01       	movw	r30, r24
     69a:	20 83       	st	Z, r18
    }
     69c:	9f cf       	rjmp	.-194    	; 0x5dc <main+0x82>

0000069e <setState>:
}

void setState(uint8_t s)
{
     69e:	cf 93       	push	r28
     6a0:	df 93       	push	r29
     6a2:	1f 92       	push	r1
     6a4:	cd b7       	in	r28, 0x3d	; 61
     6a6:	de b7       	in	r29, 0x3e	; 62
     6a8:	89 83       	std	Y+1, r24	; 0x01
	state = s;
     6aa:	89 81       	ldd	r24, Y+1	; 0x01
     6ac:	80 93 f8 00 	sts	0x00F8, r24	; 0x8000f8 <state>
	printf("state -> %d\n", state);
     6b0:	80 91 f8 00 	lds	r24, 0x00F8	; 0x8000f8 <state>
     6b4:	88 2f       	mov	r24, r24
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	29 2f       	mov	r18, r25
     6ba:	2f 93       	push	r18
     6bc:	8f 93       	push	r24
     6be:	88 eb       	ldi	r24, 0xB8	; 184
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	89 2f       	mov	r24, r25
     6c4:	8f 93       	push	r24
     6c6:	88 eb       	ldi	r24, 0xB8	; 184
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	8f 93       	push	r24
     6cc:	0e 94 88 08 	call	0x1110	; 0x1110 <printf>
     6d0:	0f 90       	pop	r0
     6d2:	0f 90       	pop	r0
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
}
     6d8:	00 00       	nop
     6da:	0f 90       	pop	r0
     6dc:	df 91       	pop	r29
     6de:	cf 91       	pop	r28
     6e0:	08 95       	ret

000006e2 <getState>:

uint8_t getState()
{
     6e2:	cf 93       	push	r28
     6e4:	df 93       	push	r29
     6e6:	cd b7       	in	r28, 0x3d	; 61
     6e8:	de b7       	in	r29, 0x3e	; 62
	return state;
     6ea:	80 91 f8 00 	lds	r24, 0x00F8	; 0x8000f8 <state>
}
     6ee:	df 91       	pop	r29
     6f0:	cf 91       	pop	r28
     6f2:	08 95       	ret

000006f4 <regulator_init>:
}

void disable_show_temps(void)
{
	show_temps = 0;
}
     6f4:	cf 93       	push	r28
     6f6:	df 93       	push	r29
     6f8:	cd b7       	in	r28, 0x3d	; 61
     6fa:	de b7       	in	r29, 0x3e	; 62
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	0e 94 5f 0b 	call	0x16be	; 0x16be <eeprom_read_byte>
     704:	80 93 fc 00 	sts	0x00FC, r24	; 0x8000fc <delta>
     708:	87 e2       	ldi	r24, 0x27	; 39
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	fc 01       	movw	r30, r24
     70e:	10 82       	st	Z, r1
     710:	87 e2       	ldi	r24, 0x27	; 39
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	27 e2       	ldi	r18, 0x27	; 39
     716:	30 e0       	ldi	r19, 0x00	; 0
     718:	f9 01       	movw	r30, r18
     71a:	20 81       	ld	r18, Z
     71c:	2f 7d       	andi	r18, 0xDF	; 223
     71e:	fc 01       	movw	r30, r24
     720:	20 83       	st	Z, r18
     722:	86 e2       	ldi	r24, 0x26	; 38
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	26 e2       	ldi	r18, 0x26	; 38
     728:	30 e0       	ldi	r19, 0x00	; 0
     72a:	f9 01       	movw	r30, r18
     72c:	20 81       	ld	r18, Z
     72e:	20 68       	ori	r18, 0x80	; 128
     730:	fc 01       	movw	r30, r24
     732:	20 83       	st	Z, r18
     734:	85 e4       	ldi	r24, 0x45	; 69
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	25 e4       	ldi	r18, 0x45	; 69
     73a:	30 e0       	ldi	r19, 0x00	; 0
     73c:	f9 01       	movw	r30, r18
     73e:	20 81       	ld	r18, Z
     740:	2f 66       	ori	r18, 0x6F	; 111
     742:	fc 01       	movw	r30, r24
     744:	20 83       	st	Z, r18
     746:	89 e5       	ldi	r24, 0x59	; 89
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	29 e5       	ldi	r18, 0x59	; 89
     74c:	30 e0       	ldi	r19, 0x00	; 0
     74e:	f9 01       	movw	r30, r18
     750:	20 81       	ld	r18, Z
     752:	20 64       	ori	r18, 0x40	; 64
     754:	fc 01       	movw	r30, r24
     756:	20 83       	st	Z, r18
     758:	81 e3       	ldi	r24, 0x31	; 49
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	21 e3       	ldi	r18, 0x31	; 49
     75e:	30 e0       	ldi	r19, 0x00	; 0
     760:	f9 01       	movw	r30, r18
     762:	20 81       	ld	r18, Z
     764:	20 68       	ori	r18, 0x80	; 128
     766:	fc 01       	movw	r30, r24
     768:	20 83       	st	Z, r18
     76a:	78 94       	sei
     76c:	00 00       	nop
     76e:	df 91       	pop	r29
     770:	cf 91       	pop	r28
     772:	08 95       	ret

00000774 <inc_delta>:

void inc_delta()
{
     774:	cf 93       	push	r28
     776:	df 93       	push	r29
     778:	cd b7       	in	r28, 0x3d	; 61
     77a:	de b7       	in	r29, 0x3e	; 62
	if(delta<100)
     77c:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <delta>
     780:	84 36       	cpi	r24, 0x64	; 100
     782:	28 f4       	brcc	.+10     	; 0x78e <inc_delta+0x1a>
		delta++;
     784:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <delta>
     788:	8f 5f       	subi	r24, 0xFF	; 255
     78a:	80 93 fc 00 	sts	0x00FC, r24	; 0x8000fc <delta>
}
     78e:	00 00       	nop
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <dec_delta>:

void dec_delta()
{
     796:	cf 93       	push	r28
     798:	df 93       	push	r29
     79a:	cd b7       	in	r28, 0x3d	; 61
     79c:	de b7       	in	r29, 0x3e	; 62
	if(delta>0)
     79e:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <delta>
     7a2:	88 23       	and	r24, r24
     7a4:	29 f0       	breq	.+10     	; 0x7b0 <dec_delta+0x1a>
		delta --;
     7a6:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <delta>
     7aa:	81 50       	subi	r24, 0x01	; 1
     7ac:	80 93 fc 00 	sts	0x00FC, r24	; 0x8000fc <delta>
}
     7b0:	00 00       	nop
     7b2:	df 91       	pop	r29
     7b4:	cf 91       	pop	r28
     7b6:	08 95       	ret

000007b8 <get_delta>:

uint8_t get_delta()
{
     7b8:	cf 93       	push	r28
     7ba:	df 93       	push	r29
     7bc:	cd b7       	in	r28, 0x3d	; 61
     7be:	de b7       	in	r29, 0x3e	; 62
	return delta;
     7c0:	80 91 fc 00 	lds	r24, 0x00FC	; 0x8000fc <delta>
}
     7c4:	df 91       	pop	r29
     7c6:	cf 91       	pop	r28
     7c8:	08 95       	ret

000007ca <measure_temp>:


//sensor: 1=dach; 0=kessel
uint8_t measure_temp(uint8_t sensor)
{
     7ca:	cf 92       	push	r12
     7cc:	df 92       	push	r13
     7ce:	ef 92       	push	r14
     7d0:	ff 92       	push	r15
     7d2:	cf 93       	push	r28
     7d4:	df 93       	push	r29
     7d6:	cd b7       	in	r28, 0x3d	; 61
     7d8:	de b7       	in	r29, 0x3e	; 62
     7da:	2c 97       	sbiw	r28, 0x0c	; 12
     7dc:	0f b6       	in	r0, 0x3f	; 63
     7de:	f8 94       	cli
     7e0:	de bf       	out	0x3e, r29	; 62
     7e2:	0f be       	out	0x3f, r0	; 63
     7e4:	cd bf       	out	0x3d, r28	; 61
     7e6:	8c 87       	std	Y+12, r24	; 0x0c
	ADMUX &= ~0x1F;							//clear MUX4:0
     7e8:	87 e2       	ldi	r24, 0x27	; 39
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	27 e2       	ldi	r18, 0x27	; 39
     7ee:	30 e0       	ldi	r19, 0x00	; 0
     7f0:	f9 01       	movw	r30, r18
     7f2:	20 81       	ld	r18, Z
     7f4:	20 7e       	andi	r18, 0xE0	; 224
     7f6:	fc 01       	movw	r30, r24
     7f8:	20 83       	st	Z, r18
	
	if(sensor == 0)
     7fa:	8c 85       	ldd	r24, Y+12	; 0x0c
     7fc:	88 23       	and	r24, r24
     7fe:	49 f4       	brne	.+18     	; 0x812 <measure_temp+0x48>
		ADMUX |= (1<<MUX0);					//set ADC to CH1
     800:	87 e2       	ldi	r24, 0x27	; 39
     802:	90 e0       	ldi	r25, 0x00	; 0
     804:	27 e2       	ldi	r18, 0x27	; 39
     806:	30 e0       	ldi	r19, 0x00	; 0
     808:	f9 01       	movw	r30, r18
     80a:	20 81       	ld	r18, Z
     80c:	21 60       	ori	r18, 0x01	; 1
     80e:	fc 01       	movw	r30, r24
     810:	20 83       	st	Z, r18
		
	ADCSRA |= (1<<ADSC);					//start conversion
     812:	86 e2       	ldi	r24, 0x26	; 38
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	26 e2       	ldi	r18, 0x26	; 38
     818:	30 e0       	ldi	r19, 0x00	; 0
     81a:	f9 01       	movw	r30, r18
     81c:	20 81       	ld	r18, Z
     81e:	20 64       	ori	r18, 0x40	; 64
     820:	fc 01       	movw	r30, r24
     822:	20 83       	st	Z, r18
	
	while( (ADCSRA & (1<<ADSC)) > 0 )		//wait for end of conversion
     824:	00 00       	nop
     826:	86 e2       	ldi	r24, 0x26	; 38
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	fc 01       	movw	r30, r24
     82c:	80 81       	ld	r24, Z
     82e:	88 2f       	mov	r24, r24
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	80 74       	andi	r24, 0x40	; 64
     834:	99 27       	eor	r25, r25
     836:	18 16       	cp	r1, r24
     838:	19 06       	cpc	r1, r25
     83a:	ac f3       	brlt	.-22     	; 0x826 <measure_temp+0x5c>
	{
	}
	
	uint16_t adc_val = ADCL;				//get conversion result low-byte
     83c:	84 e2       	ldi	r24, 0x24	; 36
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	fc 01       	movw	r30, r24
     842:	80 81       	ld	r24, Z
     844:	88 2f       	mov	r24, r24
     846:	90 e0       	ldi	r25, 0x00	; 0
     848:	9a 83       	std	Y+2, r25	; 0x02
     84a:	89 83       	std	Y+1, r24	; 0x01
	adc_val += (ADCH<<8);					//and high-byte
     84c:	85 e2       	ldi	r24, 0x25	; 37
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	fc 01       	movw	r30, r24
     852:	80 81       	ld	r24, Z
     854:	88 2f       	mov	r24, r24
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	98 2f       	mov	r25, r24
     85a:	88 27       	eor	r24, r24
     85c:	9c 01       	movw	r18, r24
     85e:	89 81       	ldd	r24, Y+1	; 0x01
     860:	9a 81       	ldd	r25, Y+2	; 0x02
     862:	82 0f       	add	r24, r18
     864:	93 1f       	adc	r25, r19
     866:	9a 83       	std	Y+2, r25	; 0x02
     868:	89 83       	std	Y+1, r24	; 0x01
	
	
	float voltage = adc_val * 4.854e-3f;	//get voltage from ADC-values
     86a:	89 81       	ldd	r24, Y+1	; 0x01
     86c:	9a 81       	ldd	r25, Y+2	; 0x02
     86e:	cc 01       	movw	r24, r24
     870:	a0 e0       	ldi	r26, 0x00	; 0
     872:	b0 e0       	ldi	r27, 0x00	; 0
     874:	bc 01       	movw	r22, r24
     876:	cd 01       	movw	r24, r26
     878:	0e 94 31 07 	call	0xe62	; 0xe62 <__floatunsisf>
     87c:	dc 01       	movw	r26, r24
     87e:	cb 01       	movw	r24, r22
     880:	2e e4       	ldi	r18, 0x4E	; 78
     882:	3e e0       	ldi	r19, 0x0E	; 14
     884:	4f e9       	ldi	r20, 0x9F	; 159
     886:	5b e3       	ldi	r21, 0x3B	; 59
     888:	bc 01       	movw	r22, r24
     88a:	cd 01       	movw	r24, r26
     88c:	0e 94 bf 07 	call	0xf7e	; 0xf7e <__mulsf3>
     890:	dc 01       	movw	r26, r24
     892:	cb 01       	movw	r24, r22
     894:	8b 83       	std	Y+3, r24	; 0x03
     896:	9c 83       	std	Y+4, r25	; 0x04
     898:	ad 83       	std	Y+5, r26	; 0x05
     89a:	be 83       	std	Y+6, r27	; 0x06
	
	float temp_f = (7382.06f - voltage*2751.75f)/(voltage - 29.323f);		//get temperature from voltage
     89c:	20 e0       	ldi	r18, 0x00	; 0
     89e:	3c ef       	ldi	r19, 0xFC	; 252
     8a0:	4b e2       	ldi	r20, 0x2B	; 43
     8a2:	55 e4       	ldi	r21, 0x45	; 69
     8a4:	6b 81       	ldd	r22, Y+3	; 0x03
     8a6:	7c 81       	ldd	r23, Y+4	; 0x04
     8a8:	8d 81       	ldd	r24, Y+5	; 0x05
     8aa:	9e 81       	ldd	r25, Y+6	; 0x06
     8ac:	0e 94 bf 07 	call	0xf7e	; 0xf7e <__mulsf3>
     8b0:	dc 01       	movw	r26, r24
     8b2:	cb 01       	movw	r24, r22
     8b4:	9c 01       	movw	r18, r24
     8b6:	ad 01       	movw	r20, r26
     8b8:	6b e7       	ldi	r22, 0x7B	; 123
     8ba:	70 eb       	ldi	r23, 0xB0	; 176
     8bc:	86 ee       	ldi	r24, 0xE6	; 230
     8be:	95 e4       	ldi	r25, 0x45	; 69
     8c0:	0e 94 23 06 	call	0xc46	; 0xc46 <__subsf3>
     8c4:	dc 01       	movw	r26, r24
     8c6:	cb 01       	movw	r24, r22
     8c8:	6c 01       	movw	r12, r24
     8ca:	7d 01       	movw	r14, r26
     8cc:	21 e8       	ldi	r18, 0x81	; 129
     8ce:	35 e9       	ldi	r19, 0x95	; 149
     8d0:	4a ee       	ldi	r20, 0xEA	; 234
     8d2:	51 e4       	ldi	r21, 0x41	; 65
     8d4:	6b 81       	ldd	r22, Y+3	; 0x03
     8d6:	7c 81       	ldd	r23, Y+4	; 0x04
     8d8:	8d 81       	ldd	r24, Y+5	; 0x05
     8da:	9e 81       	ldd	r25, Y+6	; 0x06
     8dc:	0e 94 23 06 	call	0xc46	; 0xc46 <__subsf3>
     8e0:	dc 01       	movw	r26, r24
     8e2:	cb 01       	movw	r24, r22
     8e4:	9c 01       	movw	r18, r24
     8e6:	ad 01       	movw	r20, r26
     8e8:	c7 01       	movw	r24, r14
     8ea:	b6 01       	movw	r22, r12
     8ec:	0e 94 90 06 	call	0xd20	; 0xd20 <__divsf3>
     8f0:	dc 01       	movw	r26, r24
     8f2:	cb 01       	movw	r24, r22
     8f4:	8f 83       	std	Y+7, r24	; 0x07
     8f6:	98 87       	std	Y+8, r25	; 0x08
     8f8:	a9 87       	std	Y+9, r26	; 0x09
     8fa:	ba 87       	std	Y+10, r27	; 0x0a
	
	uint8_t temp = (uint8_t) roundf( temp_f );						//round temperature and cast it to int
     8fc:	8f 81       	ldd	r24, Y+7	; 0x07
     8fe:	98 85       	ldd	r25, Y+8	; 0x08
     900:	a9 85       	ldd	r26, Y+9	; 0x09
     902:	ba 85       	ldd	r27, Y+10	; 0x0a
     904:	bc 01       	movw	r22, r24
     906:	cd 01       	movw	r24, r26
     908:	0e 94 2c 08 	call	0x1058	; 0x1058 <round>
     90c:	dc 01       	movw	r26, r24
     90e:	cb 01       	movw	r24, r22
     910:	bc 01       	movw	r22, r24
     912:	cd 01       	movw	r24, r26
     914:	0e 94 02 07 	call	0xe04	; 0xe04 <__fixunssfsi>
     918:	dc 01       	movw	r26, r24
     91a:	cb 01       	movw	r24, r22
     91c:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("sensor %d: ADC-val= %d, temp= %d\n", sensor, adc_val, temp);
     91e:	8b 85       	ldd	r24, Y+11	; 0x0b
     920:	28 2f       	mov	r18, r24
     922:	30 e0       	ldi	r19, 0x00	; 0
     924:	8c 85       	ldd	r24, Y+12	; 0x0c
     926:	88 2f       	mov	r24, r24
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	43 2f       	mov	r20, r19
     92c:	4f 93       	push	r20
     92e:	2f 93       	push	r18
     930:	2a 81       	ldd	r18, Y+2	; 0x02
     932:	2f 93       	push	r18
     934:	29 81       	ldd	r18, Y+1	; 0x01
     936:	2f 93       	push	r18
     938:	29 2f       	mov	r18, r25
     93a:	2f 93       	push	r18
     93c:	8f 93       	push	r24
     93e:	85 ec       	ldi	r24, 0xC5	; 197
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	89 2f       	mov	r24, r25
     944:	8f 93       	push	r24
     946:	85 ec       	ldi	r24, 0xC5	; 197
     948:	90 e0       	ldi	r25, 0x00	; 0
     94a:	8f 93       	push	r24
     94c:	0e 94 88 08 	call	0x1110	; 0x1110 <printf>
     950:	8d b7       	in	r24, 0x3d	; 61
     952:	9e b7       	in	r25, 0x3e	; 62
     954:	08 96       	adiw	r24, 0x08	; 8
     956:	0f b6       	in	r0, 0x3f	; 63
     958:	f8 94       	cli
     95a:	de bf       	out	0x3e, r29	; 62
     95c:	0f be       	out	0x3f, r0	; 63
     95e:	cd bf       	out	0x3d, r28	; 61
		
	return temp;
     960:	8b 85       	ldd	r24, Y+11	; 0x0b
}
     962:	2c 96       	adiw	r28, 0x0c	; 12
     964:	0f b6       	in	r0, 0x3f	; 63
     966:	f8 94       	cli
     968:	de bf       	out	0x3e, r29	; 62
     96a:	0f be       	out	0x3f, r0	; 63
     96c:	cd bf       	out	0x3d, r28	; 61
     96e:	df 91       	pop	r29
     970:	cf 91       	pop	r28
     972:	ff 90       	pop	r15
     974:	ef 90       	pop	r14
     976:	df 90       	pop	r13
     978:	cf 90       	pop	r12
     97a:	08 95       	ret

0000097c <get_temp>:

//sensor: 1=dach; 0=kessel
uint8_t get_temp(uint8_t sensor)
{
     97c:	cf 93       	push	r28
     97e:	df 93       	push	r29
     980:	1f 92       	push	r1
     982:	cd b7       	in	r28, 0x3d	; 61
     984:	de b7       	in	r29, 0x3e	; 62
     986:	89 83       	std	Y+1, r24	; 0x01
	if(sensor == 1)
     988:	89 81       	ldd	r24, Y+1	; 0x01
     98a:	81 30       	cpi	r24, 0x01	; 1
     98c:	19 f4       	brne	.+6      	; 0x994 <get_temp+0x18>
		return temp_dach;
     98e:	80 91 f9 00 	lds	r24, 0x00F9	; 0x8000f9 <temp_dach>
     992:	07 c0       	rjmp	.+14     	; 0x9a2 <get_temp+0x26>
	else if(sensor == 0)
     994:	89 81       	ldd	r24, Y+1	; 0x01
     996:	88 23       	and	r24, r24
     998:	19 f4       	brne	.+6      	; 0x9a0 <get_temp+0x24>
		return temp_kessel;
     99a:	80 91 fa 00 	lds	r24, 0x00FA	; 0x8000fa <temp_kessel>
     99e:	01 c0       	rjmp	.+2      	; 0x9a2 <get_temp+0x26>
	else
		return 255;
     9a0:	8f ef       	ldi	r24, 0xFF	; 255
}
     9a2:	0f 90       	pop	r0
     9a4:	df 91       	pop	r29
     9a6:	cf 91       	pop	r28
     9a8:	08 95       	ret

000009aa <set_PWM>:


//sets duty cycle; 0-255
void set_PWM(uint8_t duty)
{
     9aa:	cf 93       	push	r28
     9ac:	df 93       	push	r29
     9ae:	1f 92       	push	r1
     9b0:	cd b7       	in	r28, 0x3d	; 61
     9b2:	de b7       	in	r29, 0x3e	; 62
     9b4:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = duty;
     9b6:	83 e4       	ldi	r24, 0x43	; 67
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	29 81       	ldd	r18, Y+1	; 0x01
     9bc:	fc 01       	movw	r30, r24
     9be:	20 83       	st	Z, r18
}
     9c0:	00 00       	nop
     9c2:	0f 90       	pop	r0
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	08 95       	ret

000009ca <__vector_5>:



ISR(TIMER2_OVF_vect)
{
     9ca:	1f 92       	push	r1
     9cc:	0f 92       	push	r0
     9ce:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     9d2:	0f 92       	push	r0
     9d4:	11 24       	eor	r1, r1
     9d6:	2f 93       	push	r18
     9d8:	3f 93       	push	r19
     9da:	4f 93       	push	r20
     9dc:	5f 93       	push	r21
     9de:	6f 93       	push	r22
     9e0:	7f 93       	push	r23
     9e2:	8f 93       	push	r24
     9e4:	9f 93       	push	r25
     9e6:	af 93       	push	r26
     9e8:	bf 93       	push	r27
     9ea:	ef 93       	push	r30
     9ec:	ff 93       	push	r31
     9ee:	cf 93       	push	r28
     9f0:	df 93       	push	r29
     9f2:	cd b7       	in	r28, 0x3d	; 61
     9f4:	de b7       	in	r29, 0x3e	; 62
	cli();
     9f6:	f8 94       	cli
	
	if(loop_cnt < 62) //if 2s are not passed
     9f8:	80 91 fb 00 	lds	r24, 0x00FB	; 0x8000fb <loop_cnt>
     9fc:	8e 33       	cpi	r24, 0x3E	; 62
     9fe:	30 f4       	brcc	.+12     	; 0xa0c <__vector_5+0x42>
	{
		loop_cnt++;
     a00:	80 91 fb 00 	lds	r24, 0x00FB	; 0x8000fb <loop_cnt>
     a04:	8f 5f       	subi	r24, 0xFF	; 255
     a06:	80 93 fb 00 	sts	0x00FB, r24	; 0x8000fb <loop_cnt>
     a0a:	16 c0       	rjmp	.+44     	; 0xa38 <__vector_5+0x6e>
	}
	
	else	//if it is time to work...
	{
		PORTD ^= (1<<PD5);
     a0c:	82 e3       	ldi	r24, 0x32	; 50
     a0e:	90 e0       	ldi	r25, 0x00	; 0
     a10:	22 e3       	ldi	r18, 0x32	; 50
     a12:	30 e0       	ldi	r19, 0x00	; 0
     a14:	f9 01       	movw	r30, r18
     a16:	30 81       	ld	r19, Z
     a18:	20 e2       	ldi	r18, 0x20	; 32
     a1a:	23 27       	eor	r18, r19
     a1c:	fc 01       	movw	r30, r24
     a1e:	20 83       	st	Z, r18

		temp_dach   = measure_temp(1);
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	0e 94 e5 03 	call	0x7ca	; 0x7ca <measure_temp>
     a26:	80 93 f9 00 	sts	0x00F9, r24	; 0x8000f9 <temp_dach>
		temp_kessel = measure_temp(0);
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	0e 94 e5 03 	call	0x7ca	; 0x7ca <measure_temp>
     a30:	80 93 fa 00 	sts	0x00FA, r24	; 0x8000fa <temp_kessel>
		
		loop_cnt = 0;
     a34:	10 92 fb 00 	sts	0x00FB, r1	; 0x8000fb <loop_cnt>
	}
	
	
	TIFR &= ~(1<<TOV2);			//clear flag
     a38:	88 e5       	ldi	r24, 0x58	; 88
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	28 e5       	ldi	r18, 0x58	; 88
     a3e:	30 e0       	ldi	r19, 0x00	; 0
     a40:	f9 01       	movw	r30, r18
     a42:	20 81       	ld	r18, Z
     a44:	2f 7b       	andi	r18, 0xBF	; 191
     a46:	fc 01       	movw	r30, r24
     a48:	20 83       	st	Z, r18
		
	sei();
     a4a:	78 94       	sei
     a4c:	00 00       	nop
     a4e:	df 91       	pop	r29
     a50:	cf 91       	pop	r28
     a52:	ff 91       	pop	r31
     a54:	ef 91       	pop	r30
     a56:	bf 91       	pop	r27
     a58:	af 91       	pop	r26
     a5a:	9f 91       	pop	r25
     a5c:	8f 91       	pop	r24
     a5e:	7f 91       	pop	r23
     a60:	6f 91       	pop	r22
     a62:	5f 91       	pop	r21
     a64:	4f 91       	pop	r20
     a66:	3f 91       	pop	r19
     a68:	2f 91       	pop	r18
     a6a:	0f 90       	pop	r0
     a6c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     a70:	0f 90       	pop	r0
     a72:	1f 90       	pop	r1
     a74:	18 95       	reti

00000a76 <Timeout_init>:
#include "main.h"
#include "regulator.h"
#include "uart.h"

void Timeout_init()
{
     a76:	cf 93       	push	r28
     a78:	df 93       	push	r29
     a7a:	cd b7       	in	r28, 0x3d	; 61
     a7c:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
     a7e:	8f e4       	ldi	r24, 0x4F	; 79
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	fc 01       	movw	r30, r24
     a84:	10 82       	st	Z, r1
	
	TIMSK |= (1<<TOIE1);			//enable overflow-event
     a86:	89 e5       	ldi	r24, 0x59	; 89
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	29 e5       	ldi	r18, 0x59	; 89
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	f9 01       	movw	r30, r18
     a90:	20 81       	ld	r18, Z
     a92:	24 60       	ori	r18, 0x04	; 4
     a94:	fc 01       	movw	r30, r24
     a96:	20 83       	st	Z, r18
	sei();
     a98:	78 94       	sei
}
     a9a:	00 00       	nop
     a9c:	df 91       	pop	r29
     a9e:	cf 91       	pop	r28
     aa0:	08 95       	ret

00000aa2 <start_timeout_timer>:
void start_timeout_timer()
{
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
     aa6:	cd b7       	in	r28, 0x3d	; 61
     aa8:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;						 //reset timer counter value
     aaa:	8c e4       	ldi	r24, 0x4C	; 76
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	fc 01       	movw	r30, r24
     ab0:	11 82       	std	Z+1, r1	; 0x01
     ab2:	10 82       	st	Z, r1
	TCCR1B = (1<<CS12) | (1<<CS10);  //start timer at prescaler /1024
     ab4:	8e e4       	ldi	r24, 0x4E	; 78
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	25 e0       	ldi	r18, 0x05	; 5
     aba:	fc 01       	movw	r30, r24
     abc:	20 83       	st	Z, r18
}
     abe:	00 00       	nop
     ac0:	df 91       	pop	r29
     ac2:	cf 91       	pop	r28
     ac4:	08 95       	ret

00000ac6 <stop_timeout_timer>:

void stop_timeout_timer()
{
     ac6:	cf 93       	push	r28
     ac8:	df 93       	push	r29
     aca:	cd b7       	in	r28, 0x3d	; 61
     acc:	de b7       	in	r29, 0x3e	; 62
	TCCR1B &= ~((1<<CS12) | (1<<CS10)); //stop timer
     ace:	8e e4       	ldi	r24, 0x4E	; 78
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	2e e4       	ldi	r18, 0x4E	; 78
     ad4:	30 e0       	ldi	r19, 0x00	; 0
     ad6:	f9 01       	movw	r30, r18
     ad8:	20 81       	ld	r18, Z
     ada:	2a 7f       	andi	r18, 0xFA	; 250
     adc:	fc 01       	movw	r30, r24
     ade:	20 83       	st	Z, r18
}
     ae0:	00 00       	nop
     ae2:	df 91       	pop	r29
     ae4:	cf 91       	pop	r28
     ae6:	08 95       	ret

00000ae8 <__vector_9>:




ISR(TIMER1_OVF_vect)
{	
     ae8:	1f 92       	push	r1
     aea:	0f 92       	push	r0
     aec:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     af0:	0f 92       	push	r0
     af2:	11 24       	eor	r1, r1
     af4:	1f 93       	push	r17
     af6:	2f 93       	push	r18
     af8:	3f 93       	push	r19
     afa:	4f 93       	push	r20
     afc:	5f 93       	push	r21
     afe:	6f 93       	push	r22
     b00:	7f 93       	push	r23
     b02:	8f 93       	push	r24
     b04:	9f 93       	push	r25
     b06:	af 93       	push	r26
     b08:	bf 93       	push	r27
     b0a:	ef 93       	push	r30
     b0c:	ff 93       	push	r31
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	cd b7       	in	r28, 0x3d	; 61
     b14:	de b7       	in	r29, 0x3e	; 62
	cli();
     b16:	f8 94       	cli
	
	if((getState() == 3) && (eeprom_read_byte(0) != get_delta()))
     b18:	0e 94 71 03 	call	0x6e2	; 0x6e2 <getState>
     b1c:	83 30       	cpi	r24, 0x03	; 3
     b1e:	81 f4       	brne	.+32     	; 0xb40 <__vector_9+0x58>
     b20:	80 e0       	ldi	r24, 0x00	; 0
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	0e 94 5f 0b 	call	0x16be	; 0x16be <eeprom_read_byte>
     b28:	18 2f       	mov	r17, r24
     b2a:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_delta>
     b2e:	18 17       	cp	r17, r24
     b30:	39 f0       	breq	.+14     	; 0xb40 <__vector_9+0x58>
	{
		eeprom_update_byte((uint8_t*)(0), (uint8_t)get_delta());
     b32:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <get_delta>
     b36:	68 2f       	mov	r22, r24
     b38:	80 e0       	ldi	r24, 0x00	; 0
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	0e 94 67 0b 	call	0x16ce	; 0x16ce <eeprom_update_byte>
//		uart_send_blocking('s');
	}
	
	setState(1);
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	0e 94 4f 03 	call	0x69e	; 0x69e <setState>
	
	TCCR1B &= ~((1<<CS12) | (1<<CS10)); //stop timer
     b46:	8e e4       	ldi	r24, 0x4E	; 78
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	2e e4       	ldi	r18, 0x4E	; 78
     b4c:	30 e0       	ldi	r19, 0x00	; 0
     b4e:	f9 01       	movw	r30, r18
     b50:	20 81       	ld	r18, Z
     b52:	2a 7f       	andi	r18, 0xFA	; 250
     b54:	fc 01       	movw	r30, r24
     b56:	20 83       	st	Z, r18
	TCNT1 = 0;						   //resetting counter register
     b58:	8c e4       	ldi	r24, 0x4C	; 76
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	fc 01       	movw	r30, r24
     b5e:	11 82       	std	Z+1, r1	; 0x01
     b60:	10 82       	st	Z, r1
	
	
	TIFR &= ~(1<<TOV1);
     b62:	88 e5       	ldi	r24, 0x58	; 88
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	28 e5       	ldi	r18, 0x58	; 88
     b68:	30 e0       	ldi	r19, 0x00	; 0
     b6a:	f9 01       	movw	r30, r18
     b6c:	20 81       	ld	r18, Z
     b6e:	2b 7f       	andi	r18, 0xFB	; 251
     b70:	fc 01       	movw	r30, r24
     b72:	20 83       	st	Z, r18
	sei();
     b74:	78 94       	sei
     b76:	00 00       	nop
     b78:	df 91       	pop	r29
     b7a:	cf 91       	pop	r28
     b7c:	ff 91       	pop	r31
     b7e:	ef 91       	pop	r30
     b80:	bf 91       	pop	r27
     b82:	af 91       	pop	r26
     b84:	9f 91       	pop	r25
     b86:	8f 91       	pop	r24
     b88:	7f 91       	pop	r23
     b8a:	6f 91       	pop	r22
     b8c:	5f 91       	pop	r21
     b8e:	4f 91       	pop	r20
     b90:	3f 91       	pop	r19
     b92:	2f 91       	pop	r18
     b94:	1f 91       	pop	r17
     b96:	0f 90       	pop	r0
     b98:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     b9c:	0f 90       	pop	r0
     b9e:	1f 90       	pop	r1
     ba0:	18 95       	reti

00000ba2 <uart_init>:
#include <avr/io.h>
#include <stdio.h>


void uart_init()
{
     ba2:	cf 93       	push	r28
     ba4:	df 93       	push	r29
     ba6:	cd b7       	in	r28, 0x3d	; 61
     ba8:	de b7       	in	r29, 0x3e	; 62
	UCSRB |= (1<<RXEN) | (1<<TXEN);  //enable receive and transmit
     baa:	8a e2       	ldi	r24, 0x2A	; 42
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	2a e2       	ldi	r18, 0x2A	; 42
     bb0:	30 e0       	ldi	r19, 0x00	; 0
     bb2:	f9 01       	movw	r30, r18
     bb4:	20 81       	ld	r18, Z
     bb6:	28 61       	ori	r18, 0x18	; 24
     bb8:	fc 01       	movw	r30, r24
     bba:	20 83       	st	Z, r18
	UBRRL = 51;						 //setting datarate to 9600 baud/s
     bbc:	89 e2       	ldi	r24, 0x29	; 41
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	23 e3       	ldi	r18, 0x33	; 51
     bc2:	fc 01       	movw	r30, r24
     bc4:	20 83       	st	Z, r18

	UCSRB |= (1<<RXEN) | (1<<TXEN);
     bc6:	8a e2       	ldi	r24, 0x2A	; 42
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	2a e2       	ldi	r18, 0x2A	; 42
     bcc:	30 e0       	ldi	r19, 0x00	; 0
     bce:	f9 01       	movw	r30, r18
     bd0:	20 81       	ld	r18, Z
     bd2:	28 61       	ori	r18, 0x18	; 24
     bd4:	fc 01       	movw	r30, r24
     bd6:	20 83       	st	Z, r18

	UCSRC |= (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0);
     bd8:	80 e4       	ldi	r24, 0x40	; 64
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	20 e4       	ldi	r18, 0x40	; 64
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	f9 01       	movw	r30, r18
     be2:	20 81       	ld	r18, Z
     be4:	26 68       	ori	r18, 0x86	; 134
     be6:	fc 01       	movw	r30, r24
     be8:	20 83       	st	Z, r18
}
     bea:	00 00       	nop
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	08 95       	ret

00000bf2 <uart_putchar>:


int uart_putchar(char c, FILE *stream)
{
     bf2:	cf 93       	push	r28
     bf4:	df 93       	push	r29
     bf6:	00 d0       	rcall	.+0      	; 0xbf8 <uart_putchar+0x6>
     bf8:	1f 92       	push	r1
     bfa:	cd b7       	in	r28, 0x3d	; 61
     bfc:	de b7       	in	r29, 0x3e	; 62
     bfe:	89 83       	std	Y+1, r24	; 0x01
     c00:	7b 83       	std	Y+3, r23	; 0x03
     c02:	6a 83       	std	Y+2, r22	; 0x02
	if(c=='\n')
     c04:	89 81       	ldd	r24, Y+1	; 0x01
     c06:	8a 30       	cpi	r24, 0x0A	; 10
     c08:	31 f4       	brne	.+12     	; 0xc16 <uart_putchar+0x24>
		uart_putchar('\r', stream);
     c0a:	8a 81       	ldd	r24, Y+2	; 0x02
     c0c:	9b 81       	ldd	r25, Y+3	; 0x03
     c0e:	bc 01       	movw	r22, r24
     c10:	8d e0       	ldi	r24, 0x0D	; 13
     c12:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <uart_putchar>
		
		
	while( (UCSRA & (1<<UDRE)) ==0 )
     c16:	00 00       	nop
     c18:	8b e2       	ldi	r24, 0x2B	; 43
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	fc 01       	movw	r30, r24
     c1e:	80 81       	ld	r24, Z
     c20:	88 2f       	mov	r24, r24
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	80 72       	andi	r24, 0x20	; 32
     c26:	99 27       	eor	r25, r25
     c28:	89 2b       	or	r24, r25
     c2a:	b1 f3       	breq	.-20     	; 0xc18 <uart_putchar+0x26>
	{
	}
		
	UDR = c;
     c2c:	8c e2       	ldi	r24, 0x2C	; 44
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	29 81       	ldd	r18, Y+1	; 0x01
     c32:	fc 01       	movw	r30, r24
     c34:	20 83       	st	Z, r18
	
	return 0;
     c36:	80 e0       	ldi	r24, 0x00	; 0
     c38:	90 e0       	ldi	r25, 0x00	; 0
}
     c3a:	0f 90       	pop	r0
     c3c:	0f 90       	pop	r0
     c3e:	0f 90       	pop	r0
     c40:	df 91       	pop	r29
     c42:	cf 91       	pop	r28
     c44:	08 95       	ret

00000c46 <__subsf3>:
     c46:	50 58       	subi	r21, 0x80	; 128

00000c48 <__addsf3>:
     c48:	bb 27       	eor	r27, r27
     c4a:	aa 27       	eor	r26, r26
     c4c:	0e 94 3b 06 	call	0xc76	; 0xc76 <__addsf3x>
     c50:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__fp_round>
     c54:	0e 94 77 07 	call	0xeee	; 0xeee <__fp_pscA>
     c58:	38 f0       	brcs	.+14     	; 0xc68 <__addsf3+0x20>
     c5a:	0e 94 7e 07 	call	0xefc	; 0xefc <__fp_pscB>
     c5e:	20 f0       	brcs	.+8      	; 0xc68 <__addsf3+0x20>
     c60:	39 f4       	brne	.+14     	; 0xc70 <__addsf3+0x28>
     c62:	9f 3f       	cpi	r25, 0xFF	; 255
     c64:	19 f4       	brne	.+6      	; 0xc6c <__addsf3+0x24>
     c66:	26 f4       	brtc	.+8      	; 0xc70 <__addsf3+0x28>
     c68:	0c 94 74 07 	jmp	0xee8	; 0xee8 <__fp_nan>
     c6c:	0e f4       	brtc	.+2      	; 0xc70 <__addsf3+0x28>
     c6e:	e0 95       	com	r30
     c70:	e7 fb       	bst	r30, 7
     c72:	0c 94 6e 07 	jmp	0xedc	; 0xedc <__fp_inf>

00000c76 <__addsf3x>:
     c76:	e9 2f       	mov	r30, r25
     c78:	0e 94 96 07 	call	0xf2c	; 0xf2c <__fp_split3>
     c7c:	58 f3       	brcs	.-42     	; 0xc54 <__addsf3+0xc>
     c7e:	ba 17       	cp	r27, r26
     c80:	62 07       	cpc	r22, r18
     c82:	73 07       	cpc	r23, r19
     c84:	84 07       	cpc	r24, r20
     c86:	95 07       	cpc	r25, r21
     c88:	20 f0       	brcs	.+8      	; 0xc92 <__addsf3x+0x1c>
     c8a:	79 f4       	brne	.+30     	; 0xcaa <__addsf3x+0x34>
     c8c:	a6 f5       	brtc	.+104    	; 0xcf6 <__addsf3x+0x80>
     c8e:	0c 94 b8 07 	jmp	0xf70	; 0xf70 <__fp_zero>
     c92:	0e f4       	brtc	.+2      	; 0xc96 <__addsf3x+0x20>
     c94:	e0 95       	com	r30
     c96:	0b 2e       	mov	r0, r27
     c98:	ba 2f       	mov	r27, r26
     c9a:	a0 2d       	mov	r26, r0
     c9c:	0b 01       	movw	r0, r22
     c9e:	b9 01       	movw	r22, r18
     ca0:	90 01       	movw	r18, r0
     ca2:	0c 01       	movw	r0, r24
     ca4:	ca 01       	movw	r24, r20
     ca6:	a0 01       	movw	r20, r0
     ca8:	11 24       	eor	r1, r1
     caa:	ff 27       	eor	r31, r31
     cac:	59 1b       	sub	r21, r25
     cae:	99 f0       	breq	.+38     	; 0xcd6 <__addsf3x+0x60>
     cb0:	59 3f       	cpi	r21, 0xF9	; 249
     cb2:	50 f4       	brcc	.+20     	; 0xcc8 <__addsf3x+0x52>
     cb4:	50 3e       	cpi	r21, 0xE0	; 224
     cb6:	68 f1       	brcs	.+90     	; 0xd12 <__addsf3x+0x9c>
     cb8:	1a 16       	cp	r1, r26
     cba:	f0 40       	sbci	r31, 0x00	; 0
     cbc:	a2 2f       	mov	r26, r18
     cbe:	23 2f       	mov	r18, r19
     cc0:	34 2f       	mov	r19, r20
     cc2:	44 27       	eor	r20, r20
     cc4:	58 5f       	subi	r21, 0xF8	; 248
     cc6:	f3 cf       	rjmp	.-26     	; 0xcae <__addsf3x+0x38>
     cc8:	46 95       	lsr	r20
     cca:	37 95       	ror	r19
     ccc:	27 95       	ror	r18
     cce:	a7 95       	ror	r26
     cd0:	f0 40       	sbci	r31, 0x00	; 0
     cd2:	53 95       	inc	r21
     cd4:	c9 f7       	brne	.-14     	; 0xcc8 <__addsf3x+0x52>
     cd6:	7e f4       	brtc	.+30     	; 0xcf6 <__addsf3x+0x80>
     cd8:	1f 16       	cp	r1, r31
     cda:	ba 0b       	sbc	r27, r26
     cdc:	62 0b       	sbc	r22, r18
     cde:	73 0b       	sbc	r23, r19
     ce0:	84 0b       	sbc	r24, r20
     ce2:	ba f0       	brmi	.+46     	; 0xd12 <__addsf3x+0x9c>
     ce4:	91 50       	subi	r25, 0x01	; 1
     ce6:	a1 f0       	breq	.+40     	; 0xd10 <__addsf3x+0x9a>
     ce8:	ff 0f       	add	r31, r31
     cea:	bb 1f       	adc	r27, r27
     cec:	66 1f       	adc	r22, r22
     cee:	77 1f       	adc	r23, r23
     cf0:	88 1f       	adc	r24, r24
     cf2:	c2 f7       	brpl	.-16     	; 0xce4 <__addsf3x+0x6e>
     cf4:	0e c0       	rjmp	.+28     	; 0xd12 <__addsf3x+0x9c>
     cf6:	ba 0f       	add	r27, r26
     cf8:	62 1f       	adc	r22, r18
     cfa:	73 1f       	adc	r23, r19
     cfc:	84 1f       	adc	r24, r20
     cfe:	48 f4       	brcc	.+18     	; 0xd12 <__addsf3x+0x9c>
     d00:	87 95       	ror	r24
     d02:	77 95       	ror	r23
     d04:	67 95       	ror	r22
     d06:	b7 95       	ror	r27
     d08:	f7 95       	ror	r31
     d0a:	9e 3f       	cpi	r25, 0xFE	; 254
     d0c:	08 f0       	brcs	.+2      	; 0xd10 <__addsf3x+0x9a>
     d0e:	b0 cf       	rjmp	.-160    	; 0xc70 <__addsf3+0x28>
     d10:	93 95       	inc	r25
     d12:	88 0f       	add	r24, r24
     d14:	08 f0       	brcs	.+2      	; 0xd18 <__addsf3x+0xa2>
     d16:	99 27       	eor	r25, r25
     d18:	ee 0f       	add	r30, r30
     d1a:	97 95       	ror	r25
     d1c:	87 95       	ror	r24
     d1e:	08 95       	ret

00000d20 <__divsf3>:
     d20:	0e 94 a4 06 	call	0xd48	; 0xd48 <__divsf3x>
     d24:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__fp_round>
     d28:	0e 94 7e 07 	call	0xefc	; 0xefc <__fp_pscB>
     d2c:	58 f0       	brcs	.+22     	; 0xd44 <__divsf3+0x24>
     d2e:	0e 94 77 07 	call	0xeee	; 0xeee <__fp_pscA>
     d32:	40 f0       	brcs	.+16     	; 0xd44 <__divsf3+0x24>
     d34:	29 f4       	brne	.+10     	; 0xd40 <__divsf3+0x20>
     d36:	5f 3f       	cpi	r21, 0xFF	; 255
     d38:	29 f0       	breq	.+10     	; 0xd44 <__divsf3+0x24>
     d3a:	0c 94 6e 07 	jmp	0xedc	; 0xedc <__fp_inf>
     d3e:	51 11       	cpse	r21, r1
     d40:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_szero>
     d44:	0c 94 74 07 	jmp	0xee8	; 0xee8 <__fp_nan>

00000d48 <__divsf3x>:
     d48:	0e 94 96 07 	call	0xf2c	; 0xf2c <__fp_split3>
     d4c:	68 f3       	brcs	.-38     	; 0xd28 <__divsf3+0x8>

00000d4e <__divsf3_pse>:
     d4e:	99 23       	and	r25, r25
     d50:	b1 f3       	breq	.-20     	; 0xd3e <__divsf3+0x1e>
     d52:	55 23       	and	r21, r21
     d54:	91 f3       	breq	.-28     	; 0xd3a <__divsf3+0x1a>
     d56:	95 1b       	sub	r25, r21
     d58:	55 0b       	sbc	r21, r21
     d5a:	bb 27       	eor	r27, r27
     d5c:	aa 27       	eor	r26, r26
     d5e:	62 17       	cp	r22, r18
     d60:	73 07       	cpc	r23, r19
     d62:	84 07       	cpc	r24, r20
     d64:	38 f0       	brcs	.+14     	; 0xd74 <__divsf3_pse+0x26>
     d66:	9f 5f       	subi	r25, 0xFF	; 255
     d68:	5f 4f       	sbci	r21, 0xFF	; 255
     d6a:	22 0f       	add	r18, r18
     d6c:	33 1f       	adc	r19, r19
     d6e:	44 1f       	adc	r20, r20
     d70:	aa 1f       	adc	r26, r26
     d72:	a9 f3       	breq	.-22     	; 0xd5e <__divsf3_pse+0x10>
     d74:	35 d0       	rcall	.+106    	; 0xde0 <__divsf3_pse+0x92>
     d76:	0e 2e       	mov	r0, r30
     d78:	3a f0       	brmi	.+14     	; 0xd88 <__divsf3_pse+0x3a>
     d7a:	e0 e8       	ldi	r30, 0x80	; 128
     d7c:	32 d0       	rcall	.+100    	; 0xde2 <__divsf3_pse+0x94>
     d7e:	91 50       	subi	r25, 0x01	; 1
     d80:	50 40       	sbci	r21, 0x00	; 0
     d82:	e6 95       	lsr	r30
     d84:	00 1c       	adc	r0, r0
     d86:	ca f7       	brpl	.-14     	; 0xd7a <__divsf3_pse+0x2c>
     d88:	2b d0       	rcall	.+86     	; 0xde0 <__divsf3_pse+0x92>
     d8a:	fe 2f       	mov	r31, r30
     d8c:	29 d0       	rcall	.+82     	; 0xde0 <__divsf3_pse+0x92>
     d8e:	66 0f       	add	r22, r22
     d90:	77 1f       	adc	r23, r23
     d92:	88 1f       	adc	r24, r24
     d94:	bb 1f       	adc	r27, r27
     d96:	26 17       	cp	r18, r22
     d98:	37 07       	cpc	r19, r23
     d9a:	48 07       	cpc	r20, r24
     d9c:	ab 07       	cpc	r26, r27
     d9e:	b0 e8       	ldi	r27, 0x80	; 128
     da0:	09 f0       	breq	.+2      	; 0xda4 <__divsf3_pse+0x56>
     da2:	bb 0b       	sbc	r27, r27
     da4:	80 2d       	mov	r24, r0
     da6:	bf 01       	movw	r22, r30
     da8:	ff 27       	eor	r31, r31
     daa:	93 58       	subi	r25, 0x83	; 131
     dac:	5f 4f       	sbci	r21, 0xFF	; 255
     dae:	3a f0       	brmi	.+14     	; 0xdbe <__divsf3_pse+0x70>
     db0:	9e 3f       	cpi	r25, 0xFE	; 254
     db2:	51 05       	cpc	r21, r1
     db4:	78 f0       	brcs	.+30     	; 0xdd4 <__divsf3_pse+0x86>
     db6:	0c 94 6e 07 	jmp	0xedc	; 0xedc <__fp_inf>
     dba:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_szero>
     dbe:	5f 3f       	cpi	r21, 0xFF	; 255
     dc0:	e4 f3       	brlt	.-8      	; 0xdba <__divsf3_pse+0x6c>
     dc2:	98 3e       	cpi	r25, 0xE8	; 232
     dc4:	d4 f3       	brlt	.-12     	; 0xdba <__divsf3_pse+0x6c>
     dc6:	86 95       	lsr	r24
     dc8:	77 95       	ror	r23
     dca:	67 95       	ror	r22
     dcc:	b7 95       	ror	r27
     dce:	f7 95       	ror	r31
     dd0:	9f 5f       	subi	r25, 0xFF	; 255
     dd2:	c9 f7       	brne	.-14     	; 0xdc6 <__divsf3_pse+0x78>
     dd4:	88 0f       	add	r24, r24
     dd6:	91 1d       	adc	r25, r1
     dd8:	96 95       	lsr	r25
     dda:	87 95       	ror	r24
     ddc:	97 f9       	bld	r25, 7
     dde:	08 95       	ret
     de0:	e1 e0       	ldi	r30, 0x01	; 1
     de2:	66 0f       	add	r22, r22
     de4:	77 1f       	adc	r23, r23
     de6:	88 1f       	adc	r24, r24
     de8:	bb 1f       	adc	r27, r27
     dea:	62 17       	cp	r22, r18
     dec:	73 07       	cpc	r23, r19
     dee:	84 07       	cpc	r24, r20
     df0:	ba 07       	cpc	r27, r26
     df2:	20 f0       	brcs	.+8      	; 0xdfc <__divsf3_pse+0xae>
     df4:	62 1b       	sub	r22, r18
     df6:	73 0b       	sbc	r23, r19
     df8:	84 0b       	sbc	r24, r20
     dfa:	ba 0b       	sbc	r27, r26
     dfc:	ee 1f       	adc	r30, r30
     dfe:	88 f7       	brcc	.-30     	; 0xde2 <__divsf3_pse+0x94>
     e00:	e0 95       	com	r30
     e02:	08 95       	ret

00000e04 <__fixunssfsi>:
     e04:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__fp_splitA>
     e08:	88 f0       	brcs	.+34     	; 0xe2c <__fixunssfsi+0x28>
     e0a:	9f 57       	subi	r25, 0x7F	; 127
     e0c:	98 f0       	brcs	.+38     	; 0xe34 <__fixunssfsi+0x30>
     e0e:	b9 2f       	mov	r27, r25
     e10:	99 27       	eor	r25, r25
     e12:	b7 51       	subi	r27, 0x17	; 23
     e14:	b0 f0       	brcs	.+44     	; 0xe42 <__fixunssfsi+0x3e>
     e16:	e1 f0       	breq	.+56     	; 0xe50 <__fixunssfsi+0x4c>
     e18:	66 0f       	add	r22, r22
     e1a:	77 1f       	adc	r23, r23
     e1c:	88 1f       	adc	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	1a f0       	brmi	.+6      	; 0xe28 <__fixunssfsi+0x24>
     e22:	ba 95       	dec	r27
     e24:	c9 f7       	brne	.-14     	; 0xe18 <__fixunssfsi+0x14>
     e26:	14 c0       	rjmp	.+40     	; 0xe50 <__fixunssfsi+0x4c>
     e28:	b1 30       	cpi	r27, 0x01	; 1
     e2a:	91 f0       	breq	.+36     	; 0xe50 <__fixunssfsi+0x4c>
     e2c:	0e 94 b8 07 	call	0xf70	; 0xf70 <__fp_zero>
     e30:	b1 e0       	ldi	r27, 0x01	; 1
     e32:	08 95       	ret
     e34:	0c 94 b8 07 	jmp	0xf70	; 0xf70 <__fp_zero>
     e38:	67 2f       	mov	r22, r23
     e3a:	78 2f       	mov	r23, r24
     e3c:	88 27       	eor	r24, r24
     e3e:	b8 5f       	subi	r27, 0xF8	; 248
     e40:	39 f0       	breq	.+14     	; 0xe50 <__fixunssfsi+0x4c>
     e42:	b9 3f       	cpi	r27, 0xF9	; 249
     e44:	cc f3       	brlt	.-14     	; 0xe38 <__fixunssfsi+0x34>
     e46:	86 95       	lsr	r24
     e48:	77 95       	ror	r23
     e4a:	67 95       	ror	r22
     e4c:	b3 95       	inc	r27
     e4e:	d9 f7       	brne	.-10     	; 0xe46 <__fixunssfsi+0x42>
     e50:	3e f4       	brtc	.+14     	; 0xe60 <__fixunssfsi+0x5c>
     e52:	90 95       	com	r25
     e54:	80 95       	com	r24
     e56:	70 95       	com	r23
     e58:	61 95       	neg	r22
     e5a:	7f 4f       	sbci	r23, 0xFF	; 255
     e5c:	8f 4f       	sbci	r24, 0xFF	; 255
     e5e:	9f 4f       	sbci	r25, 0xFF	; 255
     e60:	08 95       	ret

00000e62 <__floatunsisf>:
     e62:	e8 94       	clt
     e64:	09 c0       	rjmp	.+18     	; 0xe78 <__floatsisf+0x12>

00000e66 <__floatsisf>:
     e66:	97 fb       	bst	r25, 7
     e68:	3e f4       	brtc	.+14     	; 0xe78 <__floatsisf+0x12>
     e6a:	90 95       	com	r25
     e6c:	80 95       	com	r24
     e6e:	70 95       	com	r23
     e70:	61 95       	neg	r22
     e72:	7f 4f       	sbci	r23, 0xFF	; 255
     e74:	8f 4f       	sbci	r24, 0xFF	; 255
     e76:	9f 4f       	sbci	r25, 0xFF	; 255
     e78:	99 23       	and	r25, r25
     e7a:	a9 f0       	breq	.+42     	; 0xea6 <__floatsisf+0x40>
     e7c:	f9 2f       	mov	r31, r25
     e7e:	96 e9       	ldi	r25, 0x96	; 150
     e80:	bb 27       	eor	r27, r27
     e82:	93 95       	inc	r25
     e84:	f6 95       	lsr	r31
     e86:	87 95       	ror	r24
     e88:	77 95       	ror	r23
     e8a:	67 95       	ror	r22
     e8c:	b7 95       	ror	r27
     e8e:	f1 11       	cpse	r31, r1
     e90:	f8 cf       	rjmp	.-16     	; 0xe82 <__floatsisf+0x1c>
     e92:	fa f4       	brpl	.+62     	; 0xed2 <__floatsisf+0x6c>
     e94:	bb 0f       	add	r27, r27
     e96:	11 f4       	brne	.+4      	; 0xe9c <__floatsisf+0x36>
     e98:	60 ff       	sbrs	r22, 0
     e9a:	1b c0       	rjmp	.+54     	; 0xed2 <__floatsisf+0x6c>
     e9c:	6f 5f       	subi	r22, 0xFF	; 255
     e9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ea0:	8f 4f       	sbci	r24, 0xFF	; 255
     ea2:	9f 4f       	sbci	r25, 0xFF	; 255
     ea4:	16 c0       	rjmp	.+44     	; 0xed2 <__floatsisf+0x6c>
     ea6:	88 23       	and	r24, r24
     ea8:	11 f0       	breq	.+4      	; 0xeae <__floatsisf+0x48>
     eaa:	96 e9       	ldi	r25, 0x96	; 150
     eac:	11 c0       	rjmp	.+34     	; 0xed0 <__floatsisf+0x6a>
     eae:	77 23       	and	r23, r23
     eb0:	21 f0       	breq	.+8      	; 0xeba <__floatsisf+0x54>
     eb2:	9e e8       	ldi	r25, 0x8E	; 142
     eb4:	87 2f       	mov	r24, r23
     eb6:	76 2f       	mov	r23, r22
     eb8:	05 c0       	rjmp	.+10     	; 0xec4 <__floatsisf+0x5e>
     eba:	66 23       	and	r22, r22
     ebc:	71 f0       	breq	.+28     	; 0xeda <__floatsisf+0x74>
     ebe:	96 e8       	ldi	r25, 0x86	; 134
     ec0:	86 2f       	mov	r24, r22
     ec2:	70 e0       	ldi	r23, 0x00	; 0
     ec4:	60 e0       	ldi	r22, 0x00	; 0
     ec6:	2a f0       	brmi	.+10     	; 0xed2 <__floatsisf+0x6c>
     ec8:	9a 95       	dec	r25
     eca:	66 0f       	add	r22, r22
     ecc:	77 1f       	adc	r23, r23
     ece:	88 1f       	adc	r24, r24
     ed0:	da f7       	brpl	.-10     	; 0xec8 <__floatsisf+0x62>
     ed2:	88 0f       	add	r24, r24
     ed4:	96 95       	lsr	r25
     ed6:	87 95       	ror	r24
     ed8:	97 f9       	bld	r25, 7
     eda:	08 95       	ret

00000edc <__fp_inf>:
     edc:	97 f9       	bld	r25, 7
     ede:	9f 67       	ori	r25, 0x7F	; 127
     ee0:	80 e8       	ldi	r24, 0x80	; 128
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	60 e0       	ldi	r22, 0x00	; 0
     ee6:	08 95       	ret

00000ee8 <__fp_nan>:
     ee8:	9f ef       	ldi	r25, 0xFF	; 255
     eea:	80 ec       	ldi	r24, 0xC0	; 192
     eec:	08 95       	ret

00000eee <__fp_pscA>:
     eee:	00 24       	eor	r0, r0
     ef0:	0a 94       	dec	r0
     ef2:	16 16       	cp	r1, r22
     ef4:	17 06       	cpc	r1, r23
     ef6:	18 06       	cpc	r1, r24
     ef8:	09 06       	cpc	r0, r25
     efa:	08 95       	ret

00000efc <__fp_pscB>:
     efc:	00 24       	eor	r0, r0
     efe:	0a 94       	dec	r0
     f00:	12 16       	cp	r1, r18
     f02:	13 06       	cpc	r1, r19
     f04:	14 06       	cpc	r1, r20
     f06:	05 06       	cpc	r0, r21
     f08:	08 95       	ret

00000f0a <__fp_round>:
     f0a:	09 2e       	mov	r0, r25
     f0c:	03 94       	inc	r0
     f0e:	00 0c       	add	r0, r0
     f10:	11 f4       	brne	.+4      	; 0xf16 <__fp_round+0xc>
     f12:	88 23       	and	r24, r24
     f14:	52 f0       	brmi	.+20     	; 0xf2a <__fp_round+0x20>
     f16:	bb 0f       	add	r27, r27
     f18:	40 f4       	brcc	.+16     	; 0xf2a <__fp_round+0x20>
     f1a:	bf 2b       	or	r27, r31
     f1c:	11 f4       	brne	.+4      	; 0xf22 <__fp_round+0x18>
     f1e:	60 ff       	sbrs	r22, 0
     f20:	04 c0       	rjmp	.+8      	; 0xf2a <__fp_round+0x20>
     f22:	6f 5f       	subi	r22, 0xFF	; 255
     f24:	7f 4f       	sbci	r23, 0xFF	; 255
     f26:	8f 4f       	sbci	r24, 0xFF	; 255
     f28:	9f 4f       	sbci	r25, 0xFF	; 255
     f2a:	08 95       	ret

00000f2c <__fp_split3>:
     f2c:	57 fd       	sbrc	r21, 7
     f2e:	90 58       	subi	r25, 0x80	; 128
     f30:	44 0f       	add	r20, r20
     f32:	55 1f       	adc	r21, r21
     f34:	59 f0       	breq	.+22     	; 0xf4c <__fp_splitA+0x10>
     f36:	5f 3f       	cpi	r21, 0xFF	; 255
     f38:	71 f0       	breq	.+28     	; 0xf56 <__fp_splitA+0x1a>
     f3a:	47 95       	ror	r20

00000f3c <__fp_splitA>:
     f3c:	88 0f       	add	r24, r24
     f3e:	97 fb       	bst	r25, 7
     f40:	99 1f       	adc	r25, r25
     f42:	61 f0       	breq	.+24     	; 0xf5c <__fp_splitA+0x20>
     f44:	9f 3f       	cpi	r25, 0xFF	; 255
     f46:	79 f0       	breq	.+30     	; 0xf66 <__fp_splitA+0x2a>
     f48:	87 95       	ror	r24
     f4a:	08 95       	ret
     f4c:	12 16       	cp	r1, r18
     f4e:	13 06       	cpc	r1, r19
     f50:	14 06       	cpc	r1, r20
     f52:	55 1f       	adc	r21, r21
     f54:	f2 cf       	rjmp	.-28     	; 0xf3a <__fp_split3+0xe>
     f56:	46 95       	lsr	r20
     f58:	f1 df       	rcall	.-30     	; 0xf3c <__fp_splitA>
     f5a:	08 c0       	rjmp	.+16     	; 0xf6c <__fp_splitA+0x30>
     f5c:	16 16       	cp	r1, r22
     f5e:	17 06       	cpc	r1, r23
     f60:	18 06       	cpc	r1, r24
     f62:	99 1f       	adc	r25, r25
     f64:	f1 cf       	rjmp	.-30     	; 0xf48 <__fp_splitA+0xc>
     f66:	86 95       	lsr	r24
     f68:	71 05       	cpc	r23, r1
     f6a:	61 05       	cpc	r22, r1
     f6c:	08 94       	sec
     f6e:	08 95       	ret

00000f70 <__fp_zero>:
     f70:	e8 94       	clt

00000f72 <__fp_szero>:
     f72:	bb 27       	eor	r27, r27
     f74:	66 27       	eor	r22, r22
     f76:	77 27       	eor	r23, r23
     f78:	cb 01       	movw	r24, r22
     f7a:	97 f9       	bld	r25, 7
     f7c:	08 95       	ret

00000f7e <__mulsf3>:
     f7e:	0e 94 d2 07 	call	0xfa4	; 0xfa4 <__mulsf3x>
     f82:	0c 94 85 07 	jmp	0xf0a	; 0xf0a <__fp_round>
     f86:	0e 94 77 07 	call	0xeee	; 0xeee <__fp_pscA>
     f8a:	38 f0       	brcs	.+14     	; 0xf9a <__mulsf3+0x1c>
     f8c:	0e 94 7e 07 	call	0xefc	; 0xefc <__fp_pscB>
     f90:	20 f0       	brcs	.+8      	; 0xf9a <__mulsf3+0x1c>
     f92:	95 23       	and	r25, r21
     f94:	11 f0       	breq	.+4      	; 0xf9a <__mulsf3+0x1c>
     f96:	0c 94 6e 07 	jmp	0xedc	; 0xedc <__fp_inf>
     f9a:	0c 94 74 07 	jmp	0xee8	; 0xee8 <__fp_nan>
     f9e:	11 24       	eor	r1, r1
     fa0:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_szero>

00000fa4 <__mulsf3x>:
     fa4:	0e 94 96 07 	call	0xf2c	; 0xf2c <__fp_split3>
     fa8:	70 f3       	brcs	.-36     	; 0xf86 <__mulsf3+0x8>

00000faa <__mulsf3_pse>:
     faa:	95 9f       	mul	r25, r21
     fac:	c1 f3       	breq	.-16     	; 0xf9e <__mulsf3+0x20>
     fae:	95 0f       	add	r25, r21
     fb0:	50 e0       	ldi	r21, 0x00	; 0
     fb2:	55 1f       	adc	r21, r21
     fb4:	62 9f       	mul	r22, r18
     fb6:	f0 01       	movw	r30, r0
     fb8:	72 9f       	mul	r23, r18
     fba:	bb 27       	eor	r27, r27
     fbc:	f0 0d       	add	r31, r0
     fbe:	b1 1d       	adc	r27, r1
     fc0:	63 9f       	mul	r22, r19
     fc2:	aa 27       	eor	r26, r26
     fc4:	f0 0d       	add	r31, r0
     fc6:	b1 1d       	adc	r27, r1
     fc8:	aa 1f       	adc	r26, r26
     fca:	64 9f       	mul	r22, r20
     fcc:	66 27       	eor	r22, r22
     fce:	b0 0d       	add	r27, r0
     fd0:	a1 1d       	adc	r26, r1
     fd2:	66 1f       	adc	r22, r22
     fd4:	82 9f       	mul	r24, r18
     fd6:	22 27       	eor	r18, r18
     fd8:	b0 0d       	add	r27, r0
     fda:	a1 1d       	adc	r26, r1
     fdc:	62 1f       	adc	r22, r18
     fde:	73 9f       	mul	r23, r19
     fe0:	b0 0d       	add	r27, r0
     fe2:	a1 1d       	adc	r26, r1
     fe4:	62 1f       	adc	r22, r18
     fe6:	83 9f       	mul	r24, r19
     fe8:	a0 0d       	add	r26, r0
     fea:	61 1d       	adc	r22, r1
     fec:	22 1f       	adc	r18, r18
     fee:	74 9f       	mul	r23, r20
     ff0:	33 27       	eor	r19, r19
     ff2:	a0 0d       	add	r26, r0
     ff4:	61 1d       	adc	r22, r1
     ff6:	23 1f       	adc	r18, r19
     ff8:	84 9f       	mul	r24, r20
     ffa:	60 0d       	add	r22, r0
     ffc:	21 1d       	adc	r18, r1
     ffe:	82 2f       	mov	r24, r18
    1000:	76 2f       	mov	r23, r22
    1002:	6a 2f       	mov	r22, r26
    1004:	11 24       	eor	r1, r1
    1006:	9f 57       	subi	r25, 0x7F	; 127
    1008:	50 40       	sbci	r21, 0x00	; 0
    100a:	9a f0       	brmi	.+38     	; 0x1032 <__mulsf3_pse+0x88>
    100c:	f1 f0       	breq	.+60     	; 0x104a <__mulsf3_pse+0xa0>
    100e:	88 23       	and	r24, r24
    1010:	4a f0       	brmi	.+18     	; 0x1024 <__mulsf3_pse+0x7a>
    1012:	ee 0f       	add	r30, r30
    1014:	ff 1f       	adc	r31, r31
    1016:	bb 1f       	adc	r27, r27
    1018:	66 1f       	adc	r22, r22
    101a:	77 1f       	adc	r23, r23
    101c:	88 1f       	adc	r24, r24
    101e:	91 50       	subi	r25, 0x01	; 1
    1020:	50 40       	sbci	r21, 0x00	; 0
    1022:	a9 f7       	brne	.-22     	; 0x100e <__mulsf3_pse+0x64>
    1024:	9e 3f       	cpi	r25, 0xFE	; 254
    1026:	51 05       	cpc	r21, r1
    1028:	80 f0       	brcs	.+32     	; 0x104a <__mulsf3_pse+0xa0>
    102a:	0c 94 6e 07 	jmp	0xedc	; 0xedc <__fp_inf>
    102e:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_szero>
    1032:	5f 3f       	cpi	r21, 0xFF	; 255
    1034:	e4 f3       	brlt	.-8      	; 0x102e <__mulsf3_pse+0x84>
    1036:	98 3e       	cpi	r25, 0xE8	; 232
    1038:	d4 f3       	brlt	.-12     	; 0x102e <__mulsf3_pse+0x84>
    103a:	86 95       	lsr	r24
    103c:	77 95       	ror	r23
    103e:	67 95       	ror	r22
    1040:	b7 95       	ror	r27
    1042:	f7 95       	ror	r31
    1044:	e7 95       	ror	r30
    1046:	9f 5f       	subi	r25, 0xFF	; 255
    1048:	c1 f7       	brne	.-16     	; 0x103a <__mulsf3_pse+0x90>
    104a:	fe 2b       	or	r31, r30
    104c:	88 0f       	add	r24, r24
    104e:	91 1d       	adc	r25, r1
    1050:	96 95       	lsr	r25
    1052:	87 95       	ror	r24
    1054:	97 f9       	bld	r25, 7
    1056:	08 95       	ret

00001058 <round>:
    1058:	0e 94 9e 07 	call	0xf3c	; 0xf3c <__fp_splitA>
    105c:	e8 f0       	brcs	.+58     	; 0x1098 <round+0x40>
    105e:	9e 37       	cpi	r25, 0x7E	; 126
    1060:	e8 f0       	brcs	.+58     	; 0x109c <round+0x44>
    1062:	96 39       	cpi	r25, 0x96	; 150
    1064:	b8 f4       	brcc	.+46     	; 0x1094 <round+0x3c>
    1066:	9e 38       	cpi	r25, 0x8E	; 142
    1068:	48 f4       	brcc	.+18     	; 0x107c <round+0x24>
    106a:	67 2f       	mov	r22, r23
    106c:	78 2f       	mov	r23, r24
    106e:	88 27       	eor	r24, r24
    1070:	98 5f       	subi	r25, 0xF8	; 248
    1072:	f9 cf       	rjmp	.-14     	; 0x1066 <round+0xe>
    1074:	86 95       	lsr	r24
    1076:	77 95       	ror	r23
    1078:	67 95       	ror	r22
    107a:	93 95       	inc	r25
    107c:	95 39       	cpi	r25, 0x95	; 149
    107e:	d0 f3       	brcs	.-12     	; 0x1074 <round+0x1c>
    1080:	b6 2f       	mov	r27, r22
    1082:	b1 70       	andi	r27, 0x01	; 1
    1084:	6b 0f       	add	r22, r27
    1086:	71 1d       	adc	r23, r1
    1088:	81 1d       	adc	r24, r1
    108a:	20 f4       	brcc	.+8      	; 0x1094 <round+0x3c>
    108c:	87 95       	ror	r24
    108e:	77 95       	ror	r23
    1090:	67 95       	ror	r22
    1092:	93 95       	inc	r25
    1094:	0c 94 50 08 	jmp	0x10a0	; 0x10a0 <__fp_mintl>
    1098:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__fp_mpack>
    109c:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__fp_szero>

000010a0 <__fp_mintl>:
    10a0:	88 23       	and	r24, r24
    10a2:	71 f4       	brne	.+28     	; 0x10c0 <__fp_mintl+0x20>
    10a4:	77 23       	and	r23, r23
    10a6:	21 f0       	breq	.+8      	; 0x10b0 <__fp_mintl+0x10>
    10a8:	98 50       	subi	r25, 0x08	; 8
    10aa:	87 2b       	or	r24, r23
    10ac:	76 2f       	mov	r23, r22
    10ae:	07 c0       	rjmp	.+14     	; 0x10be <__fp_mintl+0x1e>
    10b0:	66 23       	and	r22, r22
    10b2:	11 f4       	brne	.+4      	; 0x10b8 <__fp_mintl+0x18>
    10b4:	99 27       	eor	r25, r25
    10b6:	0d c0       	rjmp	.+26     	; 0x10d2 <__fp_mintl+0x32>
    10b8:	90 51       	subi	r25, 0x10	; 16
    10ba:	86 2b       	or	r24, r22
    10bc:	70 e0       	ldi	r23, 0x00	; 0
    10be:	60 e0       	ldi	r22, 0x00	; 0
    10c0:	2a f0       	brmi	.+10     	; 0x10cc <__fp_mintl+0x2c>
    10c2:	9a 95       	dec	r25
    10c4:	66 0f       	add	r22, r22
    10c6:	77 1f       	adc	r23, r23
    10c8:	88 1f       	adc	r24, r24
    10ca:	da f7       	brpl	.-10     	; 0x10c2 <__fp_mintl+0x22>
    10cc:	88 0f       	add	r24, r24
    10ce:	96 95       	lsr	r25
    10d0:	87 95       	ror	r24
    10d2:	97 f9       	bld	r25, 7
    10d4:	08 95       	ret

000010d6 <__fp_mpack>:
    10d6:	9f 3f       	cpi	r25, 0xFF	; 255
    10d8:	31 f0       	breq	.+12     	; 0x10e6 <__fp_mpack_finite+0xc>

000010da <__fp_mpack_finite>:
    10da:	91 50       	subi	r25, 0x01	; 1
    10dc:	20 f4       	brcc	.+8      	; 0x10e6 <__fp_mpack_finite+0xc>
    10de:	87 95       	ror	r24
    10e0:	77 95       	ror	r23
    10e2:	67 95       	ror	r22
    10e4:	b7 95       	ror	r27
    10e6:	88 0f       	add	r24, r24
    10e8:	91 1d       	adc	r25, r1
    10ea:	96 95       	lsr	r25
    10ec:	87 95       	ror	r24
    10ee:	97 f9       	bld	r25, 7
    10f0:	08 95       	ret

000010f2 <__umulhisi3>:
    10f2:	a2 9f       	mul	r26, r18
    10f4:	b0 01       	movw	r22, r0
    10f6:	b3 9f       	mul	r27, r19
    10f8:	c0 01       	movw	r24, r0
    10fa:	a3 9f       	mul	r26, r19
    10fc:	70 0d       	add	r23, r0
    10fe:	81 1d       	adc	r24, r1
    1100:	11 24       	eor	r1, r1
    1102:	91 1d       	adc	r25, r1
    1104:	b2 9f       	mul	r27, r18
    1106:	70 0d       	add	r23, r0
    1108:	81 1d       	adc	r24, r1
    110a:	11 24       	eor	r1, r1
    110c:	91 1d       	adc	r25, r1
    110e:	08 95       	ret

00001110 <printf>:
    1110:	a0 e0       	ldi	r26, 0x00	; 0
    1112:	b0 e0       	ldi	r27, 0x00	; 0
    1114:	ee e8       	ldi	r30, 0x8E	; 142
    1116:	f8 e0       	ldi	r31, 0x08	; 8
    1118:	0c 94 88 0b 	jmp	0x1710	; 0x1710 <__prologue_saves__+0x20>
    111c:	ae 01       	movw	r20, r28
    111e:	4b 5f       	subi	r20, 0xFB	; 251
    1120:	5f 4f       	sbci	r21, 0xFF	; 255
    1122:	fa 01       	movw	r30, r20
    1124:	61 91       	ld	r22, Z+
    1126:	71 91       	ld	r23, Z+
    1128:	af 01       	movw	r20, r30
    112a:	80 91 ff 00 	lds	r24, 0x00FF	; 0x8000ff <__iob+0x2>
    112e:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__iob+0x3>
    1132:	0e 94 ce 08 	call	0x119c	; 0x119c <vfprintf>
    1136:	e2 e0       	ldi	r30, 0x02	; 2
    1138:	0c 94 a4 0b 	jmp	0x1748	; 0x1748 <__epilogue_restores__+0x20>

0000113c <puts>:
    113c:	0f 93       	push	r16
    113e:	1f 93       	push	r17
    1140:	cf 93       	push	r28
    1142:	df 93       	push	r29
    1144:	e0 91 ff 00 	lds	r30, 0x00FF	; 0x8000ff <__iob+0x2>
    1148:	f0 91 00 01 	lds	r31, 0x0100	; 0x800100 <__iob+0x3>
    114c:	23 81       	ldd	r18, Z+3	; 0x03
    114e:	21 ff       	sbrs	r18, 1
    1150:	1b c0       	rjmp	.+54     	; 0x1188 <puts+0x4c>
    1152:	8c 01       	movw	r16, r24
    1154:	d0 e0       	ldi	r29, 0x00	; 0
    1156:	c0 e0       	ldi	r28, 0x00	; 0
    1158:	f8 01       	movw	r30, r16
    115a:	81 91       	ld	r24, Z+
    115c:	8f 01       	movw	r16, r30
    115e:	60 91 ff 00 	lds	r22, 0x00FF	; 0x8000ff <__iob+0x2>
    1162:	70 91 00 01 	lds	r23, 0x0100	; 0x800100 <__iob+0x3>
    1166:	db 01       	movw	r26, r22
    1168:	18 96       	adiw	r26, 0x08	; 8
    116a:	ed 91       	ld	r30, X+
    116c:	fc 91       	ld	r31, X
    116e:	19 97       	sbiw	r26, 0x09	; 9
    1170:	88 23       	and	r24, r24
    1172:	31 f0       	breq	.+12     	; 0x1180 <puts+0x44>
    1174:	09 95       	icall
    1176:	89 2b       	or	r24, r25
    1178:	79 f3       	breq	.-34     	; 0x1158 <puts+0x1c>
    117a:	df ef       	ldi	r29, 0xFF	; 255
    117c:	cf ef       	ldi	r28, 0xFF	; 255
    117e:	ec cf       	rjmp	.-40     	; 0x1158 <puts+0x1c>
    1180:	8a e0       	ldi	r24, 0x0A	; 10
    1182:	09 95       	icall
    1184:	89 2b       	or	r24, r25
    1186:	19 f0       	breq	.+6      	; 0x118e <puts+0x52>
    1188:	8f ef       	ldi	r24, 0xFF	; 255
    118a:	9f ef       	ldi	r25, 0xFF	; 255
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <puts+0x56>
    118e:	8d 2f       	mov	r24, r29
    1190:	9c 2f       	mov	r25, r28
    1192:	df 91       	pop	r29
    1194:	cf 91       	pop	r28
    1196:	1f 91       	pop	r17
    1198:	0f 91       	pop	r16
    119a:	08 95       	ret

0000119c <vfprintf>:
    119c:	ab e0       	ldi	r26, 0x0B	; 11
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e4 ed       	ldi	r30, 0xD4	; 212
    11a2:	f8 e0       	ldi	r31, 0x08	; 8
    11a4:	0c 94 78 0b 	jmp	0x16f0	; 0x16f0 <__prologue_saves__>
    11a8:	6c 01       	movw	r12, r24
    11aa:	7b 01       	movw	r14, r22
    11ac:	8a 01       	movw	r16, r20
    11ae:	fc 01       	movw	r30, r24
    11b0:	17 82       	std	Z+7, r1	; 0x07
    11b2:	16 82       	std	Z+6, r1	; 0x06
    11b4:	83 81       	ldd	r24, Z+3	; 0x03
    11b6:	81 ff       	sbrs	r24, 1
    11b8:	cc c1       	rjmp	.+920    	; 0x1552 <vfprintf+0x3b6>
    11ba:	ce 01       	movw	r24, r28
    11bc:	01 96       	adiw	r24, 0x01	; 1
    11be:	3c 01       	movw	r6, r24
    11c0:	f6 01       	movw	r30, r12
    11c2:	93 81       	ldd	r25, Z+3	; 0x03
    11c4:	f7 01       	movw	r30, r14
    11c6:	93 fd       	sbrc	r25, 3
    11c8:	85 91       	lpm	r24, Z+
    11ca:	93 ff       	sbrs	r25, 3
    11cc:	81 91       	ld	r24, Z+
    11ce:	7f 01       	movw	r14, r30
    11d0:	88 23       	and	r24, r24
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <vfprintf+0x3a>
    11d4:	ba c1       	rjmp	.+884    	; 0x154a <vfprintf+0x3ae>
    11d6:	85 32       	cpi	r24, 0x25	; 37
    11d8:	39 f4       	brne	.+14     	; 0x11e8 <vfprintf+0x4c>
    11da:	93 fd       	sbrc	r25, 3
    11dc:	85 91       	lpm	r24, Z+
    11de:	93 ff       	sbrs	r25, 3
    11e0:	81 91       	ld	r24, Z+
    11e2:	7f 01       	movw	r14, r30
    11e4:	85 32       	cpi	r24, 0x25	; 37
    11e6:	29 f4       	brne	.+10     	; 0x11f2 <vfprintf+0x56>
    11e8:	b6 01       	movw	r22, r12
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    11f0:	e7 cf       	rjmp	.-50     	; 0x11c0 <vfprintf+0x24>
    11f2:	91 2c       	mov	r9, r1
    11f4:	21 2c       	mov	r2, r1
    11f6:	31 2c       	mov	r3, r1
    11f8:	ff e1       	ldi	r31, 0x1F	; 31
    11fa:	f3 15       	cp	r31, r3
    11fc:	d8 f0       	brcs	.+54     	; 0x1234 <vfprintf+0x98>
    11fe:	8b 32       	cpi	r24, 0x2B	; 43
    1200:	79 f0       	breq	.+30     	; 0x1220 <vfprintf+0x84>
    1202:	38 f4       	brcc	.+14     	; 0x1212 <vfprintf+0x76>
    1204:	80 32       	cpi	r24, 0x20	; 32
    1206:	79 f0       	breq	.+30     	; 0x1226 <vfprintf+0x8a>
    1208:	83 32       	cpi	r24, 0x23	; 35
    120a:	a1 f4       	brne	.+40     	; 0x1234 <vfprintf+0x98>
    120c:	23 2d       	mov	r18, r3
    120e:	20 61       	ori	r18, 0x10	; 16
    1210:	1d c0       	rjmp	.+58     	; 0x124c <vfprintf+0xb0>
    1212:	8d 32       	cpi	r24, 0x2D	; 45
    1214:	61 f0       	breq	.+24     	; 0x122e <vfprintf+0x92>
    1216:	80 33       	cpi	r24, 0x30	; 48
    1218:	69 f4       	brne	.+26     	; 0x1234 <vfprintf+0x98>
    121a:	23 2d       	mov	r18, r3
    121c:	21 60       	ori	r18, 0x01	; 1
    121e:	16 c0       	rjmp	.+44     	; 0x124c <vfprintf+0xb0>
    1220:	83 2d       	mov	r24, r3
    1222:	82 60       	ori	r24, 0x02	; 2
    1224:	38 2e       	mov	r3, r24
    1226:	e3 2d       	mov	r30, r3
    1228:	e4 60       	ori	r30, 0x04	; 4
    122a:	3e 2e       	mov	r3, r30
    122c:	2a c0       	rjmp	.+84     	; 0x1282 <vfprintf+0xe6>
    122e:	f3 2d       	mov	r31, r3
    1230:	f8 60       	ori	r31, 0x08	; 8
    1232:	1d c0       	rjmp	.+58     	; 0x126e <vfprintf+0xd2>
    1234:	37 fc       	sbrc	r3, 7
    1236:	2d c0       	rjmp	.+90     	; 0x1292 <vfprintf+0xf6>
    1238:	20 ed       	ldi	r18, 0xD0	; 208
    123a:	28 0f       	add	r18, r24
    123c:	2a 30       	cpi	r18, 0x0A	; 10
    123e:	40 f0       	brcs	.+16     	; 0x1250 <vfprintf+0xb4>
    1240:	8e 32       	cpi	r24, 0x2E	; 46
    1242:	b9 f4       	brne	.+46     	; 0x1272 <vfprintf+0xd6>
    1244:	36 fc       	sbrc	r3, 6
    1246:	81 c1       	rjmp	.+770    	; 0x154a <vfprintf+0x3ae>
    1248:	23 2d       	mov	r18, r3
    124a:	20 64       	ori	r18, 0x40	; 64
    124c:	32 2e       	mov	r3, r18
    124e:	19 c0       	rjmp	.+50     	; 0x1282 <vfprintf+0xe6>
    1250:	36 fe       	sbrs	r3, 6
    1252:	06 c0       	rjmp	.+12     	; 0x1260 <vfprintf+0xc4>
    1254:	8a e0       	ldi	r24, 0x0A	; 10
    1256:	98 9e       	mul	r9, r24
    1258:	20 0d       	add	r18, r0
    125a:	11 24       	eor	r1, r1
    125c:	92 2e       	mov	r9, r18
    125e:	11 c0       	rjmp	.+34     	; 0x1282 <vfprintf+0xe6>
    1260:	ea e0       	ldi	r30, 0x0A	; 10
    1262:	2e 9e       	mul	r2, r30
    1264:	20 0d       	add	r18, r0
    1266:	11 24       	eor	r1, r1
    1268:	22 2e       	mov	r2, r18
    126a:	f3 2d       	mov	r31, r3
    126c:	f0 62       	ori	r31, 0x20	; 32
    126e:	3f 2e       	mov	r3, r31
    1270:	08 c0       	rjmp	.+16     	; 0x1282 <vfprintf+0xe6>
    1272:	8c 36       	cpi	r24, 0x6C	; 108
    1274:	21 f4       	brne	.+8      	; 0x127e <vfprintf+0xe2>
    1276:	83 2d       	mov	r24, r3
    1278:	80 68       	ori	r24, 0x80	; 128
    127a:	38 2e       	mov	r3, r24
    127c:	02 c0       	rjmp	.+4      	; 0x1282 <vfprintf+0xe6>
    127e:	88 36       	cpi	r24, 0x68	; 104
    1280:	41 f4       	brne	.+16     	; 0x1292 <vfprintf+0xf6>
    1282:	f7 01       	movw	r30, r14
    1284:	93 fd       	sbrc	r25, 3
    1286:	85 91       	lpm	r24, Z+
    1288:	93 ff       	sbrs	r25, 3
    128a:	81 91       	ld	r24, Z+
    128c:	7f 01       	movw	r14, r30
    128e:	81 11       	cpse	r24, r1
    1290:	b3 cf       	rjmp	.-154    	; 0x11f8 <vfprintf+0x5c>
    1292:	98 2f       	mov	r25, r24
    1294:	9f 7d       	andi	r25, 0xDF	; 223
    1296:	95 54       	subi	r25, 0x45	; 69
    1298:	93 30       	cpi	r25, 0x03	; 3
    129a:	28 f4       	brcc	.+10     	; 0x12a6 <vfprintf+0x10a>
    129c:	0c 5f       	subi	r16, 0xFC	; 252
    129e:	1f 4f       	sbci	r17, 0xFF	; 255
    12a0:	9f e3       	ldi	r25, 0x3F	; 63
    12a2:	99 83       	std	Y+1, r25	; 0x01
    12a4:	0d c0       	rjmp	.+26     	; 0x12c0 <vfprintf+0x124>
    12a6:	83 36       	cpi	r24, 0x63	; 99
    12a8:	31 f0       	breq	.+12     	; 0x12b6 <vfprintf+0x11a>
    12aa:	83 37       	cpi	r24, 0x73	; 115
    12ac:	71 f0       	breq	.+28     	; 0x12ca <vfprintf+0x12e>
    12ae:	83 35       	cpi	r24, 0x53	; 83
    12b0:	09 f0       	breq	.+2      	; 0x12b4 <vfprintf+0x118>
    12b2:	59 c0       	rjmp	.+178    	; 0x1366 <vfprintf+0x1ca>
    12b4:	21 c0       	rjmp	.+66     	; 0x12f8 <vfprintf+0x15c>
    12b6:	f8 01       	movw	r30, r16
    12b8:	80 81       	ld	r24, Z
    12ba:	89 83       	std	Y+1, r24	; 0x01
    12bc:	0e 5f       	subi	r16, 0xFE	; 254
    12be:	1f 4f       	sbci	r17, 0xFF	; 255
    12c0:	88 24       	eor	r8, r8
    12c2:	83 94       	inc	r8
    12c4:	91 2c       	mov	r9, r1
    12c6:	53 01       	movw	r10, r6
    12c8:	13 c0       	rjmp	.+38     	; 0x12f0 <vfprintf+0x154>
    12ca:	28 01       	movw	r4, r16
    12cc:	f2 e0       	ldi	r31, 0x02	; 2
    12ce:	4f 0e       	add	r4, r31
    12d0:	51 1c       	adc	r5, r1
    12d2:	f8 01       	movw	r30, r16
    12d4:	a0 80       	ld	r10, Z
    12d6:	b1 80       	ldd	r11, Z+1	; 0x01
    12d8:	36 fe       	sbrs	r3, 6
    12da:	03 c0       	rjmp	.+6      	; 0x12e2 <vfprintf+0x146>
    12dc:	69 2d       	mov	r22, r9
    12de:	70 e0       	ldi	r23, 0x00	; 0
    12e0:	02 c0       	rjmp	.+4      	; 0x12e6 <vfprintf+0x14a>
    12e2:	6f ef       	ldi	r22, 0xFF	; 255
    12e4:	7f ef       	ldi	r23, 0xFF	; 255
    12e6:	c5 01       	movw	r24, r10
    12e8:	0e 94 ba 0a 	call	0x1574	; 0x1574 <strnlen>
    12ec:	4c 01       	movw	r8, r24
    12ee:	82 01       	movw	r16, r4
    12f0:	f3 2d       	mov	r31, r3
    12f2:	ff 77       	andi	r31, 0x7F	; 127
    12f4:	3f 2e       	mov	r3, r31
    12f6:	16 c0       	rjmp	.+44     	; 0x1324 <vfprintf+0x188>
    12f8:	28 01       	movw	r4, r16
    12fa:	22 e0       	ldi	r18, 0x02	; 2
    12fc:	42 0e       	add	r4, r18
    12fe:	51 1c       	adc	r5, r1
    1300:	f8 01       	movw	r30, r16
    1302:	a0 80       	ld	r10, Z
    1304:	b1 80       	ldd	r11, Z+1	; 0x01
    1306:	36 fe       	sbrs	r3, 6
    1308:	03 c0       	rjmp	.+6      	; 0x1310 <vfprintf+0x174>
    130a:	69 2d       	mov	r22, r9
    130c:	70 e0       	ldi	r23, 0x00	; 0
    130e:	02 c0       	rjmp	.+4      	; 0x1314 <vfprintf+0x178>
    1310:	6f ef       	ldi	r22, 0xFF	; 255
    1312:	7f ef       	ldi	r23, 0xFF	; 255
    1314:	c5 01       	movw	r24, r10
    1316:	0e 94 af 0a 	call	0x155e	; 0x155e <strnlen_P>
    131a:	4c 01       	movw	r8, r24
    131c:	f3 2d       	mov	r31, r3
    131e:	f0 68       	ori	r31, 0x80	; 128
    1320:	3f 2e       	mov	r3, r31
    1322:	82 01       	movw	r16, r4
    1324:	33 fc       	sbrc	r3, 3
    1326:	1b c0       	rjmp	.+54     	; 0x135e <vfprintf+0x1c2>
    1328:	82 2d       	mov	r24, r2
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	88 16       	cp	r8, r24
    132e:	99 06       	cpc	r9, r25
    1330:	b0 f4       	brcc	.+44     	; 0x135e <vfprintf+0x1c2>
    1332:	b6 01       	movw	r22, r12
    1334:	80 e2       	ldi	r24, 0x20	; 32
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    133c:	2a 94       	dec	r2
    133e:	f4 cf       	rjmp	.-24     	; 0x1328 <vfprintf+0x18c>
    1340:	f5 01       	movw	r30, r10
    1342:	37 fc       	sbrc	r3, 7
    1344:	85 91       	lpm	r24, Z+
    1346:	37 fe       	sbrs	r3, 7
    1348:	81 91       	ld	r24, Z+
    134a:	5f 01       	movw	r10, r30
    134c:	b6 01       	movw	r22, r12
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    1354:	21 10       	cpse	r2, r1
    1356:	2a 94       	dec	r2
    1358:	21 e0       	ldi	r18, 0x01	; 1
    135a:	82 1a       	sub	r8, r18
    135c:	91 08       	sbc	r9, r1
    135e:	81 14       	cp	r8, r1
    1360:	91 04       	cpc	r9, r1
    1362:	71 f7       	brne	.-36     	; 0x1340 <vfprintf+0x1a4>
    1364:	e8 c0       	rjmp	.+464    	; 0x1536 <vfprintf+0x39a>
    1366:	84 36       	cpi	r24, 0x64	; 100
    1368:	11 f0       	breq	.+4      	; 0x136e <vfprintf+0x1d2>
    136a:	89 36       	cpi	r24, 0x69	; 105
    136c:	41 f5       	brne	.+80     	; 0x13be <vfprintf+0x222>
    136e:	f8 01       	movw	r30, r16
    1370:	37 fe       	sbrs	r3, 7
    1372:	07 c0       	rjmp	.+14     	; 0x1382 <vfprintf+0x1e6>
    1374:	60 81       	ld	r22, Z
    1376:	71 81       	ldd	r23, Z+1	; 0x01
    1378:	82 81       	ldd	r24, Z+2	; 0x02
    137a:	93 81       	ldd	r25, Z+3	; 0x03
    137c:	0c 5f       	subi	r16, 0xFC	; 252
    137e:	1f 4f       	sbci	r17, 0xFF	; 255
    1380:	08 c0       	rjmp	.+16     	; 0x1392 <vfprintf+0x1f6>
    1382:	60 81       	ld	r22, Z
    1384:	71 81       	ldd	r23, Z+1	; 0x01
    1386:	07 2e       	mov	r0, r23
    1388:	00 0c       	add	r0, r0
    138a:	88 0b       	sbc	r24, r24
    138c:	99 0b       	sbc	r25, r25
    138e:	0e 5f       	subi	r16, 0xFE	; 254
    1390:	1f 4f       	sbci	r17, 0xFF	; 255
    1392:	f3 2d       	mov	r31, r3
    1394:	ff 76       	andi	r31, 0x6F	; 111
    1396:	3f 2e       	mov	r3, r31
    1398:	97 ff       	sbrs	r25, 7
    139a:	09 c0       	rjmp	.+18     	; 0x13ae <vfprintf+0x212>
    139c:	90 95       	com	r25
    139e:	80 95       	com	r24
    13a0:	70 95       	com	r23
    13a2:	61 95       	neg	r22
    13a4:	7f 4f       	sbci	r23, 0xFF	; 255
    13a6:	8f 4f       	sbci	r24, 0xFF	; 255
    13a8:	9f 4f       	sbci	r25, 0xFF	; 255
    13aa:	f0 68       	ori	r31, 0x80	; 128
    13ac:	3f 2e       	mov	r3, r31
    13ae:	2a e0       	ldi	r18, 0x0A	; 10
    13b0:	30 e0       	ldi	r19, 0x00	; 0
    13b2:	a3 01       	movw	r20, r6
    13b4:	0e 94 01 0b 	call	0x1602	; 0x1602 <__ultoa_invert>
    13b8:	88 2e       	mov	r8, r24
    13ba:	86 18       	sub	r8, r6
    13bc:	45 c0       	rjmp	.+138    	; 0x1448 <vfprintf+0x2ac>
    13be:	85 37       	cpi	r24, 0x75	; 117
    13c0:	31 f4       	brne	.+12     	; 0x13ce <vfprintf+0x232>
    13c2:	23 2d       	mov	r18, r3
    13c4:	2f 7e       	andi	r18, 0xEF	; 239
    13c6:	b2 2e       	mov	r11, r18
    13c8:	2a e0       	ldi	r18, 0x0A	; 10
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	25 c0       	rjmp	.+74     	; 0x1418 <vfprintf+0x27c>
    13ce:	93 2d       	mov	r25, r3
    13d0:	99 7f       	andi	r25, 0xF9	; 249
    13d2:	b9 2e       	mov	r11, r25
    13d4:	8f 36       	cpi	r24, 0x6F	; 111
    13d6:	c1 f0       	breq	.+48     	; 0x1408 <vfprintf+0x26c>
    13d8:	18 f4       	brcc	.+6      	; 0x13e0 <vfprintf+0x244>
    13da:	88 35       	cpi	r24, 0x58	; 88
    13dc:	79 f0       	breq	.+30     	; 0x13fc <vfprintf+0x260>
    13de:	b5 c0       	rjmp	.+362    	; 0x154a <vfprintf+0x3ae>
    13e0:	80 37       	cpi	r24, 0x70	; 112
    13e2:	19 f0       	breq	.+6      	; 0x13ea <vfprintf+0x24e>
    13e4:	88 37       	cpi	r24, 0x78	; 120
    13e6:	21 f0       	breq	.+8      	; 0x13f0 <vfprintf+0x254>
    13e8:	b0 c0       	rjmp	.+352    	; 0x154a <vfprintf+0x3ae>
    13ea:	e9 2f       	mov	r30, r25
    13ec:	e0 61       	ori	r30, 0x10	; 16
    13ee:	be 2e       	mov	r11, r30
    13f0:	b4 fe       	sbrs	r11, 4
    13f2:	0d c0       	rjmp	.+26     	; 0x140e <vfprintf+0x272>
    13f4:	fb 2d       	mov	r31, r11
    13f6:	f4 60       	ori	r31, 0x04	; 4
    13f8:	bf 2e       	mov	r11, r31
    13fa:	09 c0       	rjmp	.+18     	; 0x140e <vfprintf+0x272>
    13fc:	34 fe       	sbrs	r3, 4
    13fe:	0a c0       	rjmp	.+20     	; 0x1414 <vfprintf+0x278>
    1400:	29 2f       	mov	r18, r25
    1402:	26 60       	ori	r18, 0x06	; 6
    1404:	b2 2e       	mov	r11, r18
    1406:	06 c0       	rjmp	.+12     	; 0x1414 <vfprintf+0x278>
    1408:	28 e0       	ldi	r18, 0x08	; 8
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	05 c0       	rjmp	.+10     	; 0x1418 <vfprintf+0x27c>
    140e:	20 e1       	ldi	r18, 0x10	; 16
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <vfprintf+0x27c>
    1414:	20 e1       	ldi	r18, 0x10	; 16
    1416:	32 e0       	ldi	r19, 0x02	; 2
    1418:	f8 01       	movw	r30, r16
    141a:	b7 fe       	sbrs	r11, 7
    141c:	07 c0       	rjmp	.+14     	; 0x142c <vfprintf+0x290>
    141e:	60 81       	ld	r22, Z
    1420:	71 81       	ldd	r23, Z+1	; 0x01
    1422:	82 81       	ldd	r24, Z+2	; 0x02
    1424:	93 81       	ldd	r25, Z+3	; 0x03
    1426:	0c 5f       	subi	r16, 0xFC	; 252
    1428:	1f 4f       	sbci	r17, 0xFF	; 255
    142a:	06 c0       	rjmp	.+12     	; 0x1438 <vfprintf+0x29c>
    142c:	60 81       	ld	r22, Z
    142e:	71 81       	ldd	r23, Z+1	; 0x01
    1430:	80 e0       	ldi	r24, 0x00	; 0
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	0e 5f       	subi	r16, 0xFE	; 254
    1436:	1f 4f       	sbci	r17, 0xFF	; 255
    1438:	a3 01       	movw	r20, r6
    143a:	0e 94 01 0b 	call	0x1602	; 0x1602 <__ultoa_invert>
    143e:	88 2e       	mov	r8, r24
    1440:	86 18       	sub	r8, r6
    1442:	fb 2d       	mov	r31, r11
    1444:	ff 77       	andi	r31, 0x7F	; 127
    1446:	3f 2e       	mov	r3, r31
    1448:	36 fe       	sbrs	r3, 6
    144a:	0d c0       	rjmp	.+26     	; 0x1466 <vfprintf+0x2ca>
    144c:	23 2d       	mov	r18, r3
    144e:	2e 7f       	andi	r18, 0xFE	; 254
    1450:	a2 2e       	mov	r10, r18
    1452:	89 14       	cp	r8, r9
    1454:	58 f4       	brcc	.+22     	; 0x146c <vfprintf+0x2d0>
    1456:	34 fe       	sbrs	r3, 4
    1458:	0b c0       	rjmp	.+22     	; 0x1470 <vfprintf+0x2d4>
    145a:	32 fc       	sbrc	r3, 2
    145c:	09 c0       	rjmp	.+18     	; 0x1470 <vfprintf+0x2d4>
    145e:	83 2d       	mov	r24, r3
    1460:	8e 7e       	andi	r24, 0xEE	; 238
    1462:	a8 2e       	mov	r10, r24
    1464:	05 c0       	rjmp	.+10     	; 0x1470 <vfprintf+0x2d4>
    1466:	b8 2c       	mov	r11, r8
    1468:	a3 2c       	mov	r10, r3
    146a:	03 c0       	rjmp	.+6      	; 0x1472 <vfprintf+0x2d6>
    146c:	b8 2c       	mov	r11, r8
    146e:	01 c0       	rjmp	.+2      	; 0x1472 <vfprintf+0x2d6>
    1470:	b9 2c       	mov	r11, r9
    1472:	a4 fe       	sbrs	r10, 4
    1474:	0f c0       	rjmp	.+30     	; 0x1494 <vfprintf+0x2f8>
    1476:	fe 01       	movw	r30, r28
    1478:	e8 0d       	add	r30, r8
    147a:	f1 1d       	adc	r31, r1
    147c:	80 81       	ld	r24, Z
    147e:	80 33       	cpi	r24, 0x30	; 48
    1480:	21 f4       	brne	.+8      	; 0x148a <vfprintf+0x2ee>
    1482:	9a 2d       	mov	r25, r10
    1484:	99 7e       	andi	r25, 0xE9	; 233
    1486:	a9 2e       	mov	r10, r25
    1488:	09 c0       	rjmp	.+18     	; 0x149c <vfprintf+0x300>
    148a:	a2 fe       	sbrs	r10, 2
    148c:	06 c0       	rjmp	.+12     	; 0x149a <vfprintf+0x2fe>
    148e:	b3 94       	inc	r11
    1490:	b3 94       	inc	r11
    1492:	04 c0       	rjmp	.+8      	; 0x149c <vfprintf+0x300>
    1494:	8a 2d       	mov	r24, r10
    1496:	86 78       	andi	r24, 0x86	; 134
    1498:	09 f0       	breq	.+2      	; 0x149c <vfprintf+0x300>
    149a:	b3 94       	inc	r11
    149c:	a3 fc       	sbrc	r10, 3
    149e:	11 c0       	rjmp	.+34     	; 0x14c2 <vfprintf+0x326>
    14a0:	a0 fe       	sbrs	r10, 0
    14a2:	06 c0       	rjmp	.+12     	; 0x14b0 <vfprintf+0x314>
    14a4:	b2 14       	cp	r11, r2
    14a6:	88 f4       	brcc	.+34     	; 0x14ca <vfprintf+0x32e>
    14a8:	28 0c       	add	r2, r8
    14aa:	92 2c       	mov	r9, r2
    14ac:	9b 18       	sub	r9, r11
    14ae:	0e c0       	rjmp	.+28     	; 0x14cc <vfprintf+0x330>
    14b0:	b2 14       	cp	r11, r2
    14b2:	60 f4       	brcc	.+24     	; 0x14cc <vfprintf+0x330>
    14b4:	b6 01       	movw	r22, r12
    14b6:	80 e2       	ldi	r24, 0x20	; 32
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    14be:	b3 94       	inc	r11
    14c0:	f7 cf       	rjmp	.-18     	; 0x14b0 <vfprintf+0x314>
    14c2:	b2 14       	cp	r11, r2
    14c4:	18 f4       	brcc	.+6      	; 0x14cc <vfprintf+0x330>
    14c6:	2b 18       	sub	r2, r11
    14c8:	02 c0       	rjmp	.+4      	; 0x14ce <vfprintf+0x332>
    14ca:	98 2c       	mov	r9, r8
    14cc:	21 2c       	mov	r2, r1
    14ce:	a4 fe       	sbrs	r10, 4
    14d0:	10 c0       	rjmp	.+32     	; 0x14f2 <vfprintf+0x356>
    14d2:	b6 01       	movw	r22, r12
    14d4:	80 e3       	ldi	r24, 0x30	; 48
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    14dc:	a2 fe       	sbrs	r10, 2
    14de:	17 c0       	rjmp	.+46     	; 0x150e <vfprintf+0x372>
    14e0:	a1 fc       	sbrc	r10, 1
    14e2:	03 c0       	rjmp	.+6      	; 0x14ea <vfprintf+0x34e>
    14e4:	88 e7       	ldi	r24, 0x78	; 120
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	02 c0       	rjmp	.+4      	; 0x14ee <vfprintf+0x352>
    14ea:	88 e5       	ldi	r24, 0x58	; 88
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	b6 01       	movw	r22, r12
    14f0:	0c c0       	rjmp	.+24     	; 0x150a <vfprintf+0x36e>
    14f2:	8a 2d       	mov	r24, r10
    14f4:	86 78       	andi	r24, 0x86	; 134
    14f6:	59 f0       	breq	.+22     	; 0x150e <vfprintf+0x372>
    14f8:	a1 fe       	sbrs	r10, 1
    14fa:	02 c0       	rjmp	.+4      	; 0x1500 <vfprintf+0x364>
    14fc:	8b e2       	ldi	r24, 0x2B	; 43
    14fe:	01 c0       	rjmp	.+2      	; 0x1502 <vfprintf+0x366>
    1500:	80 e2       	ldi	r24, 0x20	; 32
    1502:	a7 fc       	sbrc	r10, 7
    1504:	8d e2       	ldi	r24, 0x2D	; 45
    1506:	b6 01       	movw	r22, r12
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    150e:	89 14       	cp	r8, r9
    1510:	38 f4       	brcc	.+14     	; 0x1520 <vfprintf+0x384>
    1512:	b6 01       	movw	r22, r12
    1514:	80 e3       	ldi	r24, 0x30	; 48
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    151c:	9a 94       	dec	r9
    151e:	f7 cf       	rjmp	.-18     	; 0x150e <vfprintf+0x372>
    1520:	8a 94       	dec	r8
    1522:	f3 01       	movw	r30, r6
    1524:	e8 0d       	add	r30, r8
    1526:	f1 1d       	adc	r31, r1
    1528:	80 81       	ld	r24, Z
    152a:	b6 01       	movw	r22, r12
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    1532:	81 10       	cpse	r8, r1
    1534:	f5 cf       	rjmp	.-22     	; 0x1520 <vfprintf+0x384>
    1536:	22 20       	and	r2, r2
    1538:	09 f4       	brne	.+2      	; 0x153c <vfprintf+0x3a0>
    153a:	42 ce       	rjmp	.-892    	; 0x11c0 <vfprintf+0x24>
    153c:	b6 01       	movw	r22, r12
    153e:	80 e2       	ldi	r24, 0x20	; 32
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	0e 94 c5 0a 	call	0x158a	; 0x158a <fputc>
    1546:	2a 94       	dec	r2
    1548:	f6 cf       	rjmp	.-20     	; 0x1536 <vfprintf+0x39a>
    154a:	f6 01       	movw	r30, r12
    154c:	86 81       	ldd	r24, Z+6	; 0x06
    154e:	97 81       	ldd	r25, Z+7	; 0x07
    1550:	02 c0       	rjmp	.+4      	; 0x1556 <vfprintf+0x3ba>
    1552:	8f ef       	ldi	r24, 0xFF	; 255
    1554:	9f ef       	ldi	r25, 0xFF	; 255
    1556:	2b 96       	adiw	r28, 0x0b	; 11
    1558:	e2 e1       	ldi	r30, 0x12	; 18
    155a:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__epilogue_restores__>

0000155e <strnlen_P>:
    155e:	fc 01       	movw	r30, r24
    1560:	05 90       	lpm	r0, Z+
    1562:	61 50       	subi	r22, 0x01	; 1
    1564:	70 40       	sbci	r23, 0x00	; 0
    1566:	01 10       	cpse	r0, r1
    1568:	d8 f7       	brcc	.-10     	; 0x1560 <strnlen_P+0x2>
    156a:	80 95       	com	r24
    156c:	90 95       	com	r25
    156e:	8e 0f       	add	r24, r30
    1570:	9f 1f       	adc	r25, r31
    1572:	08 95       	ret

00001574 <strnlen>:
    1574:	fc 01       	movw	r30, r24
    1576:	61 50       	subi	r22, 0x01	; 1
    1578:	70 40       	sbci	r23, 0x00	; 0
    157a:	01 90       	ld	r0, Z+
    157c:	01 10       	cpse	r0, r1
    157e:	d8 f7       	brcc	.-10     	; 0x1576 <strnlen+0x2>
    1580:	80 95       	com	r24
    1582:	90 95       	com	r25
    1584:	8e 0f       	add	r24, r30
    1586:	9f 1f       	adc	r25, r31
    1588:	08 95       	ret

0000158a <fputc>:
    158a:	0f 93       	push	r16
    158c:	1f 93       	push	r17
    158e:	cf 93       	push	r28
    1590:	df 93       	push	r29
    1592:	fb 01       	movw	r30, r22
    1594:	23 81       	ldd	r18, Z+3	; 0x03
    1596:	21 fd       	sbrc	r18, 1
    1598:	03 c0       	rjmp	.+6      	; 0x15a0 <fputc+0x16>
    159a:	8f ef       	ldi	r24, 0xFF	; 255
    159c:	9f ef       	ldi	r25, 0xFF	; 255
    159e:	2c c0       	rjmp	.+88     	; 0x15f8 <fputc+0x6e>
    15a0:	22 ff       	sbrs	r18, 2
    15a2:	16 c0       	rjmp	.+44     	; 0x15d0 <fputc+0x46>
    15a4:	46 81       	ldd	r20, Z+6	; 0x06
    15a6:	57 81       	ldd	r21, Z+7	; 0x07
    15a8:	24 81       	ldd	r18, Z+4	; 0x04
    15aa:	35 81       	ldd	r19, Z+5	; 0x05
    15ac:	42 17       	cp	r20, r18
    15ae:	53 07       	cpc	r21, r19
    15b0:	44 f4       	brge	.+16     	; 0x15c2 <fputc+0x38>
    15b2:	a0 81       	ld	r26, Z
    15b4:	b1 81       	ldd	r27, Z+1	; 0x01
    15b6:	9d 01       	movw	r18, r26
    15b8:	2f 5f       	subi	r18, 0xFF	; 255
    15ba:	3f 4f       	sbci	r19, 0xFF	; 255
    15bc:	31 83       	std	Z+1, r19	; 0x01
    15be:	20 83       	st	Z, r18
    15c0:	8c 93       	st	X, r24
    15c2:	26 81       	ldd	r18, Z+6	; 0x06
    15c4:	37 81       	ldd	r19, Z+7	; 0x07
    15c6:	2f 5f       	subi	r18, 0xFF	; 255
    15c8:	3f 4f       	sbci	r19, 0xFF	; 255
    15ca:	37 83       	std	Z+7, r19	; 0x07
    15cc:	26 83       	std	Z+6, r18	; 0x06
    15ce:	14 c0       	rjmp	.+40     	; 0x15f8 <fputc+0x6e>
    15d0:	8b 01       	movw	r16, r22
    15d2:	ec 01       	movw	r28, r24
    15d4:	fb 01       	movw	r30, r22
    15d6:	00 84       	ldd	r0, Z+8	; 0x08
    15d8:	f1 85       	ldd	r31, Z+9	; 0x09
    15da:	e0 2d       	mov	r30, r0
    15dc:	09 95       	icall
    15de:	89 2b       	or	r24, r25
    15e0:	e1 f6       	brne	.-72     	; 0x159a <fputc+0x10>
    15e2:	d8 01       	movw	r26, r16
    15e4:	16 96       	adiw	r26, 0x06	; 6
    15e6:	8d 91       	ld	r24, X+
    15e8:	9c 91       	ld	r25, X
    15ea:	17 97       	sbiw	r26, 0x07	; 7
    15ec:	01 96       	adiw	r24, 0x01	; 1
    15ee:	17 96       	adiw	r26, 0x07	; 7
    15f0:	9c 93       	st	X, r25
    15f2:	8e 93       	st	-X, r24
    15f4:	16 97       	sbiw	r26, 0x06	; 6
    15f6:	ce 01       	movw	r24, r28
    15f8:	df 91       	pop	r29
    15fa:	cf 91       	pop	r28
    15fc:	1f 91       	pop	r17
    15fe:	0f 91       	pop	r16
    1600:	08 95       	ret

00001602 <__ultoa_invert>:
    1602:	fa 01       	movw	r30, r20
    1604:	aa 27       	eor	r26, r26
    1606:	28 30       	cpi	r18, 0x08	; 8
    1608:	51 f1       	breq	.+84     	; 0x165e <__ultoa_invert+0x5c>
    160a:	20 31       	cpi	r18, 0x10	; 16
    160c:	81 f1       	breq	.+96     	; 0x166e <__ultoa_invert+0x6c>
    160e:	e8 94       	clt
    1610:	6f 93       	push	r22
    1612:	6e 7f       	andi	r22, 0xFE	; 254
    1614:	6e 5f       	subi	r22, 0xFE	; 254
    1616:	7f 4f       	sbci	r23, 0xFF	; 255
    1618:	8f 4f       	sbci	r24, 0xFF	; 255
    161a:	9f 4f       	sbci	r25, 0xFF	; 255
    161c:	af 4f       	sbci	r26, 0xFF	; 255
    161e:	b1 e0       	ldi	r27, 0x01	; 1
    1620:	3e d0       	rcall	.+124    	; 0x169e <__ultoa_invert+0x9c>
    1622:	b4 e0       	ldi	r27, 0x04	; 4
    1624:	3c d0       	rcall	.+120    	; 0x169e <__ultoa_invert+0x9c>
    1626:	67 0f       	add	r22, r23
    1628:	78 1f       	adc	r23, r24
    162a:	89 1f       	adc	r24, r25
    162c:	9a 1f       	adc	r25, r26
    162e:	a1 1d       	adc	r26, r1
    1630:	68 0f       	add	r22, r24
    1632:	79 1f       	adc	r23, r25
    1634:	8a 1f       	adc	r24, r26
    1636:	91 1d       	adc	r25, r1
    1638:	a1 1d       	adc	r26, r1
    163a:	6a 0f       	add	r22, r26
    163c:	71 1d       	adc	r23, r1
    163e:	81 1d       	adc	r24, r1
    1640:	91 1d       	adc	r25, r1
    1642:	a1 1d       	adc	r26, r1
    1644:	20 d0       	rcall	.+64     	; 0x1686 <__ultoa_invert+0x84>
    1646:	09 f4       	brne	.+2      	; 0x164a <__ultoa_invert+0x48>
    1648:	68 94       	set
    164a:	3f 91       	pop	r19
    164c:	2a e0       	ldi	r18, 0x0A	; 10
    164e:	26 9f       	mul	r18, r22
    1650:	11 24       	eor	r1, r1
    1652:	30 19       	sub	r19, r0
    1654:	30 5d       	subi	r19, 0xD0	; 208
    1656:	31 93       	st	Z+, r19
    1658:	de f6       	brtc	.-74     	; 0x1610 <__ultoa_invert+0xe>
    165a:	cf 01       	movw	r24, r30
    165c:	08 95       	ret
    165e:	46 2f       	mov	r20, r22
    1660:	47 70       	andi	r20, 0x07	; 7
    1662:	40 5d       	subi	r20, 0xD0	; 208
    1664:	41 93       	st	Z+, r20
    1666:	b3 e0       	ldi	r27, 0x03	; 3
    1668:	0f d0       	rcall	.+30     	; 0x1688 <__ultoa_invert+0x86>
    166a:	c9 f7       	brne	.-14     	; 0x165e <__ultoa_invert+0x5c>
    166c:	f6 cf       	rjmp	.-20     	; 0x165a <__ultoa_invert+0x58>
    166e:	46 2f       	mov	r20, r22
    1670:	4f 70       	andi	r20, 0x0F	; 15
    1672:	40 5d       	subi	r20, 0xD0	; 208
    1674:	4a 33       	cpi	r20, 0x3A	; 58
    1676:	18 f0       	brcs	.+6      	; 0x167e <__ultoa_invert+0x7c>
    1678:	49 5d       	subi	r20, 0xD9	; 217
    167a:	31 fd       	sbrc	r19, 1
    167c:	40 52       	subi	r20, 0x20	; 32
    167e:	41 93       	st	Z+, r20
    1680:	02 d0       	rcall	.+4      	; 0x1686 <__ultoa_invert+0x84>
    1682:	a9 f7       	brne	.-22     	; 0x166e <__ultoa_invert+0x6c>
    1684:	ea cf       	rjmp	.-44     	; 0x165a <__ultoa_invert+0x58>
    1686:	b4 e0       	ldi	r27, 0x04	; 4
    1688:	a6 95       	lsr	r26
    168a:	97 95       	ror	r25
    168c:	87 95       	ror	r24
    168e:	77 95       	ror	r23
    1690:	67 95       	ror	r22
    1692:	ba 95       	dec	r27
    1694:	c9 f7       	brne	.-14     	; 0x1688 <__ultoa_invert+0x86>
    1696:	00 97       	sbiw	r24, 0x00	; 0
    1698:	61 05       	cpc	r22, r1
    169a:	71 05       	cpc	r23, r1
    169c:	08 95       	ret
    169e:	9b 01       	movw	r18, r22
    16a0:	ac 01       	movw	r20, r24
    16a2:	0a 2e       	mov	r0, r26
    16a4:	06 94       	lsr	r0
    16a6:	57 95       	ror	r21
    16a8:	47 95       	ror	r20
    16aa:	37 95       	ror	r19
    16ac:	27 95       	ror	r18
    16ae:	ba 95       	dec	r27
    16b0:	c9 f7       	brne	.-14     	; 0x16a4 <__ultoa_invert+0xa2>
    16b2:	62 0f       	add	r22, r18
    16b4:	73 1f       	adc	r23, r19
    16b6:	84 1f       	adc	r24, r20
    16b8:	95 1f       	adc	r25, r21
    16ba:	a0 1d       	adc	r26, r0
    16bc:	08 95       	ret

000016be <eeprom_read_byte>:
    16be:	e1 99       	sbic	0x1c, 1	; 28
    16c0:	fe cf       	rjmp	.-4      	; 0x16be <eeprom_read_byte>
    16c2:	9f bb       	out	0x1f, r25	; 31
    16c4:	8e bb       	out	0x1e, r24	; 30
    16c6:	e0 9a       	sbi	0x1c, 0	; 28
    16c8:	99 27       	eor	r25, r25
    16ca:	8d b3       	in	r24, 0x1d	; 29
    16cc:	08 95       	ret

000016ce <eeprom_update_byte>:
    16ce:	26 2f       	mov	r18, r22

000016d0 <eeprom_update_r18>:
    16d0:	e1 99       	sbic	0x1c, 1	; 28
    16d2:	fe cf       	rjmp	.-4      	; 0x16d0 <eeprom_update_r18>
    16d4:	9f bb       	out	0x1f, r25	; 31
    16d6:	8e bb       	out	0x1e, r24	; 30
    16d8:	e0 9a       	sbi	0x1c, 0	; 28
    16da:	01 97       	sbiw	r24, 0x01	; 1
    16dc:	0d b2       	in	r0, 0x1d	; 29
    16de:	02 16       	cp	r0, r18
    16e0:	31 f0       	breq	.+12     	; 0x16ee <eeprom_update_r18+0x1e>
    16e2:	2d bb       	out	0x1d, r18	; 29
    16e4:	0f b6       	in	r0, 0x3f	; 63
    16e6:	f8 94       	cli
    16e8:	e2 9a       	sbi	0x1c, 2	; 28
    16ea:	e1 9a       	sbi	0x1c, 1	; 28
    16ec:	0f be       	out	0x3f, r0	; 63
    16ee:	08 95       	ret

000016f0 <__prologue_saves__>:
    16f0:	2f 92       	push	r2
    16f2:	3f 92       	push	r3
    16f4:	4f 92       	push	r4
    16f6:	5f 92       	push	r5
    16f8:	6f 92       	push	r6
    16fa:	7f 92       	push	r7
    16fc:	8f 92       	push	r8
    16fe:	9f 92       	push	r9
    1700:	af 92       	push	r10
    1702:	bf 92       	push	r11
    1704:	cf 92       	push	r12
    1706:	df 92       	push	r13
    1708:	ef 92       	push	r14
    170a:	ff 92       	push	r15
    170c:	0f 93       	push	r16
    170e:	1f 93       	push	r17
    1710:	cf 93       	push	r28
    1712:	df 93       	push	r29
    1714:	cd b7       	in	r28, 0x3d	; 61
    1716:	de b7       	in	r29, 0x3e	; 62
    1718:	ca 1b       	sub	r28, r26
    171a:	db 0b       	sbc	r29, r27
    171c:	0f b6       	in	r0, 0x3f	; 63
    171e:	f8 94       	cli
    1720:	de bf       	out	0x3e, r29	; 62
    1722:	0f be       	out	0x3f, r0	; 63
    1724:	cd bf       	out	0x3d, r28	; 61
    1726:	09 94       	ijmp

00001728 <__epilogue_restores__>:
    1728:	2a 88       	ldd	r2, Y+18	; 0x12
    172a:	39 88       	ldd	r3, Y+17	; 0x11
    172c:	48 88       	ldd	r4, Y+16	; 0x10
    172e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1730:	6e 84       	ldd	r6, Y+14	; 0x0e
    1732:	7d 84       	ldd	r7, Y+13	; 0x0d
    1734:	8c 84       	ldd	r8, Y+12	; 0x0c
    1736:	9b 84       	ldd	r9, Y+11	; 0x0b
    1738:	aa 84       	ldd	r10, Y+10	; 0x0a
    173a:	b9 84       	ldd	r11, Y+9	; 0x09
    173c:	c8 84       	ldd	r12, Y+8	; 0x08
    173e:	df 80       	ldd	r13, Y+7	; 0x07
    1740:	ee 80       	ldd	r14, Y+6	; 0x06
    1742:	fd 80       	ldd	r15, Y+5	; 0x05
    1744:	0c 81       	ldd	r16, Y+4	; 0x04
    1746:	1b 81       	ldd	r17, Y+3	; 0x03
    1748:	aa 81       	ldd	r26, Y+2	; 0x02
    174a:	b9 81       	ldd	r27, Y+1	; 0x01
    174c:	ce 0f       	add	r28, r30
    174e:	d1 1d       	adc	r29, r1
    1750:	0f b6       	in	r0, 0x3f	; 63
    1752:	f8 94       	cli
    1754:	de bf       	out	0x3e, r29	; 62
    1756:	0f be       	out	0x3f, r0	; 63
    1758:	cd bf       	out	0x3d, r28	; 61
    175a:	ed 01       	movw	r28, r26
    175c:	08 95       	ret

0000175e <_exit>:
    175e:	f8 94       	cli

00001760 <__stop_program>:
    1760:	ff cf       	rjmp	.-2      	; 0x1760 <__stop_program>
