// Seed: 1189093022
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri1  id_2,
    input tri   id_3,
    input uwire id_4
);
  logic id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input wand id_5,
    input wire id_6,
    input tri0 id_7
);
  localparam id_9 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd26,
    parameter id_3  = 32'd92
) (
    input wire id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire _id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6,
    input tri id_7
    , id_15,
    input tri id_8,
    output uwire id_9,
    input tri1 _id_10,
    input tri id_11,
    output tri id_12,
    input tri1 id_13
);
  assign id_15[id_3 : id_10] = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_8
  );
  assign modCall_1.id_4 = 0;
endmodule
