

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:35:57 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:134]   --->   Operation 7 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:134]   --->   Operation 8 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_1230 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_1231 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_1232 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_1233 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_1234 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_1235 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_1236 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_1237 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_1238 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_1239 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_1240 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_037_12143_i = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_0_037_12143_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_037_13145_i = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_0_037_13145_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_037_14147_i = alloca i32 1"   --->   Operation 24 'alloca' 'p_0_0_037_14147_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_037_15149_i = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_0_037_15149_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 26 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_1 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 27 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_2 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 28 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_3 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 29 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_4 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 30 'alloca' 'inputBuf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_5 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 31 'alloca' 'inputBuf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_6 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 32 'alloca' 'inputBuf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_7 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 33 'alloca' 'inputBuf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_8 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 34 'alloca' 'inputBuf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_9 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 35 'alloca' 'inputBuf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_10 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 36 'alloca' 'inputBuf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_11 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 37 'alloca' 'inputBuf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_12 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 38 'alloca' 'inputBuf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_13 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 39 'alloca' 'inputBuf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_14 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 40 'alloca' 'inputBuf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_15 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 41 'alloca' 'inputBuf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_16 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 42 'alloca' 'inputBuf_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_17 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 43 'alloca' 'inputBuf_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_18 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 44 'alloca' 'inputBuf_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_19 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 45 'alloca' 'inputBuf_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_20 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 46 'alloca' 'inputBuf_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_21 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 47 'alloca' 'inputBuf_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_22 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 48 'alloca' 'inputBuf_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputBuf_23 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 49 'alloca' 'inputBuf_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputBuf_24 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 50 'alloca' 'inputBuf_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputBuf_25 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 51 'alloca' 'inputBuf_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inputBuf_26 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 52 'alloca' 'inputBuf_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_27 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 53 'alloca' 'inputBuf_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputBuf_28 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 54 'alloca' 'inputBuf_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_29 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 55 'alloca' 'inputBuf_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inputBuf_30 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 56 'alloca' 'inputBuf_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf_31 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 57 'alloca' 'inputBuf_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_32 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 58 'alloca' 'inputBuf_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_33 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 59 'alloca' 'inputBuf_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inputBuf_34 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 60 'alloca' 'inputBuf_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_35 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 61 'alloca' 'inputBuf_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%nf_1 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 62 'alloca' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_7, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 65 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 66 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 67 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:134]   --->   Operation 68 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:134]   --->   Operation 69 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sf_3 = load i32 %sf" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:134]   --->   Operation 71 'load' 'sf_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_8 = load i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 72 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%nf_3 = load i32 %nf_1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:134]   --->   Operation 73 'load' 'nf_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_8, i32 %mul_i_read" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 74 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%i_9 = add i32 %i_8, i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 75 'add' 'i_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, less<ap_int<16> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 76 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../convlayer.h:118->../top.cpp:134]   --->   Operation 77 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 78 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_3" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:134]   --->   Operation 79 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_3, i32 0" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:134]   --->   Operation 80 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:134]   --->   Operation 81 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:134]   --->   Operation 82 'load' 'tile_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_3, i32 0" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 83 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%idxprom2_i22_i = zext i32 %tile_load" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:134]   --->   Operation 84 'zext' 'idxprom2_i22_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL8weights3_0_addr = getelementptr i32 %p_ZL8weights3_0, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 85 'getelementptr' 'p_ZL8weights3_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL8weights3_1_addr = getelementptr i32 %p_ZL8weights3_1, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 86 'getelementptr' 'p_ZL8weights3_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZL8weights3_2_addr = getelementptr i32 %p_ZL8weights3_2, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 87 'getelementptr' 'p_ZL8weights3_2_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZL8weights3_3_addr = getelementptr i32 %p_ZL8weights3_3, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 88 'getelementptr' 'p_ZL8weights3_3_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZL8weights3_4_addr = getelementptr i32 %p_ZL8weights3_4, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 89 'getelementptr' 'p_ZL8weights3_4_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL8weights3_5_addr = getelementptr i32 %p_ZL8weights3_5, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 90 'getelementptr' 'p_ZL8weights3_5_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL8weights3_6_addr = getelementptr i32 %p_ZL8weights3_6, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 91 'getelementptr' 'p_ZL8weights3_6_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL8weights3_7_addr = getelementptr i32 %p_ZL8weights3_7, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 92 'getelementptr' 'p_ZL8weights3_7_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL8weights3_8_addr = getelementptr i32 %p_ZL8weights3_8, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 93 'getelementptr' 'p_ZL8weights3_8_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL8weights3_9_addr = getelementptr i32 %p_ZL8weights3_9, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 94 'getelementptr' 'p_ZL8weights3_9_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZL8weights3_10_addr = getelementptr i32 %p_ZL8weights3_10, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 95 'getelementptr' 'p_ZL8weights3_10_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZL8weights3_11_addr = getelementptr i32 %p_ZL8weights3_11, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 96 'getelementptr' 'p_ZL8weights3_11_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL8weights3_12_addr = getelementptr i32 %p_ZL8weights3_12, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 97 'getelementptr' 'p_ZL8weights3_12_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL8weights3_13_addr = getelementptr i32 %p_ZL8weights3_13, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 98 'getelementptr' 'p_ZL8weights3_13_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL8weights3_14_addr = getelementptr i32 %p_ZL8weights3_14, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 99 'getelementptr' 'p_ZL8weights3_14_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL8weights3_15_addr = getelementptr i32 %p_ZL8weights3_15, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 100 'getelementptr' 'p_ZL8weights3_15_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%wgt = load i9 %p_ZL8weights3_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 101 'load' 'wgt' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%wgt_32 = load i9 %p_ZL8weights3_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 102 'load' 'wgt_32' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%wgt_33 = load i9 %p_ZL8weights3_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 103 'load' 'wgt_33' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%wgt_34 = load i9 %p_ZL8weights3_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 104 'load' 'wgt_34' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%wgt_35 = load i9 %p_ZL8weights3_4_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 105 'load' 'wgt_35' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%wgt_36 = load i9 %p_ZL8weights3_5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 106 'load' 'wgt_36' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%wgt_37 = load i9 %p_ZL8weights3_6_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 107 'load' 'wgt_37' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%wgt_38 = load i9 %p_ZL8weights3_7_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 108 'load' 'wgt_38' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%wgt_39 = load i9 %p_ZL8weights3_8_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 109 'load' 'wgt_39' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%wgt_40 = load i9 %p_ZL8weights3_9_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 110 'load' 'wgt_40' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 111 [2/2] (3.25ns)   --->   "%wgt_41 = load i9 %p_ZL8weights3_10_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 111 'load' 'wgt_41' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%wgt_42 = load i9 %p_ZL8weights3_11_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 112 'load' 'wgt_42' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%wgt_43 = load i9 %p_ZL8weights3_12_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 113 'load' 'wgt_43' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%wgt_44 = load i9 %p_ZL8weights3_13_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 114 'load' 'wgt_44' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 115 [2/2] (3.25ns)   --->   "%wgt_45 = load i9 %p_ZL8weights3_14_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 115 'load' 'wgt_45' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%wgt_46 = load i9 %p_ZL8weights3_15_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 116 'load' 'wgt_46' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_2 : Operation 117 [1/1] (2.55ns)   --->   "%tile_3 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:134]   --->   Operation 117 'add' 'tile_3' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (2.55ns)   --->   "%sf_4 = add i32 %sf_3, i32 1" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:134]   --->   Operation 118 'add' 'sf_4' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_4, i32 36" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:134]   --->   Operation 119 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc85.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:134]   --->   Operation 120 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_4, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:134]   --->   Operation 121 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 122 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_3, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:134]   --->   Operation 122 'store' 'store_ln117' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc85.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:134]   --->   Operation 123 'br' 'br_ln159' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_3" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:134]   --->   Operation 124 'zext' 'idxprom2_i_i' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_0_addr = getelementptr i16 %p_ZL8threshs3_0, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 125 'getelementptr' 'p_ZL8threshs3_0_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_1_addr = getelementptr i16 %p_ZL8threshs3_1, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 126 'getelementptr' 'p_ZL8threshs3_1_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_2_addr = getelementptr i16 %p_ZL8threshs3_2, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 127 'getelementptr' 'p_ZL8threshs3_2_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_3_addr = getelementptr i16 %p_ZL8threshs3_3, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 128 'getelementptr' 'p_ZL8threshs3_3_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_4_addr = getelementptr i16 %p_ZL8threshs3_4, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 129 'getelementptr' 'p_ZL8threshs3_4_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_5_addr = getelementptr i16 %p_ZL8threshs3_5, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 130 'getelementptr' 'p_ZL8threshs3_5_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_6_addr = getelementptr i16 %p_ZL8threshs3_6, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 131 'getelementptr' 'p_ZL8threshs3_6_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_7_addr = getelementptr i16 %p_ZL8threshs3_7, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 132 'getelementptr' 'p_ZL8threshs3_7_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_8_addr = getelementptr i16 %p_ZL8threshs3_8, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 133 'getelementptr' 'p_ZL8threshs3_8_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_9_addr = getelementptr i16 %p_ZL8threshs3_9, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 134 'getelementptr' 'p_ZL8threshs3_9_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_10_addr = getelementptr i16 %p_ZL8threshs3_10, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 135 'getelementptr' 'p_ZL8threshs3_10_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_11_addr = getelementptr i16 %p_ZL8threshs3_11, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 136 'getelementptr' 'p_ZL8threshs3_11_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_12_addr = getelementptr i16 %p_ZL8threshs3_12, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 137 'getelementptr' 'p_ZL8threshs3_12_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_13_addr = getelementptr i16 %p_ZL8threshs3_13, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 138 'getelementptr' 'p_ZL8threshs3_13_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_14_addr = getelementptr i16 %p_ZL8threshs3_14, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 139 'getelementptr' 'p_ZL8threshs3_14_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_15_addr = getelementptr i16 %p_ZL8threshs3_15, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 140 'getelementptr' 'p_ZL8threshs3_15_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_0_load = load i3 %p_ZL8threshs3_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 141 'load' 'p_ZL8threshs3_0_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 142 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_1_load = load i3 %p_ZL8threshs3_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 142 'load' 'p_ZL8threshs3_1_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 143 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_2_load = load i3 %p_ZL8threshs3_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 143 'load' 'p_ZL8threshs3_2_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 144 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_3_load = load i3 %p_ZL8threshs3_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 144 'load' 'p_ZL8threshs3_3_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 145 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_4_load = load i3 %p_ZL8threshs3_4_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 145 'load' 'p_ZL8threshs3_4_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 146 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_5_load = load i3 %p_ZL8threshs3_5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 146 'load' 'p_ZL8threshs3_5_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 147 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_6_load = load i3 %p_ZL8threshs3_6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 147 'load' 'p_ZL8threshs3_6_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 148 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_7_load = load i3 %p_ZL8threshs3_7_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 148 'load' 'p_ZL8threshs3_7_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 149 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_8_load = load i3 %p_ZL8threshs3_8_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 149 'load' 'p_ZL8threshs3_8_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 150 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_9_load = load i3 %p_ZL8threshs3_9_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 150 'load' 'p_ZL8threshs3_9_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 151 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_10_load = load i3 %p_ZL8threshs3_10_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 151 'load' 'p_ZL8threshs3_10_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 152 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_11_load = load i3 %p_ZL8threshs3_11_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 152 'load' 'p_ZL8threshs3_11_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 153 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_12_load = load i3 %p_ZL8threshs3_12_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 153 'load' 'p_ZL8threshs3_12_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 154 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_13_load = load i3 %p_ZL8threshs3_13_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 154 'load' 'p_ZL8threshs3_13_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 155 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_14_load = load i3 %p_ZL8threshs3_14_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 155 'load' 'p_ZL8threshs3_14_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%p_ZL8threshs3_15_load = load i3 %p_ZL8threshs3_15_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 156 'load' 'p_ZL8threshs3_15_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 157 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_3, i32 1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:134]   --->   Operation 157 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 8" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:134]   --->   Operation 158 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.69ns)   --->   "%tile_4 = select i1 %icmp_ln173, i32 0, i32 %tile_3" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:134]   --->   Operation 159 'select' 'tile_4' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.69ns)   --->   "%nf_4 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:134]   --->   Operation 160 'select' 'nf_4' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_4, i32 %nf_1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 161 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:134]   --->   Operation 162 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 163 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_4, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:134]   --->   Operation 163 'store' 'store_ln117' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_9, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 164 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_load = load i32 %inputBuf" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 165 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_1_load = load i32 %inputBuf_1" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 166 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_2_load = load i32 %inputBuf_2" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 167 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%inputBuf_3_load = load i32 %inputBuf_3" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 168 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%inputBuf_4_load = load i32 %inputBuf_4" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 169 'load' 'inputBuf_4_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_5_load = load i32 %inputBuf_5" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 170 'load' 'inputBuf_5_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_6_load = load i32 %inputBuf_6" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 171 'load' 'inputBuf_6_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%inputBuf_7_load = load i32 %inputBuf_7" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 172 'load' 'inputBuf_7_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%inputBuf_8_load = load i32 %inputBuf_8" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 173 'load' 'inputBuf_8_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%inputBuf_9_load = load i32 %inputBuf_9" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 174 'load' 'inputBuf_9_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%inputBuf_10_load = load i32 %inputBuf_10" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 175 'load' 'inputBuf_10_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%inputBuf_11_load = load i32 %inputBuf_11" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 176 'load' 'inputBuf_11_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%inputBuf_12_load = load i32 %inputBuf_12" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 177 'load' 'inputBuf_12_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%inputBuf_13_load = load i32 %inputBuf_13" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 178 'load' 'inputBuf_13_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%inputBuf_14_load = load i32 %inputBuf_14" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 179 'load' 'inputBuf_14_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%inputBuf_15_load = load i32 %inputBuf_15" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 180 'load' 'inputBuf_15_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%inputBuf_16_load = load i32 %inputBuf_16" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 181 'load' 'inputBuf_16_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%inputBuf_17_load = load i32 %inputBuf_17" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 182 'load' 'inputBuf_17_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%inputBuf_18_load = load i32 %inputBuf_18" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 183 'load' 'inputBuf_18_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%inputBuf_19_load = load i32 %inputBuf_19" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 184 'load' 'inputBuf_19_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%inputBuf_20_load = load i32 %inputBuf_20" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 185 'load' 'inputBuf_20_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%inputBuf_21_load = load i32 %inputBuf_21" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 186 'load' 'inputBuf_21_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%inputBuf_22_load = load i32 %inputBuf_22" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 187 'load' 'inputBuf_22_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_23_load = load i32 %inputBuf_23" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 188 'load' 'inputBuf_23_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_24_load = load i32 %inputBuf_24" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 189 'load' 'inputBuf_24_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_25_load = load i32 %inputBuf_25" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 190 'load' 'inputBuf_25_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_26_load = load i32 %inputBuf_26" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 191 'load' 'inputBuf_26_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%inputBuf_27_load = load i32 %inputBuf_27" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 192 'load' 'inputBuf_27_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_28_load = load i32 %inputBuf_28" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 193 'load' 'inputBuf_28_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_29_load = load i32 %inputBuf_29" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 194 'load' 'inputBuf_29_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%inputBuf_30_load = load i32 %inputBuf_30" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 195 'load' 'inputBuf_30_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%inputBuf_31_load = load i32 %inputBuf_31" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 196 'load' 'inputBuf_31_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%inputBuf_32_load = load i32 %inputBuf_32" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 197 'load' 'inputBuf_32_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%inputBuf_33_load = load i32 %inputBuf_33" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 198 'load' 'inputBuf_33_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%inputBuf_34_load = load i32 %inputBuf_34" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 199 'load' 'inputBuf_34_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%inputBuf_35_load = load i32 %inputBuf_35" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 200 'load' 'inputBuf_35_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 35)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (3.20ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.36i32.i32.i6, i6 0, i32 %inputBuf_load, i6 1, i32 %inputBuf_1_load, i6 2, i32 %inputBuf_2_load, i6 3, i32 %inputBuf_3_load, i6 4, i32 %inputBuf_4_load, i6 5, i32 %inputBuf_5_load, i6 6, i32 %inputBuf_6_load, i6 7, i32 %inputBuf_7_load, i6 8, i32 %inputBuf_8_load, i6 9, i32 %inputBuf_9_load, i6 10, i32 %inputBuf_10_load, i6 11, i32 %inputBuf_11_load, i6 12, i32 %inputBuf_12_load, i6 13, i32 %inputBuf_13_load, i6 14, i32 %inputBuf_14_load, i6 15, i32 %inputBuf_15_load, i6 16, i32 %inputBuf_16_load, i6 17, i32 %inputBuf_17_load, i6 18, i32 %inputBuf_18_load, i6 19, i32 %inputBuf_19_load, i6 20, i32 %inputBuf_20_load, i6 21, i32 %inputBuf_21_load, i6 22, i32 %inputBuf_22_load, i6 23, i32 %inputBuf_23_load, i6 24, i32 %inputBuf_24_load, i6 25, i32 %inputBuf_25_load, i6 26, i32 %inputBuf_26_load, i6 27, i32 %inputBuf_27_load, i6 28, i32 %inputBuf_28_load, i6 29, i32 %inputBuf_29_load, i6 30, i32 %inputBuf_30_load, i6 31, i32 %inputBuf_31_load, i6 32, i32 %inputBuf_32_load, i6 33, i32 %inputBuf_33_load, i6 34, i32 %inputBuf_34_load, i6 35, i32 %inputBuf_35_load, i32 0, i6 %trunc_ln117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:134]   --->   Operation 201 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 202 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 203 [1/1] (3.63ns)   --->   "%inputBuf_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convInp_2" [../mvau.hpp:127->../convlayer.h:118->../top.cpp:134]   --->   Operation 203 'read' 'inputBuf_36' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 204 [1/1] (1.91ns)   --->   "%switch_ln129 = switch i6 %trunc_ln117, void %arrayidx.case.35.i, i6 0, void %if.then.i.if.end.i_crit_edge1041, i6 1, void %arrayidx.case.1.i, i6 2, void %arrayidx.case.2.i, i6 3, void %arrayidx.case.3.i, i6 4, void %arrayidx.case.4.i, i6 5, void %arrayidx.case.5.i, i6 6, void %arrayidx.case.6.i, i6 7, void %arrayidx.case.7.i, i6 8, void %arrayidx.case.8.i, i6 9, void %arrayidx.case.9.i, i6 10, void %arrayidx.case.10.i, i6 11, void %arrayidx.case.11.i, i6 12, void %arrayidx.case.12.i, i6 13, void %arrayidx.case.13.i, i6 14, void %arrayidx.case.14.i, i6 15, void %arrayidx.case.15.i, i6 16, void %arrayidx.case.16.i, i6 17, void %arrayidx.case.17.i, i6 18, void %arrayidx.case.18.i, i6 19, void %arrayidx.case.19.i, i6 20, void %arrayidx.case.20.i, i6 21, void %arrayidx.case.21.i, i6 22, void %arrayidx.case.22.i, i6 23, void %arrayidx.case.23.i, i6 24, void %arrayidx.case.24.i, i6 25, void %arrayidx.case.25.i, i6 26, void %arrayidx.case.26.i, i6 27, void %arrayidx.case.27.i, i6 28, void %arrayidx.case.28.i, i6 29, void %arrayidx.case.29.i, i6 30, void %arrayidx.case.30.i, i6 31, void %arrayidx.case.31.i, i6 32, void %arrayidx.case.32.i, i6 33, void %arrayidx.case.33.i, i6 34, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 204 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.91>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_34" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 205 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 206 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 1.58>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_33" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 207 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 208 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 1.58>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_32" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 209 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 210 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 1.58>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_31" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 211 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 212 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 1.58>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_30" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 213 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 214 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 1.58>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_29" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 215 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 216 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 1.58>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_28" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 217 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 218 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 1.58>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_27" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 219 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 220 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 1.58>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_26" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 221 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 222 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 1.58>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_25" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 223 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 224 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 1.58>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_24" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 225 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 226 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 1.58>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_23" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 227 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 228 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 1.58>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_22" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 229 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 230 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 1.58>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_21" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 231 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 232 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 1.58>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_20" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 233 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 234 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 1.58>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_19" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 235 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 236 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 1.58>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_18" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 237 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 238 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 1.58>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_17" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 239 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 240 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 1.58>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_16" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 241 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 242 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 1.58>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_15" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 243 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 244 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 1.58>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_14" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 245 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 246 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 1.58>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_13" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 247 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 248 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 1.58>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_12" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 249 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 250 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 1.58>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_11" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 251 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 252 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 1.58>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_10" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 253 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 254 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 1.58>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_9" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 255 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 256 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 1.58>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_8" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 257 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 258 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 1.58>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_7" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 259 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 260 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_6" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 261 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 262 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_5" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 263 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 264 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_4" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 265 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 266 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_3" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 267 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 268 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_2" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 269 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 270 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 271 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 272 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 273 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 274 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_36, i32 %inputBuf_35" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 275 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16 & trunc_ln117 != 17 & trunc_ln117 != 18 & trunc_ln117 != 19 & trunc_ln117 != 20 & trunc_ln117 != 21 & trunc_ln117 != 22 & trunc_ln117 != 23 & trunc_ln117 != 24 & trunc_ln117 != 25 & trunc_ln117 != 26 & trunc_ln117 != 27 & trunc_ln117 != 28 & trunc_ln117 != 29 & trunc_ln117 != 30 & trunc_ln117 != 31 & trunc_ln117 != 32 & trunc_ln117 != 33 & trunc_ln117 != 34)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:134]   --->   Operation 276 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16 & trunc_ln117 != 17 & trunc_ln117 != 18 & trunc_ln117 != 19 & trunc_ln117 != 20 & trunc_ln117 != 21 & trunc_ln117 != 22 & trunc_ln117 != 23 & trunc_ln117 != 24 & trunc_ln117 != 25 & trunc_ln117 != 26 & trunc_ln117 != 27 & trunc_ln117 != 28 & trunc_ln117 != 29 & trunc_ln117 != 30 & trunc_ln117 != 31 & trunc_ln117 != 32 & trunc_ln117 != 33 & trunc_ln117 != 34)> <Delay = 1.58>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%inElem = phi i32 %tmp_i, void %if.else.i, i32 %inputBuf_36, void %arrayidx.case.35.i, i32 %inputBuf_36, void %arrayidx.case.33.i, i32 %inputBuf_36, void %arrayidx.case.32.i, i32 %inputBuf_36, void %arrayidx.case.31.i, i32 %inputBuf_36, void %arrayidx.case.30.i, i32 %inputBuf_36, void %arrayidx.case.29.i, i32 %inputBuf_36, void %arrayidx.case.28.i, i32 %inputBuf_36, void %arrayidx.case.27.i, i32 %inputBuf_36, void %arrayidx.case.26.i, i32 %inputBuf_36, void %arrayidx.case.25.i, i32 %inputBuf_36, void %arrayidx.case.24.i, i32 %inputBuf_36, void %arrayidx.case.23.i, i32 %inputBuf_36, void %arrayidx.case.22.i, i32 %inputBuf_36, void %arrayidx.case.21.i, i32 %inputBuf_36, void %arrayidx.case.20.i, i32 %inputBuf_36, void %arrayidx.case.19.i, i32 %inputBuf_36, void %arrayidx.case.18.i, i32 %inputBuf_36, void %arrayidx.case.17.i, i32 %inputBuf_36, void %arrayidx.case.16.i, i32 %inputBuf_36, void %arrayidx.case.15.i, i32 %inputBuf_36, void %arrayidx.case.14.i, i32 %inputBuf_36, void %arrayidx.case.13.i, i32 %inputBuf_36, void %arrayidx.case.12.i, i32 %inputBuf_36, void %arrayidx.case.11.i, i32 %inputBuf_36, void %arrayidx.case.10.i, i32 %inputBuf_36, void %arrayidx.case.9.i, i32 %inputBuf_36, void %arrayidx.case.8.i, i32 %inputBuf_36, void %arrayidx.case.7.i, i32 %inputBuf_36, void %arrayidx.case.6.i, i32 %inputBuf_36, void %arrayidx.case.5.i, i32 %inputBuf_36, void %arrayidx.case.4.i, i32 %inputBuf_36, void %arrayidx.case.3.i, i32 %inputBuf_36, void %arrayidx.case.2.i, i32 %inputBuf_36, void %arrayidx.case.1.i, i32 %inputBuf_36, void %if.then.i.if.end.i_crit_edge, i32 %inputBuf_36, void %if.then.i.if.end.i_crit_edge1041"   --->   Operation 277 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %inElem" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:134]   --->   Operation 278 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/2] (3.25ns)   --->   "%wgt = load i9 %p_ZL8weights3_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 279 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%empty_1241 = trunc i32 %wgt" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 280 'trunc' 'empty_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67 = xor i1 %trunc_ln108, i1 %empty_1241" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 281 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_1 = xor i1 %xor_ln67, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 282 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%zext_ln169 = zext i1 %xor_ln67_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 283 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 284 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 1" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 285 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_2 = xor i1 %tmp_1023, i1 %tmp" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 286 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_3 = xor i1 %xor_ln67_2, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 287 'xor' 'xor_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%zext_ln169_1 = zext i1 %xor_ln67_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 288 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 289 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 2" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 290 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_4 = xor i1 %tmp_1025, i1 %tmp_1024" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 291 'xor' 'xor_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_5 = xor i1 %xor_ln67_4, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 292 'xor' 'xor_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%zext_ln169_2 = zext i1 %xor_ln67_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 293 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_7)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 294 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 3" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 295 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_7)   --->   "%xor_ln67_6 = xor i1 %tmp_1027, i1 %tmp_1026" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 296 'xor' 'xor_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_7 = xor i1 %xor_ln67_6, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 297 'xor' 'xor_ln67_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i1 %xor_ln67_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 298 'zext' 'zext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 299 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 4" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 300 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_8 = xor i1 %tmp_1029, i1 %tmp_1028" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 301 'xor' 'xor_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_9 = xor i1 %xor_ln67_8, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 302 'xor' 'xor_ln67_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%zext_ln169_4 = zext i1 %xor_ln67_9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 303 'zext' 'zext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 304 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 5" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 305 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_10 = xor i1 %tmp_1031, i1 %tmp_1030" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 306 'xor' 'xor_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_11 = xor i1 %xor_ln67_10, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 307 'xor' 'xor_ln67_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%zext_ln169_5 = zext i1 %xor_ln67_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 308 'zext' 'zext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 6" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 309 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 310 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 7" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 311 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_14 = xor i1 %tmp_1035, i1 %tmp_1034" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 312 'xor' 'xor_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_15 = xor i1 %xor_ln67_14, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 313 'xor' 'xor_ln67_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%zext_ln169_7 = zext i1 %xor_ln67_15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 314 'zext' 'zext_ln169_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 315 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 8" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 316 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_16 = xor i1 %tmp_1037, i1 %tmp_1036" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 317 'xor' 'xor_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_17 = xor i1 %xor_ln67_16, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 318 'xor' 'xor_ln67_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%zext_ln169_8 = zext i1 %xor_ln67_17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 319 'zext' 'zext_ln169_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%tmp_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 320 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 9" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 321 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_18 = xor i1 %tmp_1039, i1 %tmp_1038" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 322 'xor' 'xor_ln67_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_19 = xor i1 %xor_ln67_18, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 323 'xor' 'xor_ln67_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%zext_ln169_9 = zext i1 %xor_ln67_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 324 'zext' 'zext_ln169_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%tmp_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 325 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 10" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 326 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_20 = xor i1 %tmp_1041, i1 %tmp_1040" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 327 'xor' 'xor_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_21 = xor i1 %xor_ln67_20, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 328 'xor' 'xor_ln67_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%zext_ln169_10 = zext i1 %xor_ln67_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 329 'zext' 'zext_ln169_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 330 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 11" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 331 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_22 = xor i1 %tmp_1043, i1 %tmp_1042" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 332 'xor' 'xor_ln67_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_23 = xor i1 %xor_ln67_22, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 333 'xor' 'xor_ln67_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%zext_ln169_11 = zext i1 %xor_ln67_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 334 'zext' 'zext_ln169_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_25)   --->   "%tmp_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 335 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 12" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 336 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_25)   --->   "%xor_ln67_24 = xor i1 %tmp_1045, i1 %tmp_1044" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 337 'xor' 'xor_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_25 = xor i1 %xor_ln67_24, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 338 'xor' 'xor_ln67_25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln169_12 = zext i1 %xor_ln67_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 339 'zext' 'zext_ln169_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%tmp_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 340 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 13" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 341 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_26 = xor i1 %tmp_1047, i1 %tmp_1046" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 342 'xor' 'xor_ln67_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_27 = xor i1 %xor_ln67_26, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 343 'xor' 'xor_ln67_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%zext_ln169_13 = zext i1 %xor_ln67_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 344 'zext' 'zext_ln169_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 345 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 14" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 346 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_28 = xor i1 %tmp_1049, i1 %tmp_1048" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 347 'xor' 'xor_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_29 = xor i1 %xor_ln67_28, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 348 'xor' 'xor_ln67_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%zext_ln169_14 = zext i1 %xor_ln67_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 349 'zext' 'zext_ln169_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 350 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 15" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 351 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_30 = xor i1 %tmp_1051, i1 %tmp_1050" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 352 'xor' 'xor_ln67_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_31 = xor i1 %xor_ln67_30, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 353 'xor' 'xor_ln67_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%zext_ln169_15 = zext i1 %xor_ln67_31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 354 'zext' 'zext_ln169_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 355 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 16" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 356 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_32 = xor i1 %tmp_1053, i1 %tmp_1052" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 357 'xor' 'xor_ln67_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_33 = xor i1 %xor_ln67_32, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 358 'xor' 'xor_ln67_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%zext_ln169_16 = zext i1 %xor_ln67_33" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 359 'zext' 'zext_ln169_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 360 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 17" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 361 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_34 = xor i1 %tmp_1055, i1 %tmp_1054" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 362 'xor' 'xor_ln67_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_35 = xor i1 %xor_ln67_34, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 363 'xor' 'xor_ln67_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%zext_ln169_17 = zext i1 %xor_ln67_35" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 364 'zext' 'zext_ln169_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 365 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 18" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 366 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_36 = xor i1 %tmp_1057, i1 %tmp_1056" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 367 'xor' 'xor_ln67_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_37 = xor i1 %xor_ln67_36, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 368 'xor' 'xor_ln67_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%zext_ln169_18 = zext i1 %xor_ln67_37" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 369 'zext' 'zext_ln169_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_39)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 370 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 19" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 371 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_39)   --->   "%xor_ln67_38 = xor i1 %tmp_1059, i1 %tmp_1058" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 372 'xor' 'xor_ln67_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_39 = xor i1 %xor_ln67_38, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 373 'xor' 'xor_ln67_39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln169_19 = zext i1 %xor_ln67_39" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 374 'zext' 'zext_ln169_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 375 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 20" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 376 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_40 = xor i1 %tmp_1061, i1 %tmp_1060" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 377 'xor' 'xor_ln67_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_41 = xor i1 %xor_ln67_40, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 378 'xor' 'xor_ln67_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%zext_ln169_20 = zext i1 %xor_ln67_41" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 379 'zext' 'zext_ln169_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 380 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 21" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 381 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_42 = xor i1 %tmp_1063, i1 %tmp_1062" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 382 'xor' 'xor_ln67_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_43 = xor i1 %xor_ln67_42, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 383 'xor' 'xor_ln67_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%zext_ln169_21 = zext i1 %xor_ln67_43" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 384 'zext' 'zext_ln169_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 385 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 22" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 386 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_44 = xor i1 %tmp_1065, i1 %tmp_1064" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 387 'xor' 'xor_ln67_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_45 = xor i1 %xor_ln67_44, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 388 'xor' 'xor_ln67_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%zext_ln169_22 = zext i1 %xor_ln67_45" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 389 'zext' 'zext_ln169_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 390 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 23" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 391 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_46 = xor i1 %tmp_1067, i1 %tmp_1066" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 392 'xor' 'xor_ln67_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_47 = xor i1 %xor_ln67_46, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 393 'xor' 'xor_ln67_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%zext_ln169_23 = zext i1 %xor_ln67_47" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 394 'zext' 'zext_ln169_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 395 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 24" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 396 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_48 = xor i1 %tmp_1069, i1 %tmp_1068" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 397 'xor' 'xor_ln67_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_49 = xor i1 %xor_ln67_48, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 398 'xor' 'xor_ln67_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%zext_ln169_24 = zext i1 %xor_ln67_49" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 399 'zext' 'zext_ln169_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 400 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 25" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 401 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_50 = xor i1 %tmp_1071, i1 %tmp_1070" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 402 'xor' 'xor_ln67_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_51 = xor i1 %xor_ln67_50, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 403 'xor' 'xor_ln67_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%zext_ln169_25 = zext i1 %xor_ln67_51" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 404 'zext' 'zext_ln169_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 405 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 26" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 406 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_52 = xor i1 %tmp_1073, i1 %tmp_1072" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 407 'xor' 'xor_ln67_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_53 = xor i1 %xor_ln67_52, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 408 'xor' 'xor_ln67_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%zext_ln169_26 = zext i1 %xor_ln67_53" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 409 'zext' 'zext_ln169_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 410 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 27" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 411 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_54 = xor i1 %tmp_1075, i1 %tmp_1074" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 412 'xor' 'xor_ln67_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_55 = xor i1 %xor_ln67_54, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 413 'xor' 'xor_ln67_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%zext_ln169_27 = zext i1 %xor_ln67_55" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 414 'zext' 'zext_ln169_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 415 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 28" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 416 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_56 = xor i1 %tmp_1077, i1 %tmp_1076" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 417 'xor' 'xor_ln67_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_57 = xor i1 %xor_ln67_56, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 418 'xor' 'xor_ln67_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%zext_ln169_28 = zext i1 %xor_ln67_57" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 419 'zext' 'zext_ln169_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 420 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 29" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 421 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_58 = xor i1 %tmp_1079, i1 %tmp_1078" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 422 'xor' 'xor_ln67_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_59 = xor i1 %xor_ln67_58, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 423 'xor' 'xor_ln67_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%zext_ln169_29 = zext i1 %xor_ln67_59" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 424 'zext' 'zext_ln169_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 425 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 30" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 426 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_60 = xor i1 %tmp_1081, i1 %tmp_1080" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 427 'xor' 'xor_ln67_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_61 = xor i1 %xor_ln67_60, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 428 'xor' 'xor_ln67_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%zext_ln169_30 = zext i1 %xor_ln67_61" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 429 'zext' 'zext_ln169_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 430 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 31" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 431 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_62 = xor i1 %tmp_1083, i1 %tmp_1082" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 432 'xor' 'xor_ln67_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_63 = xor i1 %xor_ln67_62, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 433 'xor' 'xor_ln67_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%zext_ln169_31 = zext i1 %xor_ln67_63" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 434 'zext' 'zext_ln169_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1 = add i2 %zext_ln169_15, i2 %zext_ln169_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 435 'add' 'add_ln169_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_3 = add i2 %zext_ln169_10, i2 %zext_ln169_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 436 'add' 'add_ln169_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_4 = add i2 %zext_ln169_4, i2 %zext_ln169_24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 437 'add' 'add_ln169_4' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_7 = add i2 %zext_ln169_1, i2 %zext_ln169_22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 438 'add' 'add_ln169_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_8 = add i2 %zext_ln169_26, i2 %zext_ln169_18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 439 'add' 'add_ln169_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_10 = add i2 %zext_ln169_9, i2 %zext_ln169_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 440 'add' 'add_ln169_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_11 = add i2 %zext_ln169_2, i2 %zext_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 441 'add' 'add_ln169_11' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_15 = add i2 %zext_ln169_25, i2 %zext_ln169_31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 442 'add' 'add_ln169_15' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_16 = add i2 %zext_ln169_14, i2 %zext_ln169_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 443 'add' 'add_ln169_16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_18 = add i2 %zext_ln169_16, i2 %zext_ln169_30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 444 'add' 'add_ln169_18' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_19 = add i2 %zext_ln169_28, i2 %zext_ln169_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 445 'add' 'add_ln169_19' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_22 = add i2 %zext_ln169_13, i2 %zext_ln169_8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 446 'add' 'add_ln169_22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_23 = add i2 %zext_ln169_5, i2 %zext_ln169_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 447 'add' 'add_ln169_23' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_25 = add i2 %zext_ln169_20, i2 %zext_ln169_17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 448 'add' 'add_ln169_25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_26 = add i2 %zext_ln169_12, i2 %zext_ln169_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 449 'add' 'add_ln169_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 450 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_27 = add i2 %add_ln169_26, i2 %zext_ln169_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 450 'add' 'add_ln169_27' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 451 [1/2] (3.25ns)   --->   "%wgt_32 = load i9 %p_ZL8weights3_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 451 'load' 'wgt_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%empty_1242 = trunc i32 %wgt_32" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 452 'trunc' 'empty_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_64 = xor i1 %trunc_ln108, i1 %empty_1242" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 453 'xor' 'xor_ln67_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_65 = xor i1 %xor_ln67_64, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 454 'xor' 'xor_ln67_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%zext_ln169_58 = zext i1 %xor_ln67_65" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 455 'zext' 'zext_ln169_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 456 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_66 = xor i1 %tmp_1023, i1 %tmp_1084" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 457 'xor' 'xor_ln67_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_67 = xor i1 %xor_ln67_66, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 458 'xor' 'xor_ln67_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%zext_ln169_59 = zext i1 %xor_ln67_67" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 459 'zext' 'zext_ln169_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 460 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_68 = xor i1 %tmp_1025, i1 %tmp_1085" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 461 'xor' 'xor_ln67_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_69 = xor i1 %xor_ln67_68, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 462 'xor' 'xor_ln67_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%zext_ln169_60 = zext i1 %xor_ln67_69" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 463 'zext' 'zext_ln169_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_71)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 464 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_71)   --->   "%xor_ln67_70 = xor i1 %tmp_1027, i1 %tmp_1086" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 465 'xor' 'xor_ln67_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_71 = xor i1 %xor_ln67_70, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 466 'xor' 'xor_ln67_71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln169_61 = zext i1 %xor_ln67_71" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 467 'zext' 'zext_ln169_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 468 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_72 = xor i1 %tmp_1029, i1 %tmp_1087" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 469 'xor' 'xor_ln67_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_73 = xor i1 %xor_ln67_72, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 470 'xor' 'xor_ln67_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%zext_ln169_62 = zext i1 %xor_ln67_73" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 471 'zext' 'zext_ln169_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%tmp_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 472 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_74 = xor i1 %tmp_1031, i1 %tmp_1088" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 473 'xor' 'xor_ln67_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_75 = xor i1 %xor_ln67_74, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 474 'xor' 'xor_ln67_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%zext_ln169_63 = zext i1 %xor_ln67_75" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 475 'zext' 'zext_ln169_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 476 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_78 = xor i1 %tmp_1035, i1 %tmp_1090" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 477 'xor' 'xor_ln67_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_79 = xor i1 %xor_ln67_78, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 478 'xor' 'xor_ln67_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%zext_ln169_65 = zext i1 %xor_ln67_79" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 479 'zext' 'zext_ln169_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%tmp_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 480 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_80 = xor i1 %tmp_1037, i1 %tmp_1091" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 481 'xor' 'xor_ln67_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_81 = xor i1 %xor_ln67_80, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 482 'xor' 'xor_ln67_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%zext_ln169_66 = zext i1 %xor_ln67_81" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 483 'zext' 'zext_ln169_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 484 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_82 = xor i1 %tmp_1039, i1 %tmp_1092" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 485 'xor' 'xor_ln67_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_83 = xor i1 %xor_ln67_82, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 486 'xor' 'xor_ln67_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%zext_ln169_67 = zext i1 %xor_ln67_83" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 487 'zext' 'zext_ln169_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%tmp_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 488 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_84 = xor i1 %tmp_1041, i1 %tmp_1093" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 489 'xor' 'xor_ln67_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_85 = xor i1 %xor_ln67_84, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 490 'xor' 'xor_ln67_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%zext_ln169_68 = zext i1 %xor_ln67_85" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 491 'zext' 'zext_ln169_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%tmp_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 492 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_86 = xor i1 %tmp_1043, i1 %tmp_1094" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 493 'xor' 'xor_ln67_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_87 = xor i1 %xor_ln67_86, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 494 'xor' 'xor_ln67_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%zext_ln169_69 = zext i1 %xor_ln67_87" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 495 'zext' 'zext_ln169_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_89)   --->   "%tmp_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 496 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_89)   --->   "%xor_ln67_88 = xor i1 %tmp_1045, i1 %tmp_1095" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 497 'xor' 'xor_ln67_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_89 = xor i1 %xor_ln67_88, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 498 'xor' 'xor_ln67_89' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln169_70 = zext i1 %xor_ln67_89" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 499 'zext' 'zext_ln169_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 500 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_90 = xor i1 %tmp_1047, i1 %tmp_1096" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 501 'xor' 'xor_ln67_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_91 = xor i1 %xor_ln67_90, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 502 'xor' 'xor_ln67_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%zext_ln169_71 = zext i1 %xor_ln67_91" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 503 'zext' 'zext_ln169_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%tmp_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 504 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_92 = xor i1 %tmp_1049, i1 %tmp_1097" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 505 'xor' 'xor_ln67_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_93 = xor i1 %xor_ln67_92, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 506 'xor' 'xor_ln67_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%zext_ln169_72 = zext i1 %xor_ln67_93" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 507 'zext' 'zext_ln169_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%tmp_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 508 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_94 = xor i1 %tmp_1051, i1 %tmp_1098" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 509 'xor' 'xor_ln67_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_95 = xor i1 %xor_ln67_94, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 510 'xor' 'xor_ln67_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%zext_ln169_73 = zext i1 %xor_ln67_95" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 511 'zext' 'zext_ln169_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 512 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_96 = xor i1 %tmp_1053, i1 %tmp_1099" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 513 'xor' 'xor_ln67_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_97 = xor i1 %xor_ln67_96, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 514 'xor' 'xor_ln67_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%zext_ln169_74 = zext i1 %xor_ln67_97" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 515 'zext' 'zext_ln169_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 516 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_98 = xor i1 %tmp_1055, i1 %tmp_1100" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 517 'xor' 'xor_ln67_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_99 = xor i1 %xor_ln67_98, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 518 'xor' 'xor_ln67_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%zext_ln169_75 = zext i1 %xor_ln67_99" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 519 'zext' 'zext_ln169_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 520 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_100 = xor i1 %tmp_1057, i1 %tmp_1101" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 521 'xor' 'xor_ln67_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_101 = xor i1 %xor_ln67_100, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 522 'xor' 'xor_ln67_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%zext_ln169_76 = zext i1 %xor_ln67_101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 523 'zext' 'zext_ln169_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_103)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 524 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_103)   --->   "%xor_ln67_102 = xor i1 %tmp_1059, i1 %tmp_1102" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 525 'xor' 'xor_ln67_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_103 = xor i1 %xor_ln67_102, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 526 'xor' 'xor_ln67_103' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln169_77 = zext i1 %xor_ln67_103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 527 'zext' 'zext_ln169_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 528 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_104 = xor i1 %tmp_1061, i1 %tmp_1103" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 529 'xor' 'xor_ln67_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_105 = xor i1 %xor_ln67_104, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 530 'xor' 'xor_ln67_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%zext_ln169_78 = zext i1 %xor_ln67_105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 531 'zext' 'zext_ln169_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 532 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_106 = xor i1 %tmp_1063, i1 %tmp_1104" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 533 'xor' 'xor_ln67_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_107 = xor i1 %xor_ln67_106, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 534 'xor' 'xor_ln67_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%zext_ln169_79 = zext i1 %xor_ln67_107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 535 'zext' 'zext_ln169_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 536 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_108 = xor i1 %tmp_1065, i1 %tmp_1105" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 537 'xor' 'xor_ln67_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_109 = xor i1 %xor_ln67_108, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 538 'xor' 'xor_ln67_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%zext_ln169_80 = zext i1 %xor_ln67_109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 539 'zext' 'zext_ln169_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 540 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_110 = xor i1 %tmp_1067, i1 %tmp_1106" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 541 'xor' 'xor_ln67_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_111 = xor i1 %xor_ln67_110, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 542 'xor' 'xor_ln67_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%zext_ln169_81 = zext i1 %xor_ln67_111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 543 'zext' 'zext_ln169_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 544 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_112 = xor i1 %tmp_1069, i1 %tmp_1107" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 545 'xor' 'xor_ln67_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_113 = xor i1 %xor_ln67_112, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 546 'xor' 'xor_ln67_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%zext_ln169_82 = zext i1 %xor_ln67_113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 547 'zext' 'zext_ln169_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 548 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_114 = xor i1 %tmp_1071, i1 %tmp_1108" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 549 'xor' 'xor_ln67_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_115 = xor i1 %xor_ln67_114, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 550 'xor' 'xor_ln67_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%zext_ln169_83 = zext i1 %xor_ln67_115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 551 'zext' 'zext_ln169_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 552 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_116 = xor i1 %tmp_1073, i1 %tmp_1109" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 553 'xor' 'xor_ln67_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_117 = xor i1 %xor_ln67_116, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 554 'xor' 'xor_ln67_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%zext_ln169_84 = zext i1 %xor_ln67_117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 555 'zext' 'zext_ln169_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 556 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_118 = xor i1 %tmp_1075, i1 %tmp_1110" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 557 'xor' 'xor_ln67_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_119 = xor i1 %xor_ln67_118, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 558 'xor' 'xor_ln67_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%zext_ln169_85 = zext i1 %xor_ln67_119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 559 'zext' 'zext_ln169_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 560 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_120 = xor i1 %tmp_1077, i1 %tmp_1111" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 561 'xor' 'xor_ln67_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_121 = xor i1 %xor_ln67_120, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 562 'xor' 'xor_ln67_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%zext_ln169_86 = zext i1 %xor_ln67_121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 563 'zext' 'zext_ln169_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 564 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_122 = xor i1 %tmp_1079, i1 %tmp_1112" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 565 'xor' 'xor_ln67_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_123 = xor i1 %xor_ln67_122, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 566 'xor' 'xor_ln67_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%zext_ln169_87 = zext i1 %xor_ln67_123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 567 'zext' 'zext_ln169_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 568 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_124 = xor i1 %tmp_1081, i1 %tmp_1113" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 569 'xor' 'xor_ln67_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_125 = xor i1 %xor_ln67_124, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 570 'xor' 'xor_ln67_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%zext_ln169_88 = zext i1 %xor_ln67_125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 571 'zext' 'zext_ln169_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 572 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_126 = xor i1 %tmp_1083, i1 %tmp_1114" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 573 'xor' 'xor_ln67_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_127 = xor i1 %xor_ln67_126, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 574 'xor' 'xor_ln67_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%zext_ln169_89 = zext i1 %xor_ln67_127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 575 'zext' 'zext_ln169_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_33 = add i2 %zext_ln169_73, i2 %zext_ln169_79" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 576 'add' 'add_ln169_33' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_35 = add i2 %zext_ln169_68, i2 %zext_ln169_65" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 577 'add' 'add_ln169_35' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_36 = add i2 %zext_ln169_62, i2 %zext_ln169_82" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 578 'add' 'add_ln169_36' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_39 = add i2 %zext_ln169_59, i2 %zext_ln169_80" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 579 'add' 'add_ln169_39' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_40 = add i2 %zext_ln169_84, i2 %zext_ln169_76" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 580 'add' 'add_ln169_40' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_42 = add i2 %zext_ln169_67, i2 %zext_ln169_69" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 581 'add' 'add_ln169_42' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_43 = add i2 %zext_ln169_60, i2 %zext_ln169_58" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 582 'add' 'add_ln169_43' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_47 = add i2 %zext_ln169_83, i2 %zext_ln169_89" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 583 'add' 'add_ln169_47' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_48 = add i2 %zext_ln169_72, i2 %zext_ln169_85" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 584 'add' 'add_ln169_48' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_50 = add i2 %zext_ln169_74, i2 %zext_ln169_88" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 585 'add' 'add_ln169_50' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_51 = add i2 %zext_ln169_86, i2 %zext_ln169_87" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 586 'add' 'add_ln169_51' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_54 = add i2 %zext_ln169_71, i2 %zext_ln169_66" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 587 'add' 'add_ln169_54' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_55 = add i2 %zext_ln169_63, i2 %zext_ln169_81" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 588 'add' 'add_ln169_55' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_57 = add i2 %zext_ln169_78, i2 %zext_ln169_75" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 589 'add' 'add_ln169_57' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_58 = add i2 %zext_ln169_70, i2 %zext_ln169_77" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 590 'add' 'add_ln169_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 591 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_59 = add i2 %add_ln169_58, i2 %zext_ln169_61" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 591 'add' 'add_ln169_59' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 592 [1/2] (3.25ns)   --->   "%wgt_33 = load i9 %p_ZL8weights3_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 592 'load' 'wgt_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%empty_1243 = trunc i32 %wgt_33" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 593 'trunc' 'empty_1243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_128 = xor i1 %trunc_ln108, i1 %empty_1243" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 594 'xor' 'xor_ln67_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_129 = xor i1 %xor_ln67_128, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 595 'xor' 'xor_ln67_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%zext_ln169_116 = zext i1 %xor_ln67_129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 596 'zext' 'zext_ln169_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 597 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_130 = xor i1 %tmp_1023, i1 %tmp_1115" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 598 'xor' 'xor_ln67_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_131 = xor i1 %xor_ln67_130, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 599 'xor' 'xor_ln67_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%zext_ln169_117 = zext i1 %xor_ln67_131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 600 'zext' 'zext_ln169_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 601 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_132 = xor i1 %tmp_1025, i1 %tmp_1116" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 602 'xor' 'xor_ln67_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_133 = xor i1 %xor_ln67_132, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 603 'xor' 'xor_ln67_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%zext_ln169_118 = zext i1 %xor_ln67_133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 604 'zext' 'zext_ln169_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_135)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 605 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_135)   --->   "%xor_ln67_134 = xor i1 %tmp_1027, i1 %tmp_1117" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 606 'xor' 'xor_ln67_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_135 = xor i1 %xor_ln67_134, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 607 'xor' 'xor_ln67_135' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln169_119 = zext i1 %xor_ln67_135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 608 'zext' 'zext_ln169_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 609 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_136 = xor i1 %tmp_1029, i1 %tmp_1118" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 610 'xor' 'xor_ln67_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_137 = xor i1 %xor_ln67_136, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 611 'xor' 'xor_ln67_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%zext_ln169_120 = zext i1 %xor_ln67_137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 612 'zext' 'zext_ln169_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 613 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_138 = xor i1 %tmp_1031, i1 %tmp_1119" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 614 'xor' 'xor_ln67_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_139 = xor i1 %xor_ln67_138, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 615 'xor' 'xor_ln67_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%zext_ln169_121 = zext i1 %xor_ln67_139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 616 'zext' 'zext_ln169_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 617 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_142 = xor i1 %tmp_1035, i1 %tmp_1121" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 618 'xor' 'xor_ln67_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_143 = xor i1 %xor_ln67_142, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 619 'xor' 'xor_ln67_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%zext_ln169_123 = zext i1 %xor_ln67_143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 620 'zext' 'zext_ln169_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 621 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_144 = xor i1 %tmp_1037, i1 %tmp_1122" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 622 'xor' 'xor_ln67_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_145 = xor i1 %xor_ln67_144, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 623 'xor' 'xor_ln67_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%zext_ln169_124 = zext i1 %xor_ln67_145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 624 'zext' 'zext_ln169_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 625 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_146 = xor i1 %tmp_1039, i1 %tmp_1123" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 626 'xor' 'xor_ln67_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_147 = xor i1 %xor_ln67_146, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 627 'xor' 'xor_ln67_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%zext_ln169_125 = zext i1 %xor_ln67_147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 628 'zext' 'zext_ln169_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 629 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_148 = xor i1 %tmp_1041, i1 %tmp_1124" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 630 'xor' 'xor_ln67_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_149 = xor i1 %xor_ln67_148, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 631 'xor' 'xor_ln67_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%zext_ln169_126 = zext i1 %xor_ln67_149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 632 'zext' 'zext_ln169_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 633 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_150 = xor i1 %tmp_1043, i1 %tmp_1125" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 634 'xor' 'xor_ln67_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_151 = xor i1 %xor_ln67_150, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 635 'xor' 'xor_ln67_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%zext_ln169_127 = zext i1 %xor_ln67_151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 636 'zext' 'zext_ln169_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_153)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 637 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_153)   --->   "%xor_ln67_152 = xor i1 %tmp_1045, i1 %tmp_1126" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 638 'xor' 'xor_ln67_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_153 = xor i1 %xor_ln67_152, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 639 'xor' 'xor_ln67_153' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln169_128 = zext i1 %xor_ln67_153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 640 'zext' 'zext_ln169_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 641 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_154 = xor i1 %tmp_1047, i1 %tmp_1127" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 642 'xor' 'xor_ln67_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_155 = xor i1 %xor_ln67_154, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 643 'xor' 'xor_ln67_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%zext_ln169_129 = zext i1 %xor_ln67_155" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 644 'zext' 'zext_ln169_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 645 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_156 = xor i1 %tmp_1049, i1 %tmp_1128" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 646 'xor' 'xor_ln67_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_157 = xor i1 %xor_ln67_156, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 647 'xor' 'xor_ln67_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%zext_ln169_130 = zext i1 %xor_ln67_157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 648 'zext' 'zext_ln169_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 649 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_158 = xor i1 %tmp_1051, i1 %tmp_1129" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 650 'xor' 'xor_ln67_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_159 = xor i1 %xor_ln67_158, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 651 'xor' 'xor_ln67_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%zext_ln169_131 = zext i1 %xor_ln67_159" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 652 'zext' 'zext_ln169_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 653 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_160 = xor i1 %tmp_1053, i1 %tmp_1130" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 654 'xor' 'xor_ln67_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_161 = xor i1 %xor_ln67_160, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 655 'xor' 'xor_ln67_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%zext_ln169_132 = zext i1 %xor_ln67_161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 656 'zext' 'zext_ln169_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 657 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_162 = xor i1 %tmp_1055, i1 %tmp_1131" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 658 'xor' 'xor_ln67_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_163 = xor i1 %xor_ln67_162, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 659 'xor' 'xor_ln67_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%zext_ln169_133 = zext i1 %xor_ln67_163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 660 'zext' 'zext_ln169_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 661 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_164 = xor i1 %tmp_1057, i1 %tmp_1132" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 662 'xor' 'xor_ln67_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_165 = xor i1 %xor_ln67_164, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 663 'xor' 'xor_ln67_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%zext_ln169_134 = zext i1 %xor_ln67_165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 664 'zext' 'zext_ln169_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_167)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 665 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_167)   --->   "%xor_ln67_166 = xor i1 %tmp_1059, i1 %tmp_1133" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 666 'xor' 'xor_ln67_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_167 = xor i1 %xor_ln67_166, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 667 'xor' 'xor_ln67_167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln169_135 = zext i1 %xor_ln67_167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 668 'zext' 'zext_ln169_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 669 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_168 = xor i1 %tmp_1061, i1 %tmp_1134" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 670 'xor' 'xor_ln67_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_169 = xor i1 %xor_ln67_168, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 671 'xor' 'xor_ln67_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%zext_ln169_136 = zext i1 %xor_ln67_169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 672 'zext' 'zext_ln169_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 673 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_170 = xor i1 %tmp_1063, i1 %tmp_1135" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 674 'xor' 'xor_ln67_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_171 = xor i1 %xor_ln67_170, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 675 'xor' 'xor_ln67_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%zext_ln169_137 = zext i1 %xor_ln67_171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 676 'zext' 'zext_ln169_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 677 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_172 = xor i1 %tmp_1065, i1 %tmp_1136" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 678 'xor' 'xor_ln67_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_173 = xor i1 %xor_ln67_172, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 679 'xor' 'xor_ln67_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%zext_ln169_138 = zext i1 %xor_ln67_173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 680 'zext' 'zext_ln169_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 681 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_174 = xor i1 %tmp_1067, i1 %tmp_1137" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 682 'xor' 'xor_ln67_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_175 = xor i1 %xor_ln67_174, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 683 'xor' 'xor_ln67_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%zext_ln169_139 = zext i1 %xor_ln67_175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 684 'zext' 'zext_ln169_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 685 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_176 = xor i1 %tmp_1069, i1 %tmp_1138" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 686 'xor' 'xor_ln67_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_177 = xor i1 %xor_ln67_176, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 687 'xor' 'xor_ln67_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%zext_ln169_140 = zext i1 %xor_ln67_177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 688 'zext' 'zext_ln169_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 689 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_178 = xor i1 %tmp_1071, i1 %tmp_1139" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 690 'xor' 'xor_ln67_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_179 = xor i1 %xor_ln67_178, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 691 'xor' 'xor_ln67_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%zext_ln169_141 = zext i1 %xor_ln67_179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 692 'zext' 'zext_ln169_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%tmp_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 693 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_180 = xor i1 %tmp_1073, i1 %tmp_1140" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 694 'xor' 'xor_ln67_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_181 = xor i1 %xor_ln67_180, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 695 'xor' 'xor_ln67_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%zext_ln169_142 = zext i1 %xor_ln67_181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 696 'zext' 'zext_ln169_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 697 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_182 = xor i1 %tmp_1075, i1 %tmp_1141" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 698 'xor' 'xor_ln67_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_183 = xor i1 %xor_ln67_182, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 699 'xor' 'xor_ln67_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%zext_ln169_143 = zext i1 %xor_ln67_183" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 700 'zext' 'zext_ln169_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%tmp_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 701 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_184 = xor i1 %tmp_1077, i1 %tmp_1142" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 702 'xor' 'xor_ln67_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_185 = xor i1 %xor_ln67_184, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 703 'xor' 'xor_ln67_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%zext_ln169_144 = zext i1 %xor_ln67_185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 704 'zext' 'zext_ln169_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%tmp_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 705 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_186 = xor i1 %tmp_1079, i1 %tmp_1143" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 706 'xor' 'xor_ln67_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_187 = xor i1 %xor_ln67_186, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 707 'xor' 'xor_ln67_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%zext_ln169_145 = zext i1 %xor_ln67_187" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 708 'zext' 'zext_ln169_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 709 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_188 = xor i1 %tmp_1081, i1 %tmp_1144" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 710 'xor' 'xor_ln67_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_189 = xor i1 %xor_ln67_188, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 711 'xor' 'xor_ln67_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%zext_ln169_146 = zext i1 %xor_ln67_189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 712 'zext' 'zext_ln169_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%tmp_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 713 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_190 = xor i1 %tmp_1083, i1 %tmp_1145" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 714 'xor' 'xor_ln67_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_191 = xor i1 %xor_ln67_190, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 715 'xor' 'xor_ln67_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%zext_ln169_147 = zext i1 %xor_ln67_191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 716 'zext' 'zext_ln169_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_65 = add i2 %zext_ln169_131, i2 %zext_ln169_137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 717 'add' 'add_ln169_65' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_67 = add i2 %zext_ln169_126, i2 %zext_ln169_123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 718 'add' 'add_ln169_67' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_68 = add i2 %zext_ln169_120, i2 %zext_ln169_140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 719 'add' 'add_ln169_68' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_71 = add i2 %zext_ln169_117, i2 %zext_ln169_138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 720 'add' 'add_ln169_71' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_72 = add i2 %zext_ln169_142, i2 %zext_ln169_134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 721 'add' 'add_ln169_72' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_74 = add i2 %zext_ln169_125, i2 %zext_ln169_127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 722 'add' 'add_ln169_74' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_75 = add i2 %zext_ln169_118, i2 %zext_ln169_116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 723 'add' 'add_ln169_75' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_79 = add i2 %zext_ln169_141, i2 %zext_ln169_147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 724 'add' 'add_ln169_79' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_80 = add i2 %zext_ln169_130, i2 %zext_ln169_143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 725 'add' 'add_ln169_80' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_82 = add i2 %zext_ln169_132, i2 %zext_ln169_146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 726 'add' 'add_ln169_82' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_83 = add i2 %zext_ln169_144, i2 %zext_ln169_145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 727 'add' 'add_ln169_83' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_86 = add i2 %zext_ln169_129, i2 %zext_ln169_124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 728 'add' 'add_ln169_86' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_87 = add i2 %zext_ln169_121, i2 %zext_ln169_139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 729 'add' 'add_ln169_87' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_89 = add i2 %zext_ln169_136, i2 %zext_ln169_133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 730 'add' 'add_ln169_89' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_90 = add i2 %zext_ln169_128, i2 %zext_ln169_135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 731 'add' 'add_ln169_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 732 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_91 = add i2 %add_ln169_90, i2 %zext_ln169_119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 732 'add' 'add_ln169_91' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 733 [1/2] (3.25ns)   --->   "%wgt_34 = load i9 %p_ZL8weights3_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 733 'load' 'wgt_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%empty_1244 = trunc i32 %wgt_34" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 734 'trunc' 'empty_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_192 = xor i1 %trunc_ln108, i1 %empty_1244" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 735 'xor' 'xor_ln67_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_193 = xor i1 %xor_ln67_192, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 736 'xor' 'xor_ln67_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%zext_ln169_174 = zext i1 %xor_ln67_193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 737 'zext' 'zext_ln169_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 738 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_194 = xor i1 %tmp_1023, i1 %tmp_1146" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 739 'xor' 'xor_ln67_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_195 = xor i1 %xor_ln67_194, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 740 'xor' 'xor_ln67_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%zext_ln169_175 = zext i1 %xor_ln67_195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 741 'zext' 'zext_ln169_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%tmp_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 742 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_196 = xor i1 %tmp_1025, i1 %tmp_1147" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 743 'xor' 'xor_ln67_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_197 = xor i1 %xor_ln67_196, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 744 'xor' 'xor_ln67_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%zext_ln169_176 = zext i1 %xor_ln67_197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 745 'zext' 'zext_ln169_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_199)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 746 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_199)   --->   "%xor_ln67_198 = xor i1 %tmp_1027, i1 %tmp_1148" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 747 'xor' 'xor_ln67_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_199 = xor i1 %xor_ln67_198, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 748 'xor' 'xor_ln67_199' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln169_177 = zext i1 %xor_ln67_199" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 749 'zext' 'zext_ln169_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%tmp_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 750 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_200 = xor i1 %tmp_1029, i1 %tmp_1149" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 751 'xor' 'xor_ln67_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_201 = xor i1 %xor_ln67_200, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 752 'xor' 'xor_ln67_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%zext_ln169_178 = zext i1 %xor_ln67_201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 753 'zext' 'zext_ln169_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 754 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_202 = xor i1 %tmp_1031, i1 %tmp_1150" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 755 'xor' 'xor_ln67_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_203 = xor i1 %xor_ln67_202, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 756 'xor' 'xor_ln67_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%zext_ln169_179 = zext i1 %xor_ln67_203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 757 'zext' 'zext_ln169_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 758 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_206 = xor i1 %tmp_1035, i1 %tmp_1152" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 759 'xor' 'xor_ln67_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_207 = xor i1 %xor_ln67_206, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 760 'xor' 'xor_ln67_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%zext_ln169_181 = zext i1 %xor_ln67_207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 761 'zext' 'zext_ln169_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 762 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_208 = xor i1 %tmp_1037, i1 %tmp_1153" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 763 'xor' 'xor_ln67_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_209 = xor i1 %xor_ln67_208, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 764 'xor' 'xor_ln67_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%zext_ln169_182 = zext i1 %xor_ln67_209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 765 'zext' 'zext_ln169_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 766 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_210 = xor i1 %tmp_1039, i1 %tmp_1154" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 767 'xor' 'xor_ln67_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_211 = xor i1 %xor_ln67_210, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 768 'xor' 'xor_ln67_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%zext_ln169_183 = zext i1 %xor_ln67_211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 769 'zext' 'zext_ln169_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 770 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_212 = xor i1 %tmp_1041, i1 %tmp_1155" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 771 'xor' 'xor_ln67_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_213 = xor i1 %xor_ln67_212, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 772 'xor' 'xor_ln67_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%zext_ln169_184 = zext i1 %xor_ln67_213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 773 'zext' 'zext_ln169_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 774 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_214 = xor i1 %tmp_1043, i1 %tmp_1156" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 775 'xor' 'xor_ln67_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_215 = xor i1 %xor_ln67_214, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 776 'xor' 'xor_ln67_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%zext_ln169_185 = zext i1 %xor_ln67_215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 777 'zext' 'zext_ln169_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_217)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 778 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_217)   --->   "%xor_ln67_216 = xor i1 %tmp_1045, i1 %tmp_1157" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 779 'xor' 'xor_ln67_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 780 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_217 = xor i1 %xor_ln67_216, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 780 'xor' 'xor_ln67_217' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln169_186 = zext i1 %xor_ln67_217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 781 'zext' 'zext_ln169_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 782 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_218 = xor i1 %tmp_1047, i1 %tmp_1158" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 783 'xor' 'xor_ln67_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_219 = xor i1 %xor_ln67_218, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 784 'xor' 'xor_ln67_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%zext_ln169_187 = zext i1 %xor_ln67_219" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 785 'zext' 'zext_ln169_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 786 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_220 = xor i1 %tmp_1049, i1 %tmp_1159" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 787 'xor' 'xor_ln67_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_221 = xor i1 %xor_ln67_220, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 788 'xor' 'xor_ln67_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%zext_ln169_188 = zext i1 %xor_ln67_221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 789 'zext' 'zext_ln169_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 790 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_222 = xor i1 %tmp_1051, i1 %tmp_1160" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 791 'xor' 'xor_ln67_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_223 = xor i1 %xor_ln67_222, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 792 'xor' 'xor_ln67_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%zext_ln169_189 = zext i1 %xor_ln67_223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 793 'zext' 'zext_ln169_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 794 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_224 = xor i1 %tmp_1053, i1 %tmp_1161" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 795 'xor' 'xor_ln67_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_225 = xor i1 %xor_ln67_224, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 796 'xor' 'xor_ln67_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%zext_ln169_190 = zext i1 %xor_ln67_225" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 797 'zext' 'zext_ln169_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 798 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_226 = xor i1 %tmp_1055, i1 %tmp_1162" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 799 'xor' 'xor_ln67_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_227 = xor i1 %xor_ln67_226, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 800 'xor' 'xor_ln67_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%zext_ln169_191 = zext i1 %xor_ln67_227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 801 'zext' 'zext_ln169_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 802 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_228 = xor i1 %tmp_1057, i1 %tmp_1163" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 803 'xor' 'xor_ln67_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_229 = xor i1 %xor_ln67_228, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 804 'xor' 'xor_ln67_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%zext_ln169_192 = zext i1 %xor_ln67_229" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 805 'zext' 'zext_ln169_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_231)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 806 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_231)   --->   "%xor_ln67_230 = xor i1 %tmp_1059, i1 %tmp_1164" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 807 'xor' 'xor_ln67_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_231 = xor i1 %xor_ln67_230, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 808 'xor' 'xor_ln67_231' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln169_193 = zext i1 %xor_ln67_231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 809 'zext' 'zext_ln169_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 810 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_232 = xor i1 %tmp_1061, i1 %tmp_1165" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 811 'xor' 'xor_ln67_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_233 = xor i1 %xor_ln67_232, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 812 'xor' 'xor_ln67_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%zext_ln169_194 = zext i1 %xor_ln67_233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 813 'zext' 'zext_ln169_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 814 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_234 = xor i1 %tmp_1063, i1 %tmp_1166" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 815 'xor' 'xor_ln67_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_235 = xor i1 %xor_ln67_234, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 816 'xor' 'xor_ln67_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%zext_ln169_195 = zext i1 %xor_ln67_235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 817 'zext' 'zext_ln169_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 818 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_236 = xor i1 %tmp_1065, i1 %tmp_1167" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 819 'xor' 'xor_ln67_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_237 = xor i1 %xor_ln67_236, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 820 'xor' 'xor_ln67_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%zext_ln169_196 = zext i1 %xor_ln67_237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 821 'zext' 'zext_ln169_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 822 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_238 = xor i1 %tmp_1067, i1 %tmp_1168" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 823 'xor' 'xor_ln67_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_239 = xor i1 %xor_ln67_238, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 824 'xor' 'xor_ln67_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%zext_ln169_197 = zext i1 %xor_ln67_239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 825 'zext' 'zext_ln169_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 826 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_240 = xor i1 %tmp_1069, i1 %tmp_1169" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 827 'xor' 'xor_ln67_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_241 = xor i1 %xor_ln67_240, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 828 'xor' 'xor_ln67_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%zext_ln169_198 = zext i1 %xor_ln67_241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 829 'zext' 'zext_ln169_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 830 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_242 = xor i1 %tmp_1071, i1 %tmp_1170" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 831 'xor' 'xor_ln67_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_243 = xor i1 %xor_ln67_242, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 832 'xor' 'xor_ln67_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%zext_ln169_199 = zext i1 %xor_ln67_243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 833 'zext' 'zext_ln169_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 834 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_244 = xor i1 %tmp_1073, i1 %tmp_1171" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 835 'xor' 'xor_ln67_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_245 = xor i1 %xor_ln67_244, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 836 'xor' 'xor_ln67_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%zext_ln169_200 = zext i1 %xor_ln67_245" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 837 'zext' 'zext_ln169_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 838 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_246 = xor i1 %tmp_1075, i1 %tmp_1172" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 839 'xor' 'xor_ln67_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_247 = xor i1 %xor_ln67_246, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 840 'xor' 'xor_ln67_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%zext_ln169_201 = zext i1 %xor_ln67_247" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 841 'zext' 'zext_ln169_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 842 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_248 = xor i1 %tmp_1077, i1 %tmp_1173" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 843 'xor' 'xor_ln67_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_249 = xor i1 %xor_ln67_248, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 844 'xor' 'xor_ln67_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%zext_ln169_202 = zext i1 %xor_ln67_249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 845 'zext' 'zext_ln169_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 846 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_250 = xor i1 %tmp_1079, i1 %tmp_1174" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 847 'xor' 'xor_ln67_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_251 = xor i1 %xor_ln67_250, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 848 'xor' 'xor_ln67_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%zext_ln169_203 = zext i1 %xor_ln67_251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 849 'zext' 'zext_ln169_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 850 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_252 = xor i1 %tmp_1081, i1 %tmp_1175" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 851 'xor' 'xor_ln67_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_253 = xor i1 %xor_ln67_252, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 852 'xor' 'xor_ln67_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%zext_ln169_204 = zext i1 %xor_ln67_253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 853 'zext' 'zext_ln169_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 854 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_254 = xor i1 %tmp_1083, i1 %tmp_1176" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 855 'xor' 'xor_ln67_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_255 = xor i1 %xor_ln67_254, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 856 'xor' 'xor_ln67_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%zext_ln169_205 = zext i1 %xor_ln67_255" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 857 'zext' 'zext_ln169_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_97 = add i2 %zext_ln169_189, i2 %zext_ln169_195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 858 'add' 'add_ln169_97' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 859 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_99 = add i2 %zext_ln169_184, i2 %zext_ln169_181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 859 'add' 'add_ln169_99' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_100 = add i2 %zext_ln169_178, i2 %zext_ln169_198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 860 'add' 'add_ln169_100' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 861 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_103 = add i2 %zext_ln169_175, i2 %zext_ln169_196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 861 'add' 'add_ln169_103' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 862 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_104 = add i2 %zext_ln169_200, i2 %zext_ln169_192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 862 'add' 'add_ln169_104' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_106 = add i2 %zext_ln169_183, i2 %zext_ln169_185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 863 'add' 'add_ln169_106' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_107 = add i2 %zext_ln169_176, i2 %zext_ln169_174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 864 'add' 'add_ln169_107' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_111 = add i2 %zext_ln169_199, i2 %zext_ln169_205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 865 'add' 'add_ln169_111' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 866 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_112 = add i2 %zext_ln169_188, i2 %zext_ln169_201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 866 'add' 'add_ln169_112' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_114 = add i2 %zext_ln169_190, i2 %zext_ln169_204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 867 'add' 'add_ln169_114' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_115 = add i2 %zext_ln169_202, i2 %zext_ln169_203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 868 'add' 'add_ln169_115' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_118 = add i2 %zext_ln169_187, i2 %zext_ln169_182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 869 'add' 'add_ln169_118' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_119 = add i2 %zext_ln169_179, i2 %zext_ln169_197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 870 'add' 'add_ln169_119' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_121 = add i2 %zext_ln169_194, i2 %zext_ln169_191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 871 'add' 'add_ln169_121' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_122 = add i2 %zext_ln169_186, i2 %zext_ln169_193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 872 'add' 'add_ln169_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 873 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_123 = add i2 %add_ln169_122, i2 %zext_ln169_177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 873 'add' 'add_ln169_123' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 874 [1/2] (3.25ns)   --->   "%wgt_35 = load i9 %p_ZL8weights3_4_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 874 'load' 'wgt_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%empty_1245 = trunc i32 %wgt_35" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 875 'trunc' 'empty_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_256 = xor i1 %trunc_ln108, i1 %empty_1245" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 876 'xor' 'xor_ln67_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_257 = xor i1 %xor_ln67_256, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 877 'xor' 'xor_ln67_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%zext_ln169_232 = zext i1 %xor_ln67_257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 878 'zext' 'zext_ln169_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 879 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_258 = xor i1 %tmp_1023, i1 %tmp_1177" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 880 'xor' 'xor_ln67_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_259 = xor i1 %xor_ln67_258, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 881 'xor' 'xor_ln67_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%zext_ln169_233 = zext i1 %xor_ln67_259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 882 'zext' 'zext_ln169_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 883 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_260 = xor i1 %tmp_1025, i1 %tmp_1178" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 884 'xor' 'xor_ln67_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_261 = xor i1 %xor_ln67_260, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 885 'xor' 'xor_ln67_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%zext_ln169_234 = zext i1 %xor_ln67_261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 886 'zext' 'zext_ln169_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_263)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 887 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_263)   --->   "%xor_ln67_262 = xor i1 %tmp_1027, i1 %tmp_1179" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 888 'xor' 'xor_ln67_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_263 = xor i1 %xor_ln67_262, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 889 'xor' 'xor_ln67_263' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln169_235 = zext i1 %xor_ln67_263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 890 'zext' 'zext_ln169_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 891 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_264 = xor i1 %tmp_1029, i1 %tmp_1180" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 892 'xor' 'xor_ln67_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_265 = xor i1 %xor_ln67_264, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 893 'xor' 'xor_ln67_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%zext_ln169_236 = zext i1 %xor_ln67_265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 894 'zext' 'zext_ln169_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 895 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_266 = xor i1 %tmp_1031, i1 %tmp_1181" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 896 'xor' 'xor_ln67_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_267 = xor i1 %xor_ln67_266, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 897 'xor' 'xor_ln67_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%zext_ln169_237 = zext i1 %xor_ln67_267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 898 'zext' 'zext_ln169_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 899 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_270 = xor i1 %tmp_1035, i1 %tmp_1183" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 900 'xor' 'xor_ln67_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_271 = xor i1 %xor_ln67_270, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 901 'xor' 'xor_ln67_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%zext_ln169_239 = zext i1 %xor_ln67_271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 902 'zext' 'zext_ln169_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 903 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_272 = xor i1 %tmp_1037, i1 %tmp_1184" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 904 'xor' 'xor_ln67_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_273 = xor i1 %xor_ln67_272, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 905 'xor' 'xor_ln67_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%zext_ln169_240 = zext i1 %xor_ln67_273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 906 'zext' 'zext_ln169_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 907 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_274 = xor i1 %tmp_1039, i1 %tmp_1185" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 908 'xor' 'xor_ln67_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_275 = xor i1 %xor_ln67_274, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 909 'xor' 'xor_ln67_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%zext_ln169_241 = zext i1 %xor_ln67_275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 910 'zext' 'zext_ln169_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 911 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_276 = xor i1 %tmp_1041, i1 %tmp_1186" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 912 'xor' 'xor_ln67_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_277 = xor i1 %xor_ln67_276, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 913 'xor' 'xor_ln67_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%zext_ln169_242 = zext i1 %xor_ln67_277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 914 'zext' 'zext_ln169_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 915 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_278 = xor i1 %tmp_1043, i1 %tmp_1187" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 916 'xor' 'xor_ln67_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_279 = xor i1 %xor_ln67_278, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 917 'xor' 'xor_ln67_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%zext_ln169_243 = zext i1 %xor_ln67_279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 918 'zext' 'zext_ln169_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_281)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 919 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_281)   --->   "%xor_ln67_280 = xor i1 %tmp_1045, i1 %tmp_1188" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 920 'xor' 'xor_ln67_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_281 = xor i1 %xor_ln67_280, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 921 'xor' 'xor_ln67_281' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln169_244 = zext i1 %xor_ln67_281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 922 'zext' 'zext_ln169_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 923 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_282 = xor i1 %tmp_1047, i1 %tmp_1189" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 924 'xor' 'xor_ln67_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_283 = xor i1 %xor_ln67_282, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 925 'xor' 'xor_ln67_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%zext_ln169_245 = zext i1 %xor_ln67_283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 926 'zext' 'zext_ln169_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 927 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_284 = xor i1 %tmp_1049, i1 %tmp_1190" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 928 'xor' 'xor_ln67_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_285 = xor i1 %xor_ln67_284, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 929 'xor' 'xor_ln67_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%zext_ln169_246 = zext i1 %xor_ln67_285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 930 'zext' 'zext_ln169_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%tmp_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 931 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_286 = xor i1 %tmp_1051, i1 %tmp_1191" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 932 'xor' 'xor_ln67_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_287 = xor i1 %xor_ln67_286, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 933 'xor' 'xor_ln67_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%zext_ln169_247 = zext i1 %xor_ln67_287" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 934 'zext' 'zext_ln169_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 935 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_288 = xor i1 %tmp_1053, i1 %tmp_1192" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 936 'xor' 'xor_ln67_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_289 = xor i1 %xor_ln67_288, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 937 'xor' 'xor_ln67_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%zext_ln169_248 = zext i1 %xor_ln67_289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 938 'zext' 'zext_ln169_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 939 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_290 = xor i1 %tmp_1055, i1 %tmp_1193" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 940 'xor' 'xor_ln67_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_291 = xor i1 %xor_ln67_290, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 941 'xor' 'xor_ln67_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%zext_ln169_249 = zext i1 %xor_ln67_291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 942 'zext' 'zext_ln169_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 943 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_292 = xor i1 %tmp_1057, i1 %tmp_1194" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 944 'xor' 'xor_ln67_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_293 = xor i1 %xor_ln67_292, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 945 'xor' 'xor_ln67_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%zext_ln169_250 = zext i1 %xor_ln67_293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 946 'zext' 'zext_ln169_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_295)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 947 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_295)   --->   "%xor_ln67_294 = xor i1 %tmp_1059, i1 %tmp_1195" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 948 'xor' 'xor_ln67_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_295 = xor i1 %xor_ln67_294, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 949 'xor' 'xor_ln67_295' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln169_251 = zext i1 %xor_ln67_295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 950 'zext' 'zext_ln169_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%tmp_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 951 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_296 = xor i1 %tmp_1061, i1 %tmp_1196" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 952 'xor' 'xor_ln67_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_297 = xor i1 %xor_ln67_296, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 953 'xor' 'xor_ln67_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%zext_ln169_252 = zext i1 %xor_ln67_297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 954 'zext' 'zext_ln169_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 955 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_298 = xor i1 %tmp_1063, i1 %tmp_1197" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 956 'xor' 'xor_ln67_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_299 = xor i1 %xor_ln67_298, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 957 'xor' 'xor_ln67_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%zext_ln169_253 = zext i1 %xor_ln67_299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 958 'zext' 'zext_ln169_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%tmp_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 959 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_300 = xor i1 %tmp_1065, i1 %tmp_1198" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 960 'xor' 'xor_ln67_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_301 = xor i1 %xor_ln67_300, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 961 'xor' 'xor_ln67_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%zext_ln169_254 = zext i1 %xor_ln67_301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 962 'zext' 'zext_ln169_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%tmp_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 963 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_302 = xor i1 %tmp_1067, i1 %tmp_1199" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 964 'xor' 'xor_ln67_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_303 = xor i1 %xor_ln67_302, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 965 'xor' 'xor_ln67_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%zext_ln169_255 = zext i1 %xor_ln67_303" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 966 'zext' 'zext_ln169_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%tmp_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 967 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_304 = xor i1 %tmp_1069, i1 %tmp_1200" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 968 'xor' 'xor_ln67_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_305 = xor i1 %xor_ln67_304, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 969 'xor' 'xor_ln67_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%zext_ln169_256 = zext i1 %xor_ln67_305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 970 'zext' 'zext_ln169_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 971 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_306 = xor i1 %tmp_1071, i1 %tmp_1201" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 972 'xor' 'xor_ln67_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_307 = xor i1 %xor_ln67_306, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 973 'xor' 'xor_ln67_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%zext_ln169_257 = zext i1 %xor_ln67_307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 974 'zext' 'zext_ln169_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 975 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_308 = xor i1 %tmp_1073, i1 %tmp_1202" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 976 'xor' 'xor_ln67_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_309 = xor i1 %xor_ln67_308, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 977 'xor' 'xor_ln67_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%zext_ln169_258 = zext i1 %xor_ln67_309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 978 'zext' 'zext_ln169_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 979 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_310 = xor i1 %tmp_1075, i1 %tmp_1203" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 980 'xor' 'xor_ln67_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_311 = xor i1 %xor_ln67_310, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 981 'xor' 'xor_ln67_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%zext_ln169_259 = zext i1 %xor_ln67_311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 982 'zext' 'zext_ln169_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 983 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_312 = xor i1 %tmp_1077, i1 %tmp_1204" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 984 'xor' 'xor_ln67_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_313 = xor i1 %xor_ln67_312, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 985 'xor' 'xor_ln67_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%zext_ln169_260 = zext i1 %xor_ln67_313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 986 'zext' 'zext_ln169_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 987 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_314 = xor i1 %tmp_1079, i1 %tmp_1205" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 988 'xor' 'xor_ln67_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_315 = xor i1 %xor_ln67_314, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 989 'xor' 'xor_ln67_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%zext_ln169_261 = zext i1 %xor_ln67_315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 990 'zext' 'zext_ln169_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 991 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_316 = xor i1 %tmp_1081, i1 %tmp_1206" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 992 'xor' 'xor_ln67_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_317 = xor i1 %xor_ln67_316, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 993 'xor' 'xor_ln67_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%zext_ln169_262 = zext i1 %xor_ln67_317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 994 'zext' 'zext_ln169_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 995 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_318 = xor i1 %tmp_1083, i1 %tmp_1207" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 996 'xor' 'xor_ln67_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_319 = xor i1 %xor_ln67_318, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 997 'xor' 'xor_ln67_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%zext_ln169_263 = zext i1 %xor_ln67_319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 998 'zext' 'zext_ln169_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_129 = add i2 %zext_ln169_247, i2 %zext_ln169_253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 999 'add' 'add_ln169_129' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_131 = add i2 %zext_ln169_242, i2 %zext_ln169_239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1000 'add' 'add_ln169_131' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_132 = add i2 %zext_ln169_236, i2 %zext_ln169_256" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1001 'add' 'add_ln169_132' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_135 = add i2 %zext_ln169_233, i2 %zext_ln169_254" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1002 'add' 'add_ln169_135' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_136 = add i2 %zext_ln169_258, i2 %zext_ln169_250" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1003 'add' 'add_ln169_136' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_138 = add i2 %zext_ln169_241, i2 %zext_ln169_243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1004 'add' 'add_ln169_138' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_139 = add i2 %zext_ln169_234, i2 %zext_ln169_232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1005 'add' 'add_ln169_139' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_143 = add i2 %zext_ln169_257, i2 %zext_ln169_263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1006 'add' 'add_ln169_143' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_144 = add i2 %zext_ln169_246, i2 %zext_ln169_259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1007 'add' 'add_ln169_144' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1008 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_146 = add i2 %zext_ln169_248, i2 %zext_ln169_262" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1008 'add' 'add_ln169_146' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_147 = add i2 %zext_ln169_260, i2 %zext_ln169_261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1009 'add' 'add_ln169_147' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_150 = add i2 %zext_ln169_245, i2 %zext_ln169_240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1010 'add' 'add_ln169_150' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_151 = add i2 %zext_ln169_237, i2 %zext_ln169_255" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1011 'add' 'add_ln169_151' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_153 = add i2 %zext_ln169_252, i2 %zext_ln169_249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1012 'add' 'add_ln169_153' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_154 = add i2 %zext_ln169_244, i2 %zext_ln169_251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1013 'add' 'add_ln169_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1014 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_155 = add i2 %add_ln169_154, i2 %zext_ln169_235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1014 'add' 'add_ln169_155' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1015 [1/2] (3.25ns)   --->   "%wgt_36 = load i9 %p_ZL8weights3_5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1015 'load' 'wgt_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%empty_1246 = trunc i32 %wgt_36" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1016 'trunc' 'empty_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_320 = xor i1 %trunc_ln108, i1 %empty_1246" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1017 'xor' 'xor_ln67_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_321 = xor i1 %xor_ln67_320, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1018 'xor' 'xor_ln67_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%zext_ln169_290 = zext i1 %xor_ln67_321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1019 'zext' 'zext_ln169_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1020 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_322 = xor i1 %tmp_1023, i1 %tmp_1208" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1021 'xor' 'xor_ln67_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_323 = xor i1 %xor_ln67_322, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1022 'xor' 'xor_ln67_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%zext_ln169_291 = zext i1 %xor_ln67_323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1023 'zext' 'zext_ln169_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1024 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_324 = xor i1 %tmp_1025, i1 %tmp_1209" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1025 'xor' 'xor_ln67_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_325 = xor i1 %xor_ln67_324, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1026 'xor' 'xor_ln67_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%zext_ln169_292 = zext i1 %xor_ln67_325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1027 'zext' 'zext_ln169_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_327)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1028 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_327)   --->   "%xor_ln67_326 = xor i1 %tmp_1027, i1 %tmp_1210" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1029 'xor' 'xor_ln67_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_327 = xor i1 %xor_ln67_326, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1030 'xor' 'xor_ln67_327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln169_293 = zext i1 %xor_ln67_327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1031 'zext' 'zext_ln169_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1032 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_328 = xor i1 %tmp_1029, i1 %tmp_1211" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1033 'xor' 'xor_ln67_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_329 = xor i1 %xor_ln67_328, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1034 'xor' 'xor_ln67_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%zext_ln169_294 = zext i1 %xor_ln67_329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1035 'zext' 'zext_ln169_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1036 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_330 = xor i1 %tmp_1031, i1 %tmp_1212" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1037 'xor' 'xor_ln67_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_331 = xor i1 %xor_ln67_330, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1038 'xor' 'xor_ln67_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%zext_ln169_295 = zext i1 %xor_ln67_331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1039 'zext' 'zext_ln169_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1040 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_334 = xor i1 %tmp_1035, i1 %tmp_1214" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1041 'xor' 'xor_ln67_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_335 = xor i1 %xor_ln67_334, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1042 'xor' 'xor_ln67_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%zext_ln169_297 = zext i1 %xor_ln67_335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1043 'zext' 'zext_ln169_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1044 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_336 = xor i1 %tmp_1037, i1 %tmp_1215" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1045 'xor' 'xor_ln67_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_337 = xor i1 %xor_ln67_336, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1046 'xor' 'xor_ln67_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%zext_ln169_298 = zext i1 %xor_ln67_337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1047 'zext' 'zext_ln169_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1048 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_338 = xor i1 %tmp_1039, i1 %tmp_1216" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1049 'xor' 'xor_ln67_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_339 = xor i1 %xor_ln67_338, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1050 'xor' 'xor_ln67_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%zext_ln169_299 = zext i1 %xor_ln67_339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1051 'zext' 'zext_ln169_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1052 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_340 = xor i1 %tmp_1041, i1 %tmp_1217" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1053 'xor' 'xor_ln67_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_341 = xor i1 %xor_ln67_340, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1054 'xor' 'xor_ln67_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%zext_ln169_300 = zext i1 %xor_ln67_341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1055 'zext' 'zext_ln169_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1056 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_342 = xor i1 %tmp_1043, i1 %tmp_1218" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1057 'xor' 'xor_ln67_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_343 = xor i1 %xor_ln67_342, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1058 'xor' 'xor_ln67_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%zext_ln169_301 = zext i1 %xor_ln67_343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1059 'zext' 'zext_ln169_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_345)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1060 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_345)   --->   "%xor_ln67_344 = xor i1 %tmp_1045, i1 %tmp_1219" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1061 'xor' 'xor_ln67_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_345 = xor i1 %xor_ln67_344, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1062 'xor' 'xor_ln67_345' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln169_302 = zext i1 %xor_ln67_345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1063 'zext' 'zext_ln169_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1064 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_346 = xor i1 %tmp_1047, i1 %tmp_1220" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1065 'xor' 'xor_ln67_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_347 = xor i1 %xor_ln67_346, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1066 'xor' 'xor_ln67_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%zext_ln169_303 = zext i1 %xor_ln67_347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1067 'zext' 'zext_ln169_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1068 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_348 = xor i1 %tmp_1049, i1 %tmp_1221" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1069 'xor' 'xor_ln67_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_349 = xor i1 %xor_ln67_348, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1070 'xor' 'xor_ln67_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%zext_ln169_304 = zext i1 %xor_ln67_349" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1071 'zext' 'zext_ln169_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1072 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_350 = xor i1 %tmp_1051, i1 %tmp_1222" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1073 'xor' 'xor_ln67_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_351 = xor i1 %xor_ln67_350, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1074 'xor' 'xor_ln67_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%zext_ln169_305 = zext i1 %xor_ln67_351" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1075 'zext' 'zext_ln169_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1076 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_352 = xor i1 %tmp_1053, i1 %tmp_1223" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1077 'xor' 'xor_ln67_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_353 = xor i1 %xor_ln67_352, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1078 'xor' 'xor_ln67_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%zext_ln169_306 = zext i1 %xor_ln67_353" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1079 'zext' 'zext_ln169_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1080 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_354 = xor i1 %tmp_1055, i1 %tmp_1224" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1081 'xor' 'xor_ln67_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_355 = xor i1 %xor_ln67_354, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1082 'xor' 'xor_ln67_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%zext_ln169_307 = zext i1 %xor_ln67_355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1083 'zext' 'zext_ln169_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1084 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_356 = xor i1 %tmp_1057, i1 %tmp_1225" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1085 'xor' 'xor_ln67_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_357 = xor i1 %xor_ln67_356, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1086 'xor' 'xor_ln67_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%zext_ln169_308 = zext i1 %xor_ln67_357" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1087 'zext' 'zext_ln169_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_359)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1088 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_359)   --->   "%xor_ln67_358 = xor i1 %tmp_1059, i1 %tmp_1226" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1089 'xor' 'xor_ln67_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_359 = xor i1 %xor_ln67_358, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1090 'xor' 'xor_ln67_359' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln169_309 = zext i1 %xor_ln67_359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1091 'zext' 'zext_ln169_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1092 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_360 = xor i1 %tmp_1061, i1 %tmp_1227" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1093 'xor' 'xor_ln67_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_361 = xor i1 %xor_ln67_360, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1094 'xor' 'xor_ln67_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%zext_ln169_310 = zext i1 %xor_ln67_361" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1095 'zext' 'zext_ln169_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1096 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_362 = xor i1 %tmp_1063, i1 %tmp_1228" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1097 'xor' 'xor_ln67_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_363 = xor i1 %xor_ln67_362, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1098 'xor' 'xor_ln67_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%zext_ln169_311 = zext i1 %xor_ln67_363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1099 'zext' 'zext_ln169_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1100 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_364 = xor i1 %tmp_1065, i1 %tmp_1229" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1101 'xor' 'xor_ln67_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_365 = xor i1 %xor_ln67_364, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1102 'xor' 'xor_ln67_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%zext_ln169_312 = zext i1 %xor_ln67_365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1103 'zext' 'zext_ln169_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1104 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_366 = xor i1 %tmp_1067, i1 %tmp_1230" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1105 'xor' 'xor_ln67_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_367 = xor i1 %xor_ln67_366, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1106 'xor' 'xor_ln67_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%zext_ln169_313 = zext i1 %xor_ln67_367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1107 'zext' 'zext_ln169_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1108 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_368 = xor i1 %tmp_1069, i1 %tmp_1231" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1109 'xor' 'xor_ln67_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_369 = xor i1 %xor_ln67_368, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1110 'xor' 'xor_ln67_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%zext_ln169_314 = zext i1 %xor_ln67_369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1111 'zext' 'zext_ln169_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1112 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_370 = xor i1 %tmp_1071, i1 %tmp_1232" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1113 'xor' 'xor_ln67_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_371 = xor i1 %xor_ln67_370, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1114 'xor' 'xor_ln67_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%zext_ln169_315 = zext i1 %xor_ln67_371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1115 'zext' 'zext_ln169_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1116 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_372 = xor i1 %tmp_1073, i1 %tmp_1233" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1117 'xor' 'xor_ln67_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_373 = xor i1 %xor_ln67_372, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1118 'xor' 'xor_ln67_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%zext_ln169_316 = zext i1 %xor_ln67_373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1119 'zext' 'zext_ln169_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1120 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_374 = xor i1 %tmp_1075, i1 %tmp_1234" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1121 'xor' 'xor_ln67_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_375 = xor i1 %xor_ln67_374, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1122 'xor' 'xor_ln67_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%zext_ln169_317 = zext i1 %xor_ln67_375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1123 'zext' 'zext_ln169_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1124 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_376 = xor i1 %tmp_1077, i1 %tmp_1235" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1125 'xor' 'xor_ln67_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_377 = xor i1 %xor_ln67_376, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1126 'xor' 'xor_ln67_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%zext_ln169_318 = zext i1 %xor_ln67_377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1127 'zext' 'zext_ln169_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1128 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_378 = xor i1 %tmp_1079, i1 %tmp_1236" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1129 'xor' 'xor_ln67_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_379 = xor i1 %xor_ln67_378, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1130 'xor' 'xor_ln67_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%zext_ln169_319 = zext i1 %xor_ln67_379" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1131 'zext' 'zext_ln169_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1132 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_380 = xor i1 %tmp_1081, i1 %tmp_1237" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1133 'xor' 'xor_ln67_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_381 = xor i1 %xor_ln67_380, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1134 'xor' 'xor_ln67_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%zext_ln169_320 = zext i1 %xor_ln67_381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1135 'zext' 'zext_ln169_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1136 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_382 = xor i1 %tmp_1083, i1 %tmp_1238" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1137 'xor' 'xor_ln67_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_383 = xor i1 %xor_ln67_382, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1138 'xor' 'xor_ln67_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%zext_ln169_321 = zext i1 %xor_ln67_383" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1139 'zext' 'zext_ln169_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_161 = add i2 %zext_ln169_305, i2 %zext_ln169_311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1140 'add' 'add_ln169_161' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1141 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_163 = add i2 %zext_ln169_300, i2 %zext_ln169_297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1141 'add' 'add_ln169_163' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_164 = add i2 %zext_ln169_294, i2 %zext_ln169_314" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1142 'add' 'add_ln169_164' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_167 = add i2 %zext_ln169_291, i2 %zext_ln169_312" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1143 'add' 'add_ln169_167' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_168 = add i2 %zext_ln169_316, i2 %zext_ln169_308" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1144 'add' 'add_ln169_168' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_170 = add i2 %zext_ln169_299, i2 %zext_ln169_301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1145 'add' 'add_ln169_170' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_171 = add i2 %zext_ln169_292, i2 %zext_ln169_290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1146 'add' 'add_ln169_171' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_175 = add i2 %zext_ln169_315, i2 %zext_ln169_321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1147 'add' 'add_ln169_175' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_176 = add i2 %zext_ln169_304, i2 %zext_ln169_317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1148 'add' 'add_ln169_176' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_178 = add i2 %zext_ln169_306, i2 %zext_ln169_320" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1149 'add' 'add_ln169_178' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_179 = add i2 %zext_ln169_318, i2 %zext_ln169_319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1150 'add' 'add_ln169_179' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_182 = add i2 %zext_ln169_303, i2 %zext_ln169_298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1151 'add' 'add_ln169_182' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1152 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_183 = add i2 %zext_ln169_295, i2 %zext_ln169_313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1152 'add' 'add_ln169_183' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1153 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_185 = add i2 %zext_ln169_310, i2 %zext_ln169_307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1153 'add' 'add_ln169_185' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_186 = add i2 %zext_ln169_302, i2 %zext_ln169_309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1154 'add' 'add_ln169_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1155 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_187 = add i2 %add_ln169_186, i2 %zext_ln169_293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1155 'add' 'add_ln169_187' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1156 [1/2] (3.25ns)   --->   "%wgt_37 = load i9 %p_ZL8weights3_6_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1156 'load' 'wgt_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%empty_1247 = trunc i32 %wgt_37" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1157 'trunc' 'empty_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_384 = xor i1 %trunc_ln108, i1 %empty_1247" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1158 'xor' 'xor_ln67_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_385 = xor i1 %xor_ln67_384, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1159 'xor' 'xor_ln67_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%zext_ln169_348 = zext i1 %xor_ln67_385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1160 'zext' 'zext_ln169_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1161 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_386 = xor i1 %tmp_1023, i1 %tmp_1239" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1162 'xor' 'xor_ln67_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_387 = xor i1 %xor_ln67_386, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1163 'xor' 'xor_ln67_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%zext_ln169_349 = zext i1 %xor_ln67_387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1164 'zext' 'zext_ln169_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1165 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_388 = xor i1 %tmp_1025, i1 %tmp_1240" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1166 'xor' 'xor_ln67_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_389 = xor i1 %xor_ln67_388, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1167 'xor' 'xor_ln67_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%zext_ln169_350 = zext i1 %xor_ln67_389" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1168 'zext' 'zext_ln169_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_391)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1169 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_391)   --->   "%xor_ln67_390 = xor i1 %tmp_1027, i1 %tmp_1241" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1170 'xor' 'xor_ln67_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_391 = xor i1 %xor_ln67_390, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1171 'xor' 'xor_ln67_391' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln169_351 = zext i1 %xor_ln67_391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1172 'zext' 'zext_ln169_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1173 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_392 = xor i1 %tmp_1029, i1 %tmp_1242" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1174 'xor' 'xor_ln67_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_393 = xor i1 %xor_ln67_392, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1175 'xor' 'xor_ln67_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%zext_ln169_352 = zext i1 %xor_ln67_393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1176 'zext' 'zext_ln169_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1177 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_394 = xor i1 %tmp_1031, i1 %tmp_1243" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1178 'xor' 'xor_ln67_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_395 = xor i1 %xor_ln67_394, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1179 'xor' 'xor_ln67_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%zext_ln169_353 = zext i1 %xor_ln67_395" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1180 'zext' 'zext_ln169_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1181 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_398 = xor i1 %tmp_1035, i1 %tmp_1245" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1182 'xor' 'xor_ln67_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_399 = xor i1 %xor_ln67_398, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1183 'xor' 'xor_ln67_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%zext_ln169_355 = zext i1 %xor_ln67_399" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1184 'zext' 'zext_ln169_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1185 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_400 = xor i1 %tmp_1037, i1 %tmp_1246" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1186 'xor' 'xor_ln67_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_401 = xor i1 %xor_ln67_400, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1187 'xor' 'xor_ln67_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%zext_ln169_356 = zext i1 %xor_ln67_401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1188 'zext' 'zext_ln169_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1189 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_402 = xor i1 %tmp_1039, i1 %tmp_1247" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1190 'xor' 'xor_ln67_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_403 = xor i1 %xor_ln67_402, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1191 'xor' 'xor_ln67_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%zext_ln169_357 = zext i1 %xor_ln67_403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1192 'zext' 'zext_ln169_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1193 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_404 = xor i1 %tmp_1041, i1 %tmp_1248" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1194 'xor' 'xor_ln67_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_405 = xor i1 %xor_ln67_404, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1195 'xor' 'xor_ln67_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%zext_ln169_358 = zext i1 %xor_ln67_405" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1196 'zext' 'zext_ln169_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1197 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_406 = xor i1 %tmp_1043, i1 %tmp_1249" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1198 'xor' 'xor_ln67_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_407 = xor i1 %xor_ln67_406, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1199 'xor' 'xor_ln67_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%zext_ln169_359 = zext i1 %xor_ln67_407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1200 'zext' 'zext_ln169_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_409)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1201 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_409)   --->   "%xor_ln67_408 = xor i1 1, i1 %tmp_1250" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1202 'xor' 'xor_ln67_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_409 = xor i1 %xor_ln67_408, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1203 'xor' 'xor_ln67_409' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln169_360 = zext i1 %xor_ln67_409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1204 'zext' 'zext_ln169_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1205 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_410 = xor i1 %tmp_1047, i1 %tmp_1251" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1206 'xor' 'xor_ln67_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_411 = xor i1 %xor_ln67_410, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1207 'xor' 'xor_ln67_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%zext_ln169_361 = zext i1 %xor_ln67_411" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1208 'zext' 'zext_ln169_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1209 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_412 = xor i1 %tmp_1049, i1 %tmp_1252" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1210 'xor' 'xor_ln67_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_413 = xor i1 %xor_ln67_412, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1211 'xor' 'xor_ln67_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%zext_ln169_362 = zext i1 %xor_ln67_413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1212 'zext' 'zext_ln169_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1213 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_414 = xor i1 %tmp_1051, i1 %tmp_1253" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1214 'xor' 'xor_ln67_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_415 = xor i1 %xor_ln67_414, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1215 'xor' 'xor_ln67_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%zext_ln169_363 = zext i1 %xor_ln67_415" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1216 'zext' 'zext_ln169_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1217 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_416 = xor i1 %tmp_1053, i1 %tmp_1254" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1218 'xor' 'xor_ln67_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_417 = xor i1 %xor_ln67_416, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1219 'xor' 'xor_ln67_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%zext_ln169_364 = zext i1 %xor_ln67_417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1220 'zext' 'zext_ln169_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1221 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_418 = xor i1 %tmp_1055, i1 %tmp_1255" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1222 'xor' 'xor_ln67_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_419 = xor i1 %xor_ln67_418, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1223 'xor' 'xor_ln67_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%zext_ln169_365 = zext i1 %xor_ln67_419" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1224 'zext' 'zext_ln169_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1225 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_420 = xor i1 %tmp_1057, i1 %tmp_1256" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1226 'xor' 'xor_ln67_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_421 = xor i1 %xor_ln67_420, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1227 'xor' 'xor_ln67_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%zext_ln169_366 = zext i1 %xor_ln67_421" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1228 'zext' 'zext_ln169_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_423)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1229 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_423)   --->   "%xor_ln67_422 = xor i1 %tmp_1059, i1 %tmp_1257" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1230 'xor' 'xor_ln67_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_423 = xor i1 %xor_ln67_422, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1231 'xor' 'xor_ln67_423' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln169_367 = zext i1 %xor_ln67_423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1232 'zext' 'zext_ln169_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1233 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_424 = xor i1 %tmp_1061, i1 %tmp_1258" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1234 'xor' 'xor_ln67_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_425 = xor i1 %xor_ln67_424, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1235 'xor' 'xor_ln67_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%zext_ln169_368 = zext i1 %xor_ln67_425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1236 'zext' 'zext_ln169_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1237 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_426 = xor i1 %tmp_1063, i1 %tmp_1259" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1238 'xor' 'xor_ln67_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_427 = xor i1 %xor_ln67_426, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1239 'xor' 'xor_ln67_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%zext_ln169_369 = zext i1 %xor_ln67_427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1240 'zext' 'zext_ln169_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1241 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_428 = xor i1 %tmp_1065, i1 %tmp_1260" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1242 'xor' 'xor_ln67_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_429 = xor i1 %xor_ln67_428, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1243 'xor' 'xor_ln67_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%zext_ln169_370 = zext i1 %xor_ln67_429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1244 'zext' 'zext_ln169_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1245 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_430 = xor i1 %tmp_1067, i1 %tmp_1261" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1246 'xor' 'xor_ln67_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_431 = xor i1 %xor_ln67_430, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1247 'xor' 'xor_ln67_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%zext_ln169_371 = zext i1 %xor_ln67_431" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1248 'zext' 'zext_ln169_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1249 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_432 = xor i1 %tmp_1069, i1 %tmp_1262" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1250 'xor' 'xor_ln67_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_433 = xor i1 %xor_ln67_432, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1251 'xor' 'xor_ln67_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%zext_ln169_372 = zext i1 %xor_ln67_433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1252 'zext' 'zext_ln169_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1253 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_434 = xor i1 %tmp_1071, i1 %tmp_1263" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1254 'xor' 'xor_ln67_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_435 = xor i1 %xor_ln67_434, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1255 'xor' 'xor_ln67_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%zext_ln169_373 = zext i1 %xor_ln67_435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1256 'zext' 'zext_ln169_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1257 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_436 = xor i1 %tmp_1073, i1 %tmp_1264" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1258 'xor' 'xor_ln67_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_437 = xor i1 %xor_ln67_436, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1259 'xor' 'xor_ln67_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%zext_ln169_374 = zext i1 %xor_ln67_437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1260 'zext' 'zext_ln169_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1261 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_438 = xor i1 %tmp_1075, i1 %tmp_1265" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1262 'xor' 'xor_ln67_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_439 = xor i1 %xor_ln67_438, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1263 'xor' 'xor_ln67_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%zext_ln169_375 = zext i1 %xor_ln67_439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1264 'zext' 'zext_ln169_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1265 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_440 = xor i1 %tmp_1077, i1 %tmp_1266" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1266 'xor' 'xor_ln67_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_441 = xor i1 %xor_ln67_440, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1267 'xor' 'xor_ln67_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%zext_ln169_376 = zext i1 %xor_ln67_441" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1268 'zext' 'zext_ln169_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1269 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_442 = xor i1 %tmp_1079, i1 %tmp_1267" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1270 'xor' 'xor_ln67_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_443 = xor i1 %xor_ln67_442, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1271 'xor' 'xor_ln67_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%zext_ln169_377 = zext i1 %xor_ln67_443" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1272 'zext' 'zext_ln169_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1273 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_444 = xor i1 %tmp_1081, i1 %tmp_1268" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1274 'xor' 'xor_ln67_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_445 = xor i1 %xor_ln67_444, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1275 'xor' 'xor_ln67_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%zext_ln169_378 = zext i1 %xor_ln67_445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1276 'zext' 'zext_ln169_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1277 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_446 = xor i1 %tmp_1083, i1 %tmp_1269" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1278 'xor' 'xor_ln67_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_447 = xor i1 %xor_ln67_446, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1279 'xor' 'xor_ln67_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%zext_ln169_379 = zext i1 %xor_ln67_447" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1280 'zext' 'zext_ln169_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_193 = add i2 %zext_ln169_363, i2 %zext_ln169_369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1281 'add' 'add_ln169_193' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1282 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_195 = add i2 %zext_ln169_358, i2 %zext_ln169_355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1282 'add' 'add_ln169_195' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_196 = add i2 %zext_ln169_352, i2 %zext_ln169_372" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1283 'add' 'add_ln169_196' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_199 = add i2 %zext_ln169_349, i2 %zext_ln169_370" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1284 'add' 'add_ln169_199' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_200 = add i2 %zext_ln169_374, i2 %zext_ln169_366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1285 'add' 'add_ln169_200' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1286 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_202 = add i2 %zext_ln169_357, i2 %zext_ln169_359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1286 'add' 'add_ln169_202' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_203 = add i2 %zext_ln169_350, i2 %zext_ln169_348" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1287 'add' 'add_ln169_203' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_207 = add i2 %zext_ln169_373, i2 %zext_ln169_379" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1288 'add' 'add_ln169_207' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1289 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_208 = add i2 %zext_ln169_362, i2 %zext_ln169_375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1289 'add' 'add_ln169_208' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_210 = add i2 %zext_ln169_364, i2 %zext_ln169_378" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1290 'add' 'add_ln169_210' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_211 = add i2 %zext_ln169_376, i2 %zext_ln169_377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1291 'add' 'add_ln169_211' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_214 = add i2 %zext_ln169_361, i2 %zext_ln169_356" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1292 'add' 'add_ln169_214' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_215 = add i2 %zext_ln169_353, i2 %zext_ln169_371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1293 'add' 'add_ln169_215' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_217 = add i2 %zext_ln169_368, i2 %zext_ln169_365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1294 'add' 'add_ln169_217' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_218 = add i2 %zext_ln169_360, i2 %zext_ln169_367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1295 'add' 'add_ln169_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1296 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_219 = add i2 %add_ln169_218, i2 %zext_ln169_351" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1296 'add' 'add_ln169_219' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1297 [1/2] (3.25ns)   --->   "%wgt_38 = load i9 %p_ZL8weights3_7_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1297 'load' 'wgt_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%empty_1248 = trunc i32 %wgt_38" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1298 'trunc' 'empty_1248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_448 = xor i1 %trunc_ln108, i1 %empty_1248" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1299 'xor' 'xor_ln67_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_449 = xor i1 %xor_ln67_448, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1300 'xor' 'xor_ln67_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%zext_ln169_406 = zext i1 %xor_ln67_449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1301 'zext' 'zext_ln169_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1302 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_450 = xor i1 %tmp_1023, i1 %tmp_1270" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1303 'xor' 'xor_ln67_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_451 = xor i1 %xor_ln67_450, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1304 'xor' 'xor_ln67_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%zext_ln169_407 = zext i1 %xor_ln67_451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1305 'zext' 'zext_ln169_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1306 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_452 = xor i1 %tmp_1025, i1 %tmp_1271" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1307 'xor' 'xor_ln67_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_453 = xor i1 %xor_ln67_452, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1308 'xor' 'xor_ln67_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%zext_ln169_408 = zext i1 %xor_ln67_453" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1309 'zext' 'zext_ln169_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_455)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1310 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_455)   --->   "%xor_ln67_454 = xor i1 %tmp_1027, i1 %tmp_1272" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1311 'xor' 'xor_ln67_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_455 = xor i1 %xor_ln67_454, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1312 'xor' 'xor_ln67_455' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln169_409 = zext i1 %xor_ln67_455" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1313 'zext' 'zext_ln169_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1314 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_456 = xor i1 %tmp_1029, i1 %tmp_1273" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1315 'xor' 'xor_ln67_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_457 = xor i1 %xor_ln67_456, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1316 'xor' 'xor_ln67_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%zext_ln169_410 = zext i1 %xor_ln67_457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1317 'zext' 'zext_ln169_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1318 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_458 = xor i1 %tmp_1031, i1 %tmp_1274" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1319 'xor' 'xor_ln67_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_459 = xor i1 %xor_ln67_458, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1320 'xor' 'xor_ln67_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%zext_ln169_411 = zext i1 %xor_ln67_459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1321 'zext' 'zext_ln169_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1322 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_462 = xor i1 %tmp_1035, i1 %tmp_1276" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1323 'xor' 'xor_ln67_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_463 = xor i1 %xor_ln67_462, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1324 'xor' 'xor_ln67_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%zext_ln169_413 = zext i1 %xor_ln67_463" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1325 'zext' 'zext_ln169_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1326 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_464 = xor i1 %tmp_1037, i1 %tmp_1277" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1327 'xor' 'xor_ln67_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_465 = xor i1 %xor_ln67_464, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1328 'xor' 'xor_ln67_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%zext_ln169_414 = zext i1 %xor_ln67_465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1329 'zext' 'zext_ln169_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1330 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_466 = xor i1 %tmp_1039, i1 %tmp_1278" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1331 'xor' 'xor_ln67_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_467 = xor i1 %xor_ln67_466, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1332 'xor' 'xor_ln67_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%zext_ln169_415 = zext i1 %xor_ln67_467" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1333 'zext' 'zext_ln169_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1334 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_468 = xor i1 %tmp_1041, i1 %tmp_1279" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1335 'xor' 'xor_ln67_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_469 = xor i1 %xor_ln67_468, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1336 'xor' 'xor_ln67_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%zext_ln169_416 = zext i1 %xor_ln67_469" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1337 'zext' 'zext_ln169_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1338 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_470 = xor i1 %tmp_1043, i1 %tmp_1280" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1339 'xor' 'xor_ln67_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_471 = xor i1 %xor_ln67_470, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1340 'xor' 'xor_ln67_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%zext_ln169_417 = zext i1 %xor_ln67_471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1341 'zext' 'zext_ln169_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_473)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1342 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_473)   --->   "%xor_ln67_472 = xor i1 1, i1 %tmp_1281" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1343 'xor' 'xor_ln67_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_473 = xor i1 %xor_ln67_472, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1344 'xor' 'xor_ln67_473' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln169_418 = zext i1 %xor_ln67_473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1345 'zext' 'zext_ln169_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1346 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_474 = xor i1 %tmp_1047, i1 %tmp_1282" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1347 'xor' 'xor_ln67_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_475 = xor i1 %xor_ln67_474, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1348 'xor' 'xor_ln67_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%zext_ln169_419 = zext i1 %xor_ln67_475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1349 'zext' 'zext_ln169_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1350 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_476 = xor i1 %tmp_1049, i1 %tmp_1283" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1351 'xor' 'xor_ln67_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_477 = xor i1 %xor_ln67_476, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1352 'xor' 'xor_ln67_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%zext_ln169_420 = zext i1 %xor_ln67_477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1353 'zext' 'zext_ln169_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1354 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_478 = xor i1 %tmp_1051, i1 %tmp_1284" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1355 'xor' 'xor_ln67_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_479 = xor i1 %xor_ln67_478, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1356 'xor' 'xor_ln67_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%zext_ln169_421 = zext i1 %xor_ln67_479" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1357 'zext' 'zext_ln169_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1358 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_480 = xor i1 %tmp_1053, i1 %tmp_1285" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1359 'xor' 'xor_ln67_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_481 = xor i1 %xor_ln67_480, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1360 'xor' 'xor_ln67_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%zext_ln169_422 = zext i1 %xor_ln67_481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1361 'zext' 'zext_ln169_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1362 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_482 = xor i1 %tmp_1055, i1 %tmp_1286" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1363 'xor' 'xor_ln67_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_483 = xor i1 %xor_ln67_482, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1364 'xor' 'xor_ln67_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%zext_ln169_423 = zext i1 %xor_ln67_483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1365 'zext' 'zext_ln169_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1366 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_484 = xor i1 %tmp_1057, i1 %tmp_1287" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1367 'xor' 'xor_ln67_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_485 = xor i1 %xor_ln67_484, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1368 'xor' 'xor_ln67_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%zext_ln169_424 = zext i1 %xor_ln67_485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1369 'zext' 'zext_ln169_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_487)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1370 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_487)   --->   "%xor_ln67_486 = xor i1 %tmp_1059, i1 %tmp_1288" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1371 'xor' 'xor_ln67_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_487 = xor i1 %xor_ln67_486, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1372 'xor' 'xor_ln67_487' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln169_425 = zext i1 %xor_ln67_487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1373 'zext' 'zext_ln169_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1374 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_488 = xor i1 %tmp_1061, i1 %tmp_1289" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1375 'xor' 'xor_ln67_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_489 = xor i1 %xor_ln67_488, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1376 'xor' 'xor_ln67_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%zext_ln169_426 = zext i1 %xor_ln67_489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1377 'zext' 'zext_ln169_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1378 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_490 = xor i1 %tmp_1063, i1 %tmp_1290" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1379 'xor' 'xor_ln67_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_491 = xor i1 %xor_ln67_490, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1380 'xor' 'xor_ln67_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%zext_ln169_427 = zext i1 %xor_ln67_491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1381 'zext' 'zext_ln169_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1382 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_492 = xor i1 %tmp_1065, i1 %tmp_1291" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1383 'xor' 'xor_ln67_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_493 = xor i1 %xor_ln67_492, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1384 'xor' 'xor_ln67_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%zext_ln169_428 = zext i1 %xor_ln67_493" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1385 'zext' 'zext_ln169_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%tmp_1292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1386 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_494 = xor i1 %tmp_1067, i1 %tmp_1292" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1387 'xor' 'xor_ln67_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_495 = xor i1 %xor_ln67_494, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1388 'xor' 'xor_ln67_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%zext_ln169_429 = zext i1 %xor_ln67_495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1389 'zext' 'zext_ln169_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%tmp_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1390 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_496 = xor i1 %tmp_1069, i1 %tmp_1293" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1391 'xor' 'xor_ln67_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_497 = xor i1 %xor_ln67_496, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1392 'xor' 'xor_ln67_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%zext_ln169_430 = zext i1 %xor_ln67_497" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1393 'zext' 'zext_ln169_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1394 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_498 = xor i1 %tmp_1071, i1 %tmp_1294" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1395 'xor' 'xor_ln67_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_499 = xor i1 %xor_ln67_498, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1396 'xor' 'xor_ln67_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%zext_ln169_431 = zext i1 %xor_ln67_499" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1397 'zext' 'zext_ln169_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1398 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_500 = xor i1 %tmp_1073, i1 %tmp_1295" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1399 'xor' 'xor_ln67_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_501 = xor i1 %xor_ln67_500, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1400 'xor' 'xor_ln67_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%zext_ln169_432 = zext i1 %xor_ln67_501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1401 'zext' 'zext_ln169_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1402 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_502 = xor i1 %tmp_1075, i1 %tmp_1296" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1403 'xor' 'xor_ln67_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_503 = xor i1 %xor_ln67_502, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1404 'xor' 'xor_ln67_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%zext_ln169_433 = zext i1 %xor_ln67_503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1405 'zext' 'zext_ln169_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1406 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_504 = xor i1 %tmp_1077, i1 %tmp_1297" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1407 'xor' 'xor_ln67_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_505 = xor i1 %xor_ln67_504, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1408 'xor' 'xor_ln67_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%zext_ln169_434 = zext i1 %xor_ln67_505" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1409 'zext' 'zext_ln169_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%tmp_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1410 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_506 = xor i1 %tmp_1079, i1 %tmp_1298" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1411 'xor' 'xor_ln67_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_507 = xor i1 %xor_ln67_506, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1412 'xor' 'xor_ln67_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%zext_ln169_435 = zext i1 %xor_ln67_507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1413 'zext' 'zext_ln169_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%tmp_1299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1414 'bitselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_508 = xor i1 %tmp_1081, i1 %tmp_1299" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1415 'xor' 'xor_ln67_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_509 = xor i1 %xor_ln67_508, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1416 'xor' 'xor_ln67_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%zext_ln169_436 = zext i1 %xor_ln67_509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1417 'zext' 'zext_ln169_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1418 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_510 = xor i1 %tmp_1083, i1 %tmp_1300" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1419 'xor' 'xor_ln67_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_511 = xor i1 %xor_ln67_510, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1420 'xor' 'xor_ln67_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%zext_ln169_437 = zext i1 %xor_ln67_511" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1421 'zext' 'zext_ln169_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_225 = add i2 %zext_ln169_421, i2 %zext_ln169_427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1422 'add' 'add_ln169_225' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_227 = add i2 %zext_ln169_416, i2 %zext_ln169_413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1423 'add' 'add_ln169_227' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_228 = add i2 %zext_ln169_410, i2 %zext_ln169_430" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1424 'add' 'add_ln169_228' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_231 = add i2 %zext_ln169_407, i2 %zext_ln169_428" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1425 'add' 'add_ln169_231' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_232 = add i2 %zext_ln169_432, i2 %zext_ln169_424" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1426 'add' 'add_ln169_232' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_234 = add i2 %zext_ln169_415, i2 %zext_ln169_417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1427 'add' 'add_ln169_234' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_235 = add i2 %zext_ln169_408, i2 %zext_ln169_406" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1428 'add' 'add_ln169_235' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_239 = add i2 %zext_ln169_431, i2 %zext_ln169_437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1429 'add' 'add_ln169_239' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_240 = add i2 %zext_ln169_420, i2 %zext_ln169_433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1430 'add' 'add_ln169_240' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_242 = add i2 %zext_ln169_422, i2 %zext_ln169_436" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1431 'add' 'add_ln169_242' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_243 = add i2 %zext_ln169_434, i2 %zext_ln169_435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1432 'add' 'add_ln169_243' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_246 = add i2 %zext_ln169_419, i2 %zext_ln169_414" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1433 'add' 'add_ln169_246' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_247 = add i2 %zext_ln169_411, i2 %zext_ln169_429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1434 'add' 'add_ln169_247' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_249 = add i2 %zext_ln169_426, i2 %zext_ln169_423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1435 'add' 'add_ln169_249' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_250 = add i2 %zext_ln169_418, i2 %zext_ln169_425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1436 'add' 'add_ln169_250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1437 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_251 = add i2 %add_ln169_250, i2 %zext_ln169_409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1437 'add' 'add_ln169_251' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1438 [1/2] (3.25ns)   --->   "%wgt_39 = load i9 %p_ZL8weights3_8_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1438 'load' 'wgt_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%empty_1249 = trunc i32 %wgt_39" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1439 'trunc' 'empty_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_512 = xor i1 %trunc_ln108, i1 %empty_1249" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1440 'xor' 'xor_ln67_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_513 = xor i1 %xor_ln67_512, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1441 'xor' 'xor_ln67_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%zext_ln169_464 = zext i1 %xor_ln67_513" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1442 'zext' 'zext_ln169_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%tmp_1301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1443 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_514 = xor i1 %tmp_1023, i1 %tmp_1301" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1444 'xor' 'xor_ln67_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_515 = xor i1 %xor_ln67_514, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1445 'xor' 'xor_ln67_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%zext_ln169_465 = zext i1 %xor_ln67_515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1446 'zext' 'zext_ln169_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1447 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_516 = xor i1 %tmp_1025, i1 %tmp_1302" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1448 'xor' 'xor_ln67_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_517 = xor i1 %xor_ln67_516, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1449 'xor' 'xor_ln67_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%zext_ln169_466 = zext i1 %xor_ln67_517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1450 'zext' 'zext_ln169_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_519)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1451 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_519)   --->   "%xor_ln67_518 = xor i1 %tmp_1027, i1 %tmp_1303" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1452 'xor' 'xor_ln67_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_519 = xor i1 %xor_ln67_518, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1453 'xor' 'xor_ln67_519' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln169_467 = zext i1 %xor_ln67_519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1454 'zext' 'zext_ln169_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1455 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_520 = xor i1 %tmp_1029, i1 %tmp_1304" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1456 'xor' 'xor_ln67_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_521 = xor i1 %xor_ln67_520, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1457 'xor' 'xor_ln67_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%zext_ln169_468 = zext i1 %xor_ln67_521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1458 'zext' 'zext_ln169_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1459 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_522 = xor i1 %tmp_1031, i1 %tmp_1305" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1460 'xor' 'xor_ln67_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_523 = xor i1 %xor_ln67_522, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1461 'xor' 'xor_ln67_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%zext_ln169_469 = zext i1 %xor_ln67_523" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1462 'zext' 'zext_ln169_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1463 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_526 = xor i1 %tmp_1035, i1 %tmp_1307" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1464 'xor' 'xor_ln67_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_527 = xor i1 %xor_ln67_526, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1465 'xor' 'xor_ln67_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%zext_ln169_471 = zext i1 %xor_ln67_527" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1466 'zext' 'zext_ln169_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1467 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_528 = xor i1 %tmp_1037, i1 %tmp_1308" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1468 'xor' 'xor_ln67_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_529 = xor i1 %xor_ln67_528, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1469 'xor' 'xor_ln67_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%zext_ln169_472 = zext i1 %xor_ln67_529" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1470 'zext' 'zext_ln169_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1471 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_530 = xor i1 %tmp_1039, i1 %tmp_1309" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1472 'xor' 'xor_ln67_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_531 = xor i1 %xor_ln67_530, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1473 'xor' 'xor_ln67_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%zext_ln169_473 = zext i1 %xor_ln67_531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1474 'zext' 'zext_ln169_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1475 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_532 = xor i1 %tmp_1041, i1 %tmp_1310" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1476 'xor' 'xor_ln67_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_533 = xor i1 %xor_ln67_532, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1477 'xor' 'xor_ln67_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%zext_ln169_474 = zext i1 %xor_ln67_533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1478 'zext' 'zext_ln169_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1479 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_534 = xor i1 %tmp_1043, i1 %tmp_1311" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1480 'xor' 'xor_ln67_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_535 = xor i1 %xor_ln67_534, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1481 'xor' 'xor_ln67_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%zext_ln169_475 = zext i1 %xor_ln67_535" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1482 'zext' 'zext_ln169_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_537)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1483 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_537)   --->   "%xor_ln67_536 = xor i1 1, i1 %tmp_1312" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1484 'xor' 'xor_ln67_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_537 = xor i1 %xor_ln67_536, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1485 'xor' 'xor_ln67_537' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln169_476 = zext i1 %xor_ln67_537" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1486 'zext' 'zext_ln169_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1487 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_538 = xor i1 %tmp_1047, i1 %tmp_1313" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1488 'xor' 'xor_ln67_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_539 = xor i1 %xor_ln67_538, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1489 'xor' 'xor_ln67_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%zext_ln169_477 = zext i1 %xor_ln67_539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1490 'zext' 'zext_ln169_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1491 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_540 = xor i1 %tmp_1049, i1 %tmp_1314" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1492 'xor' 'xor_ln67_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_541 = xor i1 %xor_ln67_540, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1493 'xor' 'xor_ln67_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%zext_ln169_478 = zext i1 %xor_ln67_541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1494 'zext' 'zext_ln169_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1495 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_542 = xor i1 %tmp_1051, i1 %tmp_1315" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1496 'xor' 'xor_ln67_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_543 = xor i1 %xor_ln67_542, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1497 'xor' 'xor_ln67_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%zext_ln169_479 = zext i1 %xor_ln67_543" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1498 'zext' 'zext_ln169_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1499 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_544 = xor i1 %tmp_1053, i1 %tmp_1316" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1500 'xor' 'xor_ln67_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_545 = xor i1 %xor_ln67_544, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1501 'xor' 'xor_ln67_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%zext_ln169_480 = zext i1 %xor_ln67_545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1502 'zext' 'zext_ln169_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1503 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_546 = xor i1 %tmp_1055, i1 %tmp_1317" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1504 'xor' 'xor_ln67_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_547 = xor i1 %xor_ln67_546, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1505 'xor' 'xor_ln67_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%zext_ln169_481 = zext i1 %xor_ln67_547" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1506 'zext' 'zext_ln169_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1507 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_548 = xor i1 %tmp_1057, i1 %tmp_1318" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1508 'xor' 'xor_ln67_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_549 = xor i1 %xor_ln67_548, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1509 'xor' 'xor_ln67_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%zext_ln169_482 = zext i1 %xor_ln67_549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1510 'zext' 'zext_ln169_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_551)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1511 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_551)   --->   "%xor_ln67_550 = xor i1 %tmp_1059, i1 %tmp_1319" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1512 'xor' 'xor_ln67_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_551 = xor i1 %xor_ln67_550, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1513 'xor' 'xor_ln67_551' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln169_483 = zext i1 %xor_ln67_551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1514 'zext' 'zext_ln169_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1515 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_552 = xor i1 %tmp_1061, i1 %tmp_1320" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1516 'xor' 'xor_ln67_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_553 = xor i1 %xor_ln67_552, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1517 'xor' 'xor_ln67_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%zext_ln169_484 = zext i1 %xor_ln67_553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1518 'zext' 'zext_ln169_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1519 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_554 = xor i1 %tmp_1063, i1 %tmp_1321" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1520 'xor' 'xor_ln67_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_555 = xor i1 %xor_ln67_554, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1521 'xor' 'xor_ln67_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%zext_ln169_485 = zext i1 %xor_ln67_555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1522 'zext' 'zext_ln169_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1523 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_556 = xor i1 %tmp_1065, i1 %tmp_1322" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1524 'xor' 'xor_ln67_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_557 = xor i1 %xor_ln67_556, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1525 'xor' 'xor_ln67_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%zext_ln169_486 = zext i1 %xor_ln67_557" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1526 'zext' 'zext_ln169_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1527 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_558 = xor i1 %tmp_1067, i1 %tmp_1323" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1528 'xor' 'xor_ln67_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_559 = xor i1 %xor_ln67_558, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1529 'xor' 'xor_ln67_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%zext_ln169_487 = zext i1 %xor_ln67_559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1530 'zext' 'zext_ln169_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1531 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_560 = xor i1 %tmp_1069, i1 %tmp_1324" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1532 'xor' 'xor_ln67_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_561 = xor i1 %xor_ln67_560, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1533 'xor' 'xor_ln67_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%zext_ln169_488 = zext i1 %xor_ln67_561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1534 'zext' 'zext_ln169_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1535 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_562 = xor i1 %tmp_1071, i1 %tmp_1325" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1536 'xor' 'xor_ln67_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_563 = xor i1 %xor_ln67_562, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1537 'xor' 'xor_ln67_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%zext_ln169_489 = zext i1 %xor_ln67_563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1538 'zext' 'zext_ln169_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1539 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_564 = xor i1 %tmp_1073, i1 %tmp_1326" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1540 'xor' 'xor_ln67_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_565 = xor i1 %xor_ln67_564, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1541 'xor' 'xor_ln67_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%zext_ln169_490 = zext i1 %xor_ln67_565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1542 'zext' 'zext_ln169_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1543 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_566 = xor i1 %tmp_1075, i1 %tmp_1327" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1544 'xor' 'xor_ln67_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_567 = xor i1 %xor_ln67_566, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1545 'xor' 'xor_ln67_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%zext_ln169_491 = zext i1 %xor_ln67_567" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1546 'zext' 'zext_ln169_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1547 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_568 = xor i1 %tmp_1077, i1 %tmp_1328" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1548 'xor' 'xor_ln67_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_569 = xor i1 %xor_ln67_568, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1549 'xor' 'xor_ln67_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%zext_ln169_492 = zext i1 %xor_ln67_569" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1550 'zext' 'zext_ln169_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1551 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_570 = xor i1 %tmp_1079, i1 %tmp_1329" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1552 'xor' 'xor_ln67_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_571 = xor i1 %xor_ln67_570, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1553 'xor' 'xor_ln67_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%zext_ln169_493 = zext i1 %xor_ln67_571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1554 'zext' 'zext_ln169_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1555 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_572 = xor i1 %tmp_1081, i1 %tmp_1330" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1556 'xor' 'xor_ln67_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_573 = xor i1 %xor_ln67_572, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1557 'xor' 'xor_ln67_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%zext_ln169_494 = zext i1 %xor_ln67_573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1558 'zext' 'zext_ln169_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1559 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_574 = xor i1 %tmp_1083, i1 %tmp_1331" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1560 'xor' 'xor_ln67_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_575 = xor i1 %xor_ln67_574, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1561 'xor' 'xor_ln67_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%zext_ln169_495 = zext i1 %xor_ln67_575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1562 'zext' 'zext_ln169_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_257 = add i2 %zext_ln169_479, i2 %zext_ln169_485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1563 'add' 'add_ln169_257' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1564 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_259 = add i2 %zext_ln169_474, i2 %zext_ln169_471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1564 'add' 'add_ln169_259' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_260 = add i2 %zext_ln169_468, i2 %zext_ln169_488" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1565 'add' 'add_ln169_260' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_263 = add i2 %zext_ln169_465, i2 %zext_ln169_486" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1566 'add' 'add_ln169_263' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_264 = add i2 %zext_ln169_490, i2 %zext_ln169_482" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1567 'add' 'add_ln169_264' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_266 = add i2 %zext_ln169_473, i2 %zext_ln169_475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1568 'add' 'add_ln169_266' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_267 = add i2 %zext_ln169_466, i2 %zext_ln169_464" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1569 'add' 'add_ln169_267' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_271 = add i2 %zext_ln169_489, i2 %zext_ln169_495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1570 'add' 'add_ln169_271' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_272 = add i2 %zext_ln169_478, i2 %zext_ln169_491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1571 'add' 'add_ln169_272' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_274 = add i2 %zext_ln169_480, i2 %zext_ln169_494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1572 'add' 'add_ln169_274' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_275 = add i2 %zext_ln169_492, i2 %zext_ln169_493" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1573 'add' 'add_ln169_275' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_278 = add i2 %zext_ln169_477, i2 %zext_ln169_472" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1574 'add' 'add_ln169_278' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_279 = add i2 %zext_ln169_469, i2 %zext_ln169_487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1575 'add' 'add_ln169_279' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1576 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_281 = add i2 %zext_ln169_484, i2 %zext_ln169_481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1576 'add' 'add_ln169_281' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_282 = add i2 %zext_ln169_476, i2 %zext_ln169_483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1577 'add' 'add_ln169_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1578 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_283 = add i2 %add_ln169_282, i2 %zext_ln169_467" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1578 'add' 'add_ln169_283' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1579 [1/2] (3.25ns)   --->   "%wgt_40 = load i9 %p_ZL8weights3_9_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1579 'load' 'wgt_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%empty_1250 = trunc i32 %wgt_40" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1580 'trunc' 'empty_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_576 = xor i1 %trunc_ln108, i1 %empty_1250" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1581 'xor' 'xor_ln67_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_577 = xor i1 %xor_ln67_576, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1582 'xor' 'xor_ln67_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%zext_ln169_522 = zext i1 %xor_ln67_577" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1583 'zext' 'zext_ln169_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1584 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_578 = xor i1 %tmp_1023, i1 %tmp_1332" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1585 'xor' 'xor_ln67_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_579 = xor i1 %xor_ln67_578, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1586 'xor' 'xor_ln67_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%zext_ln169_523 = zext i1 %xor_ln67_579" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1587 'zext' 'zext_ln169_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1588 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_580 = xor i1 %tmp_1025, i1 %tmp_1333" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1589 'xor' 'xor_ln67_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_581 = xor i1 %xor_ln67_580, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1590 'xor' 'xor_ln67_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%zext_ln169_524 = zext i1 %xor_ln67_581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1591 'zext' 'zext_ln169_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_583)   --->   "%tmp_1334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1592 'bitselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_583)   --->   "%xor_ln67_582 = xor i1 %tmp_1027, i1 %tmp_1334" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1593 'xor' 'xor_ln67_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_583 = xor i1 %xor_ln67_582, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1594 'xor' 'xor_ln67_583' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln169_525 = zext i1 %xor_ln67_583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1595 'zext' 'zext_ln169_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1596 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_584 = xor i1 %tmp_1029, i1 %tmp_1335" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1597 'xor' 'xor_ln67_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_585 = xor i1 %xor_ln67_584, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1598 'xor' 'xor_ln67_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%zext_ln169_526 = zext i1 %xor_ln67_585" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1599 'zext' 'zext_ln169_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%tmp_1336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1600 'bitselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_586 = xor i1 %tmp_1031, i1 %tmp_1336" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1601 'xor' 'xor_ln67_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_587 = xor i1 %xor_ln67_586, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1602 'xor' 'xor_ln67_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%zext_ln169_527 = zext i1 %xor_ln67_587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1603 'zext' 'zext_ln169_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%tmp_1338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1604 'bitselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_590 = xor i1 %tmp_1035, i1 %tmp_1338" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1605 'xor' 'xor_ln67_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_591 = xor i1 %xor_ln67_590, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1606 'xor' 'xor_ln67_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%zext_ln169_529 = zext i1 %xor_ln67_591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1607 'zext' 'zext_ln169_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%tmp_1339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1608 'bitselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_592 = xor i1 %tmp_1037, i1 %tmp_1339" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1609 'xor' 'xor_ln67_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_593 = xor i1 %xor_ln67_592, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1610 'xor' 'xor_ln67_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%zext_ln169_530 = zext i1 %xor_ln67_593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1611 'zext' 'zext_ln169_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%tmp_1340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1612 'bitselect' 'tmp_1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_594 = xor i1 %tmp_1039, i1 %tmp_1340" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1613 'xor' 'xor_ln67_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_595 = xor i1 %xor_ln67_594, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1614 'xor' 'xor_ln67_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%zext_ln169_531 = zext i1 %xor_ln67_595" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1615 'zext' 'zext_ln169_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%tmp_1341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1616 'bitselect' 'tmp_1341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_596 = xor i1 %tmp_1041, i1 %tmp_1341" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1617 'xor' 'xor_ln67_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_597 = xor i1 %xor_ln67_596, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1618 'xor' 'xor_ln67_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%zext_ln169_532 = zext i1 %xor_ln67_597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1619 'zext' 'zext_ln169_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1620 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_598 = xor i1 %tmp_1043, i1 %tmp_1342" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1621 'xor' 'xor_ln67_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_599 = xor i1 %xor_ln67_598, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1622 'xor' 'xor_ln67_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%zext_ln169_533 = zext i1 %xor_ln67_599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1623 'zext' 'zext_ln169_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_601)   --->   "%tmp_1343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1624 'bitselect' 'tmp_1343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_601)   --->   "%xor_ln67_600 = xor i1 1, i1 %tmp_1343" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1625 'xor' 'xor_ln67_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_601 = xor i1 %xor_ln67_600, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1626 'xor' 'xor_ln67_601' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln169_534 = zext i1 %xor_ln67_601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1627 'zext' 'zext_ln169_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%tmp_1344 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1628 'bitselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_602 = xor i1 %tmp_1047, i1 %tmp_1344" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1629 'xor' 'xor_ln67_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_603 = xor i1 %xor_ln67_602, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1630 'xor' 'xor_ln67_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%zext_ln169_535 = zext i1 %xor_ln67_603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1631 'zext' 'zext_ln169_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%tmp_1345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1632 'bitselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_604 = xor i1 %tmp_1049, i1 %tmp_1345" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1633 'xor' 'xor_ln67_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_605 = xor i1 %xor_ln67_604, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1634 'xor' 'xor_ln67_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%zext_ln169_536 = zext i1 %xor_ln67_605" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1635 'zext' 'zext_ln169_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%tmp_1346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1636 'bitselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_606 = xor i1 %tmp_1051, i1 %tmp_1346" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1637 'xor' 'xor_ln67_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_607 = xor i1 %xor_ln67_606, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1638 'xor' 'xor_ln67_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%zext_ln169_537 = zext i1 %xor_ln67_607" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1639 'zext' 'zext_ln169_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%tmp_1347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1640 'bitselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_608 = xor i1 %tmp_1053, i1 %tmp_1347" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1641 'xor' 'xor_ln67_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_609 = xor i1 %xor_ln67_608, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1642 'xor' 'xor_ln67_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%zext_ln169_538 = zext i1 %xor_ln67_609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1643 'zext' 'zext_ln169_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%tmp_1348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1644 'bitselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_610 = xor i1 %tmp_1055, i1 %tmp_1348" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1645 'xor' 'xor_ln67_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_611 = xor i1 %xor_ln67_610, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1646 'xor' 'xor_ln67_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%zext_ln169_539 = zext i1 %xor_ln67_611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1647 'zext' 'zext_ln169_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%tmp_1349 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1648 'bitselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_612 = xor i1 %tmp_1057, i1 %tmp_1349" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1649 'xor' 'xor_ln67_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_613 = xor i1 %xor_ln67_612, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1650 'xor' 'xor_ln67_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%zext_ln169_540 = zext i1 %xor_ln67_613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1651 'zext' 'zext_ln169_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_615)   --->   "%tmp_1350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1652 'bitselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_615)   --->   "%xor_ln67_614 = xor i1 %tmp_1059, i1 %tmp_1350" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1653 'xor' 'xor_ln67_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_615 = xor i1 %xor_ln67_614, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1654 'xor' 'xor_ln67_615' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln169_541 = zext i1 %xor_ln67_615" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1655 'zext' 'zext_ln169_541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%tmp_1351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1656 'bitselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_616 = xor i1 %tmp_1061, i1 %tmp_1351" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1657 'xor' 'xor_ln67_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_617 = xor i1 %xor_ln67_616, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1658 'xor' 'xor_ln67_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%zext_ln169_542 = zext i1 %xor_ln67_617" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1659 'zext' 'zext_ln169_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%tmp_1352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1660 'bitselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_618 = xor i1 %tmp_1063, i1 %tmp_1352" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1661 'xor' 'xor_ln67_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_619 = xor i1 %xor_ln67_618, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1662 'xor' 'xor_ln67_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%zext_ln169_543 = zext i1 %xor_ln67_619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1663 'zext' 'zext_ln169_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%tmp_1353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1664 'bitselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_620 = xor i1 %tmp_1065, i1 %tmp_1353" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1665 'xor' 'xor_ln67_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_621 = xor i1 %xor_ln67_620, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1666 'xor' 'xor_ln67_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%zext_ln169_544 = zext i1 %xor_ln67_621" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1667 'zext' 'zext_ln169_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%tmp_1354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1668 'bitselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_622 = xor i1 %tmp_1067, i1 %tmp_1354" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1669 'xor' 'xor_ln67_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_623 = xor i1 %xor_ln67_622, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1670 'xor' 'xor_ln67_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%zext_ln169_545 = zext i1 %xor_ln67_623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1671 'zext' 'zext_ln169_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%tmp_1355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1672 'bitselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_624 = xor i1 %tmp_1069, i1 %tmp_1355" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1673 'xor' 'xor_ln67_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_625 = xor i1 %xor_ln67_624, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1674 'xor' 'xor_ln67_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%zext_ln169_546 = zext i1 %xor_ln67_625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1675 'zext' 'zext_ln169_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%tmp_1356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1676 'bitselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_626 = xor i1 %tmp_1071, i1 %tmp_1356" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1677 'xor' 'xor_ln67_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_627 = xor i1 %xor_ln67_626, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1678 'xor' 'xor_ln67_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%zext_ln169_547 = zext i1 %xor_ln67_627" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1679 'zext' 'zext_ln169_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%tmp_1357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1680 'bitselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_628 = xor i1 %tmp_1073, i1 %tmp_1357" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1681 'xor' 'xor_ln67_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_629 = xor i1 %xor_ln67_628, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1682 'xor' 'xor_ln67_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%zext_ln169_548 = zext i1 %xor_ln67_629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1683 'zext' 'zext_ln169_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%tmp_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1684 'bitselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_630 = xor i1 %tmp_1075, i1 %tmp_1358" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1685 'xor' 'xor_ln67_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_631 = xor i1 %xor_ln67_630, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1686 'xor' 'xor_ln67_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%zext_ln169_549 = zext i1 %xor_ln67_631" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1687 'zext' 'zext_ln169_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%tmp_1359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1688 'bitselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_632 = xor i1 %tmp_1077, i1 %tmp_1359" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1689 'xor' 'xor_ln67_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_633 = xor i1 %xor_ln67_632, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1690 'xor' 'xor_ln67_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%zext_ln169_550 = zext i1 %xor_ln67_633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1691 'zext' 'zext_ln169_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%tmp_1360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1692 'bitselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_634 = xor i1 %tmp_1079, i1 %tmp_1360" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1693 'xor' 'xor_ln67_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_635 = xor i1 %xor_ln67_634, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1694 'xor' 'xor_ln67_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%zext_ln169_551 = zext i1 %xor_ln67_635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1695 'zext' 'zext_ln169_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%tmp_1361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1696 'bitselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_636 = xor i1 %tmp_1081, i1 %tmp_1361" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1697 'xor' 'xor_ln67_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_637 = xor i1 %xor_ln67_636, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1698 'xor' 'xor_ln67_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%zext_ln169_552 = zext i1 %xor_ln67_637" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1699 'zext' 'zext_ln169_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%tmp_1362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1700 'bitselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_638 = xor i1 %tmp_1083, i1 %tmp_1362" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1701 'xor' 'xor_ln67_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_639 = xor i1 %xor_ln67_638, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1702 'xor' 'xor_ln67_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%zext_ln169_553 = zext i1 %xor_ln67_639" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1703 'zext' 'zext_ln169_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1704 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_289 = add i2 %zext_ln169_537, i2 %zext_ln169_543" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1704 'add' 'add_ln169_289' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_291 = add i2 %zext_ln169_532, i2 %zext_ln169_529" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1705 'add' 'add_ln169_291' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_292 = add i2 %zext_ln169_526, i2 %zext_ln169_546" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1706 'add' 'add_ln169_292' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_295 = add i2 %zext_ln169_523, i2 %zext_ln169_544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1707 'add' 'add_ln169_295' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_296 = add i2 %zext_ln169_548, i2 %zext_ln169_540" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1708 'add' 'add_ln169_296' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1709 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_298 = add i2 %zext_ln169_531, i2 %zext_ln169_533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1709 'add' 'add_ln169_298' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_299 = add i2 %zext_ln169_524, i2 %zext_ln169_522" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1710 'add' 'add_ln169_299' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_303 = add i2 %zext_ln169_547, i2 %zext_ln169_553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1711 'add' 'add_ln169_303' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_304 = add i2 %zext_ln169_536, i2 %zext_ln169_549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1712 'add' 'add_ln169_304' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_306 = add i2 %zext_ln169_538, i2 %zext_ln169_552" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1713 'add' 'add_ln169_306' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_307 = add i2 %zext_ln169_550, i2 %zext_ln169_551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1714 'add' 'add_ln169_307' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_310 = add i2 %zext_ln169_535, i2 %zext_ln169_530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1715 'add' 'add_ln169_310' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_311 = add i2 %zext_ln169_527, i2 %zext_ln169_545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1716 'add' 'add_ln169_311' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_313 = add i2 %zext_ln169_542, i2 %zext_ln169_539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1717 'add' 'add_ln169_313' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_314 = add i2 %zext_ln169_534, i2 %zext_ln169_541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1718 'add' 'add_ln169_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1719 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_315 = add i2 %add_ln169_314, i2 %zext_ln169_525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1719 'add' 'add_ln169_315' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1720 [1/2] (3.25ns)   --->   "%wgt_41 = load i9 %p_ZL8weights3_10_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1720 'load' 'wgt_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%empty_1251 = trunc i32 %wgt_41" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1721 'trunc' 'empty_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_640 = xor i1 %trunc_ln108, i1 %empty_1251" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1722 'xor' 'xor_ln67_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_641 = xor i1 %xor_ln67_640, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1723 'xor' 'xor_ln67_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%zext_ln169_580 = zext i1 %xor_ln67_641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1724 'zext' 'zext_ln169_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1725 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_642 = xor i1 %tmp_1023, i1 %tmp_1363" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1726 'xor' 'xor_ln67_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_643 = xor i1 %xor_ln67_642, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1727 'xor' 'xor_ln67_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%zext_ln169_581 = zext i1 %xor_ln67_643" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1728 'zext' 'zext_ln169_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%tmp_1364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1729 'bitselect' 'tmp_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_644 = xor i1 %tmp_1025, i1 %tmp_1364" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1730 'xor' 'xor_ln67_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_645 = xor i1 %xor_ln67_644, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1731 'xor' 'xor_ln67_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%zext_ln169_582 = zext i1 %xor_ln67_645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1732 'zext' 'zext_ln169_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_647)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1733 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_647)   --->   "%xor_ln67_646 = xor i1 %tmp_1027, i1 %tmp_1365" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1734 'xor' 'xor_ln67_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_647 = xor i1 %xor_ln67_646, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1735 'xor' 'xor_ln67_647' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln169_583 = zext i1 %xor_ln67_647" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1736 'zext' 'zext_ln169_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%tmp_1366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1737 'bitselect' 'tmp_1366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_648 = xor i1 %tmp_1029, i1 %tmp_1366" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1738 'xor' 'xor_ln67_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_649 = xor i1 %xor_ln67_648, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1739 'xor' 'xor_ln67_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%zext_ln169_584 = zext i1 %xor_ln67_649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1740 'zext' 'zext_ln169_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%tmp_1367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1741 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_650 = xor i1 %tmp_1031, i1 %tmp_1367" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1742 'xor' 'xor_ln67_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_651 = xor i1 %xor_ln67_650, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1743 'xor' 'xor_ln67_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%zext_ln169_585 = zext i1 %xor_ln67_651" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1744 'zext' 'zext_ln169_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%tmp_1369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1745 'bitselect' 'tmp_1369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_654 = xor i1 %tmp_1035, i1 %tmp_1369" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1746 'xor' 'xor_ln67_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_655 = xor i1 %xor_ln67_654, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1747 'xor' 'xor_ln67_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%zext_ln169_587 = zext i1 %xor_ln67_655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1748 'zext' 'zext_ln169_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1749 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_656 = xor i1 %tmp_1037, i1 %tmp_1370" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1750 'xor' 'xor_ln67_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_657 = xor i1 %xor_ln67_656, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1751 'xor' 'xor_ln67_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%zext_ln169_588 = zext i1 %xor_ln67_657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1752 'zext' 'zext_ln169_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%tmp_1371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1753 'bitselect' 'tmp_1371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_658 = xor i1 %tmp_1039, i1 %tmp_1371" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1754 'xor' 'xor_ln67_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_659 = xor i1 %xor_ln67_658, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1755 'xor' 'xor_ln67_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%zext_ln169_589 = zext i1 %xor_ln67_659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1756 'zext' 'zext_ln169_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1757 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_660 = xor i1 %tmp_1041, i1 %tmp_1372" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1758 'xor' 'xor_ln67_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_661 = xor i1 %xor_ln67_660, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1759 'xor' 'xor_ln67_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%zext_ln169_590 = zext i1 %xor_ln67_661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1760 'zext' 'zext_ln169_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%tmp_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1761 'bitselect' 'tmp_1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_662 = xor i1 %tmp_1043, i1 %tmp_1373" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1762 'xor' 'xor_ln67_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_663 = xor i1 %xor_ln67_662, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1763 'xor' 'xor_ln67_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%zext_ln169_591 = zext i1 %xor_ln67_663" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1764 'zext' 'zext_ln169_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_665)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1765 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_665)   --->   "%xor_ln67_664 = xor i1 1, i1 %tmp_1374" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1766 'xor' 'xor_ln67_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_665 = xor i1 %xor_ln67_664, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1767 'xor' 'xor_ln67_665' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln169_592 = zext i1 %xor_ln67_665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1768 'zext' 'zext_ln169_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1769 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_666 = xor i1 %tmp_1047, i1 %tmp_1375" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1770 'xor' 'xor_ln67_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_667 = xor i1 %xor_ln67_666, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1771 'xor' 'xor_ln67_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%zext_ln169_593 = zext i1 %xor_ln67_667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1772 'zext' 'zext_ln169_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1773 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_668 = xor i1 %tmp_1049, i1 %tmp_1376" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1774 'xor' 'xor_ln67_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_669 = xor i1 %xor_ln67_668, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1775 'xor' 'xor_ln67_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%zext_ln169_594 = zext i1 %xor_ln67_669" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1776 'zext' 'zext_ln169_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1777 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_670 = xor i1 %tmp_1051, i1 %tmp_1377" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1778 'xor' 'xor_ln67_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_671 = xor i1 %xor_ln67_670, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1779 'xor' 'xor_ln67_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%zext_ln169_595 = zext i1 %xor_ln67_671" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1780 'zext' 'zext_ln169_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1781 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_672 = xor i1 %tmp_1053, i1 %tmp_1378" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1782 'xor' 'xor_ln67_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_673 = xor i1 %xor_ln67_672, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1783 'xor' 'xor_ln67_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%zext_ln169_596 = zext i1 %xor_ln67_673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1784 'zext' 'zext_ln169_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1785 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_674 = xor i1 %tmp_1055, i1 %tmp_1379" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1786 'xor' 'xor_ln67_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_675 = xor i1 %xor_ln67_674, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1787 'xor' 'xor_ln67_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%zext_ln169_597 = zext i1 %xor_ln67_675" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1788 'zext' 'zext_ln169_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1789 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_676 = xor i1 %tmp_1057, i1 %tmp_1380" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1790 'xor' 'xor_ln67_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_677 = xor i1 %xor_ln67_676, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1791 'xor' 'xor_ln67_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%zext_ln169_598 = zext i1 %xor_ln67_677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1792 'zext' 'zext_ln169_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_679)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1793 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_679)   --->   "%xor_ln67_678 = xor i1 %tmp_1059, i1 %tmp_1381" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1794 'xor' 'xor_ln67_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_679 = xor i1 %xor_ln67_678, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1795 'xor' 'xor_ln67_679' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln169_599 = zext i1 %xor_ln67_679" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1796 'zext' 'zext_ln169_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1797 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_680 = xor i1 %tmp_1061, i1 %tmp_1382" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1798 'xor' 'xor_ln67_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_681 = xor i1 %xor_ln67_680, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1799 'xor' 'xor_ln67_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%zext_ln169_600 = zext i1 %xor_ln67_681" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1800 'zext' 'zext_ln169_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1801 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_682 = xor i1 %tmp_1063, i1 %tmp_1383" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1802 'xor' 'xor_ln67_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_683 = xor i1 %xor_ln67_682, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1803 'xor' 'xor_ln67_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%zext_ln169_601 = zext i1 %xor_ln67_683" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1804 'zext' 'zext_ln169_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1805 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_684 = xor i1 %tmp_1065, i1 %tmp_1384" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1806 'xor' 'xor_ln67_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_685 = xor i1 %xor_ln67_684, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1807 'xor' 'xor_ln67_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%zext_ln169_602 = zext i1 %xor_ln67_685" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1808 'zext' 'zext_ln169_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%tmp_1385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1809 'bitselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_686 = xor i1 %tmp_1067, i1 %tmp_1385" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1810 'xor' 'xor_ln67_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_687 = xor i1 %xor_ln67_686, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1811 'xor' 'xor_ln67_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%zext_ln169_603 = zext i1 %xor_ln67_687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1812 'zext' 'zext_ln169_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%tmp_1386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1813 'bitselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_688 = xor i1 %tmp_1069, i1 %tmp_1386" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1814 'xor' 'xor_ln67_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_689 = xor i1 %xor_ln67_688, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1815 'xor' 'xor_ln67_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%zext_ln169_604 = zext i1 %xor_ln67_689" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1816 'zext' 'zext_ln169_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%tmp_1387 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1817 'bitselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_690 = xor i1 %tmp_1071, i1 %tmp_1387" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1818 'xor' 'xor_ln67_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_691 = xor i1 %xor_ln67_690, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1819 'xor' 'xor_ln67_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%zext_ln169_605 = zext i1 %xor_ln67_691" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1820 'zext' 'zext_ln169_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%tmp_1388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1821 'bitselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_692 = xor i1 %tmp_1073, i1 %tmp_1388" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1822 'xor' 'xor_ln67_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_693 = xor i1 %xor_ln67_692, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1823 'xor' 'xor_ln67_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%zext_ln169_606 = zext i1 %xor_ln67_693" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1824 'zext' 'zext_ln169_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%tmp_1389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1825 'bitselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_694 = xor i1 %tmp_1075, i1 %tmp_1389" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1826 'xor' 'xor_ln67_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_695 = xor i1 %xor_ln67_694, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1827 'xor' 'xor_ln67_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%zext_ln169_607 = zext i1 %xor_ln67_695" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1828 'zext' 'zext_ln169_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%tmp_1390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1829 'bitselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_696 = xor i1 %tmp_1077, i1 %tmp_1390" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1830 'xor' 'xor_ln67_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_697 = xor i1 %xor_ln67_696, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1831 'xor' 'xor_ln67_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%zext_ln169_608 = zext i1 %xor_ln67_697" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1832 'zext' 'zext_ln169_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%tmp_1391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1833 'bitselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_698 = xor i1 %tmp_1079, i1 %tmp_1391" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1834 'xor' 'xor_ln67_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_699 = xor i1 %xor_ln67_698, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1835 'xor' 'xor_ln67_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%zext_ln169_609 = zext i1 %xor_ln67_699" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1836 'zext' 'zext_ln169_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%tmp_1392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1837 'bitselect' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_700 = xor i1 %tmp_1081, i1 %tmp_1392" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1838 'xor' 'xor_ln67_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_701 = xor i1 %xor_ln67_700, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1839 'xor' 'xor_ln67_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%zext_ln169_610 = zext i1 %xor_ln67_701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1840 'zext' 'zext_ln169_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%tmp_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1841 'bitselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_702 = xor i1 %tmp_1083, i1 %tmp_1393" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1842 'xor' 'xor_ln67_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_703 = xor i1 %xor_ln67_702, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1843 'xor' 'xor_ln67_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%zext_ln169_611 = zext i1 %xor_ln67_703" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1844 'zext' 'zext_ln169_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_321 = add i2 %zext_ln169_595, i2 %zext_ln169_601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1845 'add' 'add_ln169_321' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_323 = add i2 %zext_ln169_590, i2 %zext_ln169_587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1846 'add' 'add_ln169_323' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_324 = add i2 %zext_ln169_584, i2 %zext_ln169_604" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1847 'add' 'add_ln169_324' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_327 = add i2 %zext_ln169_581, i2 %zext_ln169_602" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1848 'add' 'add_ln169_327' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1849 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_328 = add i2 %zext_ln169_606, i2 %zext_ln169_598" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1849 'add' 'add_ln169_328' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1850 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_330 = add i2 %zext_ln169_589, i2 %zext_ln169_591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1850 'add' 'add_ln169_330' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_331 = add i2 %zext_ln169_582, i2 %zext_ln169_580" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1851 'add' 'add_ln169_331' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_335 = add i2 %zext_ln169_605, i2 %zext_ln169_611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1852 'add' 'add_ln169_335' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_336 = add i2 %zext_ln169_594, i2 %zext_ln169_607" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1853 'add' 'add_ln169_336' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_338 = add i2 %zext_ln169_596, i2 %zext_ln169_610" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1854 'add' 'add_ln169_338' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1855 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_339 = add i2 %zext_ln169_608, i2 %zext_ln169_609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1855 'add' 'add_ln169_339' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_342 = add i2 %zext_ln169_593, i2 %zext_ln169_588" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1856 'add' 'add_ln169_342' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_343 = add i2 %zext_ln169_585, i2 %zext_ln169_603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1857 'add' 'add_ln169_343' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1858 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_345 = add i2 %zext_ln169_600, i2 %zext_ln169_597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1858 'add' 'add_ln169_345' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_346 = add i2 %zext_ln169_592, i2 %zext_ln169_599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1859 'add' 'add_ln169_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1860 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_347 = add i2 %add_ln169_346, i2 %zext_ln169_583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1860 'add' 'add_ln169_347' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1861 [1/2] (3.25ns)   --->   "%wgt_42 = load i9 %p_ZL8weights3_11_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1861 'load' 'wgt_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%empty_1252 = trunc i32 %wgt_42" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 1862 'trunc' 'empty_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_704 = xor i1 %trunc_ln108, i1 %empty_1252" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1863 'xor' 'xor_ln67_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_705 = xor i1 %xor_ln67_704, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1864 'xor' 'xor_ln67_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%zext_ln169_638 = zext i1 %xor_ln67_705" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1865 'zext' 'zext_ln169_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%tmp_1394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1866 'bitselect' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_706 = xor i1 %tmp_1023, i1 %tmp_1394" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1867 'xor' 'xor_ln67_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_707 = xor i1 %xor_ln67_706, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1868 'xor' 'xor_ln67_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%zext_ln169_639 = zext i1 %xor_ln67_707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1869 'zext' 'zext_ln169_639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%tmp_1395 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1870 'bitselect' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_708 = xor i1 %tmp_1025, i1 %tmp_1395" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1871 'xor' 'xor_ln67_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_709 = xor i1 %xor_ln67_708, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1872 'xor' 'xor_ln67_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%zext_ln169_640 = zext i1 %xor_ln67_709" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1873 'zext' 'zext_ln169_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_711)   --->   "%tmp_1396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1874 'bitselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_711)   --->   "%xor_ln67_710 = xor i1 %tmp_1027, i1 %tmp_1396" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1875 'xor' 'xor_ln67_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_711 = xor i1 %xor_ln67_710, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1876 'xor' 'xor_ln67_711' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln169_641 = zext i1 %xor_ln67_711" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1877 'zext' 'zext_ln169_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%tmp_1397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1878 'bitselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_712 = xor i1 %tmp_1029, i1 %tmp_1397" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1879 'xor' 'xor_ln67_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_713 = xor i1 %xor_ln67_712, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1880 'xor' 'xor_ln67_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%zext_ln169_642 = zext i1 %xor_ln67_713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1881 'zext' 'zext_ln169_642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%tmp_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1882 'bitselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_714 = xor i1 %tmp_1031, i1 %tmp_1398" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1883 'xor' 'xor_ln67_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_715 = xor i1 %xor_ln67_714, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1884 'xor' 'xor_ln67_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%zext_ln169_643 = zext i1 %xor_ln67_715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1885 'zext' 'zext_ln169_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%tmp_1400 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1886 'bitselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_718 = xor i1 %tmp_1035, i1 %tmp_1400" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1887 'xor' 'xor_ln67_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_719 = xor i1 %xor_ln67_718, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1888 'xor' 'xor_ln67_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%zext_ln169_645 = zext i1 %xor_ln67_719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1889 'zext' 'zext_ln169_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%tmp_1401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1890 'bitselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_720 = xor i1 %tmp_1037, i1 %tmp_1401" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1891 'xor' 'xor_ln67_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_721 = xor i1 %xor_ln67_720, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1892 'xor' 'xor_ln67_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%zext_ln169_646 = zext i1 %xor_ln67_721" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1893 'zext' 'zext_ln169_646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%tmp_1402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1894 'bitselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_722 = xor i1 %tmp_1039, i1 %tmp_1402" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1895 'xor' 'xor_ln67_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_723 = xor i1 %xor_ln67_722, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1896 'xor' 'xor_ln67_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%zext_ln169_647 = zext i1 %xor_ln67_723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1897 'zext' 'zext_ln169_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%tmp_1403 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1898 'bitselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_724 = xor i1 %tmp_1041, i1 %tmp_1403" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1899 'xor' 'xor_ln67_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_725 = xor i1 %xor_ln67_724, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1900 'xor' 'xor_ln67_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%zext_ln169_648 = zext i1 %xor_ln67_725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1901 'zext' 'zext_ln169_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%tmp_1404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1902 'bitselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_726 = xor i1 %tmp_1043, i1 %tmp_1404" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1903 'xor' 'xor_ln67_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_727 = xor i1 %xor_ln67_726, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1904 'xor' 'xor_ln67_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%zext_ln169_649 = zext i1 %xor_ln67_727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1905 'zext' 'zext_ln169_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_729)   --->   "%tmp_1405 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1906 'bitselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_729)   --->   "%xor_ln67_728 = xor i1 1, i1 %tmp_1405" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1907 'xor' 'xor_ln67_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_729 = xor i1 %xor_ln67_728, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1908 'xor' 'xor_ln67_729' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln169_650 = zext i1 %xor_ln67_729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1909 'zext' 'zext_ln169_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%tmp_1406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1910 'bitselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_730 = xor i1 %tmp_1047, i1 %tmp_1406" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1911 'xor' 'xor_ln67_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_731 = xor i1 %xor_ln67_730, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1912 'xor' 'xor_ln67_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%zext_ln169_651 = zext i1 %xor_ln67_731" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1913 'zext' 'zext_ln169_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%tmp_1407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1914 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_732 = xor i1 %tmp_1049, i1 %tmp_1407" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1915 'xor' 'xor_ln67_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_733 = xor i1 %xor_ln67_732, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1916 'xor' 'xor_ln67_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%zext_ln169_652 = zext i1 %xor_ln67_733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1917 'zext' 'zext_ln169_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%tmp_1408 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1918 'bitselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_734 = xor i1 %tmp_1051, i1 %tmp_1408" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1919 'xor' 'xor_ln67_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_735 = xor i1 %xor_ln67_734, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1920 'xor' 'xor_ln67_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%zext_ln169_653 = zext i1 %xor_ln67_735" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1921 'zext' 'zext_ln169_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%tmp_1409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1922 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_736 = xor i1 %tmp_1053, i1 %tmp_1409" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1923 'xor' 'xor_ln67_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_737 = xor i1 %xor_ln67_736, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1924 'xor' 'xor_ln67_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%zext_ln169_654 = zext i1 %xor_ln67_737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1925 'zext' 'zext_ln169_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%tmp_1410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1926 'bitselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_738 = xor i1 %tmp_1055, i1 %tmp_1410" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1927 'xor' 'xor_ln67_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_739 = xor i1 %xor_ln67_738, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1928 'xor' 'xor_ln67_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%zext_ln169_655 = zext i1 %xor_ln67_739" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1929 'zext' 'zext_ln169_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%tmp_1411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1930 'bitselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_740 = xor i1 %tmp_1057, i1 %tmp_1411" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1931 'xor' 'xor_ln67_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_741 = xor i1 %xor_ln67_740, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1932 'xor' 'xor_ln67_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%zext_ln169_656 = zext i1 %xor_ln67_741" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1933 'zext' 'zext_ln169_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_743)   --->   "%tmp_1412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1934 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_743)   --->   "%xor_ln67_742 = xor i1 %tmp_1059, i1 %tmp_1412" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1935 'xor' 'xor_ln67_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_743 = xor i1 %xor_ln67_742, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1936 'xor' 'xor_ln67_743' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln169_657 = zext i1 %xor_ln67_743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1937 'zext' 'zext_ln169_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%tmp_1413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1938 'bitselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_744 = xor i1 %tmp_1061, i1 %tmp_1413" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1939 'xor' 'xor_ln67_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_745 = xor i1 %xor_ln67_744, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1940 'xor' 'xor_ln67_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%zext_ln169_658 = zext i1 %xor_ln67_745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1941 'zext' 'zext_ln169_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1942 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_746 = xor i1 %tmp_1063, i1 %tmp_1414" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1943 'xor' 'xor_ln67_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_747 = xor i1 %xor_ln67_746, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1944 'xor' 'xor_ln67_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%zext_ln169_659 = zext i1 %xor_ln67_747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1945 'zext' 'zext_ln169_659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%tmp_1415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1946 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_748 = xor i1 %tmp_1065, i1 %tmp_1415" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1947 'xor' 'xor_ln67_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_749 = xor i1 %xor_ln67_748, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1948 'xor' 'xor_ln67_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%zext_ln169_660 = zext i1 %xor_ln67_749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1949 'zext' 'zext_ln169_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%tmp_1416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1950 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_750 = xor i1 %tmp_1067, i1 %tmp_1416" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1951 'xor' 'xor_ln67_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_751 = xor i1 %xor_ln67_750, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1952 'xor' 'xor_ln67_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%zext_ln169_661 = zext i1 %xor_ln67_751" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1953 'zext' 'zext_ln169_661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%tmp_1417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1954 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_752 = xor i1 %tmp_1069, i1 %tmp_1417" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1955 'xor' 'xor_ln67_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_753 = xor i1 %xor_ln67_752, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1956 'xor' 'xor_ln67_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%zext_ln169_662 = zext i1 %xor_ln67_753" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1957 'zext' 'zext_ln169_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%tmp_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1958 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_754 = xor i1 %tmp_1071, i1 %tmp_1418" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1959 'xor' 'xor_ln67_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_755 = xor i1 %xor_ln67_754, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1960 'xor' 'xor_ln67_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%zext_ln169_663 = zext i1 %xor_ln67_755" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1961 'zext' 'zext_ln169_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1962 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_756 = xor i1 %tmp_1073, i1 %tmp_1419" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1963 'xor' 'xor_ln67_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_757 = xor i1 %xor_ln67_756, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1964 'xor' 'xor_ln67_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%zext_ln169_664 = zext i1 %xor_ln67_757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1965 'zext' 'zext_ln169_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%tmp_1420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1966 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_758 = xor i1 %tmp_1075, i1 %tmp_1420" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1967 'xor' 'xor_ln67_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_759 = xor i1 %xor_ln67_758, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1968 'xor' 'xor_ln67_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%zext_ln169_665 = zext i1 %xor_ln67_759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1969 'zext' 'zext_ln169_665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1970 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_760 = xor i1 %tmp_1077, i1 %tmp_1421" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1971 'xor' 'xor_ln67_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_761 = xor i1 %xor_ln67_760, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1972 'xor' 'xor_ln67_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%zext_ln169_666 = zext i1 %xor_ln67_761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1973 'zext' 'zext_ln169_666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%tmp_1422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1974 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_762 = xor i1 %tmp_1079, i1 %tmp_1422" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1975 'xor' 'xor_ln67_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_763 = xor i1 %xor_ln67_762, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1976 'xor' 'xor_ln67_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%zext_ln169_667 = zext i1 %xor_ln67_763" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1977 'zext' 'zext_ln169_667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%tmp_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1978 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_764 = xor i1 %tmp_1081, i1 %tmp_1423" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1979 'xor' 'xor_ln67_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_765 = xor i1 %xor_ln67_764, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1980 'xor' 'xor_ln67_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%zext_ln169_668 = zext i1 %xor_ln67_765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1981 'zext' 'zext_ln169_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%tmp_1424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1982 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_766 = xor i1 %tmp_1083, i1 %tmp_1424" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1983 'xor' 'xor_ln67_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_767 = xor i1 %xor_ln67_766, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1984 'xor' 'xor_ln67_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%zext_ln169_669 = zext i1 %xor_ln67_767" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1985 'zext' 'zext_ln169_669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1986 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_353 = add i2 %zext_ln169_653, i2 %zext_ln169_659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1986 'add' 'add_ln169_353' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1987 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_355 = add i2 %zext_ln169_648, i2 %zext_ln169_645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1987 'add' 'add_ln169_355' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_356 = add i2 %zext_ln169_642, i2 %zext_ln169_662" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1988 'add' 'add_ln169_356' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_359 = add i2 %zext_ln169_639, i2 %zext_ln169_660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1989 'add' 'add_ln169_359' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_360 = add i2 %zext_ln169_664, i2 %zext_ln169_656" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1990 'add' 'add_ln169_360' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_362 = add i2 %zext_ln169_647, i2 %zext_ln169_649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1991 'add' 'add_ln169_362' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1992 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_363 = add i2 %zext_ln169_640, i2 %zext_ln169_638" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1992 'add' 'add_ln169_363' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_367 = add i2 %zext_ln169_663, i2 %zext_ln169_669" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1993 'add' 'add_ln169_367' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_368 = add i2 %zext_ln169_652, i2 %zext_ln169_665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1994 'add' 'add_ln169_368' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_370 = add i2 %zext_ln169_654, i2 %zext_ln169_668" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1995 'add' 'add_ln169_370' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_371 = add i2 %zext_ln169_666, i2 %zext_ln169_667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1996 'add' 'add_ln169_371' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_374 = add i2 %zext_ln169_651, i2 %zext_ln169_646" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1997 'add' 'add_ln169_374' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_375 = add i2 %zext_ln169_643, i2 %zext_ln169_661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1998 'add' 'add_ln169_375' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_377 = add i2 %zext_ln169_658, i2 %zext_ln169_655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 1999 'add' 'add_ln169_377' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_378 = add i2 %zext_ln169_650, i2 %zext_ln169_657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2000 'add' 'add_ln169_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2001 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_379 = add i2 %add_ln169_378, i2 %zext_ln169_641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2001 'add' 'add_ln169_379' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2002 [1/2] (3.25ns)   --->   "%wgt_43 = load i9 %p_ZL8weights3_12_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2002 'load' 'wgt_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%empty_1253 = trunc i32 %wgt_43" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2003 'trunc' 'empty_1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_768 = xor i1 %trunc_ln108, i1 %empty_1253" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2004 'xor' 'xor_ln67_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_769 = xor i1 %xor_ln67_768, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2005 'xor' 'xor_ln67_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%zext_ln169_696 = zext i1 %xor_ln67_769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2006 'zext' 'zext_ln169_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%tmp_1425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2007 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_770 = xor i1 %tmp_1023, i1 %tmp_1425" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2008 'xor' 'xor_ln67_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_771 = xor i1 %xor_ln67_770, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2009 'xor' 'xor_ln67_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%zext_ln169_697 = zext i1 %xor_ln67_771" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2010 'zext' 'zext_ln169_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2011 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_772 = xor i1 %tmp_1025, i1 %tmp_1426" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2012 'xor' 'xor_ln67_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_773 = xor i1 %xor_ln67_772, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2013 'xor' 'xor_ln67_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%zext_ln169_698 = zext i1 %xor_ln67_773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2014 'zext' 'zext_ln169_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_775)   --->   "%tmp_1427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2015 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_775)   --->   "%xor_ln67_774 = xor i1 %tmp_1027, i1 %tmp_1427" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2016 'xor' 'xor_ln67_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_775 = xor i1 %xor_ln67_774, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2017 'xor' 'xor_ln67_775' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln169_699 = zext i1 %xor_ln67_775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2018 'zext' 'zext_ln169_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2019 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_776 = xor i1 %tmp_1029, i1 %tmp_1428" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2020 'xor' 'xor_ln67_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_777 = xor i1 %xor_ln67_776, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2021 'xor' 'xor_ln67_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%zext_ln169_700 = zext i1 %xor_ln67_777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2022 'zext' 'zext_ln169_700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%tmp_1429 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2023 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_778 = xor i1 %tmp_1031, i1 %tmp_1429" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2024 'xor' 'xor_ln67_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_779 = xor i1 %xor_ln67_778, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2025 'xor' 'xor_ln67_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%zext_ln169_701 = zext i1 %xor_ln67_779" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2026 'zext' 'zext_ln169_701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%tmp_1431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2027 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_782 = xor i1 %tmp_1035, i1 %tmp_1431" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2028 'xor' 'xor_ln67_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_783 = xor i1 %xor_ln67_782, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2029 'xor' 'xor_ln67_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%zext_ln169_703 = zext i1 %xor_ln67_783" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2030 'zext' 'zext_ln169_703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%tmp_1432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2031 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_784 = xor i1 %tmp_1037, i1 %tmp_1432" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2032 'xor' 'xor_ln67_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_785 = xor i1 %xor_ln67_784, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2033 'xor' 'xor_ln67_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%zext_ln169_704 = zext i1 %xor_ln67_785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2034 'zext' 'zext_ln169_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%tmp_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2035 'bitselect' 'tmp_1433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_786 = xor i1 %tmp_1039, i1 %tmp_1433" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2036 'xor' 'xor_ln67_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_787 = xor i1 %xor_ln67_786, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2037 'xor' 'xor_ln67_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%zext_ln169_705 = zext i1 %xor_ln67_787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2038 'zext' 'zext_ln169_705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%tmp_1434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2039 'bitselect' 'tmp_1434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_788 = xor i1 %tmp_1041, i1 %tmp_1434" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2040 'xor' 'xor_ln67_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_789 = xor i1 %xor_ln67_788, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2041 'xor' 'xor_ln67_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%zext_ln169_706 = zext i1 %xor_ln67_789" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2042 'zext' 'zext_ln169_706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2043 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_790 = xor i1 %tmp_1043, i1 %tmp_1435" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2044 'xor' 'xor_ln67_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_791 = xor i1 %xor_ln67_790, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2045 'xor' 'xor_ln67_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%zext_ln169_707 = zext i1 %xor_ln67_791" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2046 'zext' 'zext_ln169_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_793)   --->   "%tmp_1436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2047 'bitselect' 'tmp_1436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_793)   --->   "%xor_ln67_792 = xor i1 1, i1 %tmp_1436" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2048 'xor' 'xor_ln67_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_793 = xor i1 %xor_ln67_792, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2049 'xor' 'xor_ln67_793' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln169_708 = zext i1 %xor_ln67_793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2050 'zext' 'zext_ln169_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%tmp_1437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2051 'bitselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_794 = xor i1 %tmp_1047, i1 %tmp_1437" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2052 'xor' 'xor_ln67_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_795 = xor i1 %xor_ln67_794, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2053 'xor' 'xor_ln67_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%zext_ln169_709 = zext i1 %xor_ln67_795" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2054 'zext' 'zext_ln169_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%tmp_1438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2055 'bitselect' 'tmp_1438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_796 = xor i1 %tmp_1049, i1 %tmp_1438" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2056 'xor' 'xor_ln67_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_797 = xor i1 %xor_ln67_796, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2057 'xor' 'xor_ln67_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%zext_ln169_710 = zext i1 %xor_ln67_797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2058 'zext' 'zext_ln169_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%tmp_1439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2059 'bitselect' 'tmp_1439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_798 = xor i1 %tmp_1051, i1 %tmp_1439" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2060 'xor' 'xor_ln67_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_799 = xor i1 %xor_ln67_798, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2061 'xor' 'xor_ln67_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%zext_ln169_711 = zext i1 %xor_ln67_799" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2062 'zext' 'zext_ln169_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%tmp_1440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2063 'bitselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_800 = xor i1 %tmp_1053, i1 %tmp_1440" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2064 'xor' 'xor_ln67_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_801 = xor i1 %xor_ln67_800, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2065 'xor' 'xor_ln67_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%zext_ln169_712 = zext i1 %xor_ln67_801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2066 'zext' 'zext_ln169_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%tmp_1441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2067 'bitselect' 'tmp_1441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_802 = xor i1 %tmp_1055, i1 %tmp_1441" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2068 'xor' 'xor_ln67_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_803 = xor i1 %xor_ln67_802, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2069 'xor' 'xor_ln67_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%zext_ln169_713 = zext i1 %xor_ln67_803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2070 'zext' 'zext_ln169_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%tmp_1442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2071 'bitselect' 'tmp_1442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_804 = xor i1 %tmp_1057, i1 %tmp_1442" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2072 'xor' 'xor_ln67_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_805 = xor i1 %xor_ln67_804, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2073 'xor' 'xor_ln67_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%zext_ln169_714 = zext i1 %xor_ln67_805" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2074 'zext' 'zext_ln169_714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_807)   --->   "%tmp_1443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2075 'bitselect' 'tmp_1443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_807)   --->   "%xor_ln67_806 = xor i1 %tmp_1059, i1 %tmp_1443" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2076 'xor' 'xor_ln67_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_807 = xor i1 %xor_ln67_806, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2077 'xor' 'xor_ln67_807' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln169_715 = zext i1 %xor_ln67_807" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2078 'zext' 'zext_ln169_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%tmp_1444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2079 'bitselect' 'tmp_1444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_808 = xor i1 %tmp_1061, i1 %tmp_1444" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2080 'xor' 'xor_ln67_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_809 = xor i1 %xor_ln67_808, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2081 'xor' 'xor_ln67_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%zext_ln169_716 = zext i1 %xor_ln67_809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2082 'zext' 'zext_ln169_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%tmp_1445 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2083 'bitselect' 'tmp_1445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_810 = xor i1 %tmp_1063, i1 %tmp_1445" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2084 'xor' 'xor_ln67_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_811 = xor i1 %xor_ln67_810, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2085 'xor' 'xor_ln67_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%zext_ln169_717 = zext i1 %xor_ln67_811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2086 'zext' 'zext_ln169_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%tmp_1446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2087 'bitselect' 'tmp_1446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_812 = xor i1 %tmp_1065, i1 %tmp_1446" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2088 'xor' 'xor_ln67_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_813 = xor i1 %xor_ln67_812, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2089 'xor' 'xor_ln67_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%zext_ln169_718 = zext i1 %xor_ln67_813" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2090 'zext' 'zext_ln169_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%tmp_1447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2091 'bitselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_814 = xor i1 %tmp_1067, i1 %tmp_1447" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2092 'xor' 'xor_ln67_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_815 = xor i1 %xor_ln67_814, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2093 'xor' 'xor_ln67_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%zext_ln169_719 = zext i1 %xor_ln67_815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2094 'zext' 'zext_ln169_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%tmp_1448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2095 'bitselect' 'tmp_1448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_816 = xor i1 %tmp_1069, i1 %tmp_1448" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2096 'xor' 'xor_ln67_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_817 = xor i1 %xor_ln67_816, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2097 'xor' 'xor_ln67_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%zext_ln169_720 = zext i1 %xor_ln67_817" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2098 'zext' 'zext_ln169_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%tmp_1449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2099 'bitselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_818 = xor i1 %tmp_1071, i1 %tmp_1449" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2100 'xor' 'xor_ln67_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_819 = xor i1 %xor_ln67_818, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2101 'xor' 'xor_ln67_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%zext_ln169_721 = zext i1 %xor_ln67_819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2102 'zext' 'zext_ln169_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%tmp_1450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2103 'bitselect' 'tmp_1450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_820 = xor i1 %tmp_1073, i1 %tmp_1450" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2104 'xor' 'xor_ln67_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_821 = xor i1 %xor_ln67_820, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2105 'xor' 'xor_ln67_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%zext_ln169_722 = zext i1 %xor_ln67_821" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2106 'zext' 'zext_ln169_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%tmp_1451 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2107 'bitselect' 'tmp_1451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_822 = xor i1 %tmp_1075, i1 %tmp_1451" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2108 'xor' 'xor_ln67_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_823 = xor i1 %xor_ln67_822, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2109 'xor' 'xor_ln67_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%zext_ln169_723 = zext i1 %xor_ln67_823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2110 'zext' 'zext_ln169_723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%tmp_1452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2111 'bitselect' 'tmp_1452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_824 = xor i1 %tmp_1077, i1 %tmp_1452" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2112 'xor' 'xor_ln67_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_825 = xor i1 %xor_ln67_824, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2113 'xor' 'xor_ln67_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%zext_ln169_724 = zext i1 %xor_ln67_825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2114 'zext' 'zext_ln169_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%tmp_1453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2115 'bitselect' 'tmp_1453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_826 = xor i1 %tmp_1079, i1 %tmp_1453" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2116 'xor' 'xor_ln67_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_827 = xor i1 %xor_ln67_826, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2117 'xor' 'xor_ln67_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%zext_ln169_725 = zext i1 %xor_ln67_827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2118 'zext' 'zext_ln169_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%tmp_1454 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2119 'bitselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_828 = xor i1 %tmp_1081, i1 %tmp_1454" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2120 'xor' 'xor_ln67_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_829 = xor i1 %xor_ln67_828, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2121 'xor' 'xor_ln67_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%zext_ln169_726 = zext i1 %xor_ln67_829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2122 'zext' 'zext_ln169_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%tmp_1455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2123 'bitselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_830 = xor i1 %tmp_1083, i1 %tmp_1455" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2124 'xor' 'xor_ln67_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_831 = xor i1 %xor_ln67_830, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2125 'xor' 'xor_ln67_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%zext_ln169_727 = zext i1 %xor_ln67_831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2126 'zext' 'zext_ln169_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_385 = add i2 %zext_ln169_711, i2 %zext_ln169_717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2127 'add' 'add_ln169_385' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2128 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_387 = add i2 %zext_ln169_706, i2 %zext_ln169_703" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2128 'add' 'add_ln169_387' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2129 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_388 = add i2 %zext_ln169_700, i2 %zext_ln169_720" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2129 'add' 'add_ln169_388' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_391 = add i2 %zext_ln169_697, i2 %zext_ln169_718" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2130 'add' 'add_ln169_391' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2131 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_392 = add i2 %zext_ln169_722, i2 %zext_ln169_714" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2131 'add' 'add_ln169_392' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_394 = add i2 %zext_ln169_705, i2 %zext_ln169_707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2132 'add' 'add_ln169_394' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_395 = add i2 %zext_ln169_698, i2 %zext_ln169_696" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2133 'add' 'add_ln169_395' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_399 = add i2 %zext_ln169_721, i2 %zext_ln169_727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2134 'add' 'add_ln169_399' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_400 = add i2 %zext_ln169_710, i2 %zext_ln169_723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2135 'add' 'add_ln169_400' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_402 = add i2 %zext_ln169_712, i2 %zext_ln169_726" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2136 'add' 'add_ln169_402' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_403 = add i2 %zext_ln169_724, i2 %zext_ln169_725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2137 'add' 'add_ln169_403' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_406 = add i2 %zext_ln169_709, i2 %zext_ln169_704" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2138 'add' 'add_ln169_406' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_407 = add i2 %zext_ln169_701, i2 %zext_ln169_719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2139 'add' 'add_ln169_407' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_409 = add i2 %zext_ln169_716, i2 %zext_ln169_713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2140 'add' 'add_ln169_409' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_410 = add i2 %zext_ln169_708, i2 %zext_ln169_715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2141 'add' 'add_ln169_410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2142 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_411 = add i2 %add_ln169_410, i2 %zext_ln169_699" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2142 'add' 'add_ln169_411' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2143 [1/2] (3.25ns)   --->   "%wgt_44 = load i9 %p_ZL8weights3_13_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2143 'load' 'wgt_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%empty_1254 = trunc i32 %wgt_44" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2144 'trunc' 'empty_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_832 = xor i1 %trunc_ln108, i1 %empty_1254" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2145 'xor' 'xor_ln67_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_833 = xor i1 %xor_ln67_832, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2146 'xor' 'xor_ln67_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%zext_ln169_754 = zext i1 %xor_ln67_833" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2147 'zext' 'zext_ln169_754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%tmp_1456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2148 'bitselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_834 = xor i1 %tmp_1023, i1 %tmp_1456" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2149 'xor' 'xor_ln67_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_835 = xor i1 %xor_ln67_834, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2150 'xor' 'xor_ln67_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%zext_ln169_755 = zext i1 %xor_ln67_835" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2151 'zext' 'zext_ln169_755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%tmp_1457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2152 'bitselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_836 = xor i1 %tmp_1025, i1 %tmp_1457" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2153 'xor' 'xor_ln67_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_837 = xor i1 %xor_ln67_836, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2154 'xor' 'xor_ln67_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%zext_ln169_756 = zext i1 %xor_ln67_837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2155 'zext' 'zext_ln169_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_839)   --->   "%tmp_1458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2156 'bitselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_839)   --->   "%xor_ln67_838 = xor i1 %tmp_1027, i1 %tmp_1458" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2157 'xor' 'xor_ln67_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_839 = xor i1 %xor_ln67_838, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2158 'xor' 'xor_ln67_839' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln169_757 = zext i1 %xor_ln67_839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2159 'zext' 'zext_ln169_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%tmp_1459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2160 'bitselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_840 = xor i1 %tmp_1029, i1 %tmp_1459" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2161 'xor' 'xor_ln67_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_841 = xor i1 %xor_ln67_840, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2162 'xor' 'xor_ln67_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%zext_ln169_758 = zext i1 %xor_ln67_841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2163 'zext' 'zext_ln169_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%tmp_1460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2164 'bitselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_842 = xor i1 %tmp_1031, i1 %tmp_1460" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2165 'xor' 'xor_ln67_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_843 = xor i1 %xor_ln67_842, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2166 'xor' 'xor_ln67_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%zext_ln169_759 = zext i1 %xor_ln67_843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2167 'zext' 'zext_ln169_759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%tmp_1462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2168 'bitselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_846 = xor i1 %tmp_1035, i1 %tmp_1462" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2169 'xor' 'xor_ln67_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_847 = xor i1 %xor_ln67_846, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2170 'xor' 'xor_ln67_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%zext_ln169_761 = zext i1 %xor_ln67_847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2171 'zext' 'zext_ln169_761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%tmp_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2172 'bitselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_848 = xor i1 %tmp_1037, i1 %tmp_1463" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2173 'xor' 'xor_ln67_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_849 = xor i1 %xor_ln67_848, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2174 'xor' 'xor_ln67_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%zext_ln169_762 = zext i1 %xor_ln67_849" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2175 'zext' 'zext_ln169_762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%tmp_1464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2176 'bitselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_850 = xor i1 %tmp_1039, i1 %tmp_1464" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2177 'xor' 'xor_ln67_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_851 = xor i1 %xor_ln67_850, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2178 'xor' 'xor_ln67_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%zext_ln169_763 = zext i1 %xor_ln67_851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2179 'zext' 'zext_ln169_763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%tmp_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2180 'bitselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_852 = xor i1 %tmp_1041, i1 %tmp_1465" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2181 'xor' 'xor_ln67_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_853 = xor i1 %xor_ln67_852, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2182 'xor' 'xor_ln67_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%zext_ln169_764 = zext i1 %xor_ln67_853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2183 'zext' 'zext_ln169_764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%tmp_1466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2184 'bitselect' 'tmp_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_854 = xor i1 %tmp_1043, i1 %tmp_1466" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2185 'xor' 'xor_ln67_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_855 = xor i1 %xor_ln67_854, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2186 'xor' 'xor_ln67_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%zext_ln169_765 = zext i1 %xor_ln67_855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2187 'zext' 'zext_ln169_765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_857)   --->   "%tmp_1467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2188 'bitselect' 'tmp_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_857)   --->   "%xor_ln67_856 = xor i1 1, i1 %tmp_1467" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2189 'xor' 'xor_ln67_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_857 = xor i1 %xor_ln67_856, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2190 'xor' 'xor_ln67_857' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln169_766 = zext i1 %xor_ln67_857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2191 'zext' 'zext_ln169_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%tmp_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2192 'bitselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_858 = xor i1 %tmp_1047, i1 %tmp_1468" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2193 'xor' 'xor_ln67_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_859 = xor i1 %xor_ln67_858, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2194 'xor' 'xor_ln67_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%zext_ln169_767 = zext i1 %xor_ln67_859" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2195 'zext' 'zext_ln169_767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%tmp_1469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2196 'bitselect' 'tmp_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_860 = xor i1 %tmp_1049, i1 %tmp_1469" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2197 'xor' 'xor_ln67_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_861 = xor i1 %xor_ln67_860, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2198 'xor' 'xor_ln67_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%zext_ln169_768 = zext i1 %xor_ln67_861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2199 'zext' 'zext_ln169_768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%tmp_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2200 'bitselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_862 = xor i1 %tmp_1051, i1 %tmp_1470" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2201 'xor' 'xor_ln67_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_863 = xor i1 %xor_ln67_862, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2202 'xor' 'xor_ln67_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%zext_ln169_769 = zext i1 %xor_ln67_863" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2203 'zext' 'zext_ln169_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%tmp_1471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2204 'bitselect' 'tmp_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_864 = xor i1 %tmp_1053, i1 %tmp_1471" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2205 'xor' 'xor_ln67_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_865 = xor i1 %xor_ln67_864, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2206 'xor' 'xor_ln67_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%zext_ln169_770 = zext i1 %xor_ln67_865" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2207 'zext' 'zext_ln169_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%tmp_1472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2208 'bitselect' 'tmp_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_866 = xor i1 %tmp_1055, i1 %tmp_1472" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2209 'xor' 'xor_ln67_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_867 = xor i1 %xor_ln67_866, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2210 'xor' 'xor_ln67_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%zext_ln169_771 = zext i1 %xor_ln67_867" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2211 'zext' 'zext_ln169_771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%tmp_1473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2212 'bitselect' 'tmp_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_868 = xor i1 %tmp_1057, i1 %tmp_1473" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2213 'xor' 'xor_ln67_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_869 = xor i1 %xor_ln67_868, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2214 'xor' 'xor_ln67_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%zext_ln169_772 = zext i1 %xor_ln67_869" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2215 'zext' 'zext_ln169_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_871)   --->   "%tmp_1474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2216 'bitselect' 'tmp_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_871)   --->   "%xor_ln67_870 = xor i1 %tmp_1059, i1 %tmp_1474" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2217 'xor' 'xor_ln67_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_871 = xor i1 %xor_ln67_870, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2218 'xor' 'xor_ln67_871' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln169_773 = zext i1 %xor_ln67_871" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2219 'zext' 'zext_ln169_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%tmp_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2220 'bitselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_872 = xor i1 %tmp_1061, i1 %tmp_1475" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2221 'xor' 'xor_ln67_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_873 = xor i1 %xor_ln67_872, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2222 'xor' 'xor_ln67_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%zext_ln169_774 = zext i1 %xor_ln67_873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2223 'zext' 'zext_ln169_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%tmp_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2224 'bitselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_874 = xor i1 %tmp_1063, i1 %tmp_1476" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2225 'xor' 'xor_ln67_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_875 = xor i1 %xor_ln67_874, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2226 'xor' 'xor_ln67_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%zext_ln169_775 = zext i1 %xor_ln67_875" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2227 'zext' 'zext_ln169_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2228 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_876 = xor i1 %tmp_1065, i1 %tmp_1477" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2229 'xor' 'xor_ln67_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_877 = xor i1 %xor_ln67_876, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2230 'xor' 'xor_ln67_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%zext_ln169_776 = zext i1 %xor_ln67_877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2231 'zext' 'zext_ln169_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%tmp_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2232 'bitselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_878 = xor i1 %tmp_1067, i1 %tmp_1478" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2233 'xor' 'xor_ln67_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_879 = xor i1 %xor_ln67_878, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2234 'xor' 'xor_ln67_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%zext_ln169_777 = zext i1 %xor_ln67_879" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2235 'zext' 'zext_ln169_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%tmp_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2236 'bitselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_880 = xor i1 %tmp_1069, i1 %tmp_1479" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2237 'xor' 'xor_ln67_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_881 = xor i1 %xor_ln67_880, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2238 'xor' 'xor_ln67_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%zext_ln169_778 = zext i1 %xor_ln67_881" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2239 'zext' 'zext_ln169_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%tmp_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2240 'bitselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_882 = xor i1 %tmp_1071, i1 %tmp_1480" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2241 'xor' 'xor_ln67_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_883 = xor i1 %xor_ln67_882, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2242 'xor' 'xor_ln67_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%zext_ln169_779 = zext i1 %xor_ln67_883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2243 'zext' 'zext_ln169_779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%tmp_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2244 'bitselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_884 = xor i1 %tmp_1073, i1 %tmp_1481" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2245 'xor' 'xor_ln67_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_885 = xor i1 %xor_ln67_884, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2246 'xor' 'xor_ln67_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%zext_ln169_780 = zext i1 %xor_ln67_885" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2247 'zext' 'zext_ln169_780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2248 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_886 = xor i1 %tmp_1075, i1 %tmp_1482" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2249 'xor' 'xor_ln67_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_887 = xor i1 %xor_ln67_886, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2250 'xor' 'xor_ln67_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%zext_ln169_781 = zext i1 %xor_ln67_887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2251 'zext' 'zext_ln169_781' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%tmp_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2252 'bitselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_888 = xor i1 %tmp_1077, i1 %tmp_1483" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2253 'xor' 'xor_ln67_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_889 = xor i1 %xor_ln67_888, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2254 'xor' 'xor_ln67_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%zext_ln169_782 = zext i1 %xor_ln67_889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2255 'zext' 'zext_ln169_782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2256 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_890 = xor i1 %tmp_1079, i1 %tmp_1484" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2257 'xor' 'xor_ln67_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_891 = xor i1 %xor_ln67_890, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2258 'xor' 'xor_ln67_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%zext_ln169_783 = zext i1 %xor_ln67_891" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2259 'zext' 'zext_ln169_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%tmp_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2260 'bitselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_892 = xor i1 %tmp_1081, i1 %tmp_1485" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2261 'xor' 'xor_ln67_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_893 = xor i1 %xor_ln67_892, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2262 'xor' 'xor_ln67_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%zext_ln169_784 = zext i1 %xor_ln67_893" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2263 'zext' 'zext_ln169_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%tmp_1486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2264 'bitselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_894 = xor i1 %tmp_1083, i1 %tmp_1486" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2265 'xor' 'xor_ln67_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_895 = xor i1 %xor_ln67_894, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2266 'xor' 'xor_ln67_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%zext_ln169_785 = zext i1 %xor_ln67_895" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2267 'zext' 'zext_ln169_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2268 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_417 = add i2 %zext_ln169_769, i2 %zext_ln169_775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2268 'add' 'add_ln169_417' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2269 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_419 = add i2 %zext_ln169_764, i2 %zext_ln169_761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2269 'add' 'add_ln169_419' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_420 = add i2 %zext_ln169_758, i2 %zext_ln169_778" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2270 'add' 'add_ln169_420' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2271 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_423 = add i2 %zext_ln169_755, i2 %zext_ln169_776" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2271 'add' 'add_ln169_423' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2272 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_424 = add i2 %zext_ln169_780, i2 %zext_ln169_772" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2272 'add' 'add_ln169_424' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2273 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_426 = add i2 %zext_ln169_763, i2 %zext_ln169_765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2273 'add' 'add_ln169_426' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_427 = add i2 %zext_ln169_756, i2 %zext_ln169_754" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2274 'add' 'add_ln169_427' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_431 = add i2 %zext_ln169_779, i2 %zext_ln169_785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2275 'add' 'add_ln169_431' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2276 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_432 = add i2 %zext_ln169_768, i2 %zext_ln169_781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2276 'add' 'add_ln169_432' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_434 = add i2 %zext_ln169_770, i2 %zext_ln169_784" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2277 'add' 'add_ln169_434' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_435 = add i2 %zext_ln169_782, i2 %zext_ln169_783" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2278 'add' 'add_ln169_435' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_438 = add i2 %zext_ln169_767, i2 %zext_ln169_762" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2279 'add' 'add_ln169_438' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_439 = add i2 %zext_ln169_759, i2 %zext_ln169_777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2280 'add' 'add_ln169_439' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2281 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_441 = add i2 %zext_ln169_774, i2 %zext_ln169_771" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2281 'add' 'add_ln169_441' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_442 = add i2 %zext_ln169_766, i2 %zext_ln169_773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2282 'add' 'add_ln169_442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2283 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_443 = add i2 %add_ln169_442, i2 %zext_ln169_757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2283 'add' 'add_ln169_443' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2284 [1/2] (3.25ns)   --->   "%wgt_45 = load i9 %p_ZL8weights3_14_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2284 'load' 'wgt_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%empty_1255 = trunc i32 %wgt_45" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2285 'trunc' 'empty_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_896 = xor i1 %trunc_ln108, i1 %empty_1255" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2286 'xor' 'xor_ln67_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_897 = xor i1 %xor_ln67_896, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2287 'xor' 'xor_ln67_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%zext_ln169_812 = zext i1 %xor_ln67_897" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2288 'zext' 'zext_ln169_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%tmp_1487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2289 'bitselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_898 = xor i1 %tmp_1023, i1 %tmp_1487" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2290 'xor' 'xor_ln67_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_899 = xor i1 %xor_ln67_898, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2291 'xor' 'xor_ln67_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%zext_ln169_813 = zext i1 %xor_ln67_899" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2292 'zext' 'zext_ln169_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%tmp_1488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2293 'bitselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_900 = xor i1 %tmp_1025, i1 %tmp_1488" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2294 'xor' 'xor_ln67_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_901 = xor i1 %xor_ln67_900, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2295 'xor' 'xor_ln67_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%zext_ln169_814 = zext i1 %xor_ln67_901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2296 'zext' 'zext_ln169_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_903)   --->   "%tmp_1489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2297 'bitselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_903)   --->   "%xor_ln67_902 = xor i1 %tmp_1027, i1 %tmp_1489" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2298 'xor' 'xor_ln67_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_903 = xor i1 %xor_ln67_902, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2299 'xor' 'xor_ln67_903' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln169_815 = zext i1 %xor_ln67_903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2300 'zext' 'zext_ln169_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%tmp_1490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2301 'bitselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_904 = xor i1 %tmp_1029, i1 %tmp_1490" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2302 'xor' 'xor_ln67_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_905 = xor i1 %xor_ln67_904, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2303 'xor' 'xor_ln67_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%zext_ln169_816 = zext i1 %xor_ln67_905" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2304 'zext' 'zext_ln169_816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%tmp_1491 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2305 'bitselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_906 = xor i1 %tmp_1031, i1 %tmp_1491" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2306 'xor' 'xor_ln67_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_907 = xor i1 %xor_ln67_906, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2307 'xor' 'xor_ln67_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%zext_ln169_817 = zext i1 %xor_ln67_907" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2308 'zext' 'zext_ln169_817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%tmp_1493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2309 'bitselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_910 = xor i1 %tmp_1035, i1 %tmp_1493" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2310 'xor' 'xor_ln67_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_911 = xor i1 %xor_ln67_910, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2311 'xor' 'xor_ln67_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%zext_ln169_819 = zext i1 %xor_ln67_911" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2312 'zext' 'zext_ln169_819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%tmp_1494 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2313 'bitselect' 'tmp_1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_912 = xor i1 %tmp_1037, i1 %tmp_1494" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2314 'xor' 'xor_ln67_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_913 = xor i1 %xor_ln67_912, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2315 'xor' 'xor_ln67_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%zext_ln169_820 = zext i1 %xor_ln67_913" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2316 'zext' 'zext_ln169_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%tmp_1495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2317 'bitselect' 'tmp_1495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_914 = xor i1 %tmp_1039, i1 %tmp_1495" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2318 'xor' 'xor_ln67_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_915 = xor i1 %xor_ln67_914, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2319 'xor' 'xor_ln67_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%zext_ln169_821 = zext i1 %xor_ln67_915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2320 'zext' 'zext_ln169_821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%tmp_1496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2321 'bitselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_916 = xor i1 %tmp_1041, i1 %tmp_1496" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2322 'xor' 'xor_ln67_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_917 = xor i1 %xor_ln67_916, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2323 'xor' 'xor_ln67_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%zext_ln169_822 = zext i1 %xor_ln67_917" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2324 'zext' 'zext_ln169_822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%tmp_1497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2325 'bitselect' 'tmp_1497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_918 = xor i1 %tmp_1043, i1 %tmp_1497" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2326 'xor' 'xor_ln67_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_919 = xor i1 %xor_ln67_918, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2327 'xor' 'xor_ln67_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%zext_ln169_823 = zext i1 %xor_ln67_919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2328 'zext' 'zext_ln169_823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_921)   --->   "%tmp_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2329 'bitselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_921)   --->   "%xor_ln67_920 = xor i1 1, i1 %tmp_1498" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2330 'xor' 'xor_ln67_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_921 = xor i1 %xor_ln67_920, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2331 'xor' 'xor_ln67_921' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln169_824 = zext i1 %xor_ln67_921" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2332 'zext' 'zext_ln169_824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%tmp_1499 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2333 'bitselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_922 = xor i1 %tmp_1047, i1 %tmp_1499" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2334 'xor' 'xor_ln67_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_923 = xor i1 %xor_ln67_922, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2335 'xor' 'xor_ln67_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%zext_ln169_825 = zext i1 %xor_ln67_923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2336 'zext' 'zext_ln169_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%tmp_1500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2337 'bitselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_924 = xor i1 %tmp_1049, i1 %tmp_1500" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2338 'xor' 'xor_ln67_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_925 = xor i1 %xor_ln67_924, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2339 'xor' 'xor_ln67_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%zext_ln169_826 = zext i1 %xor_ln67_925" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2340 'zext' 'zext_ln169_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%tmp_1501 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2341 'bitselect' 'tmp_1501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_926 = xor i1 %tmp_1051, i1 %tmp_1501" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2342 'xor' 'xor_ln67_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_927 = xor i1 %xor_ln67_926, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2343 'xor' 'xor_ln67_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%zext_ln169_827 = zext i1 %xor_ln67_927" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2344 'zext' 'zext_ln169_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%tmp_1502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2345 'bitselect' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_928 = xor i1 %tmp_1053, i1 %tmp_1502" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2346 'xor' 'xor_ln67_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_929 = xor i1 %xor_ln67_928, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2347 'xor' 'xor_ln67_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%zext_ln169_828 = zext i1 %xor_ln67_929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2348 'zext' 'zext_ln169_828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%tmp_1503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2349 'bitselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_930 = xor i1 %tmp_1055, i1 %tmp_1503" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2350 'xor' 'xor_ln67_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_931 = xor i1 %xor_ln67_930, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2351 'xor' 'xor_ln67_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%zext_ln169_829 = zext i1 %xor_ln67_931" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2352 'zext' 'zext_ln169_829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%tmp_1504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2353 'bitselect' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_932 = xor i1 %tmp_1057, i1 %tmp_1504" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2354 'xor' 'xor_ln67_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_933 = xor i1 %xor_ln67_932, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2355 'xor' 'xor_ln67_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%zext_ln169_830 = zext i1 %xor_ln67_933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2356 'zext' 'zext_ln169_830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_935)   --->   "%tmp_1505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2357 'bitselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_935)   --->   "%xor_ln67_934 = xor i1 %tmp_1059, i1 %tmp_1505" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2358 'xor' 'xor_ln67_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2359 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_935 = xor i1 %xor_ln67_934, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2359 'xor' 'xor_ln67_935' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln169_831 = zext i1 %xor_ln67_935" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2360 'zext' 'zext_ln169_831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%tmp_1506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2361 'bitselect' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_936 = xor i1 %tmp_1061, i1 %tmp_1506" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2362 'xor' 'xor_ln67_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_937 = xor i1 %xor_ln67_936, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2363 'xor' 'xor_ln67_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%zext_ln169_832 = zext i1 %xor_ln67_937" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2364 'zext' 'zext_ln169_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%tmp_1507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2365 'bitselect' 'tmp_1507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_938 = xor i1 %tmp_1063, i1 %tmp_1507" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2366 'xor' 'xor_ln67_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_939 = xor i1 %xor_ln67_938, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2367 'xor' 'xor_ln67_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%zext_ln169_833 = zext i1 %xor_ln67_939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2368 'zext' 'zext_ln169_833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%tmp_1508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2369 'bitselect' 'tmp_1508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_940 = xor i1 %tmp_1065, i1 %tmp_1508" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2370 'xor' 'xor_ln67_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_941 = xor i1 %xor_ln67_940, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2371 'xor' 'xor_ln67_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%zext_ln169_834 = zext i1 %xor_ln67_941" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2372 'zext' 'zext_ln169_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%tmp_1509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2373 'bitselect' 'tmp_1509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_942 = xor i1 %tmp_1067, i1 %tmp_1509" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2374 'xor' 'xor_ln67_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_943 = xor i1 %xor_ln67_942, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2375 'xor' 'xor_ln67_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%zext_ln169_835 = zext i1 %xor_ln67_943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2376 'zext' 'zext_ln169_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%tmp_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2377 'bitselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_944 = xor i1 %tmp_1069, i1 %tmp_1510" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2378 'xor' 'xor_ln67_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_945 = xor i1 %xor_ln67_944, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2379 'xor' 'xor_ln67_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%zext_ln169_836 = zext i1 %xor_ln67_945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2380 'zext' 'zext_ln169_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%tmp_1511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2381 'bitselect' 'tmp_1511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_946 = xor i1 %tmp_1071, i1 %tmp_1511" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2382 'xor' 'xor_ln67_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_947 = xor i1 %xor_ln67_946, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2383 'xor' 'xor_ln67_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%zext_ln169_837 = zext i1 %xor_ln67_947" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2384 'zext' 'zext_ln169_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%tmp_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2385 'bitselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_948 = xor i1 %tmp_1073, i1 %tmp_1512" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2386 'xor' 'xor_ln67_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_949 = xor i1 %xor_ln67_948, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2387 'xor' 'xor_ln67_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%zext_ln169_838 = zext i1 %xor_ln67_949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2388 'zext' 'zext_ln169_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%tmp_1513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2389 'bitselect' 'tmp_1513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_950 = xor i1 %tmp_1075, i1 %tmp_1513" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2390 'xor' 'xor_ln67_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_951 = xor i1 %xor_ln67_950, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2391 'xor' 'xor_ln67_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%zext_ln169_839 = zext i1 %xor_ln67_951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2392 'zext' 'zext_ln169_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%tmp_1514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2393 'bitselect' 'tmp_1514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_952 = xor i1 %tmp_1077, i1 %tmp_1514" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2394 'xor' 'xor_ln67_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_953 = xor i1 %xor_ln67_952, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2395 'xor' 'xor_ln67_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%zext_ln169_840 = zext i1 %xor_ln67_953" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2396 'zext' 'zext_ln169_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%tmp_1515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2397 'bitselect' 'tmp_1515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_954 = xor i1 %tmp_1079, i1 %tmp_1515" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2398 'xor' 'xor_ln67_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_955 = xor i1 %xor_ln67_954, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2399 'xor' 'xor_ln67_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%zext_ln169_841 = zext i1 %xor_ln67_955" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2400 'zext' 'zext_ln169_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%tmp_1516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2401 'bitselect' 'tmp_1516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_956 = xor i1 %tmp_1081, i1 %tmp_1516" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2402 'xor' 'xor_ln67_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_957 = xor i1 %xor_ln67_956, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2403 'xor' 'xor_ln67_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%zext_ln169_842 = zext i1 %xor_ln67_957" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2404 'zext' 'zext_ln169_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%tmp_1517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2405 'bitselect' 'tmp_1517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_958 = xor i1 %tmp_1083, i1 %tmp_1517" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2406 'xor' 'xor_ln67_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_959 = xor i1 %xor_ln67_958, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2407 'xor' 'xor_ln67_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%zext_ln169_843 = zext i1 %xor_ln67_959" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2408 'zext' 'zext_ln169_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2409 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_449 = add i2 %zext_ln169_827, i2 %zext_ln169_833" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2409 'add' 'add_ln169_449' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2410 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_451 = add i2 %zext_ln169_822, i2 %zext_ln169_819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2410 'add' 'add_ln169_451' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_452 = add i2 %zext_ln169_816, i2 %zext_ln169_836" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2411 'add' 'add_ln169_452' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_455 = add i2 %zext_ln169_813, i2 %zext_ln169_834" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2412 'add' 'add_ln169_455' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2413 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_456 = add i2 %zext_ln169_838, i2 %zext_ln169_830" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2413 'add' 'add_ln169_456' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2414 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_458 = add i2 %zext_ln169_821, i2 %zext_ln169_823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2414 'add' 'add_ln169_458' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_459 = add i2 %zext_ln169_814, i2 %zext_ln169_812" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2415 'add' 'add_ln169_459' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_463 = add i2 %zext_ln169_837, i2 %zext_ln169_843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2416 'add' 'add_ln169_463' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_464 = add i2 %zext_ln169_826, i2 %zext_ln169_839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2417 'add' 'add_ln169_464' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_466 = add i2 %zext_ln169_828, i2 %zext_ln169_842" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2418 'add' 'add_ln169_466' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2419 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_467 = add i2 %zext_ln169_840, i2 %zext_ln169_841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2419 'add' 'add_ln169_467' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_470 = add i2 %zext_ln169_825, i2 %zext_ln169_820" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2420 'add' 'add_ln169_470' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_471 = add i2 %zext_ln169_817, i2 %zext_ln169_835" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2421 'add' 'add_ln169_471' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_473 = add i2 %zext_ln169_832, i2 %zext_ln169_829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2422 'add' 'add_ln169_473' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_474 = add i2 %zext_ln169_824, i2 %zext_ln169_831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2423 'add' 'add_ln169_474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2424 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_475 = add i2 %add_ln169_474, i2 %zext_ln169_815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2424 'add' 'add_ln169_475' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2425 [1/2] (3.25ns)   --->   "%wgt_46 = load i9 %p_ZL8weights3_15_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2425 'load' 'wgt_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_3 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%empty_1256 = trunc i32 %wgt_46" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:134]   --->   Operation 2426 'trunc' 'empty_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_960 = xor i1 %trunc_ln108, i1 %empty_1256" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2427 'xor' 'xor_ln67_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_961 = xor i1 %xor_ln67_960, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2428 'xor' 'xor_ln67_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%zext_ln169_870 = zext i1 %xor_ln67_961" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2429 'zext' 'zext_ln169_870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%tmp_1518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2430 'bitselect' 'tmp_1518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_962 = xor i1 %tmp_1023, i1 %tmp_1518" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2431 'xor' 'xor_ln67_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_963 = xor i1 %xor_ln67_962, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2432 'xor' 'xor_ln67_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%zext_ln169_871 = zext i1 %xor_ln67_963" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2433 'zext' 'zext_ln169_871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%tmp_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2434 'bitselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_964 = xor i1 %tmp_1025, i1 %tmp_1519" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2435 'xor' 'xor_ln67_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_965 = xor i1 %xor_ln67_964, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2436 'xor' 'xor_ln67_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%zext_ln169_872 = zext i1 %xor_ln67_965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2437 'zext' 'zext_ln169_872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_967)   --->   "%tmp_1520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2438 'bitselect' 'tmp_1520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_967)   --->   "%xor_ln67_966 = xor i1 %tmp_1027, i1 %tmp_1520" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2439 'xor' 'xor_ln67_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_967 = xor i1 %xor_ln67_966, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2440 'xor' 'xor_ln67_967' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln169_873 = zext i1 %xor_ln67_967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2441 'zext' 'zext_ln169_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%tmp_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2442 'bitselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_968 = xor i1 %tmp_1029, i1 %tmp_1521" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2443 'xor' 'xor_ln67_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_969 = xor i1 %xor_ln67_968, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2444 'xor' 'xor_ln67_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%zext_ln169_874 = zext i1 %xor_ln67_969" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2445 'zext' 'zext_ln169_874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%tmp_1522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2446 'bitselect' 'tmp_1522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_970 = xor i1 %tmp_1031, i1 %tmp_1522" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2447 'xor' 'xor_ln67_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_971 = xor i1 %xor_ln67_970, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2448 'xor' 'xor_ln67_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%zext_ln169_875 = zext i1 %xor_ln67_971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2449 'zext' 'zext_ln169_875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%tmp_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2450 'bitselect' 'tmp_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_974 = xor i1 %tmp_1035, i1 %tmp_1524" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2451 'xor' 'xor_ln67_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_975 = xor i1 %xor_ln67_974, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2452 'xor' 'xor_ln67_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%zext_ln169_877 = zext i1 %xor_ln67_975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2453 'zext' 'zext_ln169_877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%tmp_1525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2454 'bitselect' 'tmp_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_976 = xor i1 %tmp_1037, i1 %tmp_1525" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2455 'xor' 'xor_ln67_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_977 = xor i1 %xor_ln67_976, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2456 'xor' 'xor_ln67_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%zext_ln169_878 = zext i1 %xor_ln67_977" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2457 'zext' 'zext_ln169_878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%tmp_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2458 'bitselect' 'tmp_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_978 = xor i1 %tmp_1039, i1 %tmp_1526" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2459 'xor' 'xor_ln67_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_979 = xor i1 %xor_ln67_978, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2460 'xor' 'xor_ln67_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%zext_ln169_879 = zext i1 %xor_ln67_979" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2461 'zext' 'zext_ln169_879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%tmp_1527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2462 'bitselect' 'tmp_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_980 = xor i1 %tmp_1041, i1 %tmp_1527" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2463 'xor' 'xor_ln67_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_981 = xor i1 %xor_ln67_980, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2464 'xor' 'xor_ln67_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%zext_ln169_880 = zext i1 %xor_ln67_981" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2465 'zext' 'zext_ln169_880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%tmp_1528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2466 'bitselect' 'tmp_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_982 = xor i1 %tmp_1043, i1 %tmp_1528" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2467 'xor' 'xor_ln67_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_983 = xor i1 %xor_ln67_982, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2468 'xor' 'xor_ln67_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%zext_ln169_881 = zext i1 %xor_ln67_983" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2469 'zext' 'zext_ln169_881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_985)   --->   "%tmp_1529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2470 'bitselect' 'tmp_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_985)   --->   "%xor_ln67_984 = xor i1 1, i1 %tmp_1529" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2471 'xor' 'xor_ln67_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_985 = xor i1 %xor_ln67_984, i1 %tmp_1045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2472 'xor' 'xor_ln67_985' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln169_882 = zext i1 %xor_ln67_985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2473 'zext' 'zext_ln169_882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%tmp_1530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2474 'bitselect' 'tmp_1530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_986 = xor i1 %tmp_1047, i1 %tmp_1530" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2475 'xor' 'xor_ln67_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_987 = xor i1 %xor_ln67_986, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2476 'xor' 'xor_ln67_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%zext_ln169_883 = zext i1 %xor_ln67_987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2477 'zext' 'zext_ln169_883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%tmp_1531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2478 'bitselect' 'tmp_1531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_988 = xor i1 %tmp_1049, i1 %tmp_1531" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2479 'xor' 'xor_ln67_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_989 = xor i1 %xor_ln67_988, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2480 'xor' 'xor_ln67_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%zext_ln169_884 = zext i1 %xor_ln67_989" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2481 'zext' 'zext_ln169_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%tmp_1532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2482 'bitselect' 'tmp_1532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_990 = xor i1 %tmp_1051, i1 %tmp_1532" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2483 'xor' 'xor_ln67_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_991 = xor i1 %xor_ln67_990, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2484 'xor' 'xor_ln67_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%zext_ln169_885 = zext i1 %xor_ln67_991" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2485 'zext' 'zext_ln169_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2486 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_992 = xor i1 %tmp_1053, i1 %tmp_1533" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2487 'xor' 'xor_ln67_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_993 = xor i1 %xor_ln67_992, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2488 'xor' 'xor_ln67_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%zext_ln169_886 = zext i1 %xor_ln67_993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2489 'zext' 'zext_ln169_886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%tmp_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2490 'bitselect' 'tmp_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_994 = xor i1 %tmp_1055, i1 %tmp_1534" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2491 'xor' 'xor_ln67_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_995 = xor i1 %xor_ln67_994, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2492 'xor' 'xor_ln67_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%zext_ln169_887 = zext i1 %xor_ln67_995" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2493 'zext' 'zext_ln169_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2494 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_996 = xor i1 %tmp_1057, i1 %tmp_1535" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2495 'xor' 'xor_ln67_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_997 = xor i1 %xor_ln67_996, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2496 'xor' 'xor_ln67_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%zext_ln169_888 = zext i1 %xor_ln67_997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2497 'zext' 'zext_ln169_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_999)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2498 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_999)   --->   "%xor_ln67_998 = xor i1 %tmp_1059, i1 %tmp_1536" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2499 'xor' 'xor_ln67_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_999 = xor i1 %xor_ln67_998, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2500 'xor' 'xor_ln67_999' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln169_889 = zext i1 %xor_ln67_999" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2501 'zext' 'zext_ln169_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2502 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_1000 = xor i1 %tmp_1061, i1 %tmp_1537" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2503 'xor' 'xor_ln67_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_1001 = xor i1 %xor_ln67_1000, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2504 'xor' 'xor_ln67_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%zext_ln169_890 = zext i1 %xor_ln67_1001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2505 'zext' 'zext_ln169_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2506 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_1002 = xor i1 %tmp_1063, i1 %tmp_1538" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2507 'xor' 'xor_ln67_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_1003 = xor i1 %xor_ln67_1002, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2508 'xor' 'xor_ln67_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%zext_ln169_891 = zext i1 %xor_ln67_1003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2509 'zext' 'zext_ln169_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%tmp_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2510 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_1004 = xor i1 %tmp_1065, i1 %tmp_1539" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2511 'xor' 'xor_ln67_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_1005 = xor i1 %xor_ln67_1004, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2512 'xor' 'xor_ln67_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%zext_ln169_892 = zext i1 %xor_ln67_1005" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2513 'zext' 'zext_ln169_892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2514 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_1006 = xor i1 %tmp_1067, i1 %tmp_1540" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2515 'xor' 'xor_ln67_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_1007 = xor i1 %xor_ln67_1006, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2516 'xor' 'xor_ln67_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%zext_ln169_893 = zext i1 %xor_ln67_1007" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2517 'zext' 'zext_ln169_893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%tmp_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2518 'bitselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_1008 = xor i1 %tmp_1069, i1 %tmp_1541" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2519 'xor' 'xor_ln67_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_1009 = xor i1 %xor_ln67_1008, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2520 'xor' 'xor_ln67_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%zext_ln169_894 = zext i1 %xor_ln67_1009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2521 'zext' 'zext_ln169_894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%tmp_1542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2522 'bitselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1010 = xor i1 %tmp_1071, i1 %tmp_1542" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2523 'xor' 'xor_ln67_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1011 = xor i1 %xor_ln67_1010, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2524 'xor' 'xor_ln67_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%zext_ln169_895 = zext i1 %xor_ln67_1011" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2525 'zext' 'zext_ln169_895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%tmp_1543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2526 'bitselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_1012 = xor i1 %tmp_1073, i1 %tmp_1543" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2527 'xor' 'xor_ln67_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_1013 = xor i1 %xor_ln67_1012, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2528 'xor' 'xor_ln67_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%zext_ln169_896 = zext i1 %xor_ln67_1013" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2529 'zext' 'zext_ln169_896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%tmp_1544 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2530 'bitselect' 'tmp_1544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_1014 = xor i1 %tmp_1075, i1 %tmp_1544" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2531 'xor' 'xor_ln67_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_1015 = xor i1 %xor_ln67_1014, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2532 'xor' 'xor_ln67_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%zext_ln169_897 = zext i1 %xor_ln67_1015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2533 'zext' 'zext_ln169_897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%tmp_1545 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2534 'bitselect' 'tmp_1545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_1016 = xor i1 %tmp_1077, i1 %tmp_1545" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2535 'xor' 'xor_ln67_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_1017 = xor i1 %xor_ln67_1016, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2536 'xor' 'xor_ln67_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%zext_ln169_898 = zext i1 %xor_ln67_1017" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2537 'zext' 'zext_ln169_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%tmp_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2538 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_1018 = xor i1 %tmp_1079, i1 %tmp_1546" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2539 'xor' 'xor_ln67_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_1019 = xor i1 %xor_ln67_1018, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2540 'xor' 'xor_ln67_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%zext_ln169_899 = zext i1 %xor_ln67_1019" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2541 'zext' 'zext_ln169_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%tmp_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2542 'bitselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_1020 = xor i1 %tmp_1081, i1 %tmp_1547" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2543 'xor' 'xor_ln67_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_1021 = xor i1 %xor_ln67_1020, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2544 'xor' 'xor_ln67_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%zext_ln169_900 = zext i1 %xor_ln67_1021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2545 'zext' 'zext_ln169_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%tmp_1548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2546 'bitselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1022 = xor i1 %tmp_1083, i1 %tmp_1548" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2547 'xor' 'xor_ln67_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1023 = xor i1 %xor_ln67_1022, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2548 'xor' 'xor_ln67_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%zext_ln169_901 = zext i1 %xor_ln67_1023" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2549 'zext' 'zext_ln169_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_481 = add i2 %zext_ln169_885, i2 %zext_ln169_891" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2550 'add' 'add_ln169_481' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2551 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_483 = add i2 %zext_ln169_880, i2 %zext_ln169_877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2551 'add' 'add_ln169_483' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2552 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_484 = add i2 %zext_ln169_874, i2 %zext_ln169_894" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2552 'add' 'add_ln169_484' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_487 = add i2 %zext_ln169_871, i2 %zext_ln169_892" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2553 'add' 'add_ln169_487' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_488 = add i2 %zext_ln169_896, i2 %zext_ln169_888" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2554 'add' 'add_ln169_488' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2555 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_490 = add i2 %zext_ln169_879, i2 %zext_ln169_881" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2555 'add' 'add_ln169_490' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_491 = add i2 %zext_ln169_872, i2 %zext_ln169_870" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2556 'add' 'add_ln169_491' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_495 = add i2 %zext_ln169_895, i2 %zext_ln169_901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2557 'add' 'add_ln169_495' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_496 = add i2 %zext_ln169_884, i2 %zext_ln169_897" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2558 'add' 'add_ln169_496' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_498 = add i2 %zext_ln169_886, i2 %zext_ln169_900" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2559 'add' 'add_ln169_498' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_499 = add i2 %zext_ln169_898, i2 %zext_ln169_899" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2560 'add' 'add_ln169_499' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_502 = add i2 %zext_ln169_883, i2 %zext_ln169_878" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2561 'add' 'add_ln169_502' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2562 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_503 = add i2 %zext_ln169_875, i2 %zext_ln169_893" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2562 'add' 'add_ln169_503' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2563 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_505 = add i2 %zext_ln169_890, i2 %zext_ln169_887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2563 'add' 'add_ln169_505' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_506 = add i2 %zext_ln169_882, i2 %zext_ln169_889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2564 'add' 'add_ln169_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2565 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_507 = add i2 %add_ln169_506, i2 %zext_ln169_873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2565 'add' 'add_ln169_507' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2566 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_0_load = load i3 %p_ZL8threshs3_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2566 'load' 'p_ZL8threshs3_0_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2567 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_1_load = load i3 %p_ZL8threshs3_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2567 'load' 'p_ZL8threshs3_1_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2568 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_2_load = load i3 %p_ZL8threshs3_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2568 'load' 'p_ZL8threshs3_2_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2569 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_3_load = load i3 %p_ZL8threshs3_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2569 'load' 'p_ZL8threshs3_3_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2570 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_4_load = load i3 %p_ZL8threshs3_4_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2570 'load' 'p_ZL8threshs3_4_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2571 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_5_load = load i3 %p_ZL8threshs3_5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2571 'load' 'p_ZL8threshs3_5_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2572 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_6_load = load i3 %p_ZL8threshs3_6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2572 'load' 'p_ZL8threshs3_6_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2573 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_7_load = load i3 %p_ZL8threshs3_7_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2573 'load' 'p_ZL8threshs3_7_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2574 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_8_load = load i3 %p_ZL8threshs3_8_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2574 'load' 'p_ZL8threshs3_8_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2575 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_9_load = load i3 %p_ZL8threshs3_9_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2575 'load' 'p_ZL8threshs3_9_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2576 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_10_load = load i3 %p_ZL8threshs3_10_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2576 'load' 'p_ZL8threshs3_10_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2577 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_11_load = load i3 %p_ZL8threshs3_11_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2577 'load' 'p_ZL8threshs3_11_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2578 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_12_load = load i3 %p_ZL8threshs3_12_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2578 'load' 'p_ZL8threshs3_12_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2579 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_13_load = load i3 %p_ZL8threshs3_13_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2579 'load' 'p_ZL8threshs3_13_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2580 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_14_load = load i3 %p_ZL8threshs3_14_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2580 'load' 'p_ZL8threshs3_14_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2581 [1/2] (2.32ns)   --->   "%p_ZL8threshs3_15_load = load i3 %p_ZL8threshs3_15_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 2581 'load' 'p_ZL8threshs3_15_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 9.88>
ST_4 : Operation 2582 [1/1] (0.00ns)   --->   "%p_load1052 = load i16 %empty" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2582 'load' 'p_load1052' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2583 [1/1] (0.00ns)   --->   "%p_load1051 = load i16 %empty_1230" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2583 'load' 'p_load1051' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2584 [1/1] (0.00ns)   --->   "%p_load1050 = load i16 %empty_1231" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2584 'load' 'p_load1050' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2585 [1/1] (0.00ns)   --->   "%p_load1049 = load i16 %empty_1232" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2585 'load' 'p_load1049' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2586 [1/1] (0.00ns)   --->   "%p_load1048 = load i16 %empty_1233" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2586 'load' 'p_load1048' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2587 [1/1] (0.00ns)   --->   "%p_load1047 = load i16 %empty_1234" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2587 'load' 'p_load1047' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2588 [1/1] (0.00ns)   --->   "%p_load1046 = load i16 %empty_1235" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2588 'load' 'p_load1046' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2589 [1/1] (0.00ns)   --->   "%p_load1045 = load i16 %empty_1236" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2589 'load' 'p_load1045' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2590 [1/1] (0.00ns)   --->   "%p_load1044 = load i16 %empty_1237" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2590 'load' 'p_load1044' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2591 [1/1] (0.00ns)   --->   "%p_load1043 = load i16 %empty_1238" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2591 'load' 'p_load1043' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2592 [1/1] (0.00ns)   --->   "%p_load1042 = load i16 %empty_1239" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2592 'load' 'p_load1042' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2593 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty_1240" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2593 'load' 'p_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2594 [1/1] (0.00ns)   --->   "%p_0_0_037_12143_i_load = load i16 %p_0_0_037_12143_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2594 'load' 'p_0_0_037_12143_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2595 [1/1] (0.00ns)   --->   "%p_0_0_037_13145_i_load = load i16 %p_0_0_037_13145_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2595 'load' 'p_0_0_037_13145_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2596 [1/1] (0.00ns)   --->   "%p_0_0_037_14147_i_load = load i16 %p_0_0_037_14147_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2596 'load' 'p_0_0_037_14147_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2597 [1/1] (0.00ns)   --->   "%p_0_0_037_15149_i_load = load i16 %p_0_0_037_15149_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2597 'load' 'p_0_0_037_15149_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%select_ln137 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_15149_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2598 'select' 'select_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%select_ln137_1 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_14147_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2599 'select' 'select_ln137_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%select_ln137_2 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_13145_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2600 'select' 'select_ln137_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%select_ln137_3 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_12143_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2601 'select' 'select_ln137_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%select_ln137_4 = select i1 %icmp_ln137, i16 0, i16 %p_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2602 'select' 'select_ln137_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%select_ln137_5 = select i1 %icmp_ln137, i16 0, i16 %p_load1042" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2603 'select' 'select_ln137_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%select_ln137_6 = select i1 %icmp_ln137, i16 0, i16 %p_load1043" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2604 'select' 'select_ln137_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%select_ln137_7 = select i1 %icmp_ln137, i16 0, i16 %p_load1044" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2605 'select' 'select_ln137_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%select_ln137_8 = select i1 %icmp_ln137, i16 0, i16 %p_load1045" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2606 'select' 'select_ln137_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%select_ln137_9 = select i1 %icmp_ln137, i16 0, i16 %p_load1046" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2607 'select' 'select_ln137_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%select_ln137_10 = select i1 %icmp_ln137, i16 0, i16 %p_load1047" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2608 'select' 'select_ln137_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%select_ln137_11 = select i1 %icmp_ln137, i16 0, i16 %p_load1048" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2609 'select' 'select_ln137_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%select_ln137_12 = select i1 %icmp_ln137, i16 0, i16 %p_load1049" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2610 'select' 'select_ln137_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%select_ln137_13 = select i1 %icmp_ln137, i16 0, i16 %p_load1050" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2611 'select' 'select_ln137_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%select_ln137_14 = select i1 %icmp_ln137, i16 0, i16 %p_load1051" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2612 'select' 'select_ln137_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%select_ln137_15 = select i1 %icmp_ln137, i16 0, i16 %p_load1052" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:134]   --->   Operation 2613 'select' 'select_ln137_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2614 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_12 = xor i1 %tmp_1033, i1 %tmp_1032" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2615 'xor' 'xor_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_13 = xor i1 %xor_ln67_12, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2616 'xor' 'xor_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%zext_ln169_6 = zext i1 %xor_ln67_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2617 'zext' 'zext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2618 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169 = add i16 %select_ln137_15, i16 %zext_ln169_6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2618 'add' 'add_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln169_32 = zext i2 %add_ln169_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2619 'zext' 'zext_ln169_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_2 = add i16 %zext_ln169_32, i16 %add_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2620 'add' 'add_ln169_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln169_33 = zext i2 %add_ln169_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2621 'zext' 'zext_ln169_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln169_34 = zext i2 %add_ln169_4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2622 'zext' 'zext_ln169_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (1.56ns)   --->   "%add_ln169_5 = add i3 %zext_ln169_34, i3 %zext_ln169_33" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2623 'add' 'add_ln169_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln169_35 = zext i3 %add_ln169_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2624 'zext' 'zext_ln169_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2625 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_6 = add i16 %zext_ln169_35, i16 %add_ln169_2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2625 'add' 'add_ln169_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln169_36 = zext i2 %add_ln169_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2626 'zext' 'zext_ln169_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (0.00ns)   --->   "%zext_ln169_37 = zext i2 %add_ln169_8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2627 'zext' 'zext_ln169_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2628 [1/1] (1.56ns)   --->   "%add_ln169_9 = add i3 %zext_ln169_37, i3 %zext_ln169_36" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2628 'add' 'add_ln169_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln169_38 = zext i3 %add_ln169_9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2629 'zext' 'zext_ln169_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln169_39 = zext i2 %add_ln169_10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2630 'zext' 'zext_ln169_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln169_40 = zext i2 %add_ln169_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2631 'zext' 'zext_ln169_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2632 [1/1] (1.56ns)   --->   "%add_ln169_12 = add i3 %zext_ln169_40, i3 %zext_ln169_39" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2632 'add' 'add_ln169_12' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln169_41 = zext i3 %add_ln169_12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2633 'zext' 'zext_ln169_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2634 [1/1] (1.65ns)   --->   "%add_ln169_13 = add i4 %zext_ln169_41, i4 %zext_ln169_38" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2634 'add' 'add_ln169_13' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln169_42 = zext i4 %add_ln169_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2635 'zext' 'zext_ln169_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_14 = add i16 %zext_ln169_42, i16 %add_ln169_6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2636 'add' 'add_ln169_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln169_43 = zext i2 %add_ln169_15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2637 'zext' 'zext_ln169_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2638 [1/1] (0.00ns)   --->   "%zext_ln169_44 = zext i2 %add_ln169_16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2638 'zext' 'zext_ln169_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2639 [1/1] (1.56ns)   --->   "%add_ln169_17 = add i3 %zext_ln169_44, i3 %zext_ln169_43" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2639 'add' 'add_ln169_17' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2640 [1/1] (0.00ns)   --->   "%zext_ln169_45 = zext i3 %add_ln169_17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2640 'zext' 'zext_ln169_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln169_46 = zext i2 %add_ln169_18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2641 'zext' 'zext_ln169_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln169_47 = zext i2 %add_ln169_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2642 'zext' 'zext_ln169_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2643 [1/1] (1.56ns)   --->   "%add_ln169_20 = add i3 %zext_ln169_47, i3 %zext_ln169_46" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2643 'add' 'add_ln169_20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln169_48 = zext i3 %add_ln169_20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2644 'zext' 'zext_ln169_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2645 [1/1] (1.65ns)   --->   "%add_ln169_21 = add i4 %zext_ln169_48, i4 %zext_ln169_45" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2645 'add' 'add_ln169_21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln169_49 = zext i4 %add_ln169_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2646 'zext' 'zext_ln169_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.00ns)   --->   "%zext_ln169_50 = zext i2 %add_ln169_22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2647 'zext' 'zext_ln169_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2648 [1/1] (0.00ns)   --->   "%zext_ln169_51 = zext i2 %add_ln169_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2648 'zext' 'zext_ln169_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2649 [1/1] (1.56ns)   --->   "%add_ln169_24 = add i3 %zext_ln169_51, i3 %zext_ln169_50" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2649 'add' 'add_ln169_24' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln169_52 = zext i3 %add_ln169_24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2650 'zext' 'zext_ln169_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2651 [1/1] (0.00ns)   --->   "%zext_ln169_53 = zext i2 %add_ln169_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2651 'zext' 'zext_ln169_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln169_54 = zext i2 %add_ln169_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2652 'zext' 'zext_ln169_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2653 [1/1] (1.56ns)   --->   "%add_ln169_28 = add i3 %zext_ln169_54, i3 %zext_ln169_53" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2653 'add' 'add_ln169_28' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln169_55 = zext i3 %add_ln169_28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2654 'zext' 'zext_ln169_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2655 [1/1] (1.65ns)   --->   "%add_ln169_29 = add i4 %zext_ln169_55, i4 %zext_ln169_52" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2655 'add' 'add_ln169_29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln169_56 = zext i4 %add_ln169_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2656 'zext' 'zext_ln169_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2657 [1/1] (1.73ns)   --->   "%add_ln169_30 = add i5 %zext_ln169_56, i5 %zext_ln169_49" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2657 'add' 'add_ln169_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln169_57 = zext i5 %add_ln169_30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2658 'zext' 'zext_ln169_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_31 = add i16 %zext_ln169_57, i16 %add_ln169_14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2659 'add' 'add_ln169_31' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%tmp_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_32, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2660 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%xor_ln67_76 = xor i1 %tmp_1033, i1 %tmp_1089" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2661 'xor' 'xor_ln67_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%xor_ln67_77 = xor i1 %xor_ln67_76, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2662 'xor' 'xor_ln67_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%zext_ln169_64 = zext i1 %xor_ln67_77" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2663 'zext' 'zext_ln169_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2664 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_32 = add i16 %select_ln137_14, i16 %zext_ln169_64" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2664 'add' 'add_ln169_32' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2665 [1/1] (0.00ns)   --->   "%zext_ln169_90 = zext i2 %add_ln169_33" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2665 'zext' 'zext_ln169_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_34 = add i16 %zext_ln169_90, i16 %add_ln169_32" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2666 'add' 'add_ln169_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%zext_ln169_91 = zext i2 %add_ln169_35" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2667 'zext' 'zext_ln169_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.00ns)   --->   "%zext_ln169_92 = zext i2 %add_ln169_36" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2668 'zext' 'zext_ln169_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2669 [1/1] (1.56ns)   --->   "%add_ln169_37 = add i3 %zext_ln169_92, i3 %zext_ln169_91" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2669 'add' 'add_ln169_37' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln169_93 = zext i3 %add_ln169_37" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2670 'zext' 'zext_ln169_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_38 = add i16 %zext_ln169_93, i16 %add_ln169_34" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2671 'add' 'add_ln169_38' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln169_94 = zext i2 %add_ln169_39" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2672 'zext' 'zext_ln169_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln169_95 = zext i2 %add_ln169_40" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2673 'zext' 'zext_ln169_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2674 [1/1] (1.56ns)   --->   "%add_ln169_41 = add i3 %zext_ln169_95, i3 %zext_ln169_94" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2674 'add' 'add_ln169_41' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln169_96 = zext i3 %add_ln169_41" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2675 'zext' 'zext_ln169_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln169_97 = zext i2 %add_ln169_42" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2676 'zext' 'zext_ln169_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2677 [1/1] (0.00ns)   --->   "%zext_ln169_98 = zext i2 %add_ln169_43" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2677 'zext' 'zext_ln169_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2678 [1/1] (1.56ns)   --->   "%add_ln169_44 = add i3 %zext_ln169_98, i3 %zext_ln169_97" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2678 'add' 'add_ln169_44' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2679 [1/1] (0.00ns)   --->   "%zext_ln169_99 = zext i3 %add_ln169_44" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2679 'zext' 'zext_ln169_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2680 [1/1] (1.65ns)   --->   "%add_ln169_45 = add i4 %zext_ln169_99, i4 %zext_ln169_96" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2680 'add' 'add_ln169_45' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln169_100 = zext i4 %add_ln169_45" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2681 'zext' 'zext_ln169_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_46 = add i16 %zext_ln169_100, i16 %add_ln169_38" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2682 'add' 'add_ln169_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln169_101 = zext i2 %add_ln169_47" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2683 'zext' 'zext_ln169_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2684 [1/1] (0.00ns)   --->   "%zext_ln169_102 = zext i2 %add_ln169_48" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2684 'zext' 'zext_ln169_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2685 [1/1] (1.56ns)   --->   "%add_ln169_49 = add i3 %zext_ln169_102, i3 %zext_ln169_101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2685 'add' 'add_ln169_49' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln169_103 = zext i3 %add_ln169_49" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2686 'zext' 'zext_ln169_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln169_104 = zext i2 %add_ln169_50" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2687 'zext' 'zext_ln169_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2688 [1/1] (0.00ns)   --->   "%zext_ln169_105 = zext i2 %add_ln169_51" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2688 'zext' 'zext_ln169_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2689 [1/1] (1.56ns)   --->   "%add_ln169_52 = add i3 %zext_ln169_105, i3 %zext_ln169_104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2689 'add' 'add_ln169_52' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2690 [1/1] (0.00ns)   --->   "%zext_ln169_106 = zext i3 %add_ln169_52" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2690 'zext' 'zext_ln169_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2691 [1/1] (1.65ns)   --->   "%add_ln169_53 = add i4 %zext_ln169_106, i4 %zext_ln169_103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2691 'add' 'add_ln169_53' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln169_107 = zext i4 %add_ln169_53" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2692 'zext' 'zext_ln169_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln169_108 = zext i2 %add_ln169_54" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2693 'zext' 'zext_ln169_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln169_109 = zext i2 %add_ln169_55" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2694 'zext' 'zext_ln169_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2695 [1/1] (1.56ns)   --->   "%add_ln169_56 = add i3 %zext_ln169_109, i3 %zext_ln169_108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2695 'add' 'add_ln169_56' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln169_110 = zext i3 %add_ln169_56" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2696 'zext' 'zext_ln169_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln169_111 = zext i2 %add_ln169_57" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2697 'zext' 'zext_ln169_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2698 [1/1] (0.00ns)   --->   "%zext_ln169_112 = zext i2 %add_ln169_59" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2698 'zext' 'zext_ln169_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2699 [1/1] (1.56ns)   --->   "%add_ln169_60 = add i3 %zext_ln169_112, i3 %zext_ln169_111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2699 'add' 'add_ln169_60' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln169_113 = zext i3 %add_ln169_60" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2700 'zext' 'zext_ln169_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2701 [1/1] (1.65ns)   --->   "%add_ln169_61 = add i4 %zext_ln169_113, i4 %zext_ln169_110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2701 'add' 'add_ln169_61' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2702 [1/1] (0.00ns)   --->   "%zext_ln169_114 = zext i4 %add_ln169_61" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2702 'zext' 'zext_ln169_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2703 [1/1] (1.73ns)   --->   "%add_ln169_62 = add i5 %zext_ln169_114, i5 %zext_ln169_107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2703 'add' 'add_ln169_62' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln169_115 = zext i5 %add_ln169_62" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2704 'zext' 'zext_ln169_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2705 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_63 = add i16 %zext_ln169_115, i16 %add_ln169_46" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2705 'add' 'add_ln169_63' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_33, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2706 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%xor_ln67_140 = xor i1 %tmp_1033, i1 %tmp_1120" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2707 'xor' 'xor_ln67_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%xor_ln67_141 = xor i1 %xor_ln67_140, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2708 'xor' 'xor_ln67_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%zext_ln169_122 = zext i1 %xor_ln67_141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2709 'zext' 'zext_ln169_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2710 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_64 = add i16 %select_ln137_13, i16 %zext_ln169_122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2710 'add' 'add_ln169_64' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2711 [1/1] (0.00ns)   --->   "%zext_ln169_148 = zext i2 %add_ln169_65" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2711 'zext' 'zext_ln169_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_66 = add i16 %zext_ln169_148, i16 %add_ln169_64" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2712 'add' 'add_ln169_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln169_149 = zext i2 %add_ln169_67" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2713 'zext' 'zext_ln169_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2714 [1/1] (0.00ns)   --->   "%zext_ln169_150 = zext i2 %add_ln169_68" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2714 'zext' 'zext_ln169_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2715 [1/1] (1.56ns)   --->   "%add_ln169_69 = add i3 %zext_ln169_150, i3 %zext_ln169_149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2715 'add' 'add_ln169_69' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln169_151 = zext i3 %add_ln169_69" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2716 'zext' 'zext_ln169_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2717 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_70 = add i16 %zext_ln169_151, i16 %add_ln169_66" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2717 'add' 'add_ln169_70' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln169_152 = zext i2 %add_ln169_71" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2718 'zext' 'zext_ln169_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln169_153 = zext i2 %add_ln169_72" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2719 'zext' 'zext_ln169_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2720 [1/1] (1.56ns)   --->   "%add_ln169_73 = add i3 %zext_ln169_153, i3 %zext_ln169_152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2720 'add' 'add_ln169_73' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2721 [1/1] (0.00ns)   --->   "%zext_ln169_154 = zext i3 %add_ln169_73" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2721 'zext' 'zext_ln169_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln169_155 = zext i2 %add_ln169_74" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2722 'zext' 'zext_ln169_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2723 [1/1] (0.00ns)   --->   "%zext_ln169_156 = zext i2 %add_ln169_75" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2723 'zext' 'zext_ln169_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2724 [1/1] (1.56ns)   --->   "%add_ln169_76 = add i3 %zext_ln169_156, i3 %zext_ln169_155" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2724 'add' 'add_ln169_76' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln169_157 = zext i3 %add_ln169_76" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2725 'zext' 'zext_ln169_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2726 [1/1] (1.65ns)   --->   "%add_ln169_77 = add i4 %zext_ln169_157, i4 %zext_ln169_154" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2726 'add' 'add_ln169_77' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2727 [1/1] (0.00ns)   --->   "%zext_ln169_158 = zext i4 %add_ln169_77" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2727 'zext' 'zext_ln169_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_78 = add i16 %zext_ln169_158, i16 %add_ln169_70" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2728 'add' 'add_ln169_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln169_159 = zext i2 %add_ln169_79" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2729 'zext' 'zext_ln169_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln169_160 = zext i2 %add_ln169_80" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2730 'zext' 'zext_ln169_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2731 [1/1] (1.56ns)   --->   "%add_ln169_81 = add i3 %zext_ln169_160, i3 %zext_ln169_159" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2731 'add' 'add_ln169_81' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln169_161 = zext i3 %add_ln169_81" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2732 'zext' 'zext_ln169_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln169_162 = zext i2 %add_ln169_82" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2733 'zext' 'zext_ln169_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2734 [1/1] (0.00ns)   --->   "%zext_ln169_163 = zext i2 %add_ln169_83" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2734 'zext' 'zext_ln169_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2735 [1/1] (1.56ns)   --->   "%add_ln169_84 = add i3 %zext_ln169_163, i3 %zext_ln169_162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2735 'add' 'add_ln169_84' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln169_164 = zext i3 %add_ln169_84" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2736 'zext' 'zext_ln169_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2737 [1/1] (1.65ns)   --->   "%add_ln169_85 = add i4 %zext_ln169_164, i4 %zext_ln169_161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2737 'add' 'add_ln169_85' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2738 [1/1] (0.00ns)   --->   "%zext_ln169_165 = zext i4 %add_ln169_85" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2738 'zext' 'zext_ln169_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln169_166 = zext i2 %add_ln169_86" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2739 'zext' 'zext_ln169_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln169_167 = zext i2 %add_ln169_87" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2740 'zext' 'zext_ln169_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2741 [1/1] (1.56ns)   --->   "%add_ln169_88 = add i3 %zext_ln169_167, i3 %zext_ln169_166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2741 'add' 'add_ln169_88' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln169_168 = zext i3 %add_ln169_88" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2742 'zext' 'zext_ln169_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln169_169 = zext i2 %add_ln169_89" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2743 'zext' 'zext_ln169_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln169_170 = zext i2 %add_ln169_91" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2744 'zext' 'zext_ln169_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2745 [1/1] (1.56ns)   --->   "%add_ln169_92 = add i3 %zext_ln169_170, i3 %zext_ln169_169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2745 'add' 'add_ln169_92' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2746 [1/1] (0.00ns)   --->   "%zext_ln169_171 = zext i3 %add_ln169_92" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2746 'zext' 'zext_ln169_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2747 [1/1] (1.65ns)   --->   "%add_ln169_93 = add i4 %zext_ln169_171, i4 %zext_ln169_168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2747 'add' 'add_ln169_93' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln169_172 = zext i4 %add_ln169_93" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2748 'zext' 'zext_ln169_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2749 [1/1] (1.73ns)   --->   "%add_ln169_94 = add i5 %zext_ln169_172, i5 %zext_ln169_165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2749 'add' 'add_ln169_94' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln169_173 = zext i5 %add_ln169_94" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2750 'zext' 'zext_ln169_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2751 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_95 = add i16 %zext_ln169_173, i16 %add_ln169_78" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2751 'add' 'add_ln169_95' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_34, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2752 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%xor_ln67_204 = xor i1 %tmp_1033, i1 %tmp_1151" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2753 'xor' 'xor_ln67_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%xor_ln67_205 = xor i1 %xor_ln67_204, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2754 'xor' 'xor_ln67_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%zext_ln169_180 = zext i1 %xor_ln67_205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2755 'zext' 'zext_ln169_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2756 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_96 = add i16 %select_ln137_12, i16 %zext_ln169_180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2756 'add' 'add_ln169_96' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln169_206 = zext i2 %add_ln169_97" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2757 'zext' 'zext_ln169_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_98 = add i16 %zext_ln169_206, i16 %add_ln169_96" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2758 'add' 'add_ln169_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln169_207 = zext i2 %add_ln169_99" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2759 'zext' 'zext_ln169_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln169_208 = zext i2 %add_ln169_100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2760 'zext' 'zext_ln169_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2761 [1/1] (1.56ns)   --->   "%add_ln169_101 = add i3 %zext_ln169_208, i3 %zext_ln169_207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2761 'add' 'add_ln169_101' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2762 [1/1] (0.00ns)   --->   "%zext_ln169_209 = zext i3 %add_ln169_101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2762 'zext' 'zext_ln169_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2763 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_102 = add i16 %zext_ln169_209, i16 %add_ln169_98" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2763 'add' 'add_ln169_102' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln169_210 = zext i2 %add_ln169_103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2764 'zext' 'zext_ln169_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2765 [1/1] (0.00ns)   --->   "%zext_ln169_211 = zext i2 %add_ln169_104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2765 'zext' 'zext_ln169_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2766 [1/1] (1.56ns)   --->   "%add_ln169_105 = add i3 %zext_ln169_211, i3 %zext_ln169_210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2766 'add' 'add_ln169_105' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2767 [1/1] (0.00ns)   --->   "%zext_ln169_212 = zext i3 %add_ln169_105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2767 'zext' 'zext_ln169_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln169_213 = zext i2 %add_ln169_106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2768 'zext' 'zext_ln169_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2769 [1/1] (0.00ns)   --->   "%zext_ln169_214 = zext i2 %add_ln169_107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2769 'zext' 'zext_ln169_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2770 [1/1] (1.56ns)   --->   "%add_ln169_108 = add i3 %zext_ln169_214, i3 %zext_ln169_213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2770 'add' 'add_ln169_108' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln169_215 = zext i3 %add_ln169_108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2771 'zext' 'zext_ln169_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2772 [1/1] (1.65ns)   --->   "%add_ln169_109 = add i4 %zext_ln169_215, i4 %zext_ln169_212" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2772 'add' 'add_ln169_109' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2773 [1/1] (0.00ns)   --->   "%zext_ln169_216 = zext i4 %add_ln169_109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2773 'zext' 'zext_ln169_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_110 = add i16 %zext_ln169_216, i16 %add_ln169_102" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2774 'add' 'add_ln169_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2775 [1/1] (0.00ns)   --->   "%zext_ln169_217 = zext i2 %add_ln169_111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2775 'zext' 'zext_ln169_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln169_218 = zext i2 %add_ln169_112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2776 'zext' 'zext_ln169_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2777 [1/1] (1.56ns)   --->   "%add_ln169_113 = add i3 %zext_ln169_218, i3 %zext_ln169_217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2777 'add' 'add_ln169_113' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln169_219 = zext i3 %add_ln169_113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2778 'zext' 'zext_ln169_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln169_220 = zext i2 %add_ln169_114" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2779 'zext' 'zext_ln169_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2780 [1/1] (0.00ns)   --->   "%zext_ln169_221 = zext i2 %add_ln169_115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2780 'zext' 'zext_ln169_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2781 [1/1] (1.56ns)   --->   "%add_ln169_116 = add i3 %zext_ln169_221, i3 %zext_ln169_220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2781 'add' 'add_ln169_116' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln169_222 = zext i3 %add_ln169_116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2782 'zext' 'zext_ln169_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2783 [1/1] (1.65ns)   --->   "%add_ln169_117 = add i4 %zext_ln169_222, i4 %zext_ln169_219" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2783 'add' 'add_ln169_117' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln169_223 = zext i4 %add_ln169_117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2784 'zext' 'zext_ln169_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln169_224 = zext i2 %add_ln169_118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2785 'zext' 'zext_ln169_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln169_225 = zext i2 %add_ln169_119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2786 'zext' 'zext_ln169_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2787 [1/1] (1.56ns)   --->   "%add_ln169_120 = add i3 %zext_ln169_225, i3 %zext_ln169_224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2787 'add' 'add_ln169_120' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln169_226 = zext i3 %add_ln169_120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2788 'zext' 'zext_ln169_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln169_227 = zext i2 %add_ln169_121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2789 'zext' 'zext_ln169_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2790 [1/1] (0.00ns)   --->   "%zext_ln169_228 = zext i2 %add_ln169_123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2790 'zext' 'zext_ln169_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2791 [1/1] (1.56ns)   --->   "%add_ln169_124 = add i3 %zext_ln169_228, i3 %zext_ln169_227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2791 'add' 'add_ln169_124' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln169_229 = zext i3 %add_ln169_124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2792 'zext' 'zext_ln169_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2793 [1/1] (1.65ns)   --->   "%add_ln169_125 = add i4 %zext_ln169_229, i4 %zext_ln169_226" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2793 'add' 'add_ln169_125' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln169_230 = zext i4 %add_ln169_125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2794 'zext' 'zext_ln169_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2795 [1/1] (1.73ns)   --->   "%add_ln169_126 = add i5 %zext_ln169_230, i5 %zext_ln169_223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2795 'add' 'add_ln169_126' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln169_231 = zext i5 %add_ln169_126" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2796 'zext' 'zext_ln169_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2797 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_127 = add i16 %zext_ln169_231, i16 %add_ln169_110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2797 'add' 'add_ln169_127' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_35, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2798 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%xor_ln67_268 = xor i1 %tmp_1033, i1 %tmp_1182" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2799 'xor' 'xor_ln67_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%xor_ln67_269 = xor i1 %xor_ln67_268, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2800 'xor' 'xor_ln67_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%zext_ln169_238 = zext i1 %xor_ln67_269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2801 'zext' 'zext_ln169_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2802 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_128 = add i16 %select_ln137_11, i16 %zext_ln169_238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2802 'add' 'add_ln169_128' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (0.00ns)   --->   "%zext_ln169_264 = zext i2 %add_ln169_129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2803 'zext' 'zext_ln169_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_130 = add i16 %zext_ln169_264, i16 %add_ln169_128" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2804 'add' 'add_ln169_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln169_265 = zext i2 %add_ln169_131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2805 'zext' 'zext_ln169_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln169_266 = zext i2 %add_ln169_132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2806 'zext' 'zext_ln169_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2807 [1/1] (1.56ns)   --->   "%add_ln169_133 = add i3 %zext_ln169_266, i3 %zext_ln169_265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2807 'add' 'add_ln169_133' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln169_267 = zext i3 %add_ln169_133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2808 'zext' 'zext_ln169_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2809 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_134 = add i16 %zext_ln169_267, i16 %add_ln169_130" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2809 'add' 'add_ln169_134' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2810 [1/1] (0.00ns)   --->   "%zext_ln169_268 = zext i2 %add_ln169_135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2810 'zext' 'zext_ln169_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln169_269 = zext i2 %add_ln169_136" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2811 'zext' 'zext_ln169_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2812 [1/1] (1.56ns)   --->   "%add_ln169_137 = add i3 %zext_ln169_269, i3 %zext_ln169_268" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2812 'add' 'add_ln169_137' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2813 [1/1] (0.00ns)   --->   "%zext_ln169_270 = zext i3 %add_ln169_137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2813 'zext' 'zext_ln169_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln169_271 = zext i2 %add_ln169_138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2814 'zext' 'zext_ln169_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln169_272 = zext i2 %add_ln169_139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2815 'zext' 'zext_ln169_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2816 [1/1] (1.56ns)   --->   "%add_ln169_140 = add i3 %zext_ln169_272, i3 %zext_ln169_271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2816 'add' 'add_ln169_140' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln169_273 = zext i3 %add_ln169_140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2817 'zext' 'zext_ln169_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2818 [1/1] (1.65ns)   --->   "%add_ln169_141 = add i4 %zext_ln169_273, i4 %zext_ln169_270" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2818 'add' 'add_ln169_141' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2819 [1/1] (0.00ns)   --->   "%zext_ln169_274 = zext i4 %add_ln169_141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2819 'zext' 'zext_ln169_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_142 = add i16 %zext_ln169_274, i16 %add_ln169_134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2820 'add' 'add_ln169_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln169_275 = zext i2 %add_ln169_143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2821 'zext' 'zext_ln169_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2822 [1/1] (0.00ns)   --->   "%zext_ln169_276 = zext i2 %add_ln169_144" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2822 'zext' 'zext_ln169_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2823 [1/1] (1.56ns)   --->   "%add_ln169_145 = add i3 %zext_ln169_276, i3 %zext_ln169_275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2823 'add' 'add_ln169_145' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln169_277 = zext i3 %add_ln169_145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2824 'zext' 'zext_ln169_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln169_278 = zext i2 %add_ln169_146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2825 'zext' 'zext_ln169_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln169_279 = zext i2 %add_ln169_147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2826 'zext' 'zext_ln169_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2827 [1/1] (1.56ns)   --->   "%add_ln169_148 = add i3 %zext_ln169_279, i3 %zext_ln169_278" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2827 'add' 'add_ln169_148' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln169_280 = zext i3 %add_ln169_148" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2828 'zext' 'zext_ln169_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2829 [1/1] (1.65ns)   --->   "%add_ln169_149 = add i4 %zext_ln169_280, i4 %zext_ln169_277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2829 'add' 'add_ln169_149' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln169_281 = zext i4 %add_ln169_149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2830 'zext' 'zext_ln169_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln169_282 = zext i2 %add_ln169_150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2831 'zext' 'zext_ln169_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln169_283 = zext i2 %add_ln169_151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2832 'zext' 'zext_ln169_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2833 [1/1] (1.56ns)   --->   "%add_ln169_152 = add i3 %zext_ln169_283, i3 %zext_ln169_282" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2833 'add' 'add_ln169_152' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln169_284 = zext i3 %add_ln169_152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2834 'zext' 'zext_ln169_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln169_285 = zext i2 %add_ln169_153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2835 'zext' 'zext_ln169_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln169_286 = zext i2 %add_ln169_155" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2836 'zext' 'zext_ln169_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2837 [1/1] (1.56ns)   --->   "%add_ln169_156 = add i3 %zext_ln169_286, i3 %zext_ln169_285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2837 'add' 'add_ln169_156' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2838 [1/1] (0.00ns)   --->   "%zext_ln169_287 = zext i3 %add_ln169_156" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2838 'zext' 'zext_ln169_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2839 [1/1] (1.65ns)   --->   "%add_ln169_157 = add i4 %zext_ln169_287, i4 %zext_ln169_284" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2839 'add' 'add_ln169_157' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln169_288 = zext i4 %add_ln169_157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2840 'zext' 'zext_ln169_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2841 [1/1] (1.73ns)   --->   "%add_ln169_158 = add i5 %zext_ln169_288, i5 %zext_ln169_281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2841 'add' 'add_ln169_158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln169_289 = zext i5 %add_ln169_158" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2842 'zext' 'zext_ln169_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2843 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_159 = add i16 %zext_ln169_289, i16 %add_ln169_142" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2843 'add' 'add_ln169_159' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_36, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2844 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%xor_ln67_332 = xor i1 %tmp_1033, i1 %tmp_1213" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2845 'xor' 'xor_ln67_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%xor_ln67_333 = xor i1 %xor_ln67_332, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2846 'xor' 'xor_ln67_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%zext_ln169_296 = zext i1 %xor_ln67_333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2847 'zext' 'zext_ln169_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2848 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_160 = add i16 %select_ln137_10, i16 %zext_ln169_296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2848 'add' 'add_ln169_160' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln169_322 = zext i2 %add_ln169_161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2849 'zext' 'zext_ln169_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_162 = add i16 %zext_ln169_322, i16 %add_ln169_160" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2850 'add' 'add_ln169_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2851 [1/1] (0.00ns)   --->   "%zext_ln169_323 = zext i2 %add_ln169_163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2851 'zext' 'zext_ln169_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln169_324 = zext i2 %add_ln169_164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2852 'zext' 'zext_ln169_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2853 [1/1] (1.56ns)   --->   "%add_ln169_165 = add i3 %zext_ln169_324, i3 %zext_ln169_323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2853 'add' 'add_ln169_165' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2854 [1/1] (0.00ns)   --->   "%zext_ln169_325 = zext i3 %add_ln169_165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2854 'zext' 'zext_ln169_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2855 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_166 = add i16 %zext_ln169_325, i16 %add_ln169_162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2855 'add' 'add_ln169_166' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln169_326 = zext i2 %add_ln169_167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2856 'zext' 'zext_ln169_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2857 [1/1] (0.00ns)   --->   "%zext_ln169_327 = zext i2 %add_ln169_168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2857 'zext' 'zext_ln169_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2858 [1/1] (1.56ns)   --->   "%add_ln169_169 = add i3 %zext_ln169_327, i3 %zext_ln169_326" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2858 'add' 'add_ln169_169' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2859 [1/1] (0.00ns)   --->   "%zext_ln169_328 = zext i3 %add_ln169_169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2859 'zext' 'zext_ln169_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2860 [1/1] (0.00ns)   --->   "%zext_ln169_329 = zext i2 %add_ln169_170" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2860 'zext' 'zext_ln169_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2861 [1/1] (0.00ns)   --->   "%zext_ln169_330 = zext i2 %add_ln169_171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2861 'zext' 'zext_ln169_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2862 [1/1] (1.56ns)   --->   "%add_ln169_172 = add i3 %zext_ln169_330, i3 %zext_ln169_329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2862 'add' 'add_ln169_172' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2863 [1/1] (0.00ns)   --->   "%zext_ln169_331 = zext i3 %add_ln169_172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2863 'zext' 'zext_ln169_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2864 [1/1] (1.65ns)   --->   "%add_ln169_173 = add i4 %zext_ln169_331, i4 %zext_ln169_328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2864 'add' 'add_ln169_173' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2865 [1/1] (0.00ns)   --->   "%zext_ln169_332 = zext i4 %add_ln169_173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2865 'zext' 'zext_ln169_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_174 = add i16 %zext_ln169_332, i16 %add_ln169_166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2866 'add' 'add_ln169_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2867 [1/1] (0.00ns)   --->   "%zext_ln169_333 = zext i2 %add_ln169_175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2867 'zext' 'zext_ln169_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln169_334 = zext i2 %add_ln169_176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2868 'zext' 'zext_ln169_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2869 [1/1] (1.56ns)   --->   "%add_ln169_177 = add i3 %zext_ln169_334, i3 %zext_ln169_333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2869 'add' 'add_ln169_177' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2870 [1/1] (0.00ns)   --->   "%zext_ln169_335 = zext i3 %add_ln169_177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2870 'zext' 'zext_ln169_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln169_336 = zext i2 %add_ln169_178" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2871 'zext' 'zext_ln169_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln169_337 = zext i2 %add_ln169_179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2872 'zext' 'zext_ln169_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2873 [1/1] (1.56ns)   --->   "%add_ln169_180 = add i3 %zext_ln169_337, i3 %zext_ln169_336" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2873 'add' 'add_ln169_180' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln169_338 = zext i3 %add_ln169_180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2874 'zext' 'zext_ln169_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2875 [1/1] (1.65ns)   --->   "%add_ln169_181 = add i4 %zext_ln169_338, i4 %zext_ln169_335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2875 'add' 'add_ln169_181' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln169_339 = zext i4 %add_ln169_181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2876 'zext' 'zext_ln169_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2877 [1/1] (0.00ns)   --->   "%zext_ln169_340 = zext i2 %add_ln169_182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2877 'zext' 'zext_ln169_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln169_341 = zext i2 %add_ln169_183" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2878 'zext' 'zext_ln169_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2879 [1/1] (1.56ns)   --->   "%add_ln169_184 = add i3 %zext_ln169_341, i3 %zext_ln169_340" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2879 'add' 'add_ln169_184' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2880 [1/1] (0.00ns)   --->   "%zext_ln169_342 = zext i3 %add_ln169_184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2880 'zext' 'zext_ln169_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln169_343 = zext i2 %add_ln169_185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2881 'zext' 'zext_ln169_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln169_344 = zext i2 %add_ln169_187" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2882 'zext' 'zext_ln169_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2883 [1/1] (1.56ns)   --->   "%add_ln169_188 = add i3 %zext_ln169_344, i3 %zext_ln169_343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2883 'add' 'add_ln169_188' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln169_345 = zext i3 %add_ln169_188" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2884 'zext' 'zext_ln169_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2885 [1/1] (1.65ns)   --->   "%add_ln169_189 = add i4 %zext_ln169_345, i4 %zext_ln169_342" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2885 'add' 'add_ln169_189' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln169_346 = zext i4 %add_ln169_189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2886 'zext' 'zext_ln169_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2887 [1/1] (1.73ns)   --->   "%add_ln169_190 = add i5 %zext_ln169_346, i5 %zext_ln169_339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2887 'add' 'add_ln169_190' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln169_347 = zext i5 %add_ln169_190" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2888 'zext' 'zext_ln169_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2889 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_191 = add i16 %zext_ln169_347, i16 %add_ln169_174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2889 'add' 'add_ln169_191' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_37, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2890 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%xor_ln67_396 = xor i1 %tmp_1033, i1 %tmp_1244" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2891 'xor' 'xor_ln67_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%xor_ln67_397 = xor i1 %xor_ln67_396, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2892 'xor' 'xor_ln67_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%zext_ln169_354 = zext i1 %xor_ln67_397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2893 'zext' 'zext_ln169_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2894 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_192 = add i16 %select_ln137_9, i16 %zext_ln169_354" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2894 'add' 'add_ln169_192' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln169_380 = zext i2 %add_ln169_193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2895 'zext' 'zext_ln169_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_194 = add i16 %zext_ln169_380, i16 %add_ln169_192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2896 'add' 'add_ln169_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2897 [1/1] (0.00ns)   --->   "%zext_ln169_381 = zext i2 %add_ln169_195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2897 'zext' 'zext_ln169_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln169_382 = zext i2 %add_ln169_196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2898 'zext' 'zext_ln169_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2899 [1/1] (1.56ns)   --->   "%add_ln169_197 = add i3 %zext_ln169_382, i3 %zext_ln169_381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2899 'add' 'add_ln169_197' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln169_383 = zext i3 %add_ln169_197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2900 'zext' 'zext_ln169_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2901 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_198 = add i16 %zext_ln169_383, i16 %add_ln169_194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2901 'add' 'add_ln169_198' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln169_384 = zext i2 %add_ln169_199" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2902 'zext' 'zext_ln169_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln169_385 = zext i2 %add_ln169_200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2903 'zext' 'zext_ln169_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2904 [1/1] (1.56ns)   --->   "%add_ln169_201 = add i3 %zext_ln169_385, i3 %zext_ln169_384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2904 'add' 'add_ln169_201' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2905 [1/1] (0.00ns)   --->   "%zext_ln169_386 = zext i3 %add_ln169_201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2905 'zext' 'zext_ln169_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln169_387 = zext i2 %add_ln169_202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2906 'zext' 'zext_ln169_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln169_388 = zext i2 %add_ln169_203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2907 'zext' 'zext_ln169_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2908 [1/1] (1.56ns)   --->   "%add_ln169_204 = add i3 %zext_ln169_388, i3 %zext_ln169_387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2908 'add' 'add_ln169_204' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln169_389 = zext i3 %add_ln169_204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2909 'zext' 'zext_ln169_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2910 [1/1] (1.65ns)   --->   "%add_ln169_205 = add i4 %zext_ln169_389, i4 %zext_ln169_386" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2910 'add' 'add_ln169_205' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln169_390 = zext i4 %add_ln169_205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2911 'zext' 'zext_ln169_390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_206 = add i16 %zext_ln169_390, i16 %add_ln169_198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2912 'add' 'add_ln169_206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln169_391 = zext i2 %add_ln169_207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2913 'zext' 'zext_ln169_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln169_392 = zext i2 %add_ln169_208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2914 'zext' 'zext_ln169_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2915 [1/1] (1.56ns)   --->   "%add_ln169_209 = add i3 %zext_ln169_392, i3 %zext_ln169_391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2915 'add' 'add_ln169_209' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln169_393 = zext i3 %add_ln169_209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2916 'zext' 'zext_ln169_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln169_394 = zext i2 %add_ln169_210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2917 'zext' 'zext_ln169_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln169_395 = zext i2 %add_ln169_211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2918 'zext' 'zext_ln169_395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2919 [1/1] (1.56ns)   --->   "%add_ln169_212 = add i3 %zext_ln169_395, i3 %zext_ln169_394" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2919 'add' 'add_ln169_212' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln169_396 = zext i3 %add_ln169_212" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2920 'zext' 'zext_ln169_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2921 [1/1] (1.65ns)   --->   "%add_ln169_213 = add i4 %zext_ln169_396, i4 %zext_ln169_393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2921 'add' 'add_ln169_213' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln169_397 = zext i4 %add_ln169_213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2922 'zext' 'zext_ln169_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln169_398 = zext i2 %add_ln169_214" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2923 'zext' 'zext_ln169_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln169_399 = zext i2 %add_ln169_215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2924 'zext' 'zext_ln169_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2925 [1/1] (1.56ns)   --->   "%add_ln169_216 = add i3 %zext_ln169_399, i3 %zext_ln169_398" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2925 'add' 'add_ln169_216' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln169_400 = zext i3 %add_ln169_216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2926 'zext' 'zext_ln169_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln169_401 = zext i2 %add_ln169_217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2927 'zext' 'zext_ln169_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln169_402 = zext i2 %add_ln169_219" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2928 'zext' 'zext_ln169_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2929 [1/1] (1.56ns)   --->   "%add_ln169_220 = add i3 %zext_ln169_402, i3 %zext_ln169_401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2929 'add' 'add_ln169_220' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln169_403 = zext i3 %add_ln169_220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2930 'zext' 'zext_ln169_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2931 [1/1] (1.65ns)   --->   "%add_ln169_221 = add i4 %zext_ln169_403, i4 %zext_ln169_400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2931 'add' 'add_ln169_221' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln169_404 = zext i4 %add_ln169_221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2932 'zext' 'zext_ln169_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2933 [1/1] (1.73ns)   --->   "%add_ln169_222 = add i5 %zext_ln169_404, i5 %zext_ln169_397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2933 'add' 'add_ln169_222' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln169_405 = zext i5 %add_ln169_222" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2934 'zext' 'zext_ln169_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2935 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_223 = add i16 %zext_ln169_405, i16 %add_ln169_206" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2935 'add' 'add_ln169_223' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_38, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2936 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%xor_ln67_460 = xor i1 %tmp_1033, i1 %tmp_1275" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2937 'xor' 'xor_ln67_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%xor_ln67_461 = xor i1 %xor_ln67_460, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2938 'xor' 'xor_ln67_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%zext_ln169_412 = zext i1 %xor_ln67_461" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2939 'zext' 'zext_ln169_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2940 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_224 = add i16 %select_ln137_8, i16 %zext_ln169_412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2940 'add' 'add_ln169_224' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln169_438 = zext i2 %add_ln169_225" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2941 'zext' 'zext_ln169_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_226 = add i16 %zext_ln169_438, i16 %add_ln169_224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2942 'add' 'add_ln169_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln169_439 = zext i2 %add_ln169_227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2943 'zext' 'zext_ln169_439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln169_440 = zext i2 %add_ln169_228" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2944 'zext' 'zext_ln169_440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2945 [1/1] (1.56ns)   --->   "%add_ln169_229 = add i3 %zext_ln169_440, i3 %zext_ln169_439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2945 'add' 'add_ln169_229' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln169_441 = zext i3 %add_ln169_229" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2946 'zext' 'zext_ln169_441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2947 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_230 = add i16 %zext_ln169_441, i16 %add_ln169_226" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2947 'add' 'add_ln169_230' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2948 [1/1] (0.00ns)   --->   "%zext_ln169_442 = zext i2 %add_ln169_231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2948 'zext' 'zext_ln169_442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln169_443 = zext i2 %add_ln169_232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2949 'zext' 'zext_ln169_443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2950 [1/1] (1.56ns)   --->   "%add_ln169_233 = add i3 %zext_ln169_443, i3 %zext_ln169_442" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2950 'add' 'add_ln169_233' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2951 [1/1] (0.00ns)   --->   "%zext_ln169_444 = zext i3 %add_ln169_233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2951 'zext' 'zext_ln169_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln169_445 = zext i2 %add_ln169_234" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2952 'zext' 'zext_ln169_445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2953 [1/1] (0.00ns)   --->   "%zext_ln169_446 = zext i2 %add_ln169_235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2953 'zext' 'zext_ln169_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2954 [1/1] (1.56ns)   --->   "%add_ln169_236 = add i3 %zext_ln169_446, i3 %zext_ln169_445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2954 'add' 'add_ln169_236' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2955 [1/1] (0.00ns)   --->   "%zext_ln169_447 = zext i3 %add_ln169_236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2955 'zext' 'zext_ln169_447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2956 [1/1] (1.65ns)   --->   "%add_ln169_237 = add i4 %zext_ln169_447, i4 %zext_ln169_444" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2956 'add' 'add_ln169_237' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln169_448 = zext i4 %add_ln169_237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2957 'zext' 'zext_ln169_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_238 = add i16 %zext_ln169_448, i16 %add_ln169_230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2958 'add' 'add_ln169_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln169_449 = zext i2 %add_ln169_239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2959 'zext' 'zext_ln169_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2960 [1/1] (0.00ns)   --->   "%zext_ln169_450 = zext i2 %add_ln169_240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2960 'zext' 'zext_ln169_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2961 [1/1] (1.56ns)   --->   "%add_ln169_241 = add i3 %zext_ln169_450, i3 %zext_ln169_449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2961 'add' 'add_ln169_241' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln169_451 = zext i3 %add_ln169_241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2962 'zext' 'zext_ln169_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln169_452 = zext i2 %add_ln169_242" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2963 'zext' 'zext_ln169_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln169_453 = zext i2 %add_ln169_243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2964 'zext' 'zext_ln169_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2965 [1/1] (1.56ns)   --->   "%add_ln169_244 = add i3 %zext_ln169_453, i3 %zext_ln169_452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2965 'add' 'add_ln169_244' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2966 [1/1] (0.00ns)   --->   "%zext_ln169_454 = zext i3 %add_ln169_244" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2966 'zext' 'zext_ln169_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2967 [1/1] (1.65ns)   --->   "%add_ln169_245 = add i4 %zext_ln169_454, i4 %zext_ln169_451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2967 'add' 'add_ln169_245' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln169_455 = zext i4 %add_ln169_245" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2968 'zext' 'zext_ln169_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln169_456 = zext i2 %add_ln169_246" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2969 'zext' 'zext_ln169_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2970 [1/1] (0.00ns)   --->   "%zext_ln169_457 = zext i2 %add_ln169_247" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2970 'zext' 'zext_ln169_457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2971 [1/1] (1.56ns)   --->   "%add_ln169_248 = add i3 %zext_ln169_457, i3 %zext_ln169_456" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2971 'add' 'add_ln169_248' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2972 [1/1] (0.00ns)   --->   "%zext_ln169_458 = zext i3 %add_ln169_248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2972 'zext' 'zext_ln169_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2973 [1/1] (0.00ns)   --->   "%zext_ln169_459 = zext i2 %add_ln169_249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2973 'zext' 'zext_ln169_459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln169_460 = zext i2 %add_ln169_251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2974 'zext' 'zext_ln169_460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2975 [1/1] (1.56ns)   --->   "%add_ln169_252 = add i3 %zext_ln169_460, i3 %zext_ln169_459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2975 'add' 'add_ln169_252' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln169_461 = zext i3 %add_ln169_252" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2976 'zext' 'zext_ln169_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2977 [1/1] (1.65ns)   --->   "%add_ln169_253 = add i4 %zext_ln169_461, i4 %zext_ln169_458" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2977 'add' 'add_ln169_253' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2978 [1/1] (0.00ns)   --->   "%zext_ln169_462 = zext i4 %add_ln169_253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2978 'zext' 'zext_ln169_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2979 [1/1] (1.73ns)   --->   "%add_ln169_254 = add i5 %zext_ln169_462, i5 %zext_ln169_455" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2979 'add' 'add_ln169_254' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2980 [1/1] (0.00ns)   --->   "%zext_ln169_463 = zext i5 %add_ln169_254" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2980 'zext' 'zext_ln169_463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2981 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_255 = add i16 %zext_ln169_463, i16 %add_ln169_238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2981 'add' 'add_ln169_255' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_39, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2982 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%xor_ln67_524 = xor i1 %tmp_1033, i1 %tmp_1306" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2983 'xor' 'xor_ln67_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%xor_ln67_525 = xor i1 %xor_ln67_524, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2984 'xor' 'xor_ln67_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%zext_ln169_470 = zext i1 %xor_ln67_525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2985 'zext' 'zext_ln169_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2986 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_256 = add i16 %select_ln137_7, i16 %zext_ln169_470" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2986 'add' 'add_ln169_256' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln169_496 = zext i2 %add_ln169_257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2987 'zext' 'zext_ln169_496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_258 = add i16 %zext_ln169_496, i16 %add_ln169_256" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2988 'add' 'add_ln169_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2989 [1/1] (0.00ns)   --->   "%zext_ln169_497 = zext i2 %add_ln169_259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2989 'zext' 'zext_ln169_497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln169_498 = zext i2 %add_ln169_260" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2990 'zext' 'zext_ln169_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2991 [1/1] (1.56ns)   --->   "%add_ln169_261 = add i3 %zext_ln169_498, i3 %zext_ln169_497" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2991 'add' 'add_ln169_261' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln169_499 = zext i3 %add_ln169_261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2992 'zext' 'zext_ln169_499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2993 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_262 = add i16 %zext_ln169_499, i16 %add_ln169_258" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2993 'add' 'add_ln169_262' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln169_500 = zext i2 %add_ln169_263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2994 'zext' 'zext_ln169_500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln169_501 = zext i2 %add_ln169_264" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2995 'zext' 'zext_ln169_501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2996 [1/1] (1.56ns)   --->   "%add_ln169_265 = add i3 %zext_ln169_501, i3 %zext_ln169_500" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2996 'add' 'add_ln169_265' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln169_502 = zext i3 %add_ln169_265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2997 'zext' 'zext_ln169_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln169_503 = zext i2 %add_ln169_266" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2998 'zext' 'zext_ln169_503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2999 [1/1] (0.00ns)   --->   "%zext_ln169_504 = zext i2 %add_ln169_267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 2999 'zext' 'zext_ln169_504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3000 [1/1] (1.56ns)   --->   "%add_ln169_268 = add i3 %zext_ln169_504, i3 %zext_ln169_503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3000 'add' 'add_ln169_268' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln169_505 = zext i3 %add_ln169_268" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3001 'zext' 'zext_ln169_505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3002 [1/1] (1.65ns)   --->   "%add_ln169_269 = add i4 %zext_ln169_505, i4 %zext_ln169_502" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3002 'add' 'add_ln169_269' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln169_506 = zext i4 %add_ln169_269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3003 'zext' 'zext_ln169_506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_270 = add i16 %zext_ln169_506, i16 %add_ln169_262" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3004 'add' 'add_ln169_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3005 [1/1] (0.00ns)   --->   "%zext_ln169_507 = zext i2 %add_ln169_271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3005 'zext' 'zext_ln169_507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln169_508 = zext i2 %add_ln169_272" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3006 'zext' 'zext_ln169_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3007 [1/1] (1.56ns)   --->   "%add_ln169_273 = add i3 %zext_ln169_508, i3 %zext_ln169_507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3007 'add' 'add_ln169_273' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln169_509 = zext i3 %add_ln169_273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3008 'zext' 'zext_ln169_509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3009 [1/1] (0.00ns)   --->   "%zext_ln169_510 = zext i2 %add_ln169_274" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3009 'zext' 'zext_ln169_510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln169_511 = zext i2 %add_ln169_275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3010 'zext' 'zext_ln169_511' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3011 [1/1] (1.56ns)   --->   "%add_ln169_276 = add i3 %zext_ln169_511, i3 %zext_ln169_510" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3011 'add' 'add_ln169_276' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln169_512 = zext i3 %add_ln169_276" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3012 'zext' 'zext_ln169_512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3013 [1/1] (1.65ns)   --->   "%add_ln169_277 = add i4 %zext_ln169_512, i4 %zext_ln169_509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3013 'add' 'add_ln169_277' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln169_513 = zext i4 %add_ln169_277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3014 'zext' 'zext_ln169_513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln169_514 = zext i2 %add_ln169_278" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3015 'zext' 'zext_ln169_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln169_515 = zext i2 %add_ln169_279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3016 'zext' 'zext_ln169_515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3017 [1/1] (1.56ns)   --->   "%add_ln169_280 = add i3 %zext_ln169_515, i3 %zext_ln169_514" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3017 'add' 'add_ln169_280' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln169_516 = zext i3 %add_ln169_280" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3018 'zext' 'zext_ln169_516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln169_517 = zext i2 %add_ln169_281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3019 'zext' 'zext_ln169_517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln169_518 = zext i2 %add_ln169_283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3020 'zext' 'zext_ln169_518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3021 [1/1] (1.56ns)   --->   "%add_ln169_284 = add i3 %zext_ln169_518, i3 %zext_ln169_517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3021 'add' 'add_ln169_284' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln169_519 = zext i3 %add_ln169_284" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3022 'zext' 'zext_ln169_519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3023 [1/1] (1.65ns)   --->   "%add_ln169_285 = add i4 %zext_ln169_519, i4 %zext_ln169_516" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3023 'add' 'add_ln169_285' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln169_520 = zext i4 %add_ln169_285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3024 'zext' 'zext_ln169_520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3025 [1/1] (1.73ns)   --->   "%add_ln169_286 = add i5 %zext_ln169_520, i5 %zext_ln169_513" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3025 'add' 'add_ln169_286' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln169_521 = zext i5 %add_ln169_286" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3026 'zext' 'zext_ln169_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3027 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_287 = add i16 %zext_ln169_521, i16 %add_ln169_270" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3027 'add' 'add_ln169_287' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_40, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3028 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%xor_ln67_588 = xor i1 %tmp_1033, i1 %tmp_1337" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3029 'xor' 'xor_ln67_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%xor_ln67_589 = xor i1 %xor_ln67_588, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3030 'xor' 'xor_ln67_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%zext_ln169_528 = zext i1 %xor_ln67_589" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3031 'zext' 'zext_ln169_528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3032 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_288 = add i16 %select_ln137_6, i16 %zext_ln169_528" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3032 'add' 'add_ln169_288' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln169_554 = zext i2 %add_ln169_289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3033 'zext' 'zext_ln169_554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_290 = add i16 %zext_ln169_554, i16 %add_ln169_288" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3034 'add' 'add_ln169_290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln169_555 = zext i2 %add_ln169_291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3035 'zext' 'zext_ln169_555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln169_556 = zext i2 %add_ln169_292" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3036 'zext' 'zext_ln169_556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3037 [1/1] (1.56ns)   --->   "%add_ln169_293 = add i3 %zext_ln169_556, i3 %zext_ln169_555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3037 'add' 'add_ln169_293' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3038 [1/1] (0.00ns)   --->   "%zext_ln169_557 = zext i3 %add_ln169_293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3038 'zext' 'zext_ln169_557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3039 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_294 = add i16 %zext_ln169_557, i16 %add_ln169_290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3039 'add' 'add_ln169_294' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln169_558 = zext i2 %add_ln169_295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3040 'zext' 'zext_ln169_558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln169_559 = zext i2 %add_ln169_296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3041 'zext' 'zext_ln169_559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3042 [1/1] (1.56ns)   --->   "%add_ln169_297 = add i3 %zext_ln169_559, i3 %zext_ln169_558" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3042 'add' 'add_ln169_297' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln169_560 = zext i3 %add_ln169_297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3043 'zext' 'zext_ln169_560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln169_561 = zext i2 %add_ln169_298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3044 'zext' 'zext_ln169_561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln169_562 = zext i2 %add_ln169_299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3045 'zext' 'zext_ln169_562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3046 [1/1] (1.56ns)   --->   "%add_ln169_300 = add i3 %zext_ln169_562, i3 %zext_ln169_561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3046 'add' 'add_ln169_300' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3047 [1/1] (0.00ns)   --->   "%zext_ln169_563 = zext i3 %add_ln169_300" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3047 'zext' 'zext_ln169_563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3048 [1/1] (1.65ns)   --->   "%add_ln169_301 = add i4 %zext_ln169_563, i4 %zext_ln169_560" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3048 'add' 'add_ln169_301' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln169_564 = zext i4 %add_ln169_301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3049 'zext' 'zext_ln169_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_302 = add i16 %zext_ln169_564, i16 %add_ln169_294" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3050 'add' 'add_ln169_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3051 [1/1] (0.00ns)   --->   "%zext_ln169_565 = zext i2 %add_ln169_303" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3051 'zext' 'zext_ln169_565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln169_566 = zext i2 %add_ln169_304" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3052 'zext' 'zext_ln169_566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3053 [1/1] (1.56ns)   --->   "%add_ln169_305 = add i3 %zext_ln169_566, i3 %zext_ln169_565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3053 'add' 'add_ln169_305' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln169_567 = zext i3 %add_ln169_305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3054 'zext' 'zext_ln169_567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln169_568 = zext i2 %add_ln169_306" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3055 'zext' 'zext_ln169_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.00ns)   --->   "%zext_ln169_569 = zext i2 %add_ln169_307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3056 'zext' 'zext_ln169_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3057 [1/1] (1.56ns)   --->   "%add_ln169_308 = add i3 %zext_ln169_569, i3 %zext_ln169_568" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3057 'add' 'add_ln169_308' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3058 [1/1] (0.00ns)   --->   "%zext_ln169_570 = zext i3 %add_ln169_308" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3058 'zext' 'zext_ln169_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3059 [1/1] (1.65ns)   --->   "%add_ln169_309 = add i4 %zext_ln169_570, i4 %zext_ln169_567" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3059 'add' 'add_ln169_309' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln169_571 = zext i4 %add_ln169_309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3060 'zext' 'zext_ln169_571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln169_572 = zext i2 %add_ln169_310" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3061 'zext' 'zext_ln169_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3062 [1/1] (0.00ns)   --->   "%zext_ln169_573 = zext i2 %add_ln169_311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3062 'zext' 'zext_ln169_573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3063 [1/1] (1.56ns)   --->   "%add_ln169_312 = add i3 %zext_ln169_573, i3 %zext_ln169_572" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3063 'add' 'add_ln169_312' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln169_574 = zext i3 %add_ln169_312" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3064 'zext' 'zext_ln169_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln169_575 = zext i2 %add_ln169_313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3065 'zext' 'zext_ln169_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln169_576 = zext i2 %add_ln169_315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3066 'zext' 'zext_ln169_576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3067 [1/1] (1.56ns)   --->   "%add_ln169_316 = add i3 %zext_ln169_576, i3 %zext_ln169_575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3067 'add' 'add_ln169_316' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.00ns)   --->   "%zext_ln169_577 = zext i3 %add_ln169_316" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3068 'zext' 'zext_ln169_577' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3069 [1/1] (1.65ns)   --->   "%add_ln169_317 = add i4 %zext_ln169_577, i4 %zext_ln169_574" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3069 'add' 'add_ln169_317' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln169_578 = zext i4 %add_ln169_317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3070 'zext' 'zext_ln169_578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3071 [1/1] (1.73ns)   --->   "%add_ln169_318 = add i5 %zext_ln169_578, i5 %zext_ln169_571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3071 'add' 'add_ln169_318' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln169_579 = zext i5 %add_ln169_318" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3072 'zext' 'zext_ln169_579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3073 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_319 = add i16 %zext_ln169_579, i16 %add_ln169_302" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3073 'add' 'add_ln169_319' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%tmp_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_41, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3074 'bitselect' 'tmp_1368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%xor_ln67_652 = xor i1 %tmp_1033, i1 %tmp_1368" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3075 'xor' 'xor_ln67_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%xor_ln67_653 = xor i1 %xor_ln67_652, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3076 'xor' 'xor_ln67_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%zext_ln169_586 = zext i1 %xor_ln67_653" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3077 'zext' 'zext_ln169_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3078 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_320 = add i16 %select_ln137_5, i16 %zext_ln169_586" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3078 'add' 'add_ln169_320' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln169_612 = zext i2 %add_ln169_321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3079 'zext' 'zext_ln169_612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_322 = add i16 %zext_ln169_612, i16 %add_ln169_320" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3080 'add' 'add_ln169_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln169_613 = zext i2 %add_ln169_323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3081 'zext' 'zext_ln169_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln169_614 = zext i2 %add_ln169_324" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3082 'zext' 'zext_ln169_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3083 [1/1] (1.56ns)   --->   "%add_ln169_325 = add i3 %zext_ln169_614, i3 %zext_ln169_613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3083 'add' 'add_ln169_325' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln169_615 = zext i3 %add_ln169_325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3084 'zext' 'zext_ln169_615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_326 = add i16 %zext_ln169_615, i16 %add_ln169_322" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3085 'add' 'add_ln169_326' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln169_616 = zext i2 %add_ln169_327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3086 'zext' 'zext_ln169_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln169_617 = zext i2 %add_ln169_328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3087 'zext' 'zext_ln169_617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3088 [1/1] (1.56ns)   --->   "%add_ln169_329 = add i3 %zext_ln169_617, i3 %zext_ln169_616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3088 'add' 'add_ln169_329' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln169_618 = zext i3 %add_ln169_329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3089 'zext' 'zext_ln169_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln169_619 = zext i2 %add_ln169_330" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3090 'zext' 'zext_ln169_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln169_620 = zext i2 %add_ln169_331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3091 'zext' 'zext_ln169_620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3092 [1/1] (1.56ns)   --->   "%add_ln169_332 = add i3 %zext_ln169_620, i3 %zext_ln169_619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3092 'add' 'add_ln169_332' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln169_621 = zext i3 %add_ln169_332" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3093 'zext' 'zext_ln169_621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3094 [1/1] (1.65ns)   --->   "%add_ln169_333 = add i4 %zext_ln169_621, i4 %zext_ln169_618" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3094 'add' 'add_ln169_333' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln169_622 = zext i4 %add_ln169_333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3095 'zext' 'zext_ln169_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_334 = add i16 %zext_ln169_622, i16 %add_ln169_326" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3096 'add' 'add_ln169_334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln169_623 = zext i2 %add_ln169_335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3097 'zext' 'zext_ln169_623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3098 [1/1] (0.00ns)   --->   "%zext_ln169_624 = zext i2 %add_ln169_336" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3098 'zext' 'zext_ln169_624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3099 [1/1] (1.56ns)   --->   "%add_ln169_337 = add i3 %zext_ln169_624, i3 %zext_ln169_623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3099 'add' 'add_ln169_337' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3100 [1/1] (0.00ns)   --->   "%zext_ln169_625 = zext i3 %add_ln169_337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3100 'zext' 'zext_ln169_625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln169_626 = zext i2 %add_ln169_338" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3101 'zext' 'zext_ln169_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln169_627 = zext i2 %add_ln169_339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3102 'zext' 'zext_ln169_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (1.56ns)   --->   "%add_ln169_340 = add i3 %zext_ln169_627, i3 %zext_ln169_626" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3103 'add' 'add_ln169_340' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%zext_ln169_628 = zext i3 %add_ln169_340" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3104 'zext' 'zext_ln169_628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (1.65ns)   --->   "%add_ln169_341 = add i4 %zext_ln169_628, i4 %zext_ln169_625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3105 'add' 'add_ln169_341' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln169_629 = zext i4 %add_ln169_341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3106 'zext' 'zext_ln169_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3107 [1/1] (0.00ns)   --->   "%zext_ln169_630 = zext i2 %add_ln169_342" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3107 'zext' 'zext_ln169_630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3108 [1/1] (0.00ns)   --->   "%zext_ln169_631 = zext i2 %add_ln169_343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3108 'zext' 'zext_ln169_631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3109 [1/1] (1.56ns)   --->   "%add_ln169_344 = add i3 %zext_ln169_631, i3 %zext_ln169_630" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3109 'add' 'add_ln169_344' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3110 [1/1] (0.00ns)   --->   "%zext_ln169_632 = zext i3 %add_ln169_344" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3110 'zext' 'zext_ln169_632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3111 [1/1] (0.00ns)   --->   "%zext_ln169_633 = zext i2 %add_ln169_345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3111 'zext' 'zext_ln169_633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln169_634 = zext i2 %add_ln169_347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3112 'zext' 'zext_ln169_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3113 [1/1] (1.56ns)   --->   "%add_ln169_348 = add i3 %zext_ln169_634, i3 %zext_ln169_633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3113 'add' 'add_ln169_348' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3114 [1/1] (0.00ns)   --->   "%zext_ln169_635 = zext i3 %add_ln169_348" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3114 'zext' 'zext_ln169_635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3115 [1/1] (1.65ns)   --->   "%add_ln169_349 = add i4 %zext_ln169_635, i4 %zext_ln169_632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3115 'add' 'add_ln169_349' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3116 [1/1] (0.00ns)   --->   "%zext_ln169_636 = zext i4 %add_ln169_349" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3116 'zext' 'zext_ln169_636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3117 [1/1] (1.73ns)   --->   "%add_ln169_350 = add i5 %zext_ln169_636, i5 %zext_ln169_629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3117 'add' 'add_ln169_350' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%zext_ln169_637 = zext i5 %add_ln169_350" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3118 'zext' 'zext_ln169_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_351 = add i16 %zext_ln169_637, i16 %add_ln169_334" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3119 'add' 'add_ln169_351' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%tmp_1399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_42, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3120 'bitselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%xor_ln67_716 = xor i1 %tmp_1033, i1 %tmp_1399" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3121 'xor' 'xor_ln67_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%xor_ln67_717 = xor i1 %xor_ln67_716, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3122 'xor' 'xor_ln67_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%zext_ln169_644 = zext i1 %xor_ln67_717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3123 'zext' 'zext_ln169_644' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3124 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_352 = add i16 %select_ln137_4, i16 %zext_ln169_644" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3124 'add' 'add_ln169_352' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln169_670 = zext i2 %add_ln169_353" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3125 'zext' 'zext_ln169_670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_354 = add i16 %zext_ln169_670, i16 %add_ln169_352" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3126 'add' 'add_ln169_354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3127 [1/1] (0.00ns)   --->   "%zext_ln169_671 = zext i2 %add_ln169_355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3127 'zext' 'zext_ln169_671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3128 [1/1] (0.00ns)   --->   "%zext_ln169_672 = zext i2 %add_ln169_356" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3128 'zext' 'zext_ln169_672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3129 [1/1] (1.56ns)   --->   "%add_ln169_357 = add i3 %zext_ln169_672, i3 %zext_ln169_671" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3129 'add' 'add_ln169_357' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3130 [1/1] (0.00ns)   --->   "%zext_ln169_673 = zext i3 %add_ln169_357" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3130 'zext' 'zext_ln169_673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3131 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_358 = add i16 %zext_ln169_673, i16 %add_ln169_354" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3131 'add' 'add_ln169_358' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3132 [1/1] (0.00ns)   --->   "%zext_ln169_674 = zext i2 %add_ln169_359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3132 'zext' 'zext_ln169_674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln169_675 = zext i2 %add_ln169_360" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3133 'zext' 'zext_ln169_675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3134 [1/1] (1.56ns)   --->   "%add_ln169_361 = add i3 %zext_ln169_675, i3 %zext_ln169_674" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3134 'add' 'add_ln169_361' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3135 [1/1] (0.00ns)   --->   "%zext_ln169_676 = zext i3 %add_ln169_361" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3135 'zext' 'zext_ln169_676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln169_677 = zext i2 %add_ln169_362" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3136 'zext' 'zext_ln169_677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln169_678 = zext i2 %add_ln169_363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3137 'zext' 'zext_ln169_678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3138 [1/1] (1.56ns)   --->   "%add_ln169_364 = add i3 %zext_ln169_678, i3 %zext_ln169_677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3138 'add' 'add_ln169_364' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln169_679 = zext i3 %add_ln169_364" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3139 'zext' 'zext_ln169_679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3140 [1/1] (1.65ns)   --->   "%add_ln169_365 = add i4 %zext_ln169_679, i4 %zext_ln169_676" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3140 'add' 'add_ln169_365' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln169_680 = zext i4 %add_ln169_365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3141 'zext' 'zext_ln169_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_366 = add i16 %zext_ln169_680, i16 %add_ln169_358" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3142 'add' 'add_ln169_366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3143 [1/1] (0.00ns)   --->   "%zext_ln169_681 = zext i2 %add_ln169_367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3143 'zext' 'zext_ln169_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln169_682 = zext i2 %add_ln169_368" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3144 'zext' 'zext_ln169_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3145 [1/1] (1.56ns)   --->   "%add_ln169_369 = add i3 %zext_ln169_682, i3 %zext_ln169_681" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3145 'add' 'add_ln169_369' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln169_683 = zext i3 %add_ln169_369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3146 'zext' 'zext_ln169_683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln169_684 = zext i2 %add_ln169_370" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3147 'zext' 'zext_ln169_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln169_685 = zext i2 %add_ln169_371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3148 'zext' 'zext_ln169_685' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3149 [1/1] (1.56ns)   --->   "%add_ln169_372 = add i3 %zext_ln169_685, i3 %zext_ln169_684" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3149 'add' 'add_ln169_372' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3150 [1/1] (0.00ns)   --->   "%zext_ln169_686 = zext i3 %add_ln169_372" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3150 'zext' 'zext_ln169_686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3151 [1/1] (1.65ns)   --->   "%add_ln169_373 = add i4 %zext_ln169_686, i4 %zext_ln169_683" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3151 'add' 'add_ln169_373' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln169_687 = zext i4 %add_ln169_373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3152 'zext' 'zext_ln169_687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln169_688 = zext i2 %add_ln169_374" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3153 'zext' 'zext_ln169_688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln169_689 = zext i2 %add_ln169_375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3154 'zext' 'zext_ln169_689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3155 [1/1] (1.56ns)   --->   "%add_ln169_376 = add i3 %zext_ln169_689, i3 %zext_ln169_688" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3155 'add' 'add_ln169_376' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln169_690 = zext i3 %add_ln169_376" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3156 'zext' 'zext_ln169_690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3157 [1/1] (0.00ns)   --->   "%zext_ln169_691 = zext i2 %add_ln169_377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3157 'zext' 'zext_ln169_691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln169_692 = zext i2 %add_ln169_379" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3158 'zext' 'zext_ln169_692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3159 [1/1] (1.56ns)   --->   "%add_ln169_380 = add i3 %zext_ln169_692, i3 %zext_ln169_691" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3159 'add' 'add_ln169_380' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln169_693 = zext i3 %add_ln169_380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3160 'zext' 'zext_ln169_693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3161 [1/1] (1.65ns)   --->   "%add_ln169_381 = add i4 %zext_ln169_693, i4 %zext_ln169_690" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3161 'add' 'add_ln169_381' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3162 [1/1] (0.00ns)   --->   "%zext_ln169_694 = zext i4 %add_ln169_381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3162 'zext' 'zext_ln169_694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3163 [1/1] (1.73ns)   --->   "%add_ln169_382 = add i5 %zext_ln169_694, i5 %zext_ln169_687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3163 'add' 'add_ln169_382' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3164 [1/1] (0.00ns)   --->   "%zext_ln169_695 = zext i5 %add_ln169_382" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3164 'zext' 'zext_ln169_695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3165 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_383 = add i16 %zext_ln169_695, i16 %add_ln169_366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3165 'add' 'add_ln169_383' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%tmp_1430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_43, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3166 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%xor_ln67_780 = xor i1 %tmp_1033, i1 %tmp_1430" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3167 'xor' 'xor_ln67_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%xor_ln67_781 = xor i1 %xor_ln67_780, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3168 'xor' 'xor_ln67_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%zext_ln169_702 = zext i1 %xor_ln67_781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3169 'zext' 'zext_ln169_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3170 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_384 = add i16 %select_ln137_3, i16 %zext_ln169_702" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3170 'add' 'add_ln169_384' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3171 [1/1] (0.00ns)   --->   "%zext_ln169_728 = zext i2 %add_ln169_385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3171 'zext' 'zext_ln169_728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_386 = add i16 %zext_ln169_728, i16 %add_ln169_384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3172 'add' 'add_ln169_386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln169_729 = zext i2 %add_ln169_387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3173 'zext' 'zext_ln169_729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3174 [1/1] (0.00ns)   --->   "%zext_ln169_730 = zext i2 %add_ln169_388" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3174 'zext' 'zext_ln169_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3175 [1/1] (1.56ns)   --->   "%add_ln169_389 = add i3 %zext_ln169_730, i3 %zext_ln169_729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3175 'add' 'add_ln169_389' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3176 [1/1] (0.00ns)   --->   "%zext_ln169_731 = zext i3 %add_ln169_389" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3176 'zext' 'zext_ln169_731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3177 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_390 = add i16 %zext_ln169_731, i16 %add_ln169_386" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3177 'add' 'add_ln169_390' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln169_732 = zext i2 %add_ln169_391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3178 'zext' 'zext_ln169_732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3179 [1/1] (0.00ns)   --->   "%zext_ln169_733 = zext i2 %add_ln169_392" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3179 'zext' 'zext_ln169_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3180 [1/1] (1.56ns)   --->   "%add_ln169_393 = add i3 %zext_ln169_733, i3 %zext_ln169_732" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3180 'add' 'add_ln169_393' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3181 [1/1] (0.00ns)   --->   "%zext_ln169_734 = zext i3 %add_ln169_393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3181 'zext' 'zext_ln169_734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln169_735 = zext i2 %add_ln169_394" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3182 'zext' 'zext_ln169_735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln169_736 = zext i2 %add_ln169_395" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3183 'zext' 'zext_ln169_736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3184 [1/1] (1.56ns)   --->   "%add_ln169_396 = add i3 %zext_ln169_736, i3 %zext_ln169_735" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3184 'add' 'add_ln169_396' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns)   --->   "%zext_ln169_737 = zext i3 %add_ln169_396" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3185 'zext' 'zext_ln169_737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3186 [1/1] (1.65ns)   --->   "%add_ln169_397 = add i4 %zext_ln169_737, i4 %zext_ln169_734" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3186 'add' 'add_ln169_397' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln169_738 = zext i4 %add_ln169_397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3187 'zext' 'zext_ln169_738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_398 = add i16 %zext_ln169_738, i16 %add_ln169_390" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3188 'add' 'add_ln169_398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3189 [1/1] (0.00ns)   --->   "%zext_ln169_739 = zext i2 %add_ln169_399" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3189 'zext' 'zext_ln169_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln169_740 = zext i2 %add_ln169_400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3190 'zext' 'zext_ln169_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3191 [1/1] (1.56ns)   --->   "%add_ln169_401 = add i3 %zext_ln169_740, i3 %zext_ln169_739" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3191 'add' 'add_ln169_401' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3192 [1/1] (0.00ns)   --->   "%zext_ln169_741 = zext i3 %add_ln169_401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3192 'zext' 'zext_ln169_741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln169_742 = zext i2 %add_ln169_402" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3193 'zext' 'zext_ln169_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln169_743 = zext i2 %add_ln169_403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3194 'zext' 'zext_ln169_743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3195 [1/1] (1.56ns)   --->   "%add_ln169_404 = add i3 %zext_ln169_743, i3 %zext_ln169_742" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3195 'add' 'add_ln169_404' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln169_744 = zext i3 %add_ln169_404" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3196 'zext' 'zext_ln169_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3197 [1/1] (1.65ns)   --->   "%add_ln169_405 = add i4 %zext_ln169_744, i4 %zext_ln169_741" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3197 'add' 'add_ln169_405' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3198 [1/1] (0.00ns)   --->   "%zext_ln169_745 = zext i4 %add_ln169_405" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3198 'zext' 'zext_ln169_745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3199 [1/1] (0.00ns)   --->   "%zext_ln169_746 = zext i2 %add_ln169_406" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3199 'zext' 'zext_ln169_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln169_747 = zext i2 %add_ln169_407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3200 'zext' 'zext_ln169_747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3201 [1/1] (1.56ns)   --->   "%add_ln169_408 = add i3 %zext_ln169_747, i3 %zext_ln169_746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3201 'add' 'add_ln169_408' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln169_748 = zext i3 %add_ln169_408" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3202 'zext' 'zext_ln169_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln169_749 = zext i2 %add_ln169_409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3203 'zext' 'zext_ln169_749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3204 [1/1] (0.00ns)   --->   "%zext_ln169_750 = zext i2 %add_ln169_411" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3204 'zext' 'zext_ln169_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3205 [1/1] (1.56ns)   --->   "%add_ln169_412 = add i3 %zext_ln169_750, i3 %zext_ln169_749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3205 'add' 'add_ln169_412' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln169_751 = zext i3 %add_ln169_412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3206 'zext' 'zext_ln169_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3207 [1/1] (1.65ns)   --->   "%add_ln169_413 = add i4 %zext_ln169_751, i4 %zext_ln169_748" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3207 'add' 'add_ln169_413' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln169_752 = zext i4 %add_ln169_413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3208 'zext' 'zext_ln169_752' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3209 [1/1] (1.73ns)   --->   "%add_ln169_414 = add i5 %zext_ln169_752, i5 %zext_ln169_745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3209 'add' 'add_ln169_414' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln169_753 = zext i5 %add_ln169_414" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3210 'zext' 'zext_ln169_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3211 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_415 = add i16 %zext_ln169_753, i16 %add_ln169_398" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3211 'add' 'add_ln169_415' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%tmp_1461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_44, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3212 'bitselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%xor_ln67_844 = xor i1 %tmp_1033, i1 %tmp_1461" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3213 'xor' 'xor_ln67_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%xor_ln67_845 = xor i1 %xor_ln67_844, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3214 'xor' 'xor_ln67_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%zext_ln169_760 = zext i1 %xor_ln67_845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3215 'zext' 'zext_ln169_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3216 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_416 = add i16 %select_ln137_2, i16 %zext_ln169_760" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3216 'add' 'add_ln169_416' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3217 [1/1] (0.00ns)   --->   "%zext_ln169_786 = zext i2 %add_ln169_417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3217 'zext' 'zext_ln169_786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_418 = add i16 %zext_ln169_786, i16 %add_ln169_416" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3218 'add' 'add_ln169_418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3219 [1/1] (0.00ns)   --->   "%zext_ln169_787 = zext i2 %add_ln169_419" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3219 'zext' 'zext_ln169_787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln169_788 = zext i2 %add_ln169_420" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3220 'zext' 'zext_ln169_788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3221 [1/1] (1.56ns)   --->   "%add_ln169_421 = add i3 %zext_ln169_788, i3 %zext_ln169_787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3221 'add' 'add_ln169_421' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln169_789 = zext i3 %add_ln169_421" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3222 'zext' 'zext_ln169_789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3223 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_422 = add i16 %zext_ln169_789, i16 %add_ln169_418" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3223 'add' 'add_ln169_422' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln169_790 = zext i2 %add_ln169_423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3224 'zext' 'zext_ln169_790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln169_791 = zext i2 %add_ln169_424" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3225 'zext' 'zext_ln169_791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3226 [1/1] (1.56ns)   --->   "%add_ln169_425 = add i3 %zext_ln169_791, i3 %zext_ln169_790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3226 'add' 'add_ln169_425' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln169_792 = zext i3 %add_ln169_425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3227 'zext' 'zext_ln169_792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln169_793 = zext i2 %add_ln169_426" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3228 'zext' 'zext_ln169_793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3229 [1/1] (0.00ns)   --->   "%zext_ln169_794 = zext i2 %add_ln169_427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3229 'zext' 'zext_ln169_794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3230 [1/1] (1.56ns)   --->   "%add_ln169_428 = add i3 %zext_ln169_794, i3 %zext_ln169_793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3230 'add' 'add_ln169_428' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3231 [1/1] (0.00ns)   --->   "%zext_ln169_795 = zext i3 %add_ln169_428" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3231 'zext' 'zext_ln169_795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3232 [1/1] (1.65ns)   --->   "%add_ln169_429 = add i4 %zext_ln169_795, i4 %zext_ln169_792" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3232 'add' 'add_ln169_429' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln169_796 = zext i4 %add_ln169_429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3233 'zext' 'zext_ln169_796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_430 = add i16 %zext_ln169_796, i16 %add_ln169_422" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3234 'add' 'add_ln169_430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3235 [1/1] (0.00ns)   --->   "%zext_ln169_797 = zext i2 %add_ln169_431" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3235 'zext' 'zext_ln169_797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln169_798 = zext i2 %add_ln169_432" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3236 'zext' 'zext_ln169_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3237 [1/1] (1.56ns)   --->   "%add_ln169_433 = add i3 %zext_ln169_798, i3 %zext_ln169_797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3237 'add' 'add_ln169_433' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3238 [1/1] (0.00ns)   --->   "%zext_ln169_799 = zext i3 %add_ln169_433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3238 'zext' 'zext_ln169_799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3239 [1/1] (0.00ns)   --->   "%zext_ln169_800 = zext i2 %add_ln169_434" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3239 'zext' 'zext_ln169_800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3240 [1/1] (0.00ns)   --->   "%zext_ln169_801 = zext i2 %add_ln169_435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3240 'zext' 'zext_ln169_801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3241 [1/1] (1.56ns)   --->   "%add_ln169_436 = add i3 %zext_ln169_801, i3 %zext_ln169_800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3241 'add' 'add_ln169_436' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln169_802 = zext i3 %add_ln169_436" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3242 'zext' 'zext_ln169_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3243 [1/1] (1.65ns)   --->   "%add_ln169_437 = add i4 %zext_ln169_802, i4 %zext_ln169_799" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3243 'add' 'add_ln169_437' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln169_803 = zext i4 %add_ln169_437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3244 'zext' 'zext_ln169_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln169_804 = zext i2 %add_ln169_438" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3245 'zext' 'zext_ln169_804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln169_805 = zext i2 %add_ln169_439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3246 'zext' 'zext_ln169_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3247 [1/1] (1.56ns)   --->   "%add_ln169_440 = add i3 %zext_ln169_805, i3 %zext_ln169_804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3247 'add' 'add_ln169_440' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln169_806 = zext i3 %add_ln169_440" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3248 'zext' 'zext_ln169_806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln169_807 = zext i2 %add_ln169_441" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3249 'zext' 'zext_ln169_807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln169_808 = zext i2 %add_ln169_443" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3250 'zext' 'zext_ln169_808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3251 [1/1] (1.56ns)   --->   "%add_ln169_444 = add i3 %zext_ln169_808, i3 %zext_ln169_807" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3251 'add' 'add_ln169_444' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3252 [1/1] (0.00ns)   --->   "%zext_ln169_809 = zext i3 %add_ln169_444" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3252 'zext' 'zext_ln169_809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3253 [1/1] (1.65ns)   --->   "%add_ln169_445 = add i4 %zext_ln169_809, i4 %zext_ln169_806" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3253 'add' 'add_ln169_445' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3254 [1/1] (0.00ns)   --->   "%zext_ln169_810 = zext i4 %add_ln169_445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3254 'zext' 'zext_ln169_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3255 [1/1] (1.73ns)   --->   "%add_ln169_446 = add i5 %zext_ln169_810, i5 %zext_ln169_803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3255 'add' 'add_ln169_446' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln169_811 = zext i5 %add_ln169_446" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3256 'zext' 'zext_ln169_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3257 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_447 = add i16 %zext_ln169_811, i16 %add_ln169_430" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3257 'add' 'add_ln169_447' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%tmp_1492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_45, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3258 'bitselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%xor_ln67_908 = xor i1 %tmp_1033, i1 %tmp_1492" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3259 'xor' 'xor_ln67_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%xor_ln67_909 = xor i1 %xor_ln67_908, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3260 'xor' 'xor_ln67_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%zext_ln169_818 = zext i1 %xor_ln67_909" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3261 'zext' 'zext_ln169_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3262 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_448 = add i16 %select_ln137_1, i16 %zext_ln169_818" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3262 'add' 'add_ln169_448' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3263 [1/1] (0.00ns)   --->   "%zext_ln169_844 = zext i2 %add_ln169_449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3263 'zext' 'zext_ln169_844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_450 = add i16 %zext_ln169_844, i16 %add_ln169_448" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3264 'add' 'add_ln169_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln169_845 = zext i2 %add_ln169_451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3265 'zext' 'zext_ln169_845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln169_846 = zext i2 %add_ln169_452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3266 'zext' 'zext_ln169_846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3267 [1/1] (1.56ns)   --->   "%add_ln169_453 = add i3 %zext_ln169_846, i3 %zext_ln169_845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3267 'add' 'add_ln169_453' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln169_847 = zext i3 %add_ln169_453" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3268 'zext' 'zext_ln169_847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3269 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_454 = add i16 %zext_ln169_847, i16 %add_ln169_450" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3269 'add' 'add_ln169_454' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3270 [1/1] (0.00ns)   --->   "%zext_ln169_848 = zext i2 %add_ln169_455" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3270 'zext' 'zext_ln169_848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln169_849 = zext i2 %add_ln169_456" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3271 'zext' 'zext_ln169_849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3272 [1/1] (1.56ns)   --->   "%add_ln169_457 = add i3 %zext_ln169_849, i3 %zext_ln169_848" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3272 'add' 'add_ln169_457' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3273 [1/1] (0.00ns)   --->   "%zext_ln169_850 = zext i3 %add_ln169_457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3273 'zext' 'zext_ln169_850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3274 [1/1] (0.00ns)   --->   "%zext_ln169_851 = zext i2 %add_ln169_458" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3274 'zext' 'zext_ln169_851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3275 [1/1] (0.00ns)   --->   "%zext_ln169_852 = zext i2 %add_ln169_459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3275 'zext' 'zext_ln169_852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3276 [1/1] (1.56ns)   --->   "%add_ln169_460 = add i3 %zext_ln169_852, i3 %zext_ln169_851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3276 'add' 'add_ln169_460' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3277 [1/1] (0.00ns)   --->   "%zext_ln169_853 = zext i3 %add_ln169_460" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3277 'zext' 'zext_ln169_853' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3278 [1/1] (1.65ns)   --->   "%add_ln169_461 = add i4 %zext_ln169_853, i4 %zext_ln169_850" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3278 'add' 'add_ln169_461' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3279 [1/1] (0.00ns)   --->   "%zext_ln169_854 = zext i4 %add_ln169_461" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3279 'zext' 'zext_ln169_854' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_462 = add i16 %zext_ln169_854, i16 %add_ln169_454" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3280 'add' 'add_ln169_462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln169_855 = zext i2 %add_ln169_463" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3281 'zext' 'zext_ln169_855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3282 [1/1] (0.00ns)   --->   "%zext_ln169_856 = zext i2 %add_ln169_464" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3282 'zext' 'zext_ln169_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3283 [1/1] (1.56ns)   --->   "%add_ln169_465 = add i3 %zext_ln169_856, i3 %zext_ln169_855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3283 'add' 'add_ln169_465' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3284 [1/1] (0.00ns)   --->   "%zext_ln169_857 = zext i3 %add_ln169_465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3284 'zext' 'zext_ln169_857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3285 [1/1] (0.00ns)   --->   "%zext_ln169_858 = zext i2 %add_ln169_466" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3285 'zext' 'zext_ln169_858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3286 [1/1] (0.00ns)   --->   "%zext_ln169_859 = zext i2 %add_ln169_467" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3286 'zext' 'zext_ln169_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3287 [1/1] (1.56ns)   --->   "%add_ln169_468 = add i3 %zext_ln169_859, i3 %zext_ln169_858" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3287 'add' 'add_ln169_468' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3288 [1/1] (0.00ns)   --->   "%zext_ln169_860 = zext i3 %add_ln169_468" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3288 'zext' 'zext_ln169_860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3289 [1/1] (1.65ns)   --->   "%add_ln169_469 = add i4 %zext_ln169_860, i4 %zext_ln169_857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3289 'add' 'add_ln169_469' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3290 [1/1] (0.00ns)   --->   "%zext_ln169_861 = zext i4 %add_ln169_469" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3290 'zext' 'zext_ln169_861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln169_862 = zext i2 %add_ln169_470" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3291 'zext' 'zext_ln169_862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln169_863 = zext i2 %add_ln169_471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3292 'zext' 'zext_ln169_863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3293 [1/1] (1.56ns)   --->   "%add_ln169_472 = add i3 %zext_ln169_863, i3 %zext_ln169_862" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3293 'add' 'add_ln169_472' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3294 [1/1] (0.00ns)   --->   "%zext_ln169_864 = zext i3 %add_ln169_472" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3294 'zext' 'zext_ln169_864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3295 [1/1] (0.00ns)   --->   "%zext_ln169_865 = zext i2 %add_ln169_473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3295 'zext' 'zext_ln169_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3296 [1/1] (0.00ns)   --->   "%zext_ln169_866 = zext i2 %add_ln169_475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3296 'zext' 'zext_ln169_866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3297 [1/1] (1.56ns)   --->   "%add_ln169_476 = add i3 %zext_ln169_866, i3 %zext_ln169_865" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3297 'add' 'add_ln169_476' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3298 [1/1] (0.00ns)   --->   "%zext_ln169_867 = zext i3 %add_ln169_476" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3298 'zext' 'zext_ln169_867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3299 [1/1] (1.65ns)   --->   "%add_ln169_477 = add i4 %zext_ln169_867, i4 %zext_ln169_864" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3299 'add' 'add_ln169_477' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3300 [1/1] (0.00ns)   --->   "%zext_ln169_868 = zext i4 %add_ln169_477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3300 'zext' 'zext_ln169_868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3301 [1/1] (1.73ns)   --->   "%add_ln169_478 = add i5 %zext_ln169_868, i5 %zext_ln169_861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3301 'add' 'add_ln169_478' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3302 [1/1] (0.00ns)   --->   "%zext_ln169_869 = zext i5 %add_ln169_478" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3302 'zext' 'zext_ln169_869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3303 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_479 = add i16 %zext_ln169_869, i16 %add_ln169_462" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3303 'add' 'add_ln169_479' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%tmp_1523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_46, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3304 'bitselect' 'tmp_1523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%xor_ln67_972 = xor i1 %tmp_1033, i1 %tmp_1523" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3305 'xor' 'xor_ln67_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%xor_ln67_973 = xor i1 %xor_ln67_972, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3306 'xor' 'xor_ln67_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%zext_ln169_876 = zext i1 %xor_ln67_973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3307 'zext' 'zext_ln169_876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3308 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_480 = add i16 %select_ln137, i16 %zext_ln169_876" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3308 'add' 'add_ln169_480' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln169_902 = zext i2 %add_ln169_481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3309 'zext' 'zext_ln169_902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_482 = add i16 %zext_ln169_902, i16 %add_ln169_480" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3310 'add' 'add_ln169_482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln169_903 = zext i2 %add_ln169_483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3311 'zext' 'zext_ln169_903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln169_904 = zext i2 %add_ln169_484" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3312 'zext' 'zext_ln169_904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3313 [1/1] (1.56ns)   --->   "%add_ln169_485 = add i3 %zext_ln169_904, i3 %zext_ln169_903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3313 'add' 'add_ln169_485' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3314 [1/1] (0.00ns)   --->   "%zext_ln169_905 = zext i3 %add_ln169_485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3314 'zext' 'zext_ln169_905' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3315 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_486 = add i16 %zext_ln169_905, i16 %add_ln169_482" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3315 'add' 'add_ln169_486' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3316 [1/1] (0.00ns)   --->   "%zext_ln169_906 = zext i2 %add_ln169_487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3316 'zext' 'zext_ln169_906' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3317 [1/1] (0.00ns)   --->   "%zext_ln169_907 = zext i2 %add_ln169_488" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3317 'zext' 'zext_ln169_907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3318 [1/1] (1.56ns)   --->   "%add_ln169_489 = add i3 %zext_ln169_907, i3 %zext_ln169_906" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3318 'add' 'add_ln169_489' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln169_908 = zext i3 %add_ln169_489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3319 'zext' 'zext_ln169_908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3320 [1/1] (0.00ns)   --->   "%zext_ln169_909 = zext i2 %add_ln169_490" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3320 'zext' 'zext_ln169_909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3321 [1/1] (0.00ns)   --->   "%zext_ln169_910 = zext i2 %add_ln169_491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3321 'zext' 'zext_ln169_910' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3322 [1/1] (1.56ns)   --->   "%add_ln169_492 = add i3 %zext_ln169_910, i3 %zext_ln169_909" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3322 'add' 'add_ln169_492' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3323 [1/1] (0.00ns)   --->   "%zext_ln169_911 = zext i3 %add_ln169_492" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3323 'zext' 'zext_ln169_911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3324 [1/1] (1.65ns)   --->   "%add_ln169_493 = add i4 %zext_ln169_911, i4 %zext_ln169_908" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3324 'add' 'add_ln169_493' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3325 [1/1] (0.00ns)   --->   "%zext_ln169_912 = zext i4 %add_ln169_493" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3325 'zext' 'zext_ln169_912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_494 = add i16 %zext_ln169_912, i16 %add_ln169_486" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3326 'add' 'add_ln169_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3327 [1/1] (0.00ns)   --->   "%zext_ln169_913 = zext i2 %add_ln169_495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3327 'zext' 'zext_ln169_913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3328 [1/1] (0.00ns)   --->   "%zext_ln169_914 = zext i2 %add_ln169_496" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3328 'zext' 'zext_ln169_914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3329 [1/1] (1.56ns)   --->   "%add_ln169_497 = add i3 %zext_ln169_914, i3 %zext_ln169_913" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3329 'add' 'add_ln169_497' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln169_915 = zext i3 %add_ln169_497" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3330 'zext' 'zext_ln169_915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3331 [1/1] (0.00ns)   --->   "%zext_ln169_916 = zext i2 %add_ln169_498" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3331 'zext' 'zext_ln169_916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3332 [1/1] (0.00ns)   --->   "%zext_ln169_917 = zext i2 %add_ln169_499" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3332 'zext' 'zext_ln169_917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3333 [1/1] (1.56ns)   --->   "%add_ln169_500 = add i3 %zext_ln169_917, i3 %zext_ln169_916" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3333 'add' 'add_ln169_500' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3334 [1/1] (0.00ns)   --->   "%zext_ln169_918 = zext i3 %add_ln169_500" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3334 'zext' 'zext_ln169_918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3335 [1/1] (1.65ns)   --->   "%add_ln169_501 = add i4 %zext_ln169_918, i4 %zext_ln169_915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3335 'add' 'add_ln169_501' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3336 [1/1] (0.00ns)   --->   "%zext_ln169_919 = zext i4 %add_ln169_501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3336 'zext' 'zext_ln169_919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln169_920 = zext i2 %add_ln169_502" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3337 'zext' 'zext_ln169_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln169_921 = zext i2 %add_ln169_503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3338 'zext' 'zext_ln169_921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3339 [1/1] (1.56ns)   --->   "%add_ln169_504 = add i3 %zext_ln169_921, i3 %zext_ln169_920" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3339 'add' 'add_ln169_504' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3340 [1/1] (0.00ns)   --->   "%zext_ln169_922 = zext i3 %add_ln169_504" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3340 'zext' 'zext_ln169_922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln169_923 = zext i2 %add_ln169_505" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3341 'zext' 'zext_ln169_923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln169_924 = zext i2 %add_ln169_507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3342 'zext' 'zext_ln169_924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (1.56ns)   --->   "%add_ln169_508 = add i3 %zext_ln169_924, i3 %zext_ln169_923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3343 'add' 'add_ln169_508' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3344 [1/1] (0.00ns)   --->   "%zext_ln169_925 = zext i3 %add_ln169_508" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3344 'zext' 'zext_ln169_925' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3345 [1/1] (1.65ns)   --->   "%add_ln169_509 = add i4 %zext_ln169_925, i4 %zext_ln169_922" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3345 'add' 'add_ln169_509' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln169_926 = zext i4 %add_ln169_509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3346 'zext' 'zext_ln169_926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3347 [1/1] (1.73ns)   --->   "%add_ln169_510 = add i5 %zext_ln169_926, i5 %zext_ln169_919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3347 'add' 'add_ln169_510' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3348 [1/1] (0.00ns)   --->   "%zext_ln169_927 = zext i5 %add_ln169_510" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3348 'zext' 'zext_ln169_927' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3349 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_511 = add i16 %zext_ln169_927, i16 %add_ln169_494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3349 'add' 'add_ln169_511' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3350 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_511, i16 %p_0_0_037_15149_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3350 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3351 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_479, i16 %p_0_0_037_14147_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3351 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3352 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_447, i16 %p_0_0_037_13145_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3352 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3353 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_415, i16 %p_0_0_037_12143_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3353 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3354 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_383, i16 %empty_1240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3354 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3355 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_351, i16 %empty_1239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3355 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3356 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_319, i16 %empty_1238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3356 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3357 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_287, i16 %empty_1237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3357 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3358 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_255, i16 %empty_1236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3358 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3359 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_223, i16 %empty_1235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3359 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3360 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_191, i16 %empty_1234" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3360 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3361 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_159, i16 %empty_1233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3361 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3362 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_127, i16 %empty_1232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3362 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3363 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_95, i16 %empty_1231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3363 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3364 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_63, i16 %empty_1230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3364 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3365 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_31, i16 %empty" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134]   --->   Operation 3365 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3366 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:134]   --->   Operation 3366 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3386 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3386 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 3367 [1/1] (2.07ns)   --->   "%result = icmp_slt  i16 %p_ZL8threshs3_0_load, i16 %add_ln169_31" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3367 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3368 [1/1] (2.07ns)   --->   "%result_32 = icmp_slt  i16 %p_ZL8threshs3_1_load, i16 %add_ln169_63" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3368 'icmp' 'result_32' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3369 [1/1] (2.07ns)   --->   "%result_33 = icmp_slt  i16 %p_ZL8threshs3_2_load, i16 %add_ln169_95" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3369 'icmp' 'result_33' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3370 [1/1] (2.07ns)   --->   "%result_34 = icmp_slt  i16 %p_ZL8threshs3_3_load, i16 %add_ln169_127" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3370 'icmp' 'result_34' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3371 [1/1] (2.07ns)   --->   "%result_35 = icmp_slt  i16 %p_ZL8threshs3_4_load, i16 %add_ln169_159" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3371 'icmp' 'result_35' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3372 [1/1] (2.07ns)   --->   "%result_36 = icmp_slt  i16 %p_ZL8threshs3_5_load, i16 %add_ln169_191" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3372 'icmp' 'result_36' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3373 [1/1] (2.07ns)   --->   "%result_37 = icmp_slt  i16 %p_ZL8threshs3_6_load, i16 %add_ln169_223" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3373 'icmp' 'result_37' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3374 [1/1] (2.07ns)   --->   "%result_38 = icmp_slt  i16 %p_ZL8threshs3_7_load, i16 %add_ln169_255" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3374 'icmp' 'result_38' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3375 [1/1] (2.07ns)   --->   "%result_39 = icmp_slt  i16 %p_ZL8threshs3_8_load, i16 %add_ln169_287" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3375 'icmp' 'result_39' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3376 [1/1] (2.07ns)   --->   "%result_40 = icmp_slt  i16 %p_ZL8threshs3_9_load, i16 %add_ln169_319" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3376 'icmp' 'result_40' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3377 [1/1] (2.07ns)   --->   "%result_41 = icmp_slt  i16 %p_ZL8threshs3_10_load, i16 %add_ln169_351" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3377 'icmp' 'result_41' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3378 [1/1] (2.07ns)   --->   "%result_42 = icmp_slt  i16 %p_ZL8threshs3_11_load, i16 %add_ln169_383" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3378 'icmp' 'result_42' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3379 [1/1] (2.07ns)   --->   "%result_43 = icmp_slt  i16 %p_ZL8threshs3_12_load, i16 %add_ln169_415" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3379 'icmp' 'result_43' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3380 [1/1] (2.07ns)   --->   "%result_44 = icmp_slt  i16 %p_ZL8threshs3_13_load, i16 %add_ln169_447" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3380 'icmp' 'result_44' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3381 [1/1] (2.07ns)   --->   "%result_45 = icmp_slt  i16 %p_ZL8threshs3_14_load, i16 %add_ln169_479" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3381 'icmp' 'result_45' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3382 [1/1] (2.07ns)   --->   "%result_46 = icmp_slt  i16 %p_ZL8threshs3_15_load, i16 %add_ln169_511" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3382 'icmp' 'result_46' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3383 [1/1] (0.00ns)   --->   "%outElem = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %result_46, i1 %result_45, i1 %result_44, i1 %result_43, i1 %result_42, i1 %result_41, i1 %result_40, i1 %result_39, i1 %result_38, i1 %result_37, i1 %result_36, i1 %result_35, i1 %result_34, i1 %result_33, i1 %result_32, i1 %result" [../mvau.hpp:166->../convlayer.h:118->../top.cpp:134]   --->   Operation 3383 'bitconcatenate' 'outElem' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 3384 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %mvOut_m_buffer_7, i16 %outElem" [../mvau.hpp:170->../convlayer.h:118->../top.cpp:134]   --->   Operation 3384 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 3385 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc85.i" [../mvau.hpp:177->../convlayer.h:118->../top.cpp:134]   --->   Operation 3385 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:134) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:134) of constant 0 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:134 [98]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:134) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134 [103]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:134) [3400]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:134) [3401]  (2.552 ns)
	'select' operation 32 bit ('tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:134) [3402]  (0.698 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:134) of variable 'tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:134 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:134 [3406]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

 <State 3>: 8.270ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:134) on port 'convInp_2' (../mvau.hpp:127->../convlayer.h:118->../top.cpp:134) [153]  (3.634 ns)
	multiplexor before 'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:134) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:134) [264]  (1.588 ns)
	'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:134) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:134) [264]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_6', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [334]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_7', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [335]  (0.978 ns)
	'add' operation 2 bit ('add_ln169_27', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [526]  (2.070 ns)

 <State 4>: 9.883ns
The critical path consists of the following:
	'load' operation 16 bit ('p_0_0_037_15149_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:134) on local variable 'p_0_0_037_15149_i' [281]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:134) [284]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_480', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3282]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_482', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3285]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_486', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3292]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_494', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3307]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_511', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3339]  (3.903 ns)
	'store' operation 0 bit ('store_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) of variable 'add_ln169_511', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134 on local variable 'p_0_0_037_15149_i' [3409]  (0.000 ns)

 <State 5>: 5.711ns
The critical path consists of the following:
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:134) [3367]  (2.077 ns)
	fifo write operation ('write_ln170', ../mvau.hpp:170->../convlayer.h:118->../top.cpp:134) on port 'mvOut_m_buffer_7' (../mvau.hpp:170->../convlayer.h:118->../top.cpp:134) [3399]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
