;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 29/01/2021 04:01:44 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x7FFC2000  	536903676
0x0004	0x4F3D0000  	20285
0x0008	0x52F90000  	21241
0x000C	0x52F90000  	21241
0x0010	0x52F90000  	21241
0x0014	0x52F90000  	21241
0x0018	0x52F90000  	21241
0x001C	0x52F90000  	21241
0x0020	0x52F90000  	21241
0x0024	0x52F90000  	21241
0x0028	0x52F90000  	21241
0x002C	0x52F90000  	21241
0x0030	0x52F90000  	21241
0x0034	0x52F90000  	21241
0x0038	0x52F90000  	21241
0x003C	0x52F90000  	21241
0x0040	0x52F90000  	21241
0x0044	0x52F90000  	21241
0x0048	0x52F90000  	21241
0x004C	0x52F90000  	21241
0x0050	0x52F90000  	21241
0x0054	0x52F90000  	21241
0x0058	0x4D050000  	19717
0x005C	0x52F90000  	21241
0x0060	0x52F90000  	21241
0x0064	0x4D890000  	19849
0x0068	0x52F90000  	21241
0x006C	0x52F90000  	21241
0x0070	0x52F90000  	21241
0x0074	0x52F90000  	21241
0x0078	0x52F90000  	21241
0x007C	0x4CD90000  	19673
0x0080	0x52F90000  	21241
0x0084	0x52F90000  	21241
0x0088	0x52F90000  	21241
0x008C	0x52F90000  	21241
0x0090	0x52F90000  	21241
0x0094	0x52F90000  	21241
0x0098	0x52F90000  	21241
0x009C	0x52F90000  	21241
0x00A0	0x52F90000  	21241
0x00A4	0x4D390000  	19769
0x00A8	0x52F90000  	21241
0x00AC	0x4E610000  	20065
0x00B0	0x52F90000  	21241
0x00B4	0x52F90000  	21241
0x00B8	0x52F90000  	21241
0x00BC	0x52F90000  	21241
; end of ____SysVT
_main:
;DriverRF4463PROMain.c, 603 :: 		void main() {
0x4F3C	0xB099    SUB	SP, SP, #100
0x4F3E	0xF7FFFFAB  BL	20120
0x4F42	0xF003F97F  BL	33348
0x4F46	0xF000F9DB  BL	21248
0x4F4A	0xF003F91F  BL	33164
;DriverRF4463PROMain.c, 607 :: 		Delay_ms( 2000 );                    // delay de depuracion
0x4F4E	0x4F02    LDR	R7, [PC, #8]
0x4F50	0xBF00    NOP
L_main367:
0x4F52	0x1E7F    SUBS	R7, R7, #1
0x4F54	0xD1FD    BNE	L_main367
0x4F56	0xE002    B	#4
0x4F58	0x11FF007A  	#7999999
0x4F5C	0xBF00    NOP
;DriverRF4463PROMain.c, 720 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_6 );  // r   ( Led Rojo de tarjeta de desarrollo )
0x4F5E	0x2140    MOVS	R1, #64
0x4F60	0x4899    LDR	R0, [PC, #612]
0x4F62	0xF7FFFE9B  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 721 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_7 );  // g
0x4F66	0x2180    MOVS	R1, #128
0x4F68	0x4897    LDR	R0, [PC, #604]
0x4F6A	0xF7FFFE97  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 722 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_8 );  // b
0x4F6E	0x21FF    MOVS	R1, #255
0x4F70	0x3101    ADDS	R1, #1
0x4F72	0x4895    LDR	R0, [PC, #596]
0x4F74	0xF7FFFE92  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 723 :: 		GPIO_Digital_Output( &GPIOA_BASE, _GPIO_PINMASK_4 );  // Enable LedÂ´s
0x4F78	0x2110    MOVS	R1, #16
0x4F7A	0x4894    LDR	R0, [PC, #592]
0x4F7C	0xF7FFFE8E  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 725 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_9 );
0x4F80	0x4993    LDR	R1, [PC, #588]
0x4F82	0x4891    LDR	R0, [PC, #580]
0x4F84	0xF7FFFE8A  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 728 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_14 );
0x4F88	0x4992    LDR	R1, [PC, #584]
0x4F8A	0x4893    LDR	R0, [PC, #588]
0x4F8C	0xF7FFFDA8  BL	_GPIO_Digital_Input+0
;DriverRF4463PROMain.c, 729 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_15 );
0x4F90	0x4992    LDR	R1, [PC, #584]
0x4F92	0x4891    LDR	R0, [PC, #580]
0x4F94	0xF7FFFDA4  BL	_GPIO_Digital_Input+0
;DriverRF4463PROMain.c, 734 :: 		GPIO_Digital_Input( &GPIOA_BASE, _GPIO_PINMASK_2 );          // nIRQ
0x4F98	0x2104    MOVS	R1, #4
0x4F9A	0x488C    LDR	R0, [PC, #560]
0x4F9C	0xF7FFFDA0  BL	_GPIO_Digital_Input+0
;DriverRF4463PROMain.c, 736 :: 		GPIO_Digital_Output( &GPIOA_BASE, _GPIO_PINMASK_3 );         // nSEL
0x4FA0	0x2108    MOVS	R1, #8
0x4FA2	0x488A    LDR	R0, [PC, #552]
0x4FA4	0xF7FFFE7A  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 737 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_2 );         // SDN
0x4FA8	0x2104    MOVS	R1, #4
0x4FAA	0x4887    LDR	R0, [PC, #540]
0x4FAC	0xF7FFFE76  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 738 :: 		GPIO_Digital_Output( &GPIOA_BASE, _GPIO_PINMASK_11 );        // GPIO0
0x4FB0	0x498B    LDR	R1, [PC, #556]
0x4FB2	0x4886    LDR	R0, [PC, #536]
0x4FB4	0xF7FFFE72  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 739 :: 		GPIO_Digital_Output( &GPIOA_BASE, _GPIO_PINMASK_12 );        // GPIO1
0x4FB8	0x498A    LDR	R1, [PC, #552]
0x4FBA	0x4884    LDR	R0, [PC, #528]
0x4FBC	0xF7FFFE6E  BL	_GPIO_Digital_Output+0
;DriverRF4463PROMain.c, 741 :: 		_REG_RADIO = 1;
0x4FC0	0x4A89    LDR	R2, [PC, #548]
0x4FC2	0x6810    LDR	R0, [R2, #0]
0x4FC4	0x2101    MOVS	R1, #1
0x4FC6	0x0249    LSLS	R1, R1, #9
0x4FC8	0x4308    ORRS	R0, R1
0x4FCA	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 757 :: 		RCC_APBENR2bits.SYSCFGEN = 1;
0x4FCC	0x4A87    LDR	R2, [PC, #540]
0x4FCE	0x6810    LDR	R0, [R2, #0]
0x4FD0	0x2101    MOVS	R1, #1
0x4FD2	0x4308    ORRS	R0, R1
0x4FD4	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 759 :: 		SYSCFG_VREFBUF_CFGR1bits.UCPD1_STROBE = 1;
0x4FD6	0x4A86    LDR	R2, [PC, #536]
0x4FD8	0x6810    LDR	R0, [R2, #0]
0x4FDA	0x2101    MOVS	R1, #1
0x4FDC	0x0249    LSLS	R1, R1, #9
0x4FDE	0x4308    ORRS	R0, R1
0x4FE0	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 762 :: 		nSEL = 1;
0x4FE2	0x4A84    LDR	R2, [PC, #528]
0x4FE4	0x6810    LDR	R0, [R2, #0]
0x4FE6	0x2108    MOVS	R1, #8
0x4FE8	0x4308    ORRS	R0, R1
0x4FEA	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 764 :: 		LED_RED      = 0;
0x4FEC	0x4A82    LDR	R2, [PC, #520]
0x4FEE	0x6810    LDR	R0, [R2, #0]
0x4FF0	0x2180    MOVS	R1, #128
0x4FF2	0x4388    BICS	R0, R1
0x4FF4	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 765 :: 		LED_GREEN    = 0;
0x4FF6	0x4A80    LDR	R2, [PC, #512]
0x4FF8	0x6810    LDR	R0, [R2, #0]
0x4FFA	0x2140    MOVS	R1, #64
0x4FFC	0x4388    BICS	R0, R1
0x4FFE	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 766 :: 		LED_BLUE     = 0;
0x5000	0x4A7D    LDR	R2, [PC, #500]
0x5002	0x6810    LDR	R0, [R2, #0]
0x5004	0x2101    MOVS	R1, #1
0x5006	0x0209    LSLS	R1, R1, #8
0x5008	0x4388    BICS	R0, R1
0x500A	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 768 :: 		Delay_ms( 100 );
0x500C	0x4F02    LDR	R7, [PC, #8]
0x500E	0xBF00    NOP
L_main369:
0x5010	0x1E7F    SUBS	R7, R7, #1
0x5012	0xD1FD    BNE	L_main369
0x5014	0xE002    B	#4
0x5016	0xBF00    NOP
0x5018	0x1A7F0006  	#399999
;DriverRF4463PROMain.c, 770 :: 		LED_RED      = 1;
0x501C	0x4A76    LDR	R2, [PC, #472]
0x501E	0x6810    LDR	R0, [R2, #0]
0x5020	0x2180    MOVS	R1, #128
0x5022	0x4308    ORRS	R0, R1
0x5024	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 771 :: 		LED_GREEN    = 1;
0x5026	0x4A74    LDR	R2, [PC, #464]
0x5028	0x6810    LDR	R0, [R2, #0]
0x502A	0x2140    MOVS	R1, #64
0x502C	0x4308    ORRS	R0, R1
0x502E	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 772 :: 		LED_BLUE     = 1;
0x5030	0x4A71    LDR	R2, [PC, #452]
0x5032	0x6810    LDR	R0, [R2, #0]
0x5034	0x2101    MOVS	R1, #1
0x5036	0x0209    LSLS	R1, R1, #8
0x5038	0x4308    ORRS	R0, R1
0x503A	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 774 :: 		InitTimer2();
0x503C	0xF7FFFDC6  BL	_InitTimer2+0
;DriverRF4463PROMain.c, 777 :: 		vUSARTConfigUSART1( 115200 );  // configura todos las parametros de USART
0x5040	0x486E    LDR	R0, [PC, #440]
0x5042	0xF7FFFD95  BL	_vUSARTConfigUSART1+0
;DriverRF4463PROMain.c, 793 :: 		vSPI1Init();           // configura todos los parametros de SPI
0x5046	0xF7FEFD3D  BL	_vSPI1Init+0
;DriverRF4463PROMain.c, 799 :: 		ucRF4463Freq3 = 9;
0x504A	0x2109    MOVS	R1, #9
0x504C	0x486C    LDR	R0, [PC, #432]
0x504E	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 800 :: 		ucRF4463Freq2 = 1;
0x5050	0x2101    MOVS	R1, #1
0x5052	0x486C    LDR	R0, [PC, #432]
0x5054	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 801 :: 		ucRF4463Freq1 = 5;
0x5056	0x2105    MOVS	R1, #5
0x5058	0x486B    LDR	R0, [PC, #428]
0x505A	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 804 :: 		ucRF4463Power = 17;
0x505C	0x2111    MOVS	R1, #17
0x505E	0x486B    LDR	R0, [PC, #428]
0x5060	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 806 :: 		ucRF4463Rate  = dr_4p8;            // BAUDRATE
0x5062	0x2102    MOVS	R1, #2
0x5064	0x486A    LDR	R0, [PC, #424]
0x5066	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 808 :: 		ucRF4463Mode  = tx_test_mode;   //slave_mode;       // para transmision continua usar: tx_test_mode
0x5068	0x2102    MOVS	R1, #2
0x506A	0x486A    LDR	R0, [PC, #424]
0x506C	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 810 :: 		ucRF4463FreqChannel = 1;          // Establece canal
0x506E	0x2101    MOVS	R1, #1
0x5070	0x4869    LDR	R0, [PC, #420]
0x5072	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 814 :: 		reset_mode = 0;
0x5074	0x2100    MOVS	R1, #0
0x5076	0x4869    LDR	R0, [PC, #420]
0x5078	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 819 :: 		vRF4463MainSetTXString();    // usada para establecer el encabezdo predeterminado
0x507A	0xF7FFFACD  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 820 :: 		vRF4463SDNReset();
0x507E	0xF7FFFB6B  BL	_vRF4463SDNReset+0
;DriverRF4463PROMain.c, 821 :: 		vRF4463Init();
0x5082	0xF7FEFE8B  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 822 :: 		vRF4463ClearInterrupts();
0x5086	0xF7FFFDCD  BL	_vRF4463ClearInterrupts+0
;DriverRF4463PROMain.c, 823 :: 		vRF4463PartInfo ();          // SOLICITA EL MODELO DEL RADIO
0x508A	0xF7FFFD37  BL	_vRF4463PartInfo+0
;DriverRF4463PROMain.c, 824 :: 		ledEnable = 1;
0x508E	0x4A59    LDR	R2, [PC, #356]
0x5090	0x6810    LDR	R0, [R2, #0]
0x5092	0x2110    MOVS	R1, #16
0x5094	0x4308    ORRS	R0, R1
0x5096	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 825 :: 		LED_GREEN    = 0;
0x5098	0x4A57    LDR	R2, [PC, #348]
0x509A	0x6810    LDR	R0, [R2, #0]
0x509C	0x2140    MOVS	R1, #64
0x509E	0x4388    BICS	R0, R1
0x50A0	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 826 :: 		LED_BLUE     = 0;
0x50A2	0x4A55    LDR	R2, [PC, #340]
0x50A4	0x6810    LDR	R0, [R2, #0]
0x50A6	0x2101    MOVS	R1, #1
0x50A8	0x0209    LSLS	R1, R1, #8
0x50AA	0x4388    BICS	R0, R1
0x50AC	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 827 :: 		LED_RED      = 0;
0x50AE	0x4A52    LDR	R2, [PC, #328]
0x50B0	0x6810    LDR	R0, [R2, #0]
0x50B2	0x2180    MOVS	R1, #128
0x50B4	0x4388    BICS	R0, R1
0x50B6	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 828 :: 		UART1_Write_Text( "[ SYS STM32G ] RF Radio ready" );
0x50B8	0x466E    MOV	R6, SP
0x50BA	0x251E    MOVS	R5, #30
0x50BC	0x19AD    ADDS	R5, R5, R6
0x50BE	0x4F58    LDR	R7, [PC, #352]
0x50C0	0xF7FFFDE2  BL	___CC2DW+0
0x50C4	0x4668    MOV	R0, SP
0x50C6	0xF7FFFD11  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 833 :: 		UART1_Write_Text( "[ SYS STM32G ] RF Radio ready\r\n" );
0x50CA	0x2620    MOVS	R6, #32
0x50CC	0x446E    ADD	R6, SP, R6
0x50CE	0x2520    MOVS	R5, #32
0x50D0	0x19AD    ADDS	R5, R5, R6
0x50D2	0x4F54    LDR	R7, [PC, #336]
0x50D4	0xF7FFFDD8  BL	___CC2DW+0
0x50D8	0x2020    MOVS	R0, #32
0x50DA	0x4468    ADD	R0, SP, R0
0x50DC	0xF7FFFD06  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 836 :: 		while ( 1 ) {
L_main371:
;DriverRF4463PROMain.c, 839 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x50E0	0x4851    LDR	R0, [PC, #324]
0x50E2	0x6800    LDR	R0, [R0, #0]
0x50E4	0x2801    CMP	R0, #1
0x50E6	0xD101    BNE	L_main373
;DriverRF4463PROMain.c, 840 :: 		vUSARTReceivedFromUSART1();
0x50E8	0xF7FFFD16  BL	_vUSARTReceivedFromUSART1+0
;DriverRF4463PROMain.c, 841 :: 		}
L_main373:
;DriverRF4463PROMain.c, 844 :: 		if ( ucRF4463Mode == master_mode ) {
0x50EC	0x4849    LDR	R0, [PC, #292]
0x50EE	0x7800    LDRB	R0, [R0, #0]
0x50F0	0x2800    CMP	R0, #0
0x50F2	0xD100    BNE	L_main374
;DriverRF4463PROMain.c, 846 :: 		}
0x50F4	0xE024    B	L_main375
L_main374:
;DriverRF4463PROMain.c, 849 :: 		else if ( ucRF4463Mode == slave_mode ) {
0x50F6	0x4847    LDR	R0, [PC, #284]
0x50F8	0x7800    LDRB	R0, [R0, #0]
0x50FA	0x2801    CMP	R0, #1
0x50FC	0xD102    BNE	L_main376
;DriverRF4463PROMain.c, 850 :: 		vRF4463RxInit();
0x50FE	0xF7FFFDA9  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 851 :: 		}
0x5102	0xE01D    B	L_main377
L_main376:
;DriverRF4463PROMain.c, 854 :: 		else if ( ucRF4463Mode == rf_off ) {
0x5104	0x4843    LDR	R0, [PC, #268]
0x5106	0x7800    LDRB	R0, [R0, #0]
0x5108	0x2804    CMP	R0, #4
0x510A	0xD119    BNE	L_main378
;DriverRF4463PROMain.c, 855 :: 		while ( 1 ) {
L_main379:
;DriverRF4463PROMain.c, 857 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x510C	0x4846    LDR	R0, [PC, #280]
0x510E	0x6800    LDR	R0, [R0, #0]
0x5110	0x2801    CMP	R0, #1
0x5112	0xD100    BNE	L_main381
;DriverRF4463PROMain.c, 858 :: 		break;
0x5114	0xE014    B	L_main380
;DriverRF4463PROMain.c, 859 :: 		}
L_main381:
;DriverRF4463PROMain.c, 861 :: 		if ( ucRF4463SendMessage == 1 ) {
0x5116	0x4845    LDR	R0, [PC, #276]
0x5118	0x7800    LDRB	R0, [R0, #0]
0x511A	0x2801    CMP	R0, #1
0x511C	0xD10F    BNE	L_main382
;DriverRF4463PROMain.c, 862 :: 		ucRF4463SendMessage = 0;
0x511E	0x2100    MOVS	R1, #0
0x5120	0x4842    LDR	R0, [PC, #264]
0x5122	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 866 :: 		UART1_Write_Text("[ TX ] DONE\r\n");
0x5124	0x2640    MOVS	R6, #64
0x5126	0x446E    ADD	R6, SP, R6
0x5128	0x250E    MOVS	R5, #14
0x512A	0x19AD    ADDS	R5, R5, R6
0x512C	0x4F40    LDR	R7, [PC, #256]
0x512E	0xF7FFFDAB  BL	___CC2DW+0
0x5132	0x2040    MOVS	R0, #64
0x5134	0x4468    ADD	R0, SP, R0
0x5136	0xF7FFFCD9  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 869 :: 		vRF4463TxData();
0x513A	0xF7FFFA91  BL	_vRF4463TxData+0
;DriverRF4463PROMain.c, 870 :: 		}
L_main382:
;DriverRF4463PROMain.c, 871 :: 		}
0x513E	0xE7E5    B	L_main379
L_main380:
;DriverRF4463PROMain.c, 872 :: 		}
L_main378:
L_main377:
L_main375:
;DriverRF4463PROMain.c, 875 :: 		if ( ucRF4463Mode == tx_test_mode ) {
0x5140	0x4834    LDR	R0, [PC, #208]
0x5142	0x7800    LDRB	R0, [R0, #0]
0x5144	0x2802    CMP	R0, #2
0x5146	0xD110    BNE	L_main383
;DriverRF4463PROMain.c, 876 :: 		vRF4463TxCont();
0x5148	0xF7FFFC64  BL	_vRF4463TxCont+0
;DriverRF4463PROMain.c, 877 :: 		while ( 1 ) {
L_main384:
;DriverRF4463PROMain.c, 879 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x514C	0x4836    LDR	R0, [PC, #216]
0x514E	0x6800    LDR	R0, [R0, #0]
0x5150	0x2801    CMP	R0, #1
0x5152	0xD100    BNE	L_main386
;DriverRF4463PROMain.c, 880 :: 		break;
0x5154	0xE009    B	L_main385
;DriverRF4463PROMain.c, 881 :: 		}
L_main386:
;DriverRF4463PROMain.c, 883 :: 		if ( !nIRQ ) {
0x5156	0x4837    LDR	R0, [PC, #220]
0x5158	0x6801    LDR	R1, [R0, #0]
0x515A	0x2004    MOVS	R0, #4
0x515C	0x4008    ANDS	R0, R1
0x515E	0x0880    LSRS	R0, R0, #2
0x5160	0x2800    CMP	R0, #0
0x5162	0xD101    BNE	L_main387
;DriverRF4463PROMain.c, 884 :: 		vRF4463TxCont();
0x5164	0xF7FFFC56  BL	_vRF4463TxCont+0
;DriverRF4463PROMain.c, 885 :: 		}
L_main387:
;DriverRF4463PROMain.c, 886 :: 		}
0x5168	0xE7F0    B	L_main384
L_main385:
;DriverRF4463PROMain.c, 887 :: 		}
L_main383:
;DriverRF4463PROMain.c, 889 :: 		if ( ucRF4463Mode == rx_test_mode ) {
0x516A	0x482A    LDR	R0, [PC, #168]
0x516C	0x7800    LDRB	R0, [R0, #0]
0x516E	0x2803    CMP	R0, #3
0x5170	0xD107    BNE	L_main388
;DriverRF4463PROMain.c, 890 :: 		vRF4463RxInit ();
0x5172	0xF7FFFD6F  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 891 :: 		while ( 1 ) {
L_main389:
;DriverRF4463PROMain.c, 893 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x5176	0x482C    LDR	R0, [PC, #176]
0x5178	0x6800    LDR	R0, [R0, #0]
0x517A	0x2801    CMP	R0, #1
0x517C	0xD100    BNE	L_main391
;DriverRF4463PROMain.c, 894 :: 		break;
0x517E	0xE000    B	L_main390
;DriverRF4463PROMain.c, 895 :: 		}
L_main391:
;DriverRF4463PROMain.c, 898 :: 		}
0x5180	0xE7F9    B	L_main389
L_main390:
;DriverRF4463PROMain.c, 899 :: 		}
L_main388:
;DriverRF4463PROMain.c, 901 :: 		if ( reset_mode == 0 ) {
0x5182	0x4826    LDR	R0, [PC, #152]
0x5184	0x7800    LDRB	R0, [R0, #0]
0x5186	0x2800    CMP	R0, #0
0x5188	0xD000    BEQ	#0
0x518A	0xE0A5    B	L_main392
;DriverRF4463PROMain.c, 903 :: 		while ( 1 ) {
L_main393:
;DriverRF4463PROMain.c, 905 :: 		if ( fUSART1Buffer == READY_TO_READ ) {
0x518C	0x4826    LDR	R0, [PC, #152]
0x518E	0x6800    LDR	R0, [R0, #0]
0x5190	0x2801    CMP	R0, #1
0x5192	0xD100    BNE	L_main395
;DriverRF4463PROMain.c, 906 :: 		break;
0x5194	0xE0A0    B	L_main394
;DriverRF4463PROMain.c, 907 :: 		}
L_main395:
;DriverRF4463PROMain.c, 910 :: 		if ( Flag.reach_1s ) {
0x5196	0x4828    LDR	R0, [PC, #160]
0x5198	0x7801    LDRB	R1, [R0, #0]
0x519A	0x2001    MOVS	R0, #1
0x519C	0x4008    ANDS	R0, R1
0x519E	0x2800    CMP	R0, #0
0x51A0	0xD00A    BEQ	L_main396
;DriverRF4463PROMain.c, 911 :: 		Flag.reach_1s = 0;
0x51A2	0x4A25    LDR	R2, [PC, #148]
0x51A4	0x7810    LDRB	R0, [R2, #0]
0x51A6	0x2101    MOVS	R1, #1
0x51A8	0x4388    BICS	R0, R1
0x51AA	0x7010    STRB	R0, [R2, #0]
;DriverRF4463PROMain.c, 912 :: 		if ( ucRF4463Mode == master_mode ) {
0x51AC	0x4819    LDR	R0, [PC, #100]
0x51AE	0x7800    LDRB	R0, [R0, #0]
0x51B0	0x2800    CMP	R0, #0
0x51B2	0xD101    BNE	L_main397
;DriverRF4463PROMain.c, 914 :: 		vRF4463RxInit ();
0x51B4	0xF7FFFD4E  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 915 :: 		}
L_main397:
;DriverRF4463PROMain.c, 916 :: 		}
L_main396:
;DriverRF4463PROMain.c, 919 :: 		if ( !Flag.is_tx ) {
0x51B8	0x481F    LDR	R0, [PC, #124]
0x51BA	0x7801    LDRB	R1, [R0, #0]
0x51BC	0x2002    MOVS	R0, #2
0x51BE	0x4008    ANDS	R0, R1
0x51C0	0x0840    LSRS	R0, R0, #1
0x51C2	0x2800    CMP	R0, #0
0x51C4	0xE03A    B	#116
0x51C6	0xBF00    NOP
0x51C8	0x04005000  	GPIOB_BASE+0
0x51CC	0x00005000  	GPIOA_BASE+0
0x51D0	0x02000000  	#512
0x51D4	0x40000000  	#16384
0x51D8	0x08005000  	GPIOC_BASE+0
0x51DC	0x80000000  	#32768
0x51E0	0x08000000  	#2048
0x51E4	0x10000000  	#4096
0x51E8	0x04145000  	GPIOB_ODR+0
0x51EC	0x10404002  	RCC_APBENR2bits+0
0x51F0	0x00004001  	SYSCFG_VREFBUF_CFGR1bits+0
0x51F4	0x00145000  	GPIOA_ODRbits+0
0x51F8	0x04145000  	GPIOB_ODRbits+0
0x51FC	0xC2000001  	#115200
0x5200	0x130A2000  	_ucRF4463Freq3+0
0x5204	0x130B2000  	_ucRF4463Freq2+0
0x5208	0x23272000  	_ucRF4463Freq1+0
0x520C	0x232E2000  	_ucRF4463Power+0
0x5210	0x232C2000  	_ucRF4463Rate+0
0x5214	0x232D2000  	_ucRF4463Mode+0
0x5218	0x014E2000  	_ucRF4463FreqChannel+0
0x521C	0x23862000  	_reset_mode+0
0x5220	0x7C5C0000  	?ICS?lstr9_DriverRF4463PROMain+0
0x5224	0x7C7C0000  	?ICS?lstr10_DriverRF4463PROMain+0
0x5228	0x23142000  	_fUSART1Buffer+0
0x522C	0x02412000  	_ucRF4463SendMessage+0
0x5230	0x7C9C0000  	?ICS?lstr11_DriverRF4463PROMain+0
0x5234	0x00105000  	GPIOA_IDRbits+0
0x5238	0x23432000  	_Flag+0
0x523C	0xD14B    BNE	L_main398
;DriverRF4463PROMain.c, 920 :: 		if ( !nIRQ ) {          // !nIRQ   // RECIBIO ALGO ?
0x523E	0x4827    LDR	R0, [PC, #156]
0x5240	0x6801    LDR	R1, [R0, #0]
0x5242	0x2004    MOVS	R0, #4
0x5244	0x4008    ANDS	R0, R1
0x5246	0x0880    LSRS	R0, R0, #2
0x5248	0x2800    CMP	R0, #0
0x524A	0xD144    BNE	L_main399
;DriverRF4463PROMain.c, 922 :: 		vRF4463GetIntStatus();
0x524C	0xF7FFFC0C  BL	_vRF4463GetIntStatus+0
;DriverRF4463PROMain.c, 926 :: 		if ( ( spi_read_buf[ 4 ] & 0x08 ) == 0 ) { // crc error check
0x5250	0x4823    LDR	R0, [PC, #140]
0x5252	0x7801    LDRB	R1, [R0, #0]
0x5254	0x2008    MOVS	R0, #8
0x5256	0x4008    ANDS	R0, R1
0x5258	0xB2C0    UXTB	R0, R0
0x525A	0x2800    CMP	R0, #0
0x525C	0xD129    BNE	L_main400
;DriverRF4463PROMain.c, 930 :: 		spi_read_fifo();
0x525E	0xF7FFFC11  BL	_spi_read_fifo+0
;DriverRF4463PROMain.c, 931 :: 		vRF4463FifoReset();
0x5262	0xF7FDFBCF  BL	_vRF4463FifoReset+0
;DriverRF4463PROMain.c, 947 :: 		UART1_Write_Text( rx_buf );
0x5266	0x481F    LDR	R0, [PC, #124]
0x5268	0xF7FFFC40  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 948 :: 		UART1_Write_Text("\r\n");
0x526C	0x2650    MOVS	R6, #80
0x526E	0x446E    ADD	R6, SP, R6
0x5270	0x2503    MOVS	R5, #3
0x5272	0x19AD    ADDS	R5, R5, R6
0x5274	0x4F1C    LDR	R7, [PC, #112]
0x5276	0xF7FFFD07  BL	___CC2DW+0
0x527A	0x2050    MOVS	R0, #80
0x527C	0x4468    ADD	R0, SP, R0
0x527E	0xF7FFFC35  BL	_UART1_Write_Text+0
;DriverRF4463PROMain.c, 951 :: 		LED_GREEN ^= 1;                                        // Data received
0x5282	0x481A    LDR	R0, [PC, #104]
0x5284	0x6800    LDR	R0, [R0, #0]
0x5286	0x2140    MOVS	R1, #64
0x5288	0x4001    ANDS	R1, R0
0x528A	0x0989    LSRS	R1, R1, #6
0x528C	0x2001    MOVS	R0, #1
0x528E	0x4048    EORS	R0, R1
0x5290	0xB2C3    UXTB	R3, R0
0x5292	0x4A16    LDR	R2, [PC, #88]
0x5294	0x6810    LDR	R0, [R2, #0]
0x5296	0x2101    MOVS	R1, #1
0x5298	0x4019    ANDS	R1, R3
0x529A	0xD002    BEQ	L__main530
0x529C	0x2140    MOVS	R1, #64
0x529E	0x4308    ORRS	R0, R1
0x52A0	0xE001    B	L__main529
L__main530:
0x52A2	0x2140    MOVS	R1, #64
0x52A4	0x4388    BICS	R0, R1
L__main529:
0x52A6	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 952 :: 		rx_cnt++;
0x52A8	0x4911    LDR	R1, [PC, #68]
0x52AA	0x6808    LDR	R0, [R1, #0]
0x52AC	0x3001    ADDS	R0, #1
0x52AE	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 961 :: 		}
0x52B0	0xE011    B	L_main401
L_main400:
;DriverRF4463PROMain.c, 964 :: 		vUSART1Start_TX("[ CRC ] Fail\r\n", 14 );
0x52B2	0x2654    MOVS	R6, #84
0x52B4	0x446E    ADD	R6, SP, R6
0x52B6	0x250F    MOVS	R5, #15
0x52B8	0x19AD    ADDS	R5, R5, R6
0x52BA	0x4F0E    LDR	R7, [PC, #56]
0x52BC	0xF7FFFCE4  BL	___CC2DW+0
0x52C0	0x2054    MOVS	R0, #84
0x52C2	0x4468    ADD	R0, SP, R0
0x52C4	0x210E    MOVS	R1, #14
0x52C6	0xF7FCFE9D  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 965 :: 		vRF4463SDNReset();
0x52CA	0xF7FFFA45  BL	_vRF4463SDNReset+0
;DriverRF4463PROMain.c, 966 :: 		vRF4463Init();
0x52CE	0xF7FEFD65  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 967 :: 		vRF4463RxInit();
0x52D2	0xF7FFFCBF  BL	_vRF4463RxInit+0
;DriverRF4463PROMain.c, 968 :: 		}
L_main401:
;DriverRF4463PROMain.c, 969 :: 		}
L_main399:
;DriverRF4463PROMain.c, 970 :: 		}
L_main398:
;DriverRF4463PROMain.c, 971 :: 		}
0x52D6	0xE759    B	L_main393
L_main394:
;DriverRF4463PROMain.c, 972 :: 		}
L_main392:
;DriverRF4463PROMain.c, 973 :: 		}
0x52D8	0xE702    B	L_main371
;DriverRF4463PROMain.c, 974 :: 		}
L_end_main:
L__main_end_loop:
0x52DA	0xE7FE    B	L__main_end_loop
0x52DC	0x00105000  	GPIOA_IDRbits+0
0x52E0	0x23332000  	_spi_read_buf+4
0x52E4	0x23442000  	_rx_buf+0
0x52E8	0x7CAC0000  	?ICS?lstr12_DriverRF4463PROMain+0
0x52EC	0x04145000  	GPIOB_ODRbits+0
0x52F0	0x231C2000  	_rx_cnt+0
0x52F4	0x7CB00000  	?ICS?lstr13_DriverRF4463PROMain+0
; end of _main
___CC2DW:
;__Lib_System_G0xx.c, 27 :: 		
0x4C88	0xB081    SUB	SP, SP, #4
;__Lib_System_G0xx.c, 29 :: 		
L_loopDW:
;__Lib_System_G0xx.c, 30 :: 		
0x4C8A	0x783C    LDRB	R4, [R7, #0]
;__Lib_System_G0xx.c, 31 :: 		
0x4C8C	0x1C7F    ADDS	R7, R7, #1
;__Lib_System_G0xx.c, 32 :: 		
0x4C8E	0x7034    STRB	R4, [R6, #0]
;__Lib_System_G0xx.c, 33 :: 		
0x4C90	0x1C76    ADDS	R6, R6, #1
;__Lib_System_G0xx.c, 34 :: 		
0x4C92	0x42AE    CMP	R6, R5
;__Lib_System_G0xx.c, 35 :: 		
0x4C94	0xD1F9    BNE	L_loopDW
;__Lib_System_G0xx.c, 37 :: 		
L_end___CC2DW:
0x4C96	0xB001    ADD	SP, SP, #4
0x4C98	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_G0xx.c, 76 :: 		
0x4CAC	0xB081    SUB	SP, SP, #4
;__Lib_System_G0xx.c, 78 :: 		
0x4CAE	0x2400    MOVS	R4, #0
;__Lib_System_G0xx.c, 79 :: 		
0x4CB0	0x2700    MOVS	R7, #0
;__Lib_System_G0xx.c, 80 :: 		
0x4CB2	0x45AD    CMP	SP, R5
;__Lib_System_G0xx.c, 81 :: 		
0x4CB4	0xDC03    BGT	L_loopFZs
;__Lib_System_G0xx.c, 82 :: 		
0x4CB6	0x45B5    CMP	SP, R6
;__Lib_System_G0xx.c, 83 :: 		
0x4CB8	0xDB01    BLT	L_loopFZs
;__Lib_System_G0xx.c, 84 :: 		
0x4CBA	0x462F    MOV	R7, R5
;__Lib_System_G0xx.c, 85 :: 		
0x4CBC	0x466D    MOV	R5, SP
;__Lib_System_G0xx.c, 86 :: 		
L_loopFZs:
;__Lib_System_G0xx.c, 87 :: 		
0x4CBE	0x6034    STR	R4, [R6, #0]
;__Lib_System_G0xx.c, 88 :: 		
0x4CC0	0x1D36    ADDS	R6, R6, #4
;__Lib_System_G0xx.c, 89 :: 		
0x4CC2	0x42AE    CMP	R6, R5
;__Lib_System_G0xx.c, 90 :: 		
0x4CC4	0xD1FB    BNE	L_loopFZs
;__Lib_System_G0xx.c, 91 :: 		
0x4CC6	0x42AF    CMP	R7, R5
;__Lib_System_G0xx.c, 92 :: 		
0x4CC8	0xDD03    BLE	L_norep
;__Lib_System_G0xx.c, 93 :: 		
0x4CCA	0x463D    MOV	R5, R7
;__Lib_System_G0xx.c, 94 :: 		
0x4CCC	0x6826    LDR	R6, [R4, #0]
;__Lib_System_G0xx.c, 95 :: 		
0x4CCE	0x1D36    ADDS	R6, R6, #4
;__Lib_System_G0xx.c, 96 :: 		
0x4CD0	0xE7F5    B	L_loopFZs
;__Lib_System_G0xx.c, 97 :: 		
L_norep:
;__Lib_System_G0xx.c, 99 :: 		
L_end___FillZeros:
0x4CD2	0xB001    ADD	SP, SP, #4
0x4CD4	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_G0xx.c, 528 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4C9C	0xB500    PUSH	(R14)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_G0xx.c, 530 :: 		
0x4C9E	0x4A02    LDR	R2, [PC, #8]
0x4CA0	0xB289    UXTH	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4CA2	0xF7FDFD27  BL	_GPIO_Config+0
;__Lib_GPIO_G0xx.c, 531 :: 		
L_end_GPIO_Digital_Output:
0x4CA6	0xBD00    POP	(R15)
0x4CA8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_G0xx.c, 231 :: 		
; port start address is: 0 (R0)
0x26F4	0xB500    PUSH	(R14)
0x26F6	0xB086    SUB	SP, SP, #24
0x26F8	0x9101    STR	R1, [SP, #4]
0x26FA	0x9202    STR	R2, [SP, #8]
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 234 :: 		
;__Lib_GPIO_G0xx.c, 235 :: 		
;__Lib_GPIO_G0xx.c, 236 :: 		
;__Lib_GPIO_G0xx.c, 238 :: 		
;__Lib_GPIO_G0xx.c, 239 :: 		
;__Lib_GPIO_G0xx.c, 240 :: 		
;__Lib_GPIO_G0xx.c, 241 :: 		
;__Lib_GPIO_G0xx.c, 243 :: 		
;__Lib_GPIO_G0xx.c, 244 :: 		
;__Lib_GPIO_G0xx.c, 245 :: 		
;__Lib_GPIO_G0xx.c, 250 :: 		
0x26FC	0x4BA4    LDR	R3, [PC, #656]
0x26FE	0x4003    ANDS	R3, R0
0x2700	0x9304    STR	R3, [SP, #16]
;__Lib_GPIO_G0xx.c, 252 :: 		
; port end address is: 0 (R0)
0x2702	0xF7FFFEA5  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_G0xx.c, 255 :: 		
0x2706	0x9B01    LDR	R3, [SP, #4]
0x2708	0xB29B    UXTH	R3, R3
0x270A	0x2BFF    CMP	R3, #255
0x270C	0xD121    BNE	L_GPIO_Config22
;__Lib_GPIO_G0xx.c, 257 :: 		
0x270E	0x9B04    LDR	R3, [SP, #16]
0x2710	0x681C    LDR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 258 :: 		
0x2712	0x4BA0    LDR	R3, [PC, #640]
0x2714	0x4620    MOV	R0, R4
0x2716	0x4018    ANDS	R0, R3
; tmp start address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 260 :: 		
0x2718	0x9C02    LDR	R4, [SP, #8]
0x271A	0x4B9F    LDR	R3, [PC, #636]
0x271C	0x429C    CMP	R4, R3
0x271E	0xD112    BNE	L_GPIO_Config23
;__Lib_GPIO_G0xx.c, 263 :: 		
0x2720	0x4B9E    LDR	R3, [PC, #632]
0x2722	0x4604    MOV	R4, R0
0x2724	0x431C    ORRS	R4, R3
; tmp end address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 264 :: 		
0x2726	0x9B04    LDR	R3, [SP, #16]
0x2728	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 267 :: 		
0x272A	0x9B04    LDR	R3, [SP, #16]
0x272C	0x1D1D    ADDS	R5, R3, #4
0x272E	0x682C    LDR	R4, [R5, #0]
0x2730	0x4B9B    LDR	R3, [PC, #620]
0x2732	0x4023    ANDS	R3, R4
0x2734	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 270 :: 		
0x2736	0x9B04    LDR	R3, [SP, #16]
0x2738	0x461D    MOV	R5, R3
0x273A	0x3508    ADDS	R5, #8
0x273C	0x682C    LDR	R4, [R5, #0]
0x273E	0x4B99    LDR	R3, [PC, #612]
0x2740	0x4323    ORRS	R3, R4
0x2742	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 271 :: 		
0x2744	0xE121    B	L_end_GPIO_Config
;__Lib_GPIO_G0xx.c, 272 :: 		
L_GPIO_Config23:
;__Lib_GPIO_G0xx.c, 274 :: 		
; tmp start address is: 0 (R0)
0x2746	0x9B02    LDR	R3, [SP, #8]
0x2748	0x2B42    CMP	R3, #66
0x274A	0xD102    BNE	L_GPIO_Config24
;__Lib_GPIO_G0xx.c, 277 :: 		
0x274C	0x9B04    LDR	R3, [SP, #16]
0x274E	0x6018    STR	R0, [R3, #0]
; tmp end address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 278 :: 		
0x2750	0xE11B    B	L_end_GPIO_Config
;__Lib_GPIO_G0xx.c, 279 :: 		
L_GPIO_Config24:
;__Lib_GPIO_G0xx.c, 280 :: 		
L_GPIO_Config22:
;__Lib_GPIO_G0xx.c, 283 :: 		
0x2752	0x9C01    LDR	R4, [SP, #4]
0x2754	0xB2A4    UXTH	R4, R4
0x2756	0x4B94    LDR	R3, [PC, #592]
0x2758	0x429C    CMP	R4, R3
0x275A	0xD121    BNE	L_GPIO_Config25
;__Lib_GPIO_G0xx.c, 285 :: 		
0x275C	0x9B04    LDR	R3, [SP, #16]
0x275E	0x681C    LDR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 286 :: 		
0x2760	0x4B90    LDR	R3, [PC, #576]
0x2762	0x4023    ANDS	R3, R4
; tmp start address is: 0 (R0)
0x2764	0x4618    MOV	R0, R3
;__Lib_GPIO_G0xx.c, 288 :: 		
0x2766	0x9C02    LDR	R4, [SP, #8]
0x2768	0x4B8B    LDR	R3, [PC, #556]
0x276A	0x429C    CMP	R4, R3
0x276C	0xD112    BNE	L_GPIO_Config26
;__Lib_GPIO_G0xx.c, 291 :: 		
0x276E	0x4B8F    LDR	R3, [PC, #572]
0x2770	0x4604    MOV	R4, R0
0x2772	0x431C    ORRS	R4, R3
; tmp end address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 292 :: 		
0x2774	0x9B04    LDR	R3, [SP, #16]
0x2776	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 295 :: 		
0x2778	0x9B04    LDR	R3, [SP, #16]
0x277A	0x1D1D    ADDS	R5, R3, #4
0x277C	0x682C    LDR	R4, [R5, #0]
0x277E	0x4B8C    LDR	R3, [PC, #560]
0x2780	0x4023    ANDS	R3, R4
0x2782	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 298 :: 		
0x2784	0x9B04    LDR	R3, [SP, #16]
0x2786	0x461D    MOV	R5, R3
0x2788	0x3508    ADDS	R5, #8
0x278A	0x682C    LDR	R4, [R5, #0]
0x278C	0x4B81    LDR	R3, [PC, #516]
0x278E	0x4323    ORRS	R3, R4
0x2790	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 299 :: 		
0x2792	0xE0FA    B	L_end_GPIO_Config
;__Lib_GPIO_G0xx.c, 300 :: 		
L_GPIO_Config26:
;__Lib_GPIO_G0xx.c, 302 :: 		
; tmp start address is: 0 (R0)
0x2794	0x9B02    LDR	R3, [SP, #8]
0x2796	0x2B42    CMP	R3, #66
0x2798	0xD102    BNE	L_GPIO_Config27
;__Lib_GPIO_G0xx.c, 305 :: 		
0x279A	0x9B04    LDR	R3, [SP, #16]
0x279C	0x6018    STR	R0, [R3, #0]
; tmp end address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 306 :: 		
0x279E	0xE0F4    B	L_end_GPIO_Config
;__Lib_GPIO_G0xx.c, 307 :: 		
L_GPIO_Config27:
;__Lib_GPIO_G0xx.c, 308 :: 		
L_GPIO_Config25:
;__Lib_GPIO_G0xx.c, 311 :: 		
0x27A0	0x9C01    LDR	R4, [SP, #4]
0x27A2	0xB2A4    UXTH	R4, R4
0x27A4	0x4B7F    LDR	R3, [PC, #508]
0x27A6	0x429C    CMP	R4, R3
0x27A8	0xD117    BNE	L_GPIO_Config28
;__Lib_GPIO_G0xx.c, 313 :: 		
0x27AA	0x9C02    LDR	R4, [SP, #8]
0x27AC	0x4B7A    LDR	R3, [PC, #488]
0x27AE	0x429C    CMP	R4, R3
0x27B0	0xD10C    BNE	L_GPIO_Config29
;__Lib_GPIO_G0xx.c, 316 :: 		
0x27B2	0x4C80    LDR	R4, [PC, #512]
0x27B4	0x9B04    LDR	R3, [SP, #16]
0x27B6	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 319 :: 		
0x27B8	0x9B04    LDR	R3, [SP, #16]
0x27BA	0x1D1C    ADDS	R4, R3, #4
0x27BC	0x2300    MOVS	R3, #0
0x27BE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_G0xx.c, 322 :: 		
0x27C0	0x9B04    LDR	R3, [SP, #16]
0x27C2	0x461C    MOV	R4, R3
0x27C4	0x3408    ADDS	R4, #8
0x27C6	0x4B7C    LDR	R3, [PC, #496]
0x27C8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_G0xx.c, 323 :: 		
0x27CA	0xE0DE    B	L_end_GPIO_Config
;__Lib_GPIO_G0xx.c, 324 :: 		
L_GPIO_Config29:
;__Lib_GPIO_G0xx.c, 326 :: 		
0x27CC	0x9B02    LDR	R3, [SP, #8]
0x27CE	0x2B42    CMP	R3, #66
0x27D0	0xD103    BNE	L_GPIO_Config30
;__Lib_GPIO_G0xx.c, 329 :: 		
0x27D2	0x2400    MOVS	R4, #0
0x27D4	0x9B04    LDR	R3, [SP, #16]
0x27D6	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 330 :: 		
0x27D8	0xE0D7    B	L_end_GPIO_Config
;__Lib_GPIO_G0xx.c, 331 :: 		
L_GPIO_Config30:
;__Lib_GPIO_G0xx.c, 332 :: 		
L_GPIO_Config28:
;__Lib_GPIO_G0xx.c, 341 :: 		
0x27DA	0x9C02    LDR	R4, [SP, #8]
0x27DC	0x2301    MOVS	R3, #1
0x27DE	0x4023    ANDS	R3, R4
0x27E0	0x2B00    CMP	R3, #0
0x27E2	0xD002    BEQ	L_GPIO_Config31
;__Lib_GPIO_G0xx.c, 343 :: 		
; mode start address is: 0 (R0)
0x27E4	0x2003    MOVS	R0, #3
;__Lib_GPIO_G0xx.c, 344 :: 		
0x27E6	0x4607    MOV	R7, R0
; mode end address is: 0 (R0)
0x27E8	0xE00F    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_G0xx.c, 346 :: 		
0x27EA	0x9C02    LDR	R4, [SP, #8]
0x27EC	0x2308    MOVS	R3, #8
0x27EE	0x4023    ANDS	R3, R4
0x27F0	0x2B00    CMP	R3, #0
0x27F2	0xD001    BEQ	L_GPIO_Config33
;__Lib_GPIO_G0xx.c, 348 :: 		
; mode start address is: 0 (R0)
0x27F4	0x2002    MOVS	R0, #2
;__Lib_GPIO_G0xx.c, 349 :: 		
; mode end address is: 0 (R0)
0x27F6	0xE007    B	L_GPIO_Config34
L_GPIO_Config33:
;__Lib_GPIO_G0xx.c, 351 :: 		
0x27F8	0x9C02    LDR	R4, [SP, #8]
0x27FA	0x2304    MOVS	R3, #4
0x27FC	0x4023    ANDS	R3, R4
0x27FE	0x2B00    CMP	R3, #0
0x2800	0xD001    BEQ	L_GPIO_Config35
;__Lib_GPIO_G0xx.c, 353 :: 		
; mode start address is: 0 (R0)
0x2802	0x2001    MOVS	R0, #1
;__Lib_GPIO_G0xx.c, 354 :: 		
; mode end address is: 0 (R0)
0x2804	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_G0xx.c, 358 :: 		
; mode start address is: 0 (R0)
0x2806	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 359 :: 		
L_GPIO_Config36:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config34:
; mode start address is: 0 (R0)
0x2808	0x4607    MOV	R7, R0
; mode end address is: 0 (R0)
L_GPIO_Config32:
;__Lib_GPIO_G0xx.c, 367 :: 		
; mode start address is: 28 (R7)
0x280A	0x9C02    LDR	R4, [SP, #8]
0x280C	0x4B6B    LDR	R3, [PC, #428]
0x280E	0x4023    ANDS	R3, R4
0x2810	0x2B00    CMP	R3, #0
0x2812	0xD001    BEQ	L_GPIO_Config37
;__Lib_GPIO_G0xx.c, 369 :: 		
; speed start address is: 8 (R2)
0x2814	0x2203    MOVS	R2, #3
;__Lib_GPIO_G0xx.c, 370 :: 		
; speed end address is: 8 (R2)
0x2816	0xE007    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_G0xx.c, 372 :: 		
0x2818	0x9C02    LDR	R4, [SP, #8]
0x281A	0x4B69    LDR	R3, [PC, #420]
0x281C	0x4023    ANDS	R3, R4
0x281E	0x2B00    CMP	R3, #0
0x2820	0xD001    BEQ	L_GPIO_Config39
;__Lib_GPIO_G0xx.c, 374 :: 		
; speed start address is: 8 (R2)
0x2822	0x2201    MOVS	R2, #1
;__Lib_GPIO_G0xx.c, 375 :: 		
; speed end address is: 8 (R2)
0x2824	0xE000    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_G0xx.c, 379 :: 		
; speed start address is: 8 (R2)
0x2826	0x2200    MOVS	R2, #0
; speed end address is: 8 (R2)
;__Lib_GPIO_G0xx.c, 380 :: 		
L_GPIO_Config40:
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
L_GPIO_Config38:
;__Lib_GPIO_G0xx.c, 404 :: 		
; speed start address is: 8 (R2)
0x2828	0x9C02    LDR	R4, [SP, #8]
0x282A	0x2320    MOVS	R3, #32
0x282C	0x4023    ANDS	R3, R4
0x282E	0x2B00    CMP	R3, #0
0x2830	0xD001    BEQ	L_GPIO_Config41
;__Lib_GPIO_G0xx.c, 406 :: 		
; otype start address is: 4 (R1)
0x2832	0x2101    MOVS	R1, #1
;__Lib_GPIO_G0xx.c, 407 :: 		
; otype end address is: 4 (R1)
0x2834	0xE000    B	L_GPIO_Config42
L_GPIO_Config41:
;__Lib_GPIO_G0xx.c, 411 :: 		
; otype start address is: 4 (R1)
0x2836	0x2100    MOVS	R1, #0
; otype end address is: 4 (R1)
;__Lib_GPIO_G0xx.c, 412 :: 		
L_GPIO_Config42:
;__Lib_GPIO_G0xx.c, 420 :: 		
; otype start address is: 4 (R1)
0x2838	0x9C02    LDR	R4, [SP, #8]
0x283A	0x23FF    MOVS	R3, #255
0x283C	0x3301    ADDS	R3, #1
0x283E	0x4023    ANDS	R3, R4
0x2840	0x2B00    CMP	R3, #0
0x2842	0xD002    BEQ	L_GPIO_Config43
;__Lib_GPIO_G0xx.c, 422 :: 		
; pull start address is: 16 (R4)
0x2844	0x2402    MOVS	R4, #2
;__Lib_GPIO_G0xx.c, 423 :: 		
0x2846	0x4620    MOV	R0, R4
; pull end address is: 16 (R4)
0x2848	0xE008    B	L_GPIO_Config44
L_GPIO_Config43:
;__Lib_GPIO_G0xx.c, 425 :: 		
0x284A	0x9C02    LDR	R4, [SP, #8]
0x284C	0x2380    MOVS	R3, #128
0x284E	0x4023    ANDS	R3, R4
0x2850	0x2B00    CMP	R3, #0
0x2852	0xD001    BEQ	L_GPIO_Config45
;__Lib_GPIO_G0xx.c, 427 :: 		
; pull start address is: 16 (R4)
0x2854	0x2401    MOVS	R4, #1
;__Lib_GPIO_G0xx.c, 428 :: 		
; pull end address is: 16 (R4)
0x2856	0xE000    B	L_GPIO_Config46
L_GPIO_Config45:
;__Lib_GPIO_G0xx.c, 431 :: 		
; pull start address is: 16 (R4)
0x2858	0x2400    MOVS	R4, #0
; pull end address is: 16 (R4)
L_GPIO_Config46:
; pull start address is: 16 (R4)
0x285A	0x4620    MOV	R0, R4
; pull end address is: 16 (R4)
L_GPIO_Config44:
;__Lib_GPIO_G0xx.c, 434 :: 		
; pull start address is: 0 (R0)
0x285C	0x2300    MOVS	R3, #0
0x285E	0x9303    STR	R3, [SP, #12]
L_GPIO_Config47:
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 28 (R7)
; mode end address is: 28 (R7)
0x2860	0x9B03    LDR	R3, [SP, #12]
0x2862	0x2B10    CMP	R3, #16
0x2864	0xD300    BCC	#0
0x2866	0xE090    B	L_GPIO_Config48
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 28 (R7)
;__Lib_GPIO_G0xx.c, 436 :: 		
; mode start address is: 28 (R7)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x2868	0x9D03    LDR	R5, [SP, #12]
0x286A	0x2301    MOVS	R3, #1
0x286C	0x461C    MOV	R4, R3
0x286E	0x40AC    LSLS	R4, R5
;__Lib_GPIO_G0xx.c, 439 :: 		
0x2870	0x9B01    LDR	R3, [SP, #4]
0x2872	0xB29B    UXTH	R3, R3
0x2874	0x4023    ANDS	R3, R4
;__Lib_GPIO_G0xx.c, 440 :: 		
0x2876	0x42A3    CMP	R3, R4
0x2878	0xD000    BEQ	#0
0x287A	0xE082    B	L_GPIO_Config50
;__Lib_GPIO_G0xx.c, 443 :: 		
0x287C	0x9B03    LDR	R3, [SP, #12]
0x287E	0x005D    LSLS	R5, R3, #1
0x2880	0x2403    MOVS	R4, #3
0x2882	0x4623    MOV	R3, R4
0x2884	0x40AB    LSLS	R3, R5
0x2886	0x43DC    MVN	R4, R3
0x2888	0x9B04    LDR	R3, [SP, #16]
0x288A	0x681B    LDR	R3, [R3, #0]
0x288C	0x401C    ANDS	R4, R3
0x288E	0x9B04    LDR	R3, [SP, #16]
0x2890	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 445 :: 		
0x2892	0x9B03    LDR	R3, [SP, #12]
0x2894	0x005B    LSLS	R3, R3, #1
0x2896	0x463C    MOV	R4, R7
0x2898	0x409C    LSLS	R4, R3
0x289A	0x9B04    LDR	R3, [SP, #16]
0x289C	0x681B    LDR	R3, [R3, #0]
0x289E	0x431C    ORRS	R4, R3
0x28A0	0x9B04    LDR	R3, [SP, #16]
0x28A2	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 449 :: 		
0x28A4	0x9C02    LDR	R4, [SP, #8]
0x28A6	0x230C    MOVS	R3, #12
0x28A8	0x4023    ANDS	R3, R4
0x28AA	0x2B00    CMP	R3, #0
0x28AC	0xD027    BEQ	L_GPIO_Config51
;__Lib_GPIO_G0xx.c, 452 :: 		
0x28AE	0x9B04    LDR	R3, [SP, #16]
0x28B0	0x461E    MOV	R6, R3
0x28B2	0x3608    ADDS	R6, #8
0x28B4	0x9B03    LDR	R3, [SP, #12]
0x28B6	0x005D    LSLS	R5, R3, #1
0x28B8	0x2403    MOVS	R4, #3
0x28BA	0x4623    MOV	R3, R4
0x28BC	0x40AB    LSLS	R3, R5
0x28BE	0x43DC    MVN	R4, R3
0x28C0	0x6833    LDR	R3, [R6, #0]
0x28C2	0x4023    ANDS	R3, R4
0x28C4	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_G0xx.c, 454 :: 		
0x28C6	0x9B04    LDR	R3, [SP, #16]
0x28C8	0x461D    MOV	R5, R3
0x28CA	0x3508    ADDS	R5, #8
0x28CC	0x9B03    LDR	R3, [SP, #12]
0x28CE	0x005B    LSLS	R3, R3, #1
0x28D0	0x4614    MOV	R4, R2
0x28D2	0x409C    LSLS	R4, R3
0x28D4	0x682B    LDR	R3, [R5, #0]
0x28D6	0x4323    ORRS	R3, R4
0x28D8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 458 :: 		
0x28DA	0x9B04    LDR	R3, [SP, #16]
0x28DC	0x1D1E    ADDS	R6, R3, #4
0x28DE	0x9D03    LDR	R5, [SP, #12]
0x28E0	0x2401    MOVS	R4, #1
0x28E2	0x4623    MOV	R3, R4
0x28E4	0x40AB    LSLS	R3, R5
0x28E6	0x43DC    MVN	R4, R3
0x28E8	0x6833    LDR	R3, [R6, #0]
0x28EA	0x4023    ANDS	R3, R4
0x28EC	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_G0xx.c, 460 :: 		
0x28EE	0x9B04    LDR	R3, [SP, #16]
0x28F0	0x1D1D    ADDS	R5, R3, #4
0x28F2	0x9B03    LDR	R3, [SP, #12]
0x28F4	0x460C    MOV	R4, R1
0x28F6	0x409C    LSLS	R4, R3
0x28F8	0x682B    LDR	R3, [R5, #0]
0x28FA	0x4323    ORRS	R3, R4
0x28FC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 461 :: 		
L_GPIO_Config51:
;__Lib_GPIO_G0xx.c, 466 :: 		
0x28FE	0x9B04    LDR	R3, [SP, #16]
0x2900	0x461E    MOV	R6, R3
0x2902	0x360C    ADDS	R6, #12
0x2904	0x9B03    LDR	R3, [SP, #12]
0x2906	0x005D    LSLS	R5, R3, #1
0x2908	0x2403    MOVS	R4, #3
0x290A	0x4623    MOV	R3, R4
0x290C	0x40AB    LSLS	R3, R5
0x290E	0x43DC    MVN	R4, R3
0x2910	0x6833    LDR	R3, [R6, #0]
0x2912	0x4023    ANDS	R3, R4
0x2914	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_G0xx.c, 468 :: 		
0x2916	0x9B04    LDR	R3, [SP, #16]
0x2918	0x461D    MOV	R5, R3
0x291A	0x350C    ADDS	R5, #12
0x291C	0x9B03    LDR	R3, [SP, #12]
0x291E	0x005B    LSLS	R3, R3, #1
0x2920	0x4604    MOV	R4, R0
0x2922	0x409C    LSLS	R4, R3
0x2924	0x682B    LDR	R3, [R5, #0]
0x2926	0x4323    ORRS	R3, R4
0x2928	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_G0xx.c, 480 :: 		
0x292A	0x9C02    LDR	R4, [SP, #8]
0x292C	0x2308    MOVS	R3, #8
0x292E	0x4023    ANDS	R3, R4
0x2930	0x2B00    CMP	R3, #0
0x2932	0xD026    BEQ	L_GPIO_Config52
;__Lib_GPIO_G0xx.c, 482 :: 		
0x2934	0x9C02    LDR	R4, [SP, #8]
0x2936	0x4B23    LDR	R3, [PC, #140]
0x2938	0x4023    ANDS	R3, R4
0x293A	0x0D1B    LSRS	R3, R3, #20
0x293C	0x9300    STR	R3, [SP, #0]
;__Lib_GPIO_G0xx.c, 485 :: 		
0x293E	0x9B03    LDR	R3, [SP, #12]
0x2940	0x2B07    CMP	R3, #7
0x2942	0xD906    BLS	L_GPIO_Config53
;__Lib_GPIO_G0xx.c, 487 :: 		
0x2944	0x9B04    LDR	R3, [SP, #16]
0x2946	0x3324    ADDS	R3, #36
0x2948	0x9305    STR	R3, [SP, #20]
;__Lib_GPIO_G0xx.c, 488 :: 		
0x294A	0x9B03    LDR	R3, [SP, #12]
0x294C	0x461E    MOV	R6, R3
0x294E	0x3E08    SUBS	R6, #8
; pos start address is: 24 (R6)
;__Lib_GPIO_G0xx.c, 489 :: 		
; pos end address is: 24 (R6)
0x2950	0xE003    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_G0xx.c, 493 :: 		
0x2952	0x9B04    LDR	R3, [SP, #16]
0x2954	0x3320    ADDS	R3, #32
0x2956	0x9305    STR	R3, [SP, #20]
;__Lib_GPIO_G0xx.c, 494 :: 		
; pos start address is: 24 (R6)
0x2958	0x9E03    LDR	R6, [SP, #12]
; pos end address is: 24 (R6)
;__Lib_GPIO_G0xx.c, 495 :: 		
L_GPIO_Config54:
;__Lib_GPIO_G0xx.c, 498 :: 		
; pos start address is: 24 (R6)
0x295A	0x00B5    LSLS	R5, R6, #2
0x295C	0x240F    MOVS	R4, #15
0x295E	0x4623    MOV	R3, R4
0x2960	0x40AB    LSLS	R3, R5
0x2962	0x43DC    MVN	R4, R3
0x2964	0x9B05    LDR	R3, [SP, #20]
0x2966	0x681B    LDR	R3, [R3, #0]
0x2968	0x401C    ANDS	R4, R3
0x296A	0x9B05    LDR	R3, [SP, #20]
0x296C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 500 :: 		
0x296E	0x9D00    LDR	R5, [SP, #0]
0x2970	0xB2ED    UXTB	R5, R5
0x2972	0x00B3    LSLS	R3, R6, #2
; pos end address is: 24 (R6)
0x2974	0x462C    MOV	R4, R5
0x2976	0x409C    LSLS	R4, R3
0x2978	0x9B05    LDR	R3, [SP, #20]
0x297A	0x681B    LDR	R3, [R3, #0]
0x297C	0x431C    ORRS	R4, R3
0x297E	0x9B05    LDR	R3, [SP, #20]
0x2980	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_G0xx.c, 501 :: 		
L_GPIO_Config52:
;__Lib_GPIO_G0xx.c, 502 :: 		
L_GPIO_Config50:
;__Lib_GPIO_G0xx.c, 434 :: 		
0x2982	0x9B03    LDR	R3, [SP, #12]
0x2984	0x3301    ADDS	R3, #1
0x2986	0x9303    STR	R3, [SP, #12]
;__Lib_GPIO_G0xx.c, 503 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 28 (R7)
0x2988	0xE76A    B	L_GPIO_Config47
L_GPIO_Config48:
;__Lib_GPIO_G0xx.c, 504 :: 		
L_end_GPIO_Config:
0x298A	0xB006    ADD	SP, SP, #24
0x298C	0xBD00    POP	(R15)
0x298E	0xBF00    NOP
0x2990	0xFC00FFFF  	#-1024
0x2994	0x0000FFFF  	#-65536
0x2998	0x00140008  	#524308
0x299C	0x55550000  	#21845
0x29A0	0xFF00FFFF  	#-256
0x29A4	0xFFFF0000  	#65535
0x29A8	0xFF000000  	#65280
0x29AC	0x00005555  	#1431633920
0x29B0	0x00FFFFFF  	#-65281
0x29B4	0x55555555  	#1431655765
0x29B8	0xFFFFFFFF  	#-1
0x29BC	0x08000008  	#526336
0x29C0	0x04000000  	#1024
0x29C4	0x000000F0  	#15728640
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_G0xx.c, 136 :: 		
; port start address is: 0 (R0)
0x2450	0xB500    PUSH	(R14)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 143 :: 		
0x2452	0x4913    LDR	R1, [PC, #76]
0x2454	0x4001    ANDS	R1, R0
; port end address is: 0 (R0)
; portBase start address is: 0 (R0)
0x2456	0x4608    MOV	R0, R1
;__Lib_GPIO_G0xx.c, 145 :: 		
; pos start address is: 8 (R2)
0x2458	0x2200    MOVS	R2, #0
;__Lib_GPIO_G0xx.c, 146 :: 		
0x245A	0xE009    B	L_GPIO_Clk_Enable8
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_G0xx.c, 148 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_G0xx.c, 150 :: 		
; pos start address is: 0 (R0)
0x245C	0x2001    MOVS	R0, #1
;__Lib_GPIO_G0xx.c, 151 :: 		
; pos end address is: 0 (R0)
0x245E	0xE017    B	L_GPIO_Clk_Enable9
;__Lib_GPIO_G0xx.c, 153 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_G0xx.c, 155 :: 		
; pos start address is: 0 (R0)
0x2460	0x2002    MOVS	R0, #2
;__Lib_GPIO_G0xx.c, 156 :: 		
; pos end address is: 0 (R0)
0x2462	0xE015    B	L_GPIO_Clk_Enable9
;__Lib_GPIO_G0xx.c, 158 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_G0xx.c, 160 :: 		
; pos start address is: 0 (R0)
0x2464	0x2004    MOVS	R0, #4
;__Lib_GPIO_G0xx.c, 161 :: 		
; pos end address is: 0 (R0)
0x2466	0xE013    B	L_GPIO_Clk_Enable9
;__Lib_GPIO_G0xx.c, 163 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_G0xx.c, 165 :: 		
; pos start address is: 0 (R0)
0x2468	0x2008    MOVS	R0, #8
;__Lib_GPIO_G0xx.c, 166 :: 		
; pos end address is: 0 (R0)
0x246A	0xE011    B	L_GPIO_Clk_Enable9
;__Lib_GPIO_G0xx.c, 168 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_G0xx.c, 170 :: 		
; pos start address is: 0 (R0)
0x246C	0x2020    MOVS	R0, #32
;__Lib_GPIO_G0xx.c, 171 :: 		
; pos end address is: 0 (R0)
0x246E	0xE00F    B	L_GPIO_Clk_Enable9
;__Lib_GPIO_G0xx.c, 173 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 8 (R2)
; portBase start address is: 0 (R0)
0x2470	0x490C    LDR	R1, [PC, #48]
0x2472	0x4288    CMP	R0, R1
0x2474	0xD0F2    BEQ	L_GPIO_Clk_Enable10
0x2476	0x490C    LDR	R1, [PC, #48]
0x2478	0x4288    CMP	R0, R1
0x247A	0xD0F1    BEQ	L_GPIO_Clk_Enable11
0x247C	0x490B    LDR	R1, [PC, #44]
0x247E	0x4288    CMP	R0, R1
0x2480	0xD0F0    BEQ	L_GPIO_Clk_Enable12
0x2482	0x490B    LDR	R1, [PC, #44]
0x2484	0x4288    CMP	R0, R1
0x2486	0xD0EF    BEQ	L_GPIO_Clk_Enable13
0x2488	0x490A    LDR	R1, [PC, #40]
0x248A	0x4288    CMP	R0, R1
0x248C	0xD0EE    BEQ	L_GPIO_Clk_Enable14
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
0x248E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable9:
;__Lib_GPIO_G0xx.c, 176 :: 		
; pos start address is: 0 (R0)
0x2490	0x4909    LDR	R1, [PC, #36]
0x2492	0x6809    LDR	R1, [R1, #0]
0x2494	0x460A    MOV	R2, R1
0x2496	0x4302    ORRS	R2, R0
; pos end address is: 0 (R0)
0x2498	0x4907    LDR	R1, [PC, #28]
0x249A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_G0xx.c, 177 :: 		
L_end_GPIO_Clk_Enable:
0x249C	0xBD00    POP	(R15)
0x249E	0xBF00    NOP
0x24A0	0xFC00FFFF  	#-1024
0x24A4	0x00005000  	#1342177280
0x24A8	0x04005000  	#1342178304
0x24AC	0x08005000  	#1342179328
0x24B0	0x0C005000  	#1342180352
0x24B4	0x14005000  	#1342182400
0x24B8	0x10344002  	RCC_IOPENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_G0xx.c, 538 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4AE0	0xB500    PUSH	(R14)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_G0xx.c, 540 :: 		
0x4AE2	0x2242    MOVS	R2, #66
0x4AE4	0xB289    UXTH	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4AE6	0xF7FDFE05  BL	_GPIO_Config+0
;__Lib_GPIO_G0xx.c, 541 :: 		
L_end_GPIO_Digital_Input:
0x4AEA	0xBD00    POP	(R15)
; end of _GPIO_Digital_Input
_InitTimer2:
;DriverRF4463PROMain.c, 579 :: 		void InitTimer2(){
0x4BCC	0xB500    PUSH	(R14)
;DriverRF4463PROMain.c, 591 :: 		RCC_APBENR1bits.TIM2EN = 1;
0x4BCE	0x4A0F    LDR	R2, [PC, #60]
0x4BD0	0x6810    LDR	R0, [R2, #0]
0x4BD2	0x2101    MOVS	R1, #1
0x4BD4	0x4308    ORRS	R0, R1
0x4BD6	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 592 :: 		TIM2_CR1.CEN = 0;
0x4BD8	0x4A0D    LDR	R2, [PC, #52]
0x4BDA	0x6810    LDR	R0, [R2, #0]
0x4BDC	0x2101    MOVS	R1, #1
0x4BDE	0x4388    BICS	R0, R1
0x4BE0	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 593 :: 		TIM2_PSC = 249;
0x4BE2	0x21F9    MOVS	R1, #249
0x4BE4	0x480B    LDR	R0, [PC, #44]
0x4BE6	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 594 :: 		TIM2_ARR = 63999;
0x4BE8	0x490B    LDR	R1, [PC, #44]
0x4BEA	0x480C    LDR	R0, [PC, #48]
0x4BEC	0x6001    STR	R1, [R0, #0]
;DriverRF4463PROMain.c, 595 :: 		NVIC_IntEnable( IVT_INT_TIM2 );
0x4BEE	0x201F    MOVS	R0, #31
0x4BF0	0xF7FDFD52  BL	_NVIC_IntEnable+0
;DriverRF4463PROMain.c, 596 :: 		TIM2_DIER.UIE = 1;
0x4BF4	0x4A0A    LDR	R2, [PC, #40]
0x4BF6	0x6810    LDR	R0, [R2, #0]
0x4BF8	0x2101    MOVS	R1, #1
0x4BFA	0x4308    ORRS	R0, R1
0x4BFC	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 597 :: 		TIM2_CR1.CEN = 1;
0x4BFE	0x4A04    LDR	R2, [PC, #16]
0x4C00	0x6810    LDR	R0, [R2, #0]
0x4C02	0x2101    MOVS	R1, #1
0x4C04	0x4308    ORRS	R0, R1
0x4C06	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 599 :: 		}
L_end_InitTimer2:
0x4C08	0xBD00    POP	(R15)
0x4C0A	0xBF00    NOP
0x4C0C	0x103C4002  	RCC_APBENR1bits+0
0x4C10	0x00004000  	TIM2_CR1+0
0x4C14	0x00284000  	TIM2_PSC+0
0x4C18	0xF9FF0000  	#63999
0x4C1C	0x002C4000  	TIM2_ARR+0
0x4C20	0x000C4000  	TIM2_DIER+0
; end of _InitTimer2
_NVIC_IntEnable:
;__Lib_System_G0xx.c, 157 :: 		
; ivt start address is: 0 (R0)
0x2698	0xB500    PUSH	(R14)
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_G0xx.c, 170 :: 		
0x269A	0x280F    CMP	R0, #15
0x269C	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_G0xx.c, 176 :: 		
0x269E	0x490B    LDR	R1, [PC, #44]
0x26A0	0x680A    LDR	R2, [R1, #0]
0x26A2	0x2102    MOVS	R1, #2
0x26A4	0x430A    ORRS	R2, R1
0x26A6	0x4909    LDR	R1, [PC, #36]
0x26A8	0x600A    STR	R2, [R1, #0]
;__Lib_System_G0xx.c, 177 :: 		
0x26AA	0xE00D    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_G0xx.c, 178 :: 		
; ivt start address is: 0 (R0)
0x26AC	0x2810    CMP	R0, #16
0x26AE	0xD30B    BCC	L_NVIC_IntEnable8
;__Lib_System_G0xx.c, 183 :: 		
0x26B0	0x4603    MOV	R3, R0
0x26B2	0x3B10    SUBS	R3, #16
; ivt end address is: 0 (R0)
0x26B4	0x0959    LSRS	R1, R3, #5
0x26B6	0x008A    LSLS	R2, R1, #2
0x26B8	0x4905    LDR	R1, [PC, #20]
0x26BA	0x188C    ADDS	R4, R1, R2
;__Lib_System_G0xx.c, 184 :: 		
0x26BC	0x211F    MOVS	R1, #31
0x26BE	0x400B    ANDS	R3, R1
0x26C0	0x2201    MOVS	R2, #1
0x26C2	0x4611    MOV	R1, R2
0x26C4	0x4099    LSLS	R1, R3
0x26C6	0x6021    STR	R1, [R4, #0]
;__Lib_System_G0xx.c, 185 :: 		
L_NVIC_IntEnable8:
L_NVIC_IntEnable7:
;__Lib_System_G0xx.c, 186 :: 		
L_end_NVIC_IntEnable:
0x26C8	0xBD00    POP	(R15)
0x26CA	0xBF00    NOP
0x26CC	0xE010E000  	STK_CSR+0
0x26D0	0xE100E000  	NVIC_ISER+0
; end of _NVIC_IntEnable
_vUSARTConfigUSART1:
;uarthandler.c, 514 :: 		void vUSARTConfigUSART1 ( unsigned long ulBaudRate ) {
; ulBaudRate start address is: 0 (R0)
0x4B70	0xB500    PUSH	(R14)
0x4B72	0xB081    SUB	SP, SP, #4
0x4B74	0x4604    MOV	R4, R0
; ulBaudRate end address is: 0 (R0)
; ulBaudRate start address is: 16 (R4)
;uarthandler.c, 528 :: 		UART1_Init_Advanced( ulBaudRate, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10 );
0x4B76	0x4910    LDR	R1, [PC, #64]
0x4B78	0x9400    STR	R4, [SP, #0]
0x4B7A	0xB402    PUSH	(R1)
0x4B7C	0x2300    MOVS	R3, #0
0x4B7E	0x2200    MOVS	R2, #0
0x4B80	0x2100    MOVS	R1, #0
0x4B82	0x4620    MOV	R0, R4
0x4B84	0xF7FDFDA6  BL	_UART1_Init_Advanced+0
0x4B88	0xB001    ADD	SP, SP, #4
0x4B8A	0x9C00    LDR	R4, [SP, #0]
;uarthandler.c, 529 :: 		USART1_CR1bits.UE = 0;
0x4B8C	0x4B0B    LDR	R3, [PC, #44]
0x4B8E	0x6819    LDR	R1, [R3, #0]
0x4B90	0x2201    MOVS	R2, #1
0x4B92	0x4391    BICS	R1, R2
0x4B94	0x6019    STR	R1, [R3, #0]
;uarthandler.c, 531 :: 		ulClk = Clock_MHz() * 1000000;         // paso extra para verificacion en depuracion
0x4B96	0x4A0A    LDR	R2, [PC, #40]
0x4B98	0x490A    LDR	R1, [PC, #40]
0x4B9A	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 533 :: 		USART1_BRR = ( ulClk ) / ulBaudRate;
0x4B9C	0x4909    LDR	R1, [PC, #36]
0x4B9E	0x6808    LDR	R0, [R1, #0]
0x4BA0	0x4622    MOV	R2, R4
0x4BA2	0xF7FBFC91  BL	__Div_32x32_U+0
; ulBaudRate end address is: 16 (R4)
0x4BA6	0x4908    LDR	R1, [PC, #32]
0x4BA8	0x6008    STR	R0, [R1, #0]
;uarthandler.c, 535 :: 		USART1_CR1bits.UE = 1;
0x4BAA	0x4B04    LDR	R3, [PC, #16]
0x4BAC	0x6819    LDR	R1, [R3, #0]
0x4BAE	0x2201    MOVS	R2, #1
0x4BB0	0x4311    ORRS	R1, R2
0x4BB2	0x6019    STR	R1, [R3, #0]
;uarthandler.c, 537 :: 		}
L_end_vUSARTConfigUSART1:
0x4BB4	0xB001    ADD	SP, SP, #4
0x4BB6	0xBD00    POP	(R15)
0x4BB8	0x7B8C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x4BBC	0x38004001  	USART1_CR1bits+0
0x4BC0	0x240000F4  	#16000000
0x4BC4	0x23882000  	_ulClk+0
0x4BC8	0x380C4001  	USART1_BRR+0
; end of _vUSARTConfigUSART1
_UART1_Init_Advanced:
;__Lib_UART_G0xx_1234.c, 391 :: 		
; stopBits start address is: 12 (R3)
; parity start address is: 8 (R2)
; dataBits start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x26D4	0xB500    PUSH	(R14)
; stopBits end address is: 12 (R3)
; parity end address is: 8 (R2)
; dataBits end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
; dataBits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stopBits start address is: 12 (R3)
; module start address is: 20 (R5)
0x26D6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_G0xx_1234.c, 393 :: 		
0x26D8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x26DA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x26DC	0xB408    PUSH	(R3)
0x26DE	0xB293    UXTH	R3, R2
0x26E0	0xB28A    UXTH	R2, R1
; dataBits end address is: 4 (R1)
0x26E2	0x4601    MOV	R1, R0
; baudRate end address is: 0 (R0)
0x26E4	0x4802    LDR	R0, [PC, #8]
; stopBits end address is: 12 (R3)
0x26E6	0xF7FFFDAF  BL	__Lib_UART_G0xx_1234_UARTx_Init_Advanced+0
0x26EA	0xB002    ADD	SP, SP, #8
;__Lib_UART_G0xx_1234.c, 394 :: 		
L_end_UART1_Init_Advanced:
0x26EC	0xBD00    POP	(R15)
0x26EE	0xBF00    NOP
0x26F0	0x38004001  	USART1_CR1+0
; end of _UART1_Init_Advanced
__Lib_UART_G0xx_1234_UARTx_Init_Advanced:
;__Lib_UART_G0xx_1234.c, 265 :: 		
; uartBase start address is: 0 (R0)
0x2248	0xB500    PUSH	(R14)
0x224A	0xB08A    SUB	SP, SP, #40
0x224C	0x9107    STR	R1, [SP, #28]
0x224E	0x4601    MOV	R1, R0
0x2250	0x9208    STR	R2, [SP, #32]
0x2252	0x9309    STR	R3, [SP, #36]
; uartBase end address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x2254	0x9C0B    LDR	R4, [SP, #44]
0x2256	0xB2A4    UXTH	R4, R4
0x2258	0x940B    STR	R4, [SP, #44]
0x225A	0x9C0C    LDR	R4, [SP, #48]
0x225C	0x940C    STR	R4, [SP, #48]
;__Lib_UART_G0xx_1234.c, 275 :: 		
0x225E	0x240C    MOVS	R4, #12
0x2260	0x446C    ADD	R4, SP, R4
0x2262	0x9100    STR	R1, [SP, #0]
0x2264	0x4620    MOV	R0, R4
0x2266	0xF7FFFDF5  BL	_RCC_GetClocksFrequency+0
0x226A	0x9900    LDR	R1, [SP, #0]
;__Lib_UART_G0xx_1234.c, 278 :: 		
0x226C	0x4C5D    LDR	R4, [PC, #372]
0x226E	0x42A1    CMP	R1, R4
0x2270	0xD118    BNE	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced24
;__Lib_UART_G0xx_1234.c, 281 :: 		
0x2272	0x4E5D    LDR	R6, [PC, #372]
0x2274	0x6834    LDR	R4, [R6, #0]
0x2276	0x2501    MOVS	R5, #1
0x2278	0x03AD    LSLS	R5, R5, #14
0x227A	0x432C    ORRS	R4, R5
0x227C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_G0xx_1234.c, 284 :: 		
0x227E	0x4D5B    LDR	R5, [PC, #364]
0x2280	0x4C5B    LDR	R4, [PC, #364]
0x2282	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 285 :: 		
0x2284	0x4D5B    LDR	R5, [PC, #364]
0x2286	0x4C5C    LDR	R4, [PC, #368]
0x2288	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 286 :: 		
0x228A	0x4D5C    LDR	R5, [PC, #368]
0x228C	0x4C5C    LDR	R4, [PC, #368]
0x228E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 287 :: 		
0x2290	0x4D5C    LDR	R5, [PC, #368]
0x2292	0x4C5D    LDR	R4, [PC, #372]
0x2294	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 290 :: 		
0x2296	0x9100    STR	R1, [SP, #0]
0x2298	0x2001    MOVS	R0, #1
0x229A	0xF7FFFDA9  BL	__Lib_UART_G0xx_1234_get_usart_clock+0
0x229E	0x9900    LDR	R1, [SP, #0]
0x22A0	0x9001    STR	R0, [SP, #4]
;__Lib_UART_G0xx_1234.c, 291 :: 		
0x22A2	0xE04A    B	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced25
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced24:
;__Lib_UART_G0xx_1234.c, 293 :: 		
0x22A4	0x4C59    LDR	R4, [PC, #356]
0x22A6	0x42A1    CMP	R1, R4
0x22A8	0xD118    BNE	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced26
;__Lib_UART_G0xx_1234.c, 296 :: 		
0x22AA	0x4E59    LDR	R6, [PC, #356]
0x22AC	0x6834    LDR	R4, [R6, #0]
0x22AE	0x2501    MOVS	R5, #1
0x22B0	0x046D    LSLS	R5, R5, #17
0x22B2	0x432C    ORRS	R4, R5
0x22B4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_G0xx_1234.c, 299 :: 		
0x22B6	0x4D57    LDR	R5, [PC, #348]
0x22B8	0x4C4D    LDR	R4, [PC, #308]
0x22BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 300 :: 		
0x22BC	0x4D56    LDR	R5, [PC, #344]
0x22BE	0x4C4E    LDR	R4, [PC, #312]
0x22C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 301 :: 		
0x22C2	0x4D56    LDR	R5, [PC, #344]
0x22C4	0x4C4E    LDR	R4, [PC, #312]
0x22C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 302 :: 		
0x22C8	0x4D55    LDR	R5, [PC, #340]
0x22CA	0x4C4F    LDR	R4, [PC, #316]
0x22CC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 305 :: 		
0x22CE	0x9100    STR	R1, [SP, #0]
0x22D0	0x2002    MOVS	R0, #2
0x22D2	0xF7FFFD8D  BL	__Lib_UART_G0xx_1234_get_usart_clock+0
0x22D6	0x9900    LDR	R1, [SP, #0]
0x22D8	0x9001    STR	R0, [SP, #4]
;__Lib_UART_G0xx_1234.c, 306 :: 		
0x22DA	0xE02E    B	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced27
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced26:
;__Lib_UART_G0xx_1234.c, 308 :: 		
0x22DC	0x4C51    LDR	R4, [PC, #324]
0x22DE	0x42A1    CMP	R1, R4
0x22E0	0xD114    BNE	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced28
;__Lib_UART_G0xx_1234.c, 311 :: 		
0x22E2	0x4E4B    LDR	R6, [PC, #300]
0x22E4	0x6834    LDR	R4, [R6, #0]
0x22E6	0x2501    MOVS	R5, #1
0x22E8	0x04AD    LSLS	R5, R5, #18
0x22EA	0x432C    ORRS	R4, R5
0x22EC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_G0xx_1234.c, 314 :: 		
0x22EE	0x4D4E    LDR	R5, [PC, #312]
0x22F0	0x4C3F    LDR	R4, [PC, #252]
0x22F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 315 :: 		
0x22F4	0x4D4D    LDR	R5, [PC, #308]
0x22F6	0x4C40    LDR	R4, [PC, #256]
0x22F8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 316 :: 		
0x22FA	0x4D4D    LDR	R5, [PC, #308]
0x22FC	0x4C40    LDR	R4, [PC, #256]
0x22FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 317 :: 		
0x2300	0x4D4C    LDR	R5, [PC, #304]
0x2302	0x4C41    LDR	R4, [PC, #260]
0x2304	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 320 :: 		
0x2306	0x9C05    LDR	R4, [SP, #20]
0x2308	0x9401    STR	R4, [SP, #4]
;__Lib_UART_G0xx_1234.c, 321 :: 		
0x230A	0xE016    B	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced29
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced28:
;__Lib_UART_G0xx_1234.c, 323 :: 		
0x230C	0x4C4A    LDR	R4, [PC, #296]
0x230E	0x42A1    CMP	R1, R4
0x2310	0xD113    BNE	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced30
;__Lib_UART_G0xx_1234.c, 326 :: 		
0x2312	0x4E3F    LDR	R6, [PC, #252]
0x2314	0x6834    LDR	R4, [R6, #0]
0x2316	0x2501    MOVS	R5, #1
0x2318	0x04ED    LSLS	R5, R5, #19
0x231A	0x432C    ORRS	R4, R5
0x231C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_G0xx_1234.c, 329 :: 		
0x231E	0x4D47    LDR	R5, [PC, #284]
0x2320	0x4C33    LDR	R4, [PC, #204]
0x2322	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 330 :: 		
0x2324	0x4D46    LDR	R5, [PC, #280]
0x2326	0x4C34    LDR	R4, [PC, #208]
0x2328	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 331 :: 		
0x232A	0x4D46    LDR	R5, [PC, #280]
0x232C	0x4C34    LDR	R4, [PC, #208]
0x232E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 332 :: 		
0x2330	0x4D45    LDR	R5, [PC, #276]
0x2332	0x4C35    LDR	R4, [PC, #212]
0x2334	0x6025    STR	R5, [R4, #0]
;__Lib_UART_G0xx_1234.c, 335 :: 		
0x2336	0x9C05    LDR	R4, [SP, #20]
0x2338	0x9401    STR	R4, [SP, #4]
;__Lib_UART_G0xx_1234.c, 336 :: 		
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced30:
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced29:
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced27:
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced25:
;__Lib_UART_G0xx_1234.c, 339 :: 		
0x233A	0x9100    STR	R1, [SP, #0]
0x233C	0x980C    LDR	R0, [SP, #48]
0x233E	0xF7FFFD35  BL	_GPIO_Alternate_Function_Enable+0
0x2342	0x9900    LDR	R1, [SP, #0]
;__Lib_UART_G0xx_1234.c, 342 :: 		
0x2344	0x680C    LDR	R4, [R1, #0]
0x2346	0x2501    MOVS	R5, #1
0x2348	0x43AC    BICS	R4, R5
0x234A	0x600C    STR	R4, [R1, #0]
;__Lib_UART_G0xx_1234.c, 345 :: 		
0x234C	0x1D0D    ADDS	R5, R1, #4
0x234E	0x2400    MOVS	R4, #0
0x2350	0x602C    STR	R4, [R5, #0]
;__Lib_UART_G0xx_1234.c, 347 :: 		
0x2352	0x1D0E    ADDS	R6, R1, #4
0x2354	0x6835    LDR	R5, [R6, #0]
0x2356	0x9C0B    LDR	R4, [SP, #44]
0x2358	0xB2A4    UXTH	R4, R4
0x235A	0x432C    ORRS	R4, R5
0x235C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_G0xx_1234.c, 350 :: 		
0x235E	0x2400    MOVS	R4, #0
0x2360	0x600C    STR	R4, [R1, #0]
;__Lib_UART_G0xx_1234.c, 352 :: 		
0x2362	0x680D    LDR	R5, [R1, #0]
0x2364	0x9C08    LDR	R4, [SP, #32]
0x2366	0xB2A4    UXTH	R4, R4
0x2368	0x432C    ORRS	R4, R5
0x236A	0x600C    STR	R4, [R1, #0]
;__Lib_UART_G0xx_1234.c, 354 :: 		
0x236C	0x9C09    LDR	R4, [SP, #36]
0x236E	0xB2A4    UXTH	R4, R4
0x2370	0x2C00    CMP	R4, #0
0x2372	0xD004    BEQ	L___Lib_UART_G0xx_1234_UARTx_Init_Advanced31
;__Lib_UART_G0xx_1234.c, 357 :: 		
0x2374	0x9D09    LDR	R5, [SP, #36]
0x2376	0xB2AD    UXTH	R5, R5
0x2378	0x4C34    LDR	R4, [PC, #208]
0x237A	0x432C    ORRS	R4, R5
0x237C	0x9409    STR	R4, [SP, #36]
;__Lib_UART_G0xx_1234.c, 358 :: 		
L___Lib_UART_G0xx_1234_UARTx_Init_Advanced31:
;__Lib_UART_G0xx_1234.c, 360 :: 		
0x237E	0x680D    LDR	R5, [R1, #0]
0x2380	0x9C09    LDR	R4, [SP, #36]
0x2382	0xB2A4    UXTH	R4, R4
0x2384	0x432C    ORRS	R4, R5
0x2386	0x600C    STR	R4, [R1, #0]
;__Lib_UART_G0xx_1234.c, 363 :: 		
0x2388	0x680D    LDR	R5, [R1, #0]
0x238A	0x240D    MOVS	R4, #13
0x238C	0x432C    ORRS	R4, R5
0x238E	0x600C    STR	R4, [R1, #0]
;__Lib_UART_G0xx_1234.c, 366 :: 		
0x2390	0x460D    MOV	R5, R1
0x2392	0x3508    ADDS	R5, #8
0x2394	0x2400    MOVS	R4, #0
0x2396	0x602C    STR	R4, [R5, #0]
;__Lib_UART_G0xx_1234.c, 370 :: 		
0x2398	0x9D01    LDR	R5, [SP, #4]
0x239A	0x2419    MOVS	R4, #25
0x239C	0x4628    MOV	R0, R5
0x239E	0x4360    MULS	R0, R4, R0
0x23A0	0x9C07    LDR	R4, [SP, #28]
0x23A2	0x00A2    LSLS	R2, R4, #2
0x23A4	0x9100    STR	R1, [SP, #0]
0x23A6	0xF7FEF88F  BL	__Div_32x32_U+0
; intDiv start address is: 28 (R7)
0x23AA	0x4607    MOV	R7, R0
;__Lib_UART_G0xx_1234.c, 371 :: 		
0x23AC	0x2264    MOVS	R2, #100
0x23AE	0xF7FEF88B  BL	__Div_32x32_U+0
0x23B2	0x0104    LSLS	R4, R0, #4
0x23B4	0x9402    STR	R4, [SP, #8]
;__Lib_UART_G0xx_1234.c, 373 :: 		
0x23B6	0x0926    LSRS	R6, R4, #4
0x23B8	0x2564    MOVS	R5, #100
0x23BA	0x4634    MOV	R4, R6
0x23BC	0x436C    MULS	R4, R5, R4
0x23BE	0x1B3C    SUBS	R4, R7, R4
; intDiv end address is: 28 (R7)
;__Lib_UART_G0xx_1234.c, 374 :: 		
0x23C0	0x0124    LSLS	R4, R4, #4
0x23C2	0x4620    MOV	R0, R4
0x23C4	0x3032    ADDS	R0, #50
0x23C6	0x2264    MOVS	R2, #100
0x23C8	0xF7FEF87E  BL	__Div_32x32_U+0
0x23CC	0x9900    LDR	R1, [SP, #0]
0x23CE	0x240F    MOVS	R4, #15
0x23D0	0x4605    MOV	R5, R0
0x23D2	0x4025    ANDS	R5, R4
0x23D4	0x9C02    LDR	R4, [SP, #8]
0x23D6	0x432C    ORRS	R4, R5
;__Lib_UART_G0xx_1234.c, 376 :: 		
0x23D8	0x460D    MOV	R5, R1
0x23DA	0x350C    ADDS	R5, #12
; uartBase end address is: 4 (R1)
0x23DC	0xB2A4    UXTH	R4, R4
0x23DE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_G0xx_1234.c, 377 :: 		
L_end_UARTx_Init_Advanced:
0x23E0	0xB00A    ADD	SP, SP, #40
0x23E2	0xBD00    POP	(R15)
0x23E4	0x38004001  	USART1_CR1+0
0x23E8	0x10404002  	RCC_APBENR2+0
0x23EC	0xFFFFFFFF  	_UART1_Write+0
0x23F0	0x23902000  	_UART_Wr_Ptr+0
0x23F4	0xFFFFFFFF  	_UART1_Read+0
0x23F8	0x23942000  	_UART_Rd_Ptr+0
0x23FC	0xFFFFFFFF  	_UART1_Data_Ready+0
0x2400	0x23982000  	_UART_Rdy_Ptr+0
0x2404	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x2408	0x239C2000  	_UART_Tx_Idle_Ptr+0
0x240C	0x44004000  	USART2_CR1+0
0x2410	0x103C4002  	RCC_APBENR1+0
0x2414	0xFFFFFFFF  	_UART2_Write+0
0x2418	0xFFFFFFFF  	_UART2_Read+0
0x241C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x2420	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x2424	0x48004000  	USART3_CR1+0
0x2428	0xFFFFFFFF  	_UART3_Write+0
0x242C	0xFFFFFFFF  	_UART3_Read+0
0x2430	0xFFFFFFFF  	_UART3_Data_Ready+0
0x2434	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x2438	0x4C004000  	USART4_CR1+0
0x243C	0xFFFFFFFF  	_UART4_Write+0
0x2440	0xFFFFFFFF  	_UART4_Read+0
0x2444	0xFFFFFFFF  	_UART4_Data_Ready+0
0x2448	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x244C	0x04000000  	#1024
; end of __Lib_UART_G0xx_1234_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_G0xx.c, 474 :: 		
; RCC_Clocks start address is: 0 (R0)
0x1E54	0xB500    PUSH	(R14)
0x1E56	0xB081    SUB	SP, SP, #4
0x1E58	0x4606    MOV	R6, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 24 (R6)
;__Lib_System_G0xx.c, 477 :: 		
0x1E5A	0x1D31    ADDS	R1, R6, #4
0x1E5C	0x9100    STR	R1, [SP, #0]
0x1E5E	0xF7FEFA5F  BL	_Get_Fosc_kHz+0
0x1E62	0x4920    LDR	R1, [PC, #128]
0x1E64	0x460A    MOV	R2, R1
0x1E66	0x4342    MULS	R2, R0, R2
0x1E68	0x9900    LDR	R1, [SP, #0]
0x1E6A	0x600A    STR	R2, [R1, #0]
;__Lib_System_G0xx.c, 480 :: 		
0x1E6C	0x491E    LDR	R1, [PC, #120]
0x1E6E	0x680A    LDR	R2, [R1, #0]
0x1E70	0x491E    LDR	R1, [PC, #120]
0x1E72	0x4011    ANDS	R1, R2
;__Lib_System_G0xx.c, 481 :: 		
0x1E74	0x0A0A    LSRS	R2, R1, #8
; tmp start address is: 0 (R0)
0x1E76	0x4610    MOV	R0, R2
;__Lib_System_G0xx.c, 482 :: 		
0x1E78	0x2108    MOVS	R1, #8
0x1E7A	0x4011    ANDS	R1, R2
0x1E7C	0x2900    CMP	R1, #0
0x1E7E	0xD001    BEQ	L_RCC_GetClocksFrequency61
; tmp end address is: 0 (R0)
;__Lib_System_G0xx.c, 483 :: 		
; presc start address is: 0 (R0)
0x1E80	0x2001    MOVS	R0, #1
; presc end address is: 0 (R0)
0x1E82	0xE006    B	L_RCC_GetClocksFrequency62
L_RCC_GetClocksFrequency61:
;__Lib_System_G0xx.c, 486 :: 		
; tmp start address is: 0 (R0)
0x1E84	0x2107    MOVS	R1, #7
0x1E86	0x4602    MOV	R2, R0
0x1E88	0x400A    ANDS	R2, R1
; tmp end address is: 0 (R0)
;__Lib_System_G0xx.c, 487 :: 		
0x1E8A	0x4919    LDR	R1, [PC, #100]
0x1E8C	0x1889    ADDS	R1, R1, R2
0x1E8E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1E90	0xB2C0    UXTB	R0, R0
; presc end address is: 0 (R0)
;__Lib_System_G0xx.c, 488 :: 		
L_RCC_GetClocksFrequency62:
;__Lib_System_G0xx.c, 490 :: 		
; presc start address is: 0 (R0)
0x1E92	0x1D31    ADDS	R1, R6, #4
0x1E94	0x6809    LDR	R1, [R1, #0]
0x1E96	0x4341    MULS	R1, R0, R1
; presc end address is: 0 (R0)
0x1E98	0x6031    STR	R1, [R6, #0]
;__Lib_System_G0xx.c, 493 :: 		
0x1E9A	0x4913    LDR	R1, [PC, #76]
0x1E9C	0x680A    LDR	R2, [R1, #0]
0x1E9E	0x4915    LDR	R1, [PC, #84]
0x1EA0	0x4011    ANDS	R1, R2
;__Lib_System_G0xx.c, 494 :: 		
0x1EA2	0x0B09    LSRS	R1, R1, #12
; tmp start address is: 0 (R0)
0x1EA4	0x4608    MOV	R0, R1
;__Lib_System_G0xx.c, 495 :: 		
0x1EA6	0x2900    CMP	R1, #0
0x1EA8	0xD102    BNE	L_RCC_GetClocksFrequency63
; tmp end address is: 0 (R0)
;__Lib_System_G0xx.c, 497 :: 		
; presc1 start address is: 8 (R2)
0x1EAA	0x2201    MOVS	R2, #1
;__Lib_System_G0xx.c, 499 :: 		
; presc2 start address is: 28 (R7)
0x1EAC	0x2701    MOVS	R7, #1
;__Lib_System_G0xx.c, 500 :: 		
; presc2 end address is: 28 (R7)
; presc1 end address is: 8 (R2)
0x1EAE	0xE007    B	L_RCC_GetClocksFrequency64
L_RCC_GetClocksFrequency63:
;__Lib_System_G0xx.c, 503 :: 		
; tmp start address is: 0 (R0)
0x1EB0	0x2103    MOVS	R1, #3
0x1EB2	0x4602    MOV	R2, R0
0x1EB4	0x400A    ANDS	R2, R1
; tmp end address is: 0 (R0)
;__Lib_System_G0xx.c, 505 :: 		
0x1EB6	0x4910    LDR	R1, [PC, #64]
0x1EB8	0x1889    ADDS	R1, R1, R2
0x1EBA	0x780A    LDRB	R2, [R1, #0]
; presc1 start address is: 8 (R2)
0x1EBC	0xB2D2    UXTB	R2, R2
;__Lib_System_G0xx.c, 507 :: 		
; presc2 start address is: 28 (R7)
0x1EBE	0x2702    MOVS	R7, #2
; presc2 end address is: 28 (R7)
; presc1 end address is: 8 (R2)
;__Lib_System_G0xx.c, 508 :: 		
L_RCC_GetClocksFrequency64:
;__Lib_System_G0xx.c, 510 :: 		
; presc2 start address is: 28 (R7)
; presc1 start address is: 8 (R2)
0x1EC0	0x4631    MOV	R1, R6
0x1EC2	0x3108    ADDS	R1, #8
0x1EC4	0x9100    STR	R1, [SP, #0]
0x1EC6	0x1D31    ADDS	R1, R6, #4
0x1EC8	0x6808    LDR	R0, [R1, #0]
0x1ECA	0xF7FEFAFD  BL	__Div_32x32_U+0
; presc1 end address is: 8 (R2)
0x1ECE	0x9900    LDR	R1, [SP, #0]
0x1ED0	0x6008    STR	R0, [R1, #0]
;__Lib_System_G0xx.c, 516 :: 		
0x1ED2	0x4632    MOV	R2, R6
0x1ED4	0x320C    ADDS	R2, #12
0x1ED6	0x4631    MOV	R1, R6
0x1ED8	0x3108    ADDS	R1, #8
; RCC_Clocks end address is: 24 (R6)
0x1EDA	0x6809    LDR	R1, [R1, #0]
0x1EDC	0x4379    MULS	R1, R7, R1
; presc2 end address is: 28 (R7)
0x1EDE	0x6011    STR	R1, [R2, #0]
;__Lib_System_G0xx.c, 517 :: 		
L_end_RCC_GetClocksFrequency:
0x1EE0	0xB001    ADD	SP, SP, #4
0x1EE2	0xBD00    POP	(R15)
0x1EE4	0x03E80000  	#1000
0x1EE8	0x10084002  	RCC_CFGR+0
0x1EEC	0x0F000000  	#3840
0x1EF0	0x81680000  	__Lib_System_G0xx_AHBPrescTable+0
0x1EF4	0x70000000  	#28672
0x1EF8	0x81800000  	__Lib_System_G0xx_APBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x0320	0xB500    PUSH	(R14)
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0322	0x4801    LDR	R0, [PC, #4]
0x0324	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0326	0xBD00    POP	(R15)
0x0328	0x238C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Div_32x32_U:
;__Lib_Math.c, 267 :: 		
0x04C8	0xB081    SUB	SP, SP, #4
;__Lib_Math.c, 269 :: 		
0x04CA	0xB43A    PUSH	(R1, R3, R4, R5)
;__Lib_Math.c, 272 :: 		
0x04CC	0x0014    MOVS	R4, R2
;__Lib_Math.c, 273 :: 		
0x04CE	0xD102    BNE	_Div_32x32_U_Lab_3
;__Lib_Math.c, 275 :: 		
0x04D0	0x4602    MOV	R2, R0
;__Lib_Math.c, 276 :: 		
0x04D2	0x480C    LDR	R0, [PC, #48]
;__Lib_Math.c, 277 :: 		
0x04D4	0xE013    B	_Div_32x32_U_Lab_end
;__Lib_Math.c, 281 :: 		
_Div_32x32_U_Lab_3:
;__Lib_Math.c, 282 :: 		
0x04D6	0x4613    MOV	R3, R2
;__Lib_Math.c, 283 :: 		
0x04D8	0x4602    MOV	R2, R0
;__Lib_Math.c, 284 :: 		
0x04DA	0x2000    MOVS	R0, #0
;__Lib_Math.c, 285 :: 		
0x04DC	0x2120    MOVS	R1, #32
;__Lib_Math.c, 286 :: 		
0x04DE	0x2401    MOVS	R4, #1
;__Lib_Math.c, 287 :: 		
0x04E0	0xE009    B	_Div_32x32_U_Lab_1
;__Lib_Math.c, 289 :: 		
_Div_32x32_U_Lab_2:
;__Lib_Math.c, 290 :: 		
0x04E2	0x4615    MOV	R5, R2
;__Lib_Math.c, 291 :: 		
0x04E4	0x40CD    LSRS	R5, R1
;__Lib_Math.c, 292 :: 		
0x04E6	0x429D    CMP	R5, R3
;__Lib_Math.c, 293 :: 		
0x04E8	0xD305    BCC	_Div_32x32_U_Lab_1
;__Lib_Math.c, 294 :: 		
0x04EA	0x461D    MOV	R5, R3
;__Lib_Math.c, 295 :: 		
0x04EC	0x408D    LSLS	R5, R1
;__Lib_Math.c, 296 :: 		
0x04EE	0x1B52    SUBS	R2, R2, R5
;__Lib_Math.c, 297 :: 		
0x04F0	0x4625    MOV	R5, R4
;__Lib_Math.c, 298 :: 		
0x04F2	0x408D    LSLS	R5, R1
;__Lib_Math.c, 299 :: 		
0x04F4	0x1940    ADDS	R0, R0, R5
;__Lib_Math.c, 301 :: 		
_Div_32x32_U_Lab_1:
;__Lib_Math.c, 302 :: 		
0x04F6	0x460D    MOV	R5, R1
;__Lib_Math.c, 303 :: 		
0x04F8	0x1E49    SUBS	R1, R1, #1
;__Lib_Math.c, 304 :: 		
0x04FA	0x2D00    CMP	R5, #0
;__Lib_Math.c, 305 :: 		
0x04FC	0xDCF1    BGT	_Div_32x32_U_Lab_2
;__Lib_Math.c, 307 :: 		
_Div_32x32_U_Lab_end:
;__Lib_Math.c, 308 :: 		
0x04FE	0xBC3A    POP	(R1, R3, R4, R5)
;__Lib_Math.c, 309 :: 		
0x0500	0xE002    B	#4
0x0502	0xBF00    NOP
0x0504	0xFFFFFFFF  	#-1
;__Lib_Math.c, 310 :: 		
L_end__Div_32x32_U:
0x0508	0xB001    ADD	SP, SP, #4
0x050A	0x4770    BX	LR
; end of __Div_32x32_U
__Lib_UART_G0xx_1234_get_usart_clock:
;__Lib_UART_G0xx_1234.c, 80 :: 		
; uart_number start address is: 0 (R0)
0x1DF0	0xB500    PUSH	(R14)
0x1DF2	0xB085    SUB	SP, SP, #20
; uart_number end address is: 0 (R0)
; uart_number start address is: 0 (R0)
;__Lib_UART_G0xx_1234.c, 84 :: 		
0x1DF4	0x2801    CMP	R0, #1
0x1DF6	0xD107    BNE	L___Lib_UART_G0xx_1234_get_usart_clock0
; uart_number end address is: 0 (R0)
;__Lib_UART_G0xx_1234.c, 85 :: 		
0x1DF8	0x4913    LDR	R1, [PC, #76]
0x1DFA	0x6809    LDR	R1, [R1, #0]
0x1DFC	0x9100    STR	R1, [SP, #0]
;__Lib_UART_G0xx_1234.c, 86 :: 		
0x1DFE	0x9A00    LDR	R2, [SP, #0]
0x1E00	0x2103    MOVS	R1, #3
0x1E02	0x4011    ANDS	R1, R2
0x1E04	0x9100    STR	R1, [SP, #0]
;__Lib_UART_G0xx_1234.c, 87 :: 		
0x1E06	0xE009    B	L___Lib_UART_G0xx_1234_get_usart_clock1
L___Lib_UART_G0xx_1234_get_usart_clock0:
;__Lib_UART_G0xx_1234.c, 88 :: 		
; uart_number start address is: 0 (R0)
0x1E08	0x2802    CMP	R0, #2
0x1E0A	0xD107    BNE	L___Lib_UART_G0xx_1234_get_usart_clock2
; uart_number end address is: 0 (R0)
;__Lib_UART_G0xx_1234.c, 89 :: 		
0x1E0C	0x490E    LDR	R1, [PC, #56]
0x1E0E	0x6809    LDR	R1, [R1, #0]
0x1E10	0x9100    STR	R1, [SP, #0]
;__Lib_UART_G0xx_1234.c, 90 :: 		
0x1E12	0x9A00    LDR	R2, [SP, #0]
0x1E14	0x210C    MOVS	R1, #12
0x1E16	0x4011    ANDS	R1, R2
0x1E18	0x0889    LSRS	R1, R1, #2
0x1E1A	0x9100    STR	R1, [SP, #0]
;__Lib_UART_G0xx_1234.c, 91 :: 		
L___Lib_UART_G0xx_1234_get_usart_clock2:
L___Lib_UART_G0xx_1234_get_usart_clock1:
;__Lib_UART_G0xx_1234.c, 93 :: 		
0x1E1C	0xE007    B	L___Lib_UART_G0xx_1234_get_usart_clock3
;__Lib_UART_G0xx_1234.c, 95 :: 		
L___Lib_UART_G0xx_1234_get_usart_clock5:
; uartx_clk start address is: 0 (R0)
0x1E1E	0x9801    LDR	R0, [SP, #4]
; uartx_clk end address is: 0 (R0)
0x1E20	0xE00F    B	L___Lib_UART_G0xx_1234_get_usart_clock4
;__Lib_UART_G0xx_1234.c, 97 :: 		
L___Lib_UART_G0xx_1234_get_usart_clock6:
; uartx_clk start address is: 0 (R0)
0x1E22	0x480A    LDR	R0, [PC, #40]
; uartx_clk end address is: 0 (R0)
0x1E24	0xE00D    B	L___Lib_UART_G0xx_1234_get_usart_clock4
;__Lib_UART_G0xx_1234.c, 100 :: 		
L___Lib_UART_G0xx_1234_get_usart_clock7:
; uartx_clk start address is: 0 (R0)
0x1E26	0x480A    LDR	R0, [PC, #40]
; uartx_clk end address is: 0 (R0)
0x1E28	0xE00B    B	L___Lib_UART_G0xx_1234_get_usart_clock4
;__Lib_UART_G0xx_1234.c, 102 :: 		
L___Lib_UART_G0xx_1234_get_usart_clock8:
; uartx_clk start address is: 0 (R0)
0x1E2A	0x9803    LDR	R0, [SP, #12]
; uartx_clk end address is: 0 (R0)
0x1E2C	0xE009    B	L___Lib_UART_G0xx_1234_get_usart_clock4
;__Lib_UART_G0xx_1234.c, 103 :: 		
L___Lib_UART_G0xx_1234_get_usart_clock3:
0x1E2E	0x9900    LDR	R1, [SP, #0]
0x1E30	0x2901    CMP	R1, #1
0x1E32	0xD0F4    BEQ	L___Lib_UART_G0xx_1234_get_usart_clock5
0x1E34	0x9900    LDR	R1, [SP, #0]
0x1E36	0x2902    CMP	R1, #2
0x1E38	0xD0F3    BEQ	L___Lib_UART_G0xx_1234_get_usart_clock6
0x1E3A	0x9900    LDR	R1, [SP, #0]
0x1E3C	0x2903    CMP	R1, #3
0x1E3E	0xD0F2    BEQ	L___Lib_UART_G0xx_1234_get_usart_clock7
0x1E40	0xE7F3    B	L___Lib_UART_G0xx_1234_get_usart_clock8
L___Lib_UART_G0xx_1234_get_usart_clock4:
;__Lib_UART_G0xx_1234.c, 105 :: 		
; uartx_clk start address is: 0 (R0)
; uartx_clk end address is: 0 (R0)
;__Lib_UART_G0xx_1234.c, 106 :: 		
L_end_get_usart_clock:
0x1E42	0xB005    ADD	SP, SP, #20
0x1E44	0xBD00    POP	(R15)
0x1E46	0xBF00    NOP
0x1E48	0x10544002  	RCC_CCIPR+0
0x1E4C	0x240000F4  	#16000000
0x1E50	0x80000000  	#32768
; end of __Lib_UART_G0xx_1234_get_usart_clock
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_G0xx.c, 510 :: 		
; module start address is: 0 (R0)
0x1DAC	0xB500    PUSH	(R14)
0x1DAE	0xB082    SUB	SP, SP, #8
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_G0xx.c, 515 :: 		
; i start address is: 16 (R4)
0x1DB0	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_G0xx.c, 516 :: 		
L_GPIO_Alternate_Function_Enable55:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x1DB2	0x00A1    LSLS	R1, R4, #2
0x1DB4	0x1841    ADDS	R1, R0, R1
0x1DB6	0x680A    LDR	R2, [R1, #0]
0x1DB8	0x490C    LDR	R1, [PC, #48]
0x1DBA	0x428A    CMP	R2, R1
0x1DBC	0xD013    BEQ	L_GPIO_Alternate_Function_Enable56
;__Lib_GPIO_G0xx.c, 518 :: 		
0x1DBE	0x4601    MOV	R1, R0
0x1DC0	0x3134    ADDS	R1, #52
0x1DC2	0x00A3    LSLS	R3, R4, #2
0x1DC4	0x18C9    ADDS	R1, R1, R3
0x1DC6	0x6809    LDR	R1, [R1, #0]
0x1DC8	0x460A    MOV	R2, R1
0x1DCA	0x18C1    ADDS	R1, R0, R3
0x1DCC	0x6809    LDR	R1, [R1, #0]
0x1DCE	0x9000    STR	R0, [SP, #0]
0x1DD0	0x9401    STR	R4, [SP, #4]
0x1DD2	0x4608    MOV	R0, R1
0x1DD4	0x4611    MOV	R1, R2
0x1DD6	0xF7FEFAA9  BL	__Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function+0
0x1DDA	0x9C01    LDR	R4, [SP, #4]
0x1DDC	0xB2A4    UXTH	R4, R4
0x1DDE	0x9800    LDR	R0, [SP, #0]
;__Lib_GPIO_G0xx.c, 519 :: 		
0x1DE0	0x3401    ADDS	R4, #1
0x1DE2	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_G0xx.c, 520 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x1DE4	0xE7E5    B	L_GPIO_Alternate_Function_Enable55
L_GPIO_Alternate_Function_Enable56:
;__Lib_GPIO_G0xx.c, 521 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1DE6	0xB002    ADD	SP, SP, #8
0x1DE8	0xBD00    POP	(R15)
0x1DEA	0xBF00    NOP
0x1DEC	0xFFFFFFFF  	#-1
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_G0xx.c, 68 :: 		
; config start address is: 4 (R1)
; afPin start address is: 0 (R0)
0x032C	0xB500    PUSH	(R14)
0x032E	0xB083    SUB	SP, SP, #12
0x0330	0x460C    MOV	R4, R1
; config end address is: 4 (R1)
; afPin end address is: 0 (R0)
; afPin start address is: 0 (R0)
; config start address is: 16 (R4)
;__Lib_GPIO_G0xx.c, 79 :: 		
0x0332	0x22FF    MOVS	R2, #255
0x0334	0x4603    MOV	R3, R0
0x0336	0x4013    ANDS	R3, R2
0x0338	0x091A    LSRS	R2, R3, #4
; port start address is: 20 (R5)
0x033A	0x4615    MOV	R5, R2
;__Lib_GPIO_G0xx.c, 80 :: 		
0x033C	0x220F    MOVS	R2, #15
0x033E	0x4619    MOV	R1, R3
0x0340	0x4011    ANDS	R1, R2
; pin start address is: 4 (R1)
;__Lib_GPIO_G0xx.c, 81 :: 		
0x0342	0x0A03    LSRS	R3, R0, #8
; afPin end address is: 0 (R0)
0x0344	0x220F    MOVS	R2, #15
0x0346	0x401A    ANDS	R2, R3
; af start address is: 0 (R0)
0x0348	0x4610    MOV	R0, R2
;__Lib_GPIO_G0xx.c, 83 :: 		
0x034A	0xE00E    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function0
; port end address is: 20 (R5)
;__Lib_GPIO_G0xx.c, 85 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function2:
;__Lib_GPIO_G0xx.c, 87 :: 		
0x034C	0x4A1D    LDR	R2, [PC, #116]
0x034E	0x9202    STR	R2, [SP, #8]
;__Lib_GPIO_G0xx.c, 88 :: 		
0x0350	0xE015    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_G0xx.c, 90 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function3:
;__Lib_GPIO_G0xx.c, 92 :: 		
0x0352	0x4A1D    LDR	R2, [PC, #116]
0x0354	0x9202    STR	R2, [SP, #8]
;__Lib_GPIO_G0xx.c, 93 :: 		
0x0356	0xE012    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_G0xx.c, 95 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function4:
;__Lib_GPIO_G0xx.c, 97 :: 		
0x0358	0x4A1C    LDR	R2, [PC, #112]
0x035A	0x9202    STR	R2, [SP, #8]
;__Lib_GPIO_G0xx.c, 98 :: 		
0x035C	0xE00F    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_G0xx.c, 100 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function5:
;__Lib_GPIO_G0xx.c, 102 :: 		
0x035E	0x4A1C    LDR	R2, [PC, #112]
0x0360	0x9202    STR	R2, [SP, #8]
;__Lib_GPIO_G0xx.c, 103 :: 		
0x0362	0xE00C    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_G0xx.c, 105 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function6:
;__Lib_GPIO_G0xx.c, 107 :: 		
0x0364	0x4A1B    LDR	R2, [PC, #108]
0x0366	0x9202    STR	R2, [SP, #8]
;__Lib_GPIO_G0xx.c, 108 :: 		
0x0368	0xE009    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_G0xx.c, 110 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function0:
; port start address is: 20 (R5)
0x036A	0x2D00    CMP	R5, #0
0x036C	0xD0EE    BEQ	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function2
0x036E	0x2D01    CMP	R5, #1
0x0370	0xD0EF    BEQ	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function3
0x0372	0x2D02    CMP	R5, #2
0x0374	0xD0F0    BEQ	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function4
0x0376	0x2D03    CMP	R5, #3
0x0378	0xD0F1    BEQ	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function5
0x037A	0x2D04    CMP	R5, #4
0x037C	0xD0F2    BEQ	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function6
; port end address is: 20 (R5)
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function1:
;__Lib_GPIO_G0xx.c, 113 :: 		
0x037E	0x2201    MOVS	R2, #1
0x0380	0x408A    LSLS	R2, R1
0x0382	0x9000    STR	R0, [SP, #0]
; config end address is: 16 (R4)
0x0384	0x9101    STR	R1, [SP, #4]
0x0386	0xB291    UXTH	R1, R2
0x0388	0x4622    MOV	R2, R4
0x038A	0x9802    LDR	R0, [SP, #8]
0x038C	0xF002F9B2  BL	_GPIO_Config+0
0x0390	0x9901    LDR	R1, [SP, #4]
0x0392	0x9800    LDR	R0, [SP, #0]
;__Lib_GPIO_G0xx.c, 116 :: 		
0x0394	0x9A02    LDR	R2, [SP, #8]
0x0396	0x4615    MOV	R5, R2
0x0398	0x3520    ADDS	R5, #32
; altFcnBase start address is: 20 (R5)
;__Lib_GPIO_G0xx.c, 117 :: 		
0x039A	0x2907    CMP	R1, #7
0x039C	0xD902    BLS	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function77
;__Lib_GPIO_G0xx.c, 119 :: 		
0x039E	0x3504    ADDS	R5, #4
;__Lib_GPIO_G0xx.c, 120 :: 		
0x03A0	0x3908    SUBS	R1, #8
; pin end address is: 4 (R1)
; altFcnBase end address is: 20 (R5)
;__Lib_GPIO_G0xx.c, 121 :: 		
0x03A2	0xE7FF    B	L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function7
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function77:
;__Lib_GPIO_G0xx.c, 117 :: 		
;__Lib_GPIO_G0xx.c, 121 :: 		
L___Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function7:
;__Lib_GPIO_G0xx.c, 123 :: 		
; pin start address is: 4 (R1)
; altFcnBase start address is: 20 (R5)
0x03A4	0x008C    LSLS	R4, R1, #2
0x03A6	0x230F    MOVS	R3, #15
0x03A8	0x461A    MOV	R2, R3
0x03AA	0x40A2    LSLS	R2, R4
0x03AC	0x43D3    MVN	R3, R2
0x03AE	0x682A    LDR	R2, [R5, #0]
0x03B0	0x401A    ANDS	R2, R3
0x03B2	0x602A    STR	R2, [R5, #0]
;__Lib_GPIO_G0xx.c, 125 :: 		
0x03B4	0x008A    LSLS	R2, R1, #2
; pin end address is: 4 (R1)
0x03B6	0x4603    MOV	R3, R0
0x03B8	0x4093    LSLS	R3, R2
; af end address is: 0 (R0)
0x03BA	0x682A    LDR	R2, [R5, #0]
0x03BC	0x431A    ORRS	R2, R3
0x03BE	0x602A    STR	R2, [R5, #0]
; altFcnBase end address is: 20 (R5)
;__Lib_GPIO_G0xx.c, 126 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x03C0	0xB003    ADD	SP, SP, #12
0x03C2	0xBD00    POP	(R15)
0x03C4	0x00005000  	#1342177280
0x03C8	0x04005000  	#1342178304
0x03CC	0x08005000  	#1342179328
0x03D0	0x0C005000  	#1342180352
0x03D4	0x14005000  	#1342182400
; end of __Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function
_vSPI1Init:
;driverspi.c, 148 :: 		void vSPI1Init( void ) {
0x3AC4	0xB500    PUSH	(R14)
;driverspi.c, 150 :: 		RCC_IOPENRbits.IOPAEN       = 1;      // GPIOA Enabled
0x3AC6	0x4A8C    LDR	R2, [PC, #560]
0x3AC8	0x6810    LDR	R0, [R2, #0]
0x3ACA	0x2101    MOVS	R1, #1
0x3ACC	0x4308    ORRS	R0, R1
0x3ACE	0x6010    STR	R0, [R2, #0]
;driverspi.c, 151 :: 		GPIOA_MODERbits.MODER5      = 2;      // Altern Function
0x3AD0	0x498A    LDR	R1, [PC, #552]
0x3AD2	0x488B    LDR	R0, [PC, #556]
0x3AD4	0x8800    LDRH	R0, [R0, #0]
0x3AD6	0x4041    EORS	R1, R0
0x3AD8	0xB289    UXTH	R1, R1
0x3ADA	0x488A    LDR	R0, [PC, #552]
0x3ADC	0x4001    ANDS	R1, R0
0x3ADE	0xB289    UXTH	R1, R1
0x3AE0	0x4887    LDR	R0, [PC, #540]
0x3AE2	0x8800    LDRH	R0, [R0, #0]
0x3AE4	0x4041    EORS	R1, R0
0x3AE6	0xB289    UXTH	R1, R1
0x3AE8	0x4885    LDR	R0, [PC, #532]
0x3AEA	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 152 :: 		GPIOA_OTYPERbits.OT5        = 0;      // push pull
0x3AEC	0x4A86    LDR	R2, [PC, #536]
0x3AEE	0x6810    LDR	R0, [R2, #0]
0x3AF0	0x2120    MOVS	R1, #32
0x3AF2	0x4388    BICS	R0, R1
0x3AF4	0x6010    STR	R0, [R2, #0]
;driverspi.c, 153 :: 		GPIOA_OSPEEDRbits.OSPEEDR5  = 0;      // high Speed
0x3AF6	0x4885    LDR	R0, [PC, #532]
0x3AF8	0x8801    LDRH	R1, [R0, #0]
0x3AFA	0x4885    LDR	R0, [PC, #532]
0x3AFC	0x4001    ANDS	R1, R0
0x3AFE	0x0509    LSLS	R1, R1, #20
0x3B00	0x0F89    LSRS	R1, R1, #30
0x3B02	0x4882    LDR	R0, [PC, #520]
0x3B04	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 154 :: 		GPIOA_PUPDRbits.PUPDR5      = 0;      // no PU or PD
0x3B06	0x4883    LDR	R0, [PC, #524]
0x3B08	0x8801    LDRH	R1, [R0, #0]
0x3B0A	0x4883    LDR	R0, [PC, #524]
0x3B0C	0x4001    ANDS	R1, R0
0x3B0E	0x0509    LSLS	R1, R1, #20
0x3B10	0x0F89    LSRS	R1, R1, #30
0x3B12	0x4880    LDR	R0, [PC, #512]
0x3B14	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 155 :: 		GPIOA_AFRLbits.AFSEL5       = 0;      // AF0
0x3B16	0x4881    LDR	R0, [PC, #516]
0x3B18	0x6801    LDR	R1, [R0, #0]
0x3B1A	0x4881    LDR	R0, [PC, #516]
0x3B1C	0x4001    ANDS	R1, R0
0x3B1E	0x487F    LDR	R0, [PC, #508]
0x3B20	0x6001    STR	R1, [R0, #0]
;driverspi.c, 157 :: 		GPIOA_MODERbits.MODER6      = 2;      // Altern Function
0x3B22	0x4980    LDR	R1, [PC, #512]
0x3B24	0x4876    LDR	R0, [PC, #472]
0x3B26	0x8800    LDRH	R0, [R0, #0]
0x3B28	0x4041    EORS	R1, R0
0x3B2A	0xB289    UXTH	R1, R1
0x3B2C	0x487E    LDR	R0, [PC, #504]
0x3B2E	0x4001    ANDS	R1, R0
0x3B30	0xB289    UXTH	R1, R1
0x3B32	0x4873    LDR	R0, [PC, #460]
0x3B34	0x8800    LDRH	R0, [R0, #0]
0x3B36	0x4041    EORS	R1, R0
0x3B38	0xB289    UXTH	R1, R1
0x3B3A	0x4871    LDR	R0, [PC, #452]
0x3B3C	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 158 :: 		GPIOA_OTYPERbits.OT6        = 0;      // push pull
0x3B3E	0x4A72    LDR	R2, [PC, #456]
0x3B40	0x6810    LDR	R0, [R2, #0]
0x3B42	0x2140    MOVS	R1, #64
0x3B44	0x4388    BICS	R0, R1
0x3B46	0x6010    STR	R0, [R2, #0]
;driverspi.c, 159 :: 		GPIOA_OSPEEDRbits.OSPEEDR6  = 0;      // high Speed
0x3B48	0x4870    LDR	R0, [PC, #448]
0x3B4A	0x8801    LDRH	R1, [R0, #0]
0x3B4C	0x4877    LDR	R0, [PC, #476]
0x3B4E	0x4001    ANDS	R1, R0
0x3B50	0x0489    LSLS	R1, R1, #18
0x3B52	0x0F89    LSRS	R1, R1, #30
0x3B54	0x486D    LDR	R0, [PC, #436]
0x3B56	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 160 :: 		GPIOA_PUPDRbits.PUPDR6      = 0;      // no PU or PD
0x3B58	0x486E    LDR	R0, [PC, #440]
0x3B5A	0x8801    LDRH	R1, [R0, #0]
0x3B5C	0x4874    LDR	R0, [PC, #464]
0x3B5E	0x4001    ANDS	R1, R0
0x3B60	0x0489    LSLS	R1, R1, #18
0x3B62	0x0F89    LSRS	R1, R1, #30
0x3B64	0x486B    LDR	R0, [PC, #428]
0x3B66	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 161 :: 		GPIOA_AFRLbits.AFSEL6       = 0;      // AF0
0x3B68	0x486C    LDR	R0, [PC, #432]
0x3B6A	0x6801    LDR	R1, [R0, #0]
0x3B6C	0x4871    LDR	R0, [PC, #452]
0x3B6E	0x4001    ANDS	R1, R0
0x3B70	0x486A    LDR	R0, [PC, #424]
0x3B72	0x6001    STR	R1, [R0, #0]
;driverspi.c, 163 :: 		GPIOA_MODERbits.MODER7      = 2;      // Altern Function
0x3B74	0x4970    LDR	R1, [PC, #448]
0x3B76	0x4862    LDR	R0, [PC, #392]
0x3B78	0x8800    LDRH	R0, [R0, #0]
0x3B7A	0x4041    EORS	R1, R0
0x3B7C	0xB289    UXTH	R1, R1
0x3B7E	0x486F    LDR	R0, [PC, #444]
0x3B80	0x4001    ANDS	R1, R0
0x3B82	0xB289    UXTH	R1, R1
0x3B84	0x485E    LDR	R0, [PC, #376]
0x3B86	0x8800    LDRH	R0, [R0, #0]
0x3B88	0x4041    EORS	R1, R0
0x3B8A	0xB289    UXTH	R1, R1
0x3B8C	0x485C    LDR	R0, [PC, #368]
0x3B8E	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 164 :: 		GPIOA_OTYPERbits.OT7        = 0;      // push pull
0x3B90	0x4A5D    LDR	R2, [PC, #372]
0x3B92	0x6810    LDR	R0, [R2, #0]
0x3B94	0x2180    MOVS	R1, #128
0x3B96	0x4388    BICS	R0, R1
0x3B98	0x6010    STR	R0, [R2, #0]
;driverspi.c, 165 :: 		GPIOA_OSPEEDRbits.OSPEEDR7  = 0;      // high Speed
0x3B9A	0x485C    LDR	R0, [PC, #368]
0x3B9C	0x8801    LDRH	R1, [R0, #0]
0x3B9E	0x4868    LDR	R0, [PC, #416]
0x3BA0	0x4001    ANDS	R1, R0
0x3BA2	0x0409    LSLS	R1, R1, #16
0x3BA4	0x0F89    LSRS	R1, R1, #30
0x3BA6	0x4859    LDR	R0, [PC, #356]
0x3BA8	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 166 :: 		GPIOA_PUPDRbits.PUPDR7      = 0;      // no PU or PD
0x3BAA	0x485A    LDR	R0, [PC, #360]
0x3BAC	0x8801    LDRH	R1, [R0, #0]
0x3BAE	0x4865    LDR	R0, [PC, #404]
0x3BB0	0x4001    ANDS	R1, R0
0x3BB2	0x0409    LSLS	R1, R1, #16
0x3BB4	0x0F89    LSRS	R1, R1, #30
0x3BB6	0x4857    LDR	R0, [PC, #348]
0x3BB8	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 167 :: 		GPIOA_AFRLbits.AFSEL7       = 0;      // AF0
0x3BBA	0x4858    LDR	R0, [PC, #352]
0x3BBC	0x6801    LDR	R1, [R0, #0]
0x3BBE	0x4862    LDR	R0, [PC, #392]
0x3BC0	0x4001    ANDS	R1, R0
0x3BC2	0x4856    LDR	R0, [PC, #344]
0x3BC4	0x6001    STR	R1, [R0, #0]
;driverspi.c, 170 :: 		RCC_APBENR2bits.SPI1EN      = 1;
0x3BC6	0x4A61    LDR	R2, [PC, #388]
0x3BC8	0x6810    LDR	R0, [R2, #0]
0x3BCA	0x2101    MOVS	R1, #1
0x3BCC	0x0309    LSLS	R1, R1, #12
0x3BCE	0x4308    ORRS	R0, R1
0x3BD0	0x6010    STR	R0, [R2, #0]
;driverspi.c, 172 :: 		SPI1_CR1bits.CPHA           = 0;      // 1 if TI enabled
0x3BD2	0x4A5F    LDR	R2, [PC, #380]
0x3BD4	0x6810    LDR	R0, [R2, #0]
0x3BD6	0x2101    MOVS	R1, #1
0x3BD8	0x4388    BICS	R0, R1
0x3BDA	0x6010    STR	R0, [R2, #0]
;driverspi.c, 173 :: 		SPI1_CR1bits.CPOL           = 0;
0x3BDC	0x4A5C    LDR	R2, [PC, #368]
0x3BDE	0x6810    LDR	R0, [R2, #0]
0x3BE0	0x2102    MOVS	R1, #2
0x3BE2	0x4388    BICS	R0, R1
0x3BE4	0x6010    STR	R0, [R2, #0]
;driverspi.c, 174 :: 		SPI1_CR1bits.LSBFIRST       = 0;
0x3BE6	0x4A5A    LDR	R2, [PC, #360]
0x3BE8	0x6810    LDR	R0, [R2, #0]
0x3BEA	0x2180    MOVS	R1, #128
0x3BEC	0x4388    BICS	R0, R1
0x3BEE	0x6010    STR	R0, [R2, #0]
;driverspi.c, 175 :: 		SPI1_CR1bits.SSM            = 1;
0x3BF0	0x4A57    LDR	R2, [PC, #348]
0x3BF2	0x6810    LDR	R0, [R2, #0]
0x3BF4	0x2101    MOVS	R1, #1
0x3BF6	0x0249    LSLS	R1, R1, #9
0x3BF8	0x4308    ORRS	R0, R1
0x3BFA	0x6010    STR	R0, [R2, #0]
;driverspi.c, 176 :: 		SPI1_CR1bits.SSI            = 1;
0x3BFC	0x4A54    LDR	R2, [PC, #336]
0x3BFE	0x6810    LDR	R0, [R2, #0]
0x3C00	0x2101    MOVS	R1, #1
0x3C02	0x0209    LSLS	R1, R1, #8
0x3C04	0x4308    ORRS	R0, R1
0x3C06	0x6010    STR	R0, [R2, #0]
;driverspi.c, 177 :: 		SPI1_CR1bits.MSTR           = 1;
0x3C08	0x4A51    LDR	R2, [PC, #324]
0x3C0A	0x6810    LDR	R0, [R2, #0]
0x3C0C	0x2104    MOVS	R1, #4
0x3C0E	0x4308    ORRS	R0, R1
0x3C10	0x6010    STR	R0, [R2, #0]
;driverspi.c, 178 :: 		SPI1_CR1bits.CRCNEXT        = 0;
0x3C12	0x4A4F    LDR	R2, [PC, #316]
0x3C14	0x6810    LDR	R0, [R2, #0]
0x3C16	0x2101    MOVS	R1, #1
0x3C18	0x0309    LSLS	R1, R1, #12
0x3C1A	0x4388    BICS	R0, R1
0x3C1C	0x6010    STR	R0, [R2, #0]
;driverspi.c, 180 :: 		SPI1_CR2bits.FRF            = 0;
0x3C1E	0x4A4D    LDR	R2, [PC, #308]
0x3C20	0x6810    LDR	R0, [R2, #0]
0x3C22	0x2110    MOVS	R1, #16
0x3C24	0x4388    BICS	R0, R1
0x3C26	0x6010    STR	R0, [R2, #0]
;driverspi.c, 181 :: 		SPI1_CR2bits.DS             = 7;      // 8 bits empaquetado
0x3C28	0x494B    LDR	R1, [PC, #300]
0x3C2A	0x484A    LDR	R0, [PC, #296]
0x3C2C	0x8800    LDRH	R0, [R0, #0]
0x3C2E	0x4041    EORS	R1, R0
0x3C30	0xB289    UXTH	R1, R1
0x3C32	0x484A    LDR	R0, [PC, #296]
0x3C34	0x4001    ANDS	R1, R0
0x3C36	0xB289    UXTH	R1, R1
0x3C38	0x4846    LDR	R0, [PC, #280]
0x3C3A	0x8800    LDRH	R0, [R0, #0]
0x3C3C	0x4041    EORS	R1, R0
0x3C3E	0xB289    UXTH	R1, R1
0x3C40	0x4844    LDR	R0, [PC, #272]
0x3C42	0x8001    STRH	R1, [R0, #0]
;driverspi.c, 182 :: 		SPI1_CR2bits.SSOE           = 0;
0x3C44	0x4A43    LDR	R2, [PC, #268]
0x3C46	0x6810    LDR	R0, [R2, #0]
0x3C48	0x2104    MOVS	R1, #4
0x3C4A	0x4388    BICS	R0, R1
0x3C4C	0x6010    STR	R0, [R2, #0]
;driverspi.c, 183 :: 		SPI1_CR2bits.NSSP           = 1;
0x3C4E	0x4A41    LDR	R2, [PC, #260]
0x3C50	0x6810    LDR	R0, [R2, #0]
0x3C52	0x2108    MOVS	R1, #8
0x3C54	0x4308    ORRS	R0, R1
0x3C56	0x6010    STR	R0, [R2, #0]
;driverspi.c, 184 :: 		SPI1_CR2bits.FRXTH          = 1;
0x3C58	0x4A3E    LDR	R2, [PC, #248]
0x3C5A	0x6810    LDR	R0, [R2, #0]
0x3C5C	0x2101    MOVS	R1, #1
0x3C5E	0x0309    LSLS	R1, R1, #12
0x3C60	0x4308    ORRS	R0, R1
0x3C62	0x6010    STR	R0, [R2, #0]
;driverspi.c, 185 :: 		SPI1_CR2bits.TXDMAEN        = 1;
0x3C64	0x4A3B    LDR	R2, [PC, #236]
0x3C66	0x6810    LDR	R0, [R2, #0]
0x3C68	0x2102    MOVS	R1, #2
0x3C6A	0x4308    ORRS	R0, R1
0x3C6C	0x6010    STR	R0, [R2, #0]
;driverspi.c, 189 :: 		RCC_AHBENRbits.DMAEN        = 1;
0x3C6E	0x4A3C    LDR	R2, [PC, #240]
0x3C70	0x6810    LDR	R0, [R2, #0]
0x3C72	0x2101    MOVS	R1, #1
0x3C74	0x4308    ORRS	R0, R1
0x3C76	0x6010    STR	R0, [R2, #0]
;driverspi.c, 191 :: 		DMA_CCR1bits.EN = 0;
0x3C78	0x4A3A    LDR	R2, [PC, #232]
0x3C7A	0x6810    LDR	R0, [R2, #0]
0x3C7C	0x2101    MOVS	R1, #1
0x3C7E	0x4388    BICS	R0, R1
0x3C80	0x6010    STR	R0, [R2, #0]
;driverspi.c, 192 :: 		while ( DMA_CCR1bits.EN );
L_vSPI1Init33:
0x3C82	0x4838    LDR	R0, [PC, #224]
0x3C84	0x6801    LDR	R1, [R0, #0]
0x3C86	0x2001    MOVS	R0, #1
0x3C88	0x4008    ANDS	R0, R1
0x3C8A	0x2800    CMP	R0, #0
0x3C8C	0xD000    BEQ	L_vSPI1Init34
0x3C8E	0xE7F8    B	L_vSPI1Init33
L_vSPI1Init34:
;driverspi.c, 194 :: 		PL0_bit = 1;
0x3C90	0x4A35    LDR	R2, [PC, #212]
0x3C92	0x6810    LDR	R0, [R2, #0]
0x3C94	0x2101    MOVS	R1, #1
0x3C96	0x0309    LSLS	R1, R1, BitPos(PL0_bit+0)
0x3C98	0x4308    ORRS	R0, R1
0x3C9A	0x6010    STR	R0, [R2, #0]
;driverspi.c, 195 :: 		PL1_bit = 1;
0x3C9C	0x4A33    LDR	R2, [PC, #204]
0x3C9E	0x6810    LDR	R0, [R2, #0]
0x3CA0	0x2101    MOVS	R1, #1
0x3CA2	0x0349    LSLS	R1, R1, BitPos(PL1_bit+0)
0x3CA4	0x4308    ORRS	R0, R1
0x3CA6	0x6010    STR	R0, [R2, #0]
;driverspi.c, 196 :: 		DMA_CCR1bits.MINC           = 1;      // Mem increment
0x3CA8	0x4A2E    LDR	R2, [PC, #184]
0x3CAA	0x6810    LDR	R0, [R2, #0]
0x3CAC	0x2180    MOVS	R1, #128
0x3CAE	0x4308    ORRS	R0, R1
0x3CB0	0x6010    STR	R0, [R2, #0]
;driverspi.c, 197 :: 		DMA_CCR1bits.DIR_           = 1;      // Read from Memory
0x3CB2	0x4A2C    LDR	R2, [PC, #176]
0x3CB4	0x6810    LDR	R0, [R2, #0]
0x3CB6	0x2110    MOVS	R1, #16
0x3CB8	0x4308    ORRS	R0, R1
0x3CBA	0x6010    STR	R0, [R2, #0]
;driverspi.c, 198 :: 		DMA_CCR1bits.TEIE           = 1;      // Transfer Error Int
0x3CBC	0x4A29    LDR	R2, [PC, #164]
0x3CBE	0x6810    LDR	R0, [R2, #0]
0x3CC0	0x2108    MOVS	R1, #8
0x3CC2	0x4308    ORRS	R0, R1
0x3CC4	0x6010    STR	R0, [R2, #0]
;driverspi.c, 199 :: 		DMA_CCR1bits.TCIE           = 1;      // Transfer Complete Int
0x3CC6	0x4A27    LDR	R2, [PC, #156]
0x3CC8	0x6810    LDR	R0, [R2, #0]
0x3CCA	0x2102    MOVS	R1, #2
0x3CCC	0x4308    ORRS	R0, R1
0x3CCE	0x6010    STR	R0, [R2, #0]
;driverspi.c, 201 :: 		DMA_CPAR1 = ( unsigned long ) &SPI1_DR;    // periferico ruteado
0x3CD0	0x4927    LDR	R1, [PC, #156]
0x3CD2	0x4828    LDR	R0, [PC, #160]
0x3CD4	0x6001    STR	R1, [R0, #0]
;driverspi.c, 203 :: 		NVIC_IntEnable( IVT_INT_DMA_Channel1 );    // habilitacion de interrupcion
0x3CD6	0x2019    MOVS	R0, #25
0x3CD8	0xF7FEFCDE  BL	_NVIC_IntEnable+0
;driverspi.c, 205 :: 		DMAMUX_C0CRbits.DMAREQ_ID = 17;            // TX_SPI1
0x3CDC	0x2111    MOVS	R1, #17
0x3CDE	0x4826    LDR	R0, [PC, #152]
0x3CE0	0x7800    LDRB	R0, [R0, #0]
0x3CE2	0x4041    EORS	R1, R0
0x3CE4	0xB2C9    UXTB	R1, R1
0x3CE6	0x20FF    MOVS	R0, #255
0x3CE8	0x4001    ANDS	R1, R0
0x3CEA	0xB2C9    UXTB	R1, R1
0x3CEC	0x4822    LDR	R0, [PC, #136]
0x3CEE	0x7800    LDRB	R0, [R0, #0]
0x3CF0	0x4041    EORS	R1, R0
0x3CF2	0xB2C9    UXTB	R1, R1
0x3CF4	0xE042    B	#132
0x3CF6	0xBF00    NOP
0x3CF8	0x10344002  	RCC_IOPENRbits+0
0x3CFC	0x08000000  	#2048
0x3D00	0x00005000  	GPIOA_MODERbits+0
0x3D04	0x0C000000  	#3072
0x3D08	0x00045000  	GPIOA_OTYPERbits+0
0x3D0C	0x00085000  	GPIOA_OSPEEDRbits+0
0x3D10	0xF3FF0000  	#62463
0x3D14	0x000C5000  	GPIOA_PUPDRbits+0
0x3D18	0xF3FF0000  	#62463
0x3D1C	0x00205000  	GPIOA_AFRLbits+0
0x3D20	0xFFFFFF0F  	#-15728641
0x3D24	0x20000000  	#8192
0x3D28	0x30000000  	#12288
0x3D2C	0xCFFF0000  	#53247
0x3D30	0xCFFF0000  	#53247
0x3D34	0xFFFFF0FF  	#-251658241
0x3D38	0x80000000  	#32768
0x3D3C	0xC0000000  	#49152
0x3D40	0x3FFF0000  	#16383
0x3D44	0x3FFF0000  	#16383
0x3D48	0xFFFF0FFF  	#268435455
0x3D4C	0x10404002  	RCC_APBENR2bits+0
0x3D50	0x30004001  	SPI1_CR1bits+0
0x3D54	0x30044001  	SPI1_CR2bits+0
0x3D58	0x07000000  	#1792
0x3D5C	0x0F000000  	#3840
0x3D60	0x10384002  	RCC_AHBENRbits+0
0x3D64	0x00084002  	DMA_CCR1bits+0
0x3D68	0x00084002  	PL0_bit+0
0x3D6C	0x00084002  	PL1_bit+0
0x3D70	0x300C4001  	SPI1_DR+0
0x3D74	0x00104002  	DMA_CPAR1+0
0x3D78	0x08004002  	DMAMUX_C0CRbits+0
0x3D7C	0x4805    LDR	R0, [PC, #20]
0x3D7E	0x7001    STRB	R1, [R0, #0]
;driverspi.c, 207 :: 		SPI1_CR2bits.RXNEIE = 1;                   // habilita interrupcion de recepcion SPI
0x3D80	0x4A05    LDR	R2, [PC, #20]
0x3D82	0x6810    LDR	R0, [R2, #0]
0x3D84	0x2140    MOVS	R1, #64
0x3D86	0x4308    ORRS	R0, R1
0x3D88	0x6010    STR	R0, [R2, #0]
;driverspi.c, 209 :: 		NVIC_IntEnable( IVT_INT_SPI1 );
0x3D8A	0x2029    MOVS	R0, #41
0x3D8C	0xF7FEFC84  BL	_NVIC_IntEnable+0
;driverspi.c, 210 :: 		}
L_end_vSPI1Init:
0x3D90	0xBD00    POP	(R15)
0x3D92	0xBF00    NOP
0x3D94	0x08004002  	DMAMUX_C0CRbits+0
0x3D98	0x30044001  	SPI1_CR2bits+0
; end of _vSPI1Init
_vRF4463MainSetTXString:
;DriverRF4463PROMain.c, 140 :: 		void vRF4463MainSetTXString () {
0x4618	0xB081    SUB	SP, SP, #4
;DriverRF4463PROMain.c, 141 :: 		ucRF4463TXdata[ 0 ] = ucRF4463ByteMatch1;
0x461A	0x4809    LDR	R0, [PC, #36]
0x461C	0x7801    LDRB	R1, [R0, #0]
0x461E	0x4809    LDR	R0, [PC, #36]
0x4620	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 142 :: 		ucRF4463TXdata[ 1 ] = ucRF4463ByteMatch2;
0x4622	0x4809    LDR	R0, [PC, #36]
0x4624	0x7801    LDRB	R1, [R0, #0]
0x4626	0x4809    LDR	R0, [PC, #36]
0x4628	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 143 :: 		ucRF4463TXdata[ 2 ] = ucRF4463ByteMatch3;
0x462A	0x4809    LDR	R0, [PC, #36]
0x462C	0x7801    LDRB	R1, [R0, #0]
0x462E	0x4809    LDR	R0, [PC, #36]
0x4630	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 144 :: 		ucRF4463TXdata[ 3 ] = ucRF4463ByteMatch4;
0x4632	0x4809    LDR	R0, [PC, #36]
0x4634	0x7801    LDRB	R1, [R0, #0]
0x4636	0x4809    LDR	R0, [PC, #36]
0x4638	0x7001    STRB	R1, [R0, #0]
;DriverRF4463PROMain.c, 145 :: 		}
L_end_vRF4463MainSetTXString:
0x463A	0xB001    ADD	SP, SP, #4
0x463C	0x4770    BX	LR
0x463E	0xBF00    NOP
0x4640	0x00922000  	_ucRF4463ByteMatch1+0
0x4644	0x009B2000  	_ucRF4463TXdata+0
0x4648	0x00952000  	_ucRF4463ByteMatch2+0
0x464C	0x009C2000  	_ucRF4463TXdata+1
0x4650	0x00972000  	_ucRF4463ByteMatch3+0
0x4654	0x009D2000  	_ucRF4463TXdata+2
0x4658	0x00992000  	_ucRF4463ByteMatch4+0
0x465C	0x009E2000  	_ucRF4463TXdata+3
; end of _vRF4463MainSetTXString
_vRF4463SDNReset:
;driverrf4463pro.c, 1000 :: 		void vRF4463SDNReset( void ) {
0x4758	0xB500    PUSH	(R14)
;driverrf4463pro.c, 1003 :: 		SDN = 1;
0x475A	0x4A1E    LDR	R2, [PC, #120]
0x475C	0x6810    LDR	R0, [R2, #0]
0x475E	0x2104    MOVS	R1, #4
0x4760	0x4308    ORRS	R0, R1
0x4762	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 1004 :: 		Delay_ms( 6 );        // RF Module reset  DELAY
0x4764	0x4F02    LDR	R7, [PC, #8]
0x4766	0xBF00    NOP
L_vRF4463SDNReset185:
0x4768	0x1E7F    SUBS	R7, R7, #1
0x476A	0xD1FD    BNE	L_vRF4463SDNReset185
0x476C	0xE002    B	#4
0x476E	0xBF00    NOP
0x4770	0x5DBF0000  	#23999
;driverrf4463pro.c, 1005 :: 		SDN = 0;
0x4774	0x4A17    LDR	R2, [PC, #92]
0x4776	0x6810    LDR	R0, [R2, #0]
0x4778	0x2104    MOVS	R1, #4
0x477A	0x4388    BICS	R0, R1
0x477C	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 1006 :: 		Delay_ms( 10 );       // Delay 10ms for RF module to enter working state
0x477E	0x4F02    LDR	R7, [PC, #8]
0x4780	0xBF00    NOP
L_vRF4463SDNReset187:
0x4782	0x1E7F    SUBS	R7, R7, #1
0x4784	0xD1FD    BNE	L_vRF4463SDNReset187
0x4786	0xE002    B	#4
0x4788	0x9C3F0000  	#39999
0x478C	0xBF00    NOP
;driverrf4463pro.c, 1008 :: 		nSEL = 1;
0x478E	0x4A12    LDR	R2, [PC, #72]
0x4790	0x6810    LDR	R0, [R2, #0]
0x4792	0x2108    MOVS	R1, #8
0x4794	0x4308    ORRS	R0, R1
0x4796	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 1009 :: 		nSEL = 0;
0x4798	0x4A0F    LDR	R2, [PC, #60]
0x479A	0x6810    LDR	R0, [R2, #0]
0x479C	0x2108    MOVS	R1, #8
0x479E	0x4388    BICS	R0, R1
0x47A0	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 1010 :: 		for ( i = 0; i < 7; i++ ) {
; i start address is: 20 (R5)
0x47A2	0x2500    MOVS	R5, #0
; i end address is: 20 (R5)
L_vRF4463SDNReset189:
; i start address is: 20 (R5)
0x47A4	0x2D07    CMP	R5, #7
0x47A6	0xD207    BCS	L_vRF4463SDNReset190
;driverrf4463pro.c, 1011 :: 		ucRF4463SPIByte( RF_POWER_UP_data[ i ] );   // send power up Command
0x47A8	0x480C    LDR	R0, [PC, #48]
0x47AA	0x1940    ADDS	R0, R0, R5
0x47AC	0x7800    LDRB	R0, [R0, #0]
0x47AE	0xF7FDFAE3  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 1010 :: 		for ( i = 0; i < 7; i++ ) {
0x47B2	0x3501    ADDS	R5, #1
0x47B4	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 1012 :: 		}
; i end address is: 20 (R5)
0x47B6	0xE7F5    B	L_vRF4463SDNReset189
L_vRF4463SDNReset190:
;driverrf4463pro.c, 1013 :: 		nSEL = 1;
0x47B8	0x4A07    LDR	R2, [PC, #28]
0x47BA	0x6810    LDR	R0, [R2, #0]
0x47BC	0x2108    MOVS	R1, #8
0x47BE	0x4308    ORRS	R0, R1
0x47C0	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 1015 :: 		Delay_ms( 20 );       // Delay 20ms RF module enters working state, but CTS still needs to be judged later, this delay can be removed
0x47C2	0x4F02    LDR	R7, [PC, #8]
0x47C4	0xBF00    NOP
L_vRF4463SDNReset192:
0x47C6	0x1E7F    SUBS	R7, R7, #1
0x47C8	0xD1FD    BNE	L_vRF4463SDNReset192
0x47CA	0xE002    B	#4
0x47CC	0x387F0001  	#79999
0x47D0	0xBF00    NOP
;driverrf4463pro.c, 1016 :: 		}
L_end_vRF4463SDNReset:
0x47D2	0xBD00    POP	(R15)
0x47D4	0x04145000  	GPIOB_ODRbits+0
0x47D8	0x00145000  	GPIOA_ODRbits+0
0x47DC	0x81700000  	_RF_POWER_UP_data+0
; end of _vRF4463SDNReset
_ucRF4463SPIByte:
;driverrf4463pro.c, 815 :: 		unsigned char ucRF4463SPIByte( unsigned char ucData ) {
0x1D78	0xB500    PUSH	(R14)
0x1D7A	0xB081    SUB	SP, SP, #4
0x1D7C	0x9000    STR	R0, [SP, #0]
;driverrf4463pro.c, 854 :: 		ucSPI1ByteReceived = 0;
0x1D7E	0x2200    MOVS	R2, #0
0x1D80	0x4908    LDR	R1, [PC, #32]
0x1D82	0x700A    STRB	R2, [R1, #0]
;driverrf4463pro.c, 856 :: 		vRF4463SpiBufferTX ( &ucData, 1 );        // lo envia por DMA
0x1D84	0x4669    MOV	R1, SP
0x1D86	0x4608    MOV	R0, R1
0x1D88	0x2101    MOVS	R1, #1
0x1D8A	0xF7FEFB25  BL	_vRF4463SpiBufferTX+0
;driverrf4463pro.c, 858 :: 		while ( SPI1_SRbits.RXNE );
L_ucRF4463SPIByte151:
0x1D8E	0x4906    LDR	R1, [PC, #24]
0x1D90	0x680A    LDR	R2, [R1, #0]
0x1D92	0x2101    MOVS	R1, #1
0x1D94	0x4011    ANDS	R1, R2
0x1D96	0x2900    CMP	R1, #0
0x1D98	0xD000    BEQ	L_ucRF4463SPIByte152
0x1D9A	0xE7F8    B	L_ucRF4463SPIByte151
L_ucRF4463SPIByte152:
;driverrf4463pro.c, 860 :: 		return ( ucSPI1ByteReceived );
0x1D9C	0x4901    LDR	R1, [PC, #4]
0x1D9E	0x7808    LDRB	R0, [R1, #0]
;driverrf4463pro.c, 862 :: 		}
L_end_ucRF4463SPIByte:
0x1DA0	0xB001    ADD	SP, SP, #4
0x1DA2	0xBD00    POP	(R15)
0x1DA4	0x00DD2000  	_ucSPI1ByteReceived+0
0x1DA8	0x30084001  	SPI1_SRbits+0
; end of _ucRF4463SPIByte
_vRF4463SpiBufferTX:
;driverspi.c, 120 :: 		char vRF4463SpiBufferTX ( unsigned long *ucBuffer, unsigned long ulSize ) {
; ulSize start address is: 4 (R1)
; ucBuffer start address is: 0 (R0)
0x03D8	0xB500    PUSH	(R14)
0x03DA	0xB081    SUB	SP, SP, #4
; ulSize end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
; ulSize start address is: 4 (R1)
0x03DC	0x9100    STR	R1, [SP, #0]
; ucBuffer end address is: 0 (R0)
; ulSize end address is: 4 (R1)
0x03DE	0x4601    MOV	R1, R0
0x03E0	0x9800    LDR	R0, [SP, #0]
;driverspi.c, 122 :: 		while ( DMA_CCR1bits.EN || !SPI1_SRbits.TXE );
L_vRF4463SpiBufferTX16:
; ucBuffer start address is: 4 (R1)
; ulSize start address is: 0 (R0)
; ulSize start address is: 0 (R0)
; ulSize end address is: 0 (R0)
; ucBuffer start address is: 4 (R1)
; ucBuffer end address is: 4 (R1)
0x03E2	0x4A33    LDR	R2, [PC, #204]
0x03E4	0x6813    LDR	R3, [R2, #0]
0x03E6	0x2201    MOVS	R2, #1
0x03E8	0x401A    ANDS	R2, R3
0x03EA	0x2A00    CMP	R2, #0
0x03EC	0xD107    BNE	L__vRF4463SpiBufferTX405
; ulSize end address is: 0 (R0)
; ucBuffer end address is: 4 (R1)
; ucBuffer start address is: 4 (R1)
; ulSize start address is: 0 (R0)
0x03EE	0x4A31    LDR	R2, [PC, #196]
0x03F0	0x6813    LDR	R3, [R2, #0]
0x03F2	0x2202    MOVS	R2, #2
0x03F4	0x401A    ANDS	R2, R3
0x03F6	0x0852    LSRS	R2, R2, #1
0x03F8	0x2A00    CMP	R2, #0
0x03FA	0xD000    BEQ	L__vRF4463SpiBufferTX404
0x03FC	0xE000    B	L_vRF4463SpiBufferTX17
L__vRF4463SpiBufferTX405:
L__vRF4463SpiBufferTX404:
0x03FE	0xE7F0    B	L_vRF4463SpiBufferTX16
L_vRF4463SpiBufferTX17:
;driverspi.c, 124 :: 		SPI1_CR1bits.SPE = 1;                         // habilita el periferico
0x0400	0x4C2D    LDR	R4, [PC, #180]
0x0402	0x6822    LDR	R2, [R4, #0]
0x0404	0x2340    MOVS	R3, #64
0x0406	0x431A    ORRS	R2, R3
0x0408	0x6022    STR	R2, [R4, #0]
;driverspi.c, 126 :: 		if ( SPI1_CR1bits.SPE && SPI1_SRbits.TXE && ulSize > 0 ) { // la transmision anterior termino?
0x040A	0x4A2B    LDR	R2, [PC, #172]
0x040C	0x6813    LDR	R3, [R2, #0]
0x040E	0x2240    MOVS	R2, #64
0x0410	0x401A    ANDS	R2, R3
0x0412	0x0992    LSRS	R2, R2, #6
0x0414	0x2A00    CMP	R2, #0
0x0416	0xD100    BNE	#0
0x0418	0xE047    B	L__vRF4463SpiBufferTX408
0x041A	0x4A26    LDR	R2, [PC, #152]
0x041C	0x6813    LDR	R3, [R2, #0]
0x041E	0x2202    MOVS	R2, #2
0x0420	0x401A    ANDS	R2, R3
0x0422	0x0852    LSRS	R2, R2, #1
0x0424	0x2A00    CMP	R2, #0
0x0426	0xD040    BEQ	L__vRF4463SpiBufferTX407
0x0428	0x2800    CMP	R0, #0
0x042A	0xD93E    BLS	L__vRF4463SpiBufferTX406
L__vRF4463SpiBufferTX402:
;driverspi.c, 127 :: 		DMA_CCR1bits.EN = 0;                       // Desabilita la recepcion para poder modificar los par?metros
0x042C	0x4C20    LDR	R4, [PC, #128]
0x042E	0x6822    LDR	R2, [R4, #0]
0x0430	0x2301    MOVS	R3, #1
0x0432	0x439A    BICS	R2, R3
0x0434	0x6022    STR	R2, [R4, #0]
; ulSize end address is: 0 (R0)
; ucBuffer end address is: 4 (R1)
0x0436	0x9100    STR	R1, [SP, #0]
0x0438	0x4601    MOV	R1, R0
0x043A	0x9800    LDR	R0, [SP, #0]
;driverspi.c, 128 :: 		while ( DMA_CCR1bits.EN );                 // espera a que se haya desabilitado realmente
L_vRF4463SpiBufferTX23:
; ucBuffer start address is: 0 (R0)
; ulSize start address is: 4 (R1)
0x043C	0x4A1C    LDR	R2, [PC, #112]
0x043E	0x6813    LDR	R3, [R2, #0]
0x0440	0x2201    MOVS	R2, #1
0x0442	0x401A    ANDS	R2, R3
0x0444	0x2A00    CMP	R2, #0
0x0446	0xD000    BEQ	L_vRF4463SpiBufferTX24
0x0448	0xE7F8    B	L_vRF4463SpiBufferTX23
L_vRF4463SpiBufferTX24:
;driverspi.c, 130 :: 		DMA_CMAR1 = ( unsigned long ) ucBuffer;    // Direccion de la memoria a rutear
0x044A	0x4A1C    LDR	R2, [PC, #112]
0x044C	0x6010    STR	R0, [R2, #0]
; ucBuffer end address is: 0 (R0)
;driverspi.c, 131 :: 		DMA_CNDTR1 = ulSize;                       // Tamagno de datos a manejar
0x044E	0x4A1C    LDR	R2, [PC, #112]
0x0450	0x6011    STR	R1, [R2, #0]
; ulSize end address is: 4 (R1)
;driverspi.c, 132 :: 		DMA_CCR1bits.EN = 1;
0x0452	0x4C17    LDR	R4, [PC, #92]
0x0454	0x6822    LDR	R2, [R4, #0]
0x0456	0x2301    MOVS	R3, #1
0x0458	0x431A    ORRS	R2, R3
0x045A	0x6022    STR	R2, [R4, #0]
;driverspi.c, 134 :: 		while ( DMA_CNDTR1 > 1 );                  // esperando el fin de la transmision
L_vRF4463SpiBufferTX25:
0x045C	0x4A18    LDR	R2, [PC, #96]
0x045E	0x6812    LDR	R2, [R2, #0]
0x0460	0x2A01    CMP	R2, #1
0x0462	0xD900    BLS	L_vRF4463SpiBufferTX26
0x0464	0xE7FA    B	L_vRF4463SpiBufferTX25
L_vRF4463SpiBufferTX26:
;driverspi.c, 136 :: 		while ( SPI1_SRbits.FTLVL != 0 );          // SPI1_SRbits.FTLVL != 0
L_vRF4463SpiBufferTX27:
0x0466	0x4A13    LDR	R2, [PC, #76]
0x0468	0x8812    LDRH	R2, [R2, #0]
0x046A	0xB293    UXTH	R3, R2
0x046C	0x4A15    LDR	R2, [PC, #84]
0x046E	0x4013    ANDS	R3, R2
0x0470	0xB29B    UXTH	R3, R3
0x0472	0x0ADB    LSRS	R3, R3, #11
0x0474	0xB29B    UXTH	R3, R3
0x0476	0x2B00    CMP	R3, #0
0x0478	0xD000    BEQ	L_vRF4463SpiBufferTX28
0x047A	0xE7F4    B	L_vRF4463SpiBufferTX27
L_vRF4463SpiBufferTX28:
;driverspi.c, 138 :: 		while ( SPI1_SRbits.BSY );
L_vRF4463SpiBufferTX29:
0x047C	0x4A0D    LDR	R2, [PC, #52]
0x047E	0x6813    LDR	R3, [R2, #0]
0x0480	0x2280    MOVS	R2, #128
0x0482	0x401A    ANDS	R2, R3
0x0484	0x09D2    LSRS	R2, R2, #7
0x0486	0x2A00    CMP	R2, #0
0x0488	0xD000    BEQ	L_vRF4463SpiBufferTX30
0x048A	0xE7F7    B	L_vRF4463SpiBufferTX29
L_vRF4463SpiBufferTX30:
;driverspi.c, 139 :: 		while ( !SPI1_SRbits.TXE );
L_vRF4463SpiBufferTX31:
0x048C	0x4A09    LDR	R2, [PC, #36]
0x048E	0x6813    LDR	R3, [R2, #0]
0x0490	0x2202    MOVS	R2, #2
0x0492	0x401A    ANDS	R2, R3
0x0494	0x0852    LSRS	R2, R2, #1
0x0496	0x2A00    CMP	R2, #0
0x0498	0xD100    BNE	L_vRF4463SpiBufferTX32
0x049A	0xE7F7    B	L_vRF4463SpiBufferTX31
L_vRF4463SpiBufferTX32:
;driverspi.c, 141 :: 		DMA_CCR1bits.EN = 0;                       // DEPURACION
0x049C	0x4C04    LDR	R4, [PC, #16]
0x049E	0x6822    LDR	R2, [R4, #0]
0x04A0	0x2301    MOVS	R3, #1
0x04A2	0x439A    BICS	R2, R3
0x04A4	0x6022    STR	R2, [R4, #0]
;driverspi.c, 143 :: 		return 1;
0x04A6	0x2001    MOVS	R0, #1
0x04A8	0xE000    B	L_end_vRF4463SpiBufferTX
;driverspi.c, 126 :: 		if ( SPI1_CR1bits.SPE && SPI1_SRbits.TXE && ulSize > 0 ) { // la transmision anterior termino?
L__vRF4463SpiBufferTX408:
L__vRF4463SpiBufferTX407:
L__vRF4463SpiBufferTX406:
;driverspi.c, 145 :: 		return 0;
0x04AA	0x2000    MOVS	R0, #0
;driverspi.c, 146 :: 		}
L_end_vRF4463SpiBufferTX:
0x04AC	0xB001    ADD	SP, SP, #4
0x04AE	0xBD00    POP	(R15)
0x04B0	0x00084002  	DMA_CCR1bits+0
0x04B4	0x30084001  	SPI1_SRbits+0
0x04B8	0x30004001  	SPI1_CR1bits+0
0x04BC	0x00144002  	DMA_CMAR1+0
0x04C0	0x000C4002  	DMA_CNDTR1+0
0x04C4	0x18000000  	#6144
; end of _vRF4463SpiBufferTX
_vRF4463Init:
;driverrf4463pro.c, 53 :: 		void vRF4463Init ( void ) {  // MODE,
0x3D9C	0xB500    PUSH	(R14)
0x3D9E	0xB085    SUB	SP, SP, #20
;driverrf4463pro.c, 56 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3DA0	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init36:
; i start address is: 16 (R4)
0x3DA2	0x2C10    CMP	R4, #16
0x3DA4	0xD210    BCS	L_vRF4463Init37
;driverrf4463pro.c, 57 :: 		RF_MODEM_MOD_TYPE_12_data[ i ] = RF_MODEM_MOD_TYPE_12[ ucRF4463Rate ][ i - 4 ];
0x3DA6	0x48AF    LDR	R0, [PC, #700]
0x3DA8	0x1903    ADDS	R3, R0, R4
0x3DAA	0x48AF    LDR	R0, [PC, #700]
0x3DAC	0x7802    LDRB	R2, [R0, #0]
0x3DAE	0x200C    MOVS	R0, #12
0x3DB0	0x4611    MOV	R1, R2
0x3DB2	0x4341    MULS	R1, R0, R1
0x3DB4	0x48AD    LDR	R0, [PC, #692]
0x3DB6	0x1841    ADDS	R1, R0, R1
0x3DB8	0x1F20    SUBS	R0, R4, #4
0x3DBA	0xB200    SXTH	R0, R0
0x3DBC	0x1808    ADDS	R0, R1, R0
0x3DBE	0x7800    LDRB	R0, [R0, #0]
0x3DC0	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 56 :: 		for ( i = 4; i < 16; i++ ) {
0x3DC2	0x3401    ADDS	R4, #1
0x3DC4	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 58 :: 		}
; i end address is: 16 (R4)
0x3DC6	0xE7EC    B	L_vRF4463Init36
L_vRF4463Init37:
;driverrf4463pro.c, 61 :: 		if ( ucRF4463Freq3 < 8 ) {
0x3DC8	0x48A9    LDR	R0, [PC, #676]
0x3DCA	0x7800    LDRB	R0, [R0, #0]
0x3DCC	0x2808    CMP	R0, #8
0x3DCE	0xD300    BCC	#0
0x3DD0	0xE09E    B	L_vRF4463Init39
;driverrf4463pro.c, 62 :: 		for ( i = 4; i < 12; i++ ) {
; i start address is: 12 (R3)
0x3DD2	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init40:
; i start address is: 12 (R3)
0x3DD4	0x2B0C    CMP	R3, #12
0x3DD6	0xD20E    BCS	L_vRF4463Init41
;driverrf4463pro.c, 63 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[ i ] = RF_MODEM_TX_RAMP_DELAY_8_433[ ucRF4463Rate ][ i - 4 ];
0x3DD8	0x48A6    LDR	R0, [PC, #664]
0x3DDA	0x18C2    ADDS	R2, R0, R3
0x3DDC	0x48A2    LDR	R0, [PC, #648]
0x3DDE	0x7800    LDRB	R0, [R0, #0]
0x3DE0	0x00C1    LSLS	R1, R0, #3
0x3DE2	0x48A5    LDR	R0, [PC, #660]
0x3DE4	0x1841    ADDS	R1, R0, R1
0x3DE6	0x1F18    SUBS	R0, R3, #4
0x3DE8	0xB200    SXTH	R0, R0
0x3DEA	0x1808    ADDS	R0, R1, R0
0x3DEC	0x7800    LDRB	R0, [R0, #0]
0x3DEE	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 62 :: 		for ( i = 4; i < 12; i++ ) {
0x3DF0	0x3301    ADDS	R3, #1
0x3DF2	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 64 :: 		}
; i end address is: 12 (R3)
0x3DF4	0xE7EE    B	L_vRF4463Init40
L_vRF4463Init41:
;driverrf4463pro.c, 65 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 16 (R4)
0x3DF6	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init43:
; i start address is: 16 (R4)
0x3DF8	0x2C0B    CMP	R4, #11
0x3DFA	0xD210    BCS	L_vRF4463Init44
;driverrf4463pro.c, 66 :: 		RF_MODEM_AFC_GEAR_7_data[ i ] = RF_MODEM_AFC_GEAR_7_433[ ucRF4463Rate ][ i - 4 ];
0x3DFC	0x489F    LDR	R0, [PC, #636]
0x3DFE	0x1903    ADDS	R3, R0, R4
0x3E00	0x4899    LDR	R0, [PC, #612]
0x3E02	0x7802    LDRB	R2, [R0, #0]
0x3E04	0x2007    MOVS	R0, #7
0x3E06	0x4611    MOV	R1, R2
0x3E08	0x4341    MULS	R1, R0, R1
0x3E0A	0x489D    LDR	R0, [PC, #628]
0x3E0C	0x1841    ADDS	R1, R0, R1
0x3E0E	0x1F20    SUBS	R0, R4, #4
0x3E10	0xB200    SXTH	R0, R0
0x3E12	0x1808    ADDS	R0, R1, R0
0x3E14	0x7800    LDRB	R0, [R0, #0]
0x3E16	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 65 :: 		for ( i = 4; i < 11; i++ ) {
0x3E18	0x3401    ADDS	R4, #1
0x3E1A	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 67 :: 		}
; i end address is: 16 (R4)
0x3E1C	0xE7EC    B	L_vRF4463Init43
L_vRF4463Init44:
;driverrf4463pro.c, 68 :: 		for ( i = 4; i < 15; i++ ) {
; i start address is: 16 (R4)
0x3E1E	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init46:
; i start address is: 16 (R4)
0x3E20	0x2C0F    CMP	R4, #15
0x3E22	0xD210    BCS	L_vRF4463Init47
;driverrf4463pro.c, 69 :: 		RF_MODEM_OOK_CNT1_11_data[ i ] = RF_MODEM_OOK_CNT1_11_433[ ucRF4463Rate ][ i - 4 ];
0x3E24	0x4897    LDR	R0, [PC, #604]
0x3E26	0x1903    ADDS	R3, R0, R4
0x3E28	0x488F    LDR	R0, [PC, #572]
0x3E2A	0x7802    LDRB	R2, [R0, #0]
0x3E2C	0x200B    MOVS	R0, #11
0x3E2E	0x4611    MOV	R1, R2
0x3E30	0x4341    MULS	R1, R0, R1
0x3E32	0x4895    LDR	R0, [PC, #596]
0x3E34	0x1841    ADDS	R1, R0, R1
0x3E36	0x1F20    SUBS	R0, R4, #4
0x3E38	0xB200    SXTH	R0, R0
0x3E3A	0x1808    ADDS	R0, R1, R0
0x3E3C	0x7800    LDRB	R0, [R0, #0]
0x3E3E	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 68 :: 		for ( i = 4; i < 15; i++ ) {
0x3E40	0x3401    ADDS	R4, #1
0x3E42	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 70 :: 		}
; i end address is: 16 (R4)
0x3E44	0xE7EC    B	L_vRF4463Init46
L_vRF4463Init47:
;driverrf4463pro.c, 71 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3E46	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init49:
; i start address is: 16 (R4)
0x3E48	0x2C10    CMP	R4, #16
0x3E4A	0xD210    BCS	L_vRF4463Init50
;driverrf4463pro.c, 72 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433[ ucRF4463Rate ][ i - 4 ];
0x3E4C	0x488F    LDR	R0, [PC, #572]
0x3E4E	0x1903    ADDS	R3, R0, R4
0x3E50	0x4885    LDR	R0, [PC, #532]
0x3E52	0x7802    LDRB	R2, [R0, #0]
0x3E54	0x200C    MOVS	R0, #12
0x3E56	0x4611    MOV	R1, R2
0x3E58	0x4341    MULS	R1, R0, R1
0x3E5A	0x488D    LDR	R0, [PC, #564]
0x3E5C	0x1841    ADDS	R1, R0, R1
0x3E5E	0x1F20    SUBS	R0, R4, #4
0x3E60	0xB200    SXTH	R0, R0
0x3E62	0x1808    ADDS	R0, R1, R0
0x3E64	0x7800    LDRB	R0, [R0, #0]
0x3E66	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 71 :: 		for ( i = 4; i < 16; i++ ) {
0x3E68	0x3401    ADDS	R4, #1
0x3E6A	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 73 :: 		}
; i end address is: 16 (R4)
0x3E6C	0xE7EC    B	L_vRF4463Init49
L_vRF4463Init50:
;driverrf4463pro.c, 74 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3E6E	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init52:
; i start address is: 16 (R4)
0x3E70	0x2C10    CMP	R4, #16
0x3E72	0xD210    BCS	L_vRF4463Init53
;driverrf4463pro.c, 75 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433[ ucRF4463Rate ][ i - 4 ];
0x3E74	0x4887    LDR	R0, [PC, #540]
0x3E76	0x1903    ADDS	R3, R0, R4
0x3E78	0x487B    LDR	R0, [PC, #492]
0x3E7A	0x7802    LDRB	R2, [R0, #0]
0x3E7C	0x200C    MOVS	R0, #12
0x3E7E	0x4611    MOV	R1, R2
0x3E80	0x4341    MULS	R1, R0, R1
0x3E82	0x4885    LDR	R0, [PC, #532]
0x3E84	0x1841    ADDS	R1, R0, R1
0x3E86	0x1F20    SUBS	R0, R4, #4
0x3E88	0xB200    SXTH	R0, R0
0x3E8A	0x1808    ADDS	R0, R1, R0
0x3E8C	0x7800    LDRB	R0, [R0, #0]
0x3E8E	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 74 :: 		for ( i = 4; i < 16; i++ ) {
0x3E90	0x3401    ADDS	R4, #1
0x3E92	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 76 :: 		}
; i end address is: 16 (R4)
0x3E94	0xE7EC    B	L_vRF4463Init52
L_vRF4463Init53:
;driverrf4463pro.c, 77 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3E96	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init55:
; i start address is: 16 (R4)
0x3E98	0x2C10    CMP	R4, #16
0x3E9A	0xD210    BCS	L_vRF4463Init56
;driverrf4463pro.c, 78 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433[ ucRF4463Rate ][ i - 4 ];
0x3E9C	0x487F    LDR	R0, [PC, #508]
0x3E9E	0x1903    ADDS	R3, R0, R4
0x3EA0	0x4871    LDR	R0, [PC, #452]
0x3EA2	0x7802    LDRB	R2, [R0, #0]
0x3EA4	0x200C    MOVS	R0, #12
0x3EA6	0x4611    MOV	R1, R2
0x3EA8	0x4341    MULS	R1, R0, R1
0x3EAA	0x487D    LDR	R0, [PC, #500]
0x3EAC	0x1841    ADDS	R1, R0, R1
0x3EAE	0x1F20    SUBS	R0, R4, #4
0x3EB0	0xB200    SXTH	R0, R0
0x3EB2	0x1808    ADDS	R0, R1, R0
0x3EB4	0x7800    LDRB	R0, [R0, #0]
0x3EB6	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 77 :: 		for ( i = 4; i < 16; i++ ) {
0x3EB8	0x3401    ADDS	R4, #1
0x3EBA	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 79 :: 		}
; i end address is: 16 (R4)
0x3EBC	0xE7EC    B	L_vRF4463Init55
L_vRF4463Init56:
;driverrf4463pro.c, 80 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 16 (R4)
0x3EBE	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init58:
; i start address is: 16 (R4)
0x3EC0	0x2C0D    CMP	R4, #13
0x3EC2	0xD210    BCS	L_vRF4463Init59
;driverrf4463pro.c, 81 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[ i ] = RF_MODEM_AGC_WINDOW_SIZE_9_433[ ucRF4463Rate ][ i - 4 ];
0x3EC4	0x4877    LDR	R0, [PC, #476]
0x3EC6	0x1903    ADDS	R3, R0, R4
0x3EC8	0x4867    LDR	R0, [PC, #412]
0x3ECA	0x7802    LDRB	R2, [R0, #0]
0x3ECC	0x2009    MOVS	R0, #9
0x3ECE	0x4611    MOV	R1, R2
0x3ED0	0x4341    MULS	R1, R0, R1
0x3ED2	0x4875    LDR	R0, [PC, #468]
0x3ED4	0x1841    ADDS	R1, R0, R1
0x3ED6	0x1F20    SUBS	R0, R4, #4
0x3ED8	0xB200    SXTH	R0, R0
0x3EDA	0x1808    ADDS	R0, R1, R0
0x3EDC	0x7800    LDRB	R0, [R0, #0]
0x3EDE	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 80 :: 		for ( i = 4; i < 13; i++ ) {
0x3EE0	0x3401    ADDS	R4, #1
0x3EE2	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 82 :: 		}
; i end address is: 16 (R4)
0x3EE4	0xE7EC    B	L_vRF4463Init58
L_vRF4463Init59:
;driverrf4463pro.c, 83 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 16 (R4)
0x3EE6	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init61:
; i start address is: 16 (R4)
0x3EE8	0x2C0D    CMP	R4, #13
0x3EEA	0xD210    BCS	L_vRF4463Init62
;driverrf4463pro.c, 84 :: 		RF_MODEM_BCR_OSR_1_9_data[ i ] = RF_MODEM_BCR_OSR_1_9_433[ ucRF4463Rate ][ i - 4 ];
0x3EEC	0x486F    LDR	R0, [PC, #444]
0x3EEE	0x1903    ADDS	R3, R0, R4
0x3EF0	0x485D    LDR	R0, [PC, #372]
0x3EF2	0x7802    LDRB	R2, [R0, #0]
0x3EF4	0x2009    MOVS	R0, #9
0x3EF6	0x4611    MOV	R1, R2
0x3EF8	0x4341    MULS	R1, R0, R1
0x3EFA	0x486D    LDR	R0, [PC, #436]
0x3EFC	0x1841    ADDS	R1, R0, R1
0x3EFE	0x1F20    SUBS	R0, R4, #4
0x3F00	0xB200    SXTH	R0, R0
0x3F02	0x1808    ADDS	R0, R1, R0
0x3F04	0x7800    LDRB	R0, [R0, #0]
0x3F06	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 83 :: 		for ( i = 4; i < 13; i++ ) {
0x3F08	0x3401    ADDS	R4, #1
0x3F0A	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 85 :: 		}
; i end address is: 16 (R4)
0x3F0C	0xE7EC    B	L_vRF4463Init61
L_vRF4463Init62:
;driverrf4463pro.c, 86 :: 		}
0x3F0E	0xE09D    B	L_vRF4463Init64
L_vRF4463Init39:
;driverrf4463pro.c, 88 :: 		for ( i = 4; i < 12; i++ ) {
; i start address is: 12 (R3)
0x3F10	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_vRF4463Init65:
; i start address is: 12 (R3)
0x3F12	0x2B0C    CMP	R3, #12
0x3F14	0xD20E    BCS	L_vRF4463Init66
;driverrf4463pro.c, 89 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[ i ] = RF_MODEM_TX_RAMP_DELAY_8_850[ ucRF4463Rate ][ i - 4 ];
0x3F16	0x4857    LDR	R0, [PC, #348]
0x3F18	0x18C2    ADDS	R2, R0, R3
0x3F1A	0x4853    LDR	R0, [PC, #332]
0x3F1C	0x7800    LDRB	R0, [R0, #0]
0x3F1E	0x00C1    LSLS	R1, R0, #3
0x3F20	0x4864    LDR	R0, [PC, #400]
0x3F22	0x1841    ADDS	R1, R0, R1
0x3F24	0x1F18    SUBS	R0, R3, #4
0x3F26	0xB200    SXTH	R0, R0
0x3F28	0x1808    ADDS	R0, R1, R0
0x3F2A	0x7800    LDRB	R0, [R0, #0]
0x3F2C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 88 :: 		for ( i = 4; i < 12; i++ ) {
0x3F2E	0x3301    ADDS	R3, #1
0x3F30	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 90 :: 		}
; i end address is: 12 (R3)
0x3F32	0xE7EE    B	L_vRF4463Init65
L_vRF4463Init66:
;driverrf4463pro.c, 91 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 16 (R4)
0x3F34	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init68:
; i start address is: 16 (R4)
0x3F36	0x2C0B    CMP	R4, #11
0x3F38	0xD210    BCS	L_vRF4463Init69
;driverrf4463pro.c, 92 :: 		RF_MODEM_AFC_GEAR_7_data[ i ] = RF_MODEM_AFC_GEAR_7_850[ ucRF4463Rate ][ i - 4 ];
0x3F3A	0x4850    LDR	R0, [PC, #320]
0x3F3C	0x1903    ADDS	R3, R0, R4
0x3F3E	0x484A    LDR	R0, [PC, #296]
0x3F40	0x7802    LDRB	R2, [R0, #0]
0x3F42	0x2007    MOVS	R0, #7
0x3F44	0x4611    MOV	R1, R2
0x3F46	0x4341    MULS	R1, R0, R1
0x3F48	0x485B    LDR	R0, [PC, #364]
0x3F4A	0x1841    ADDS	R1, R0, R1
0x3F4C	0x1F20    SUBS	R0, R4, #4
0x3F4E	0xB200    SXTH	R0, R0
0x3F50	0x1808    ADDS	R0, R1, R0
0x3F52	0x7800    LDRB	R0, [R0, #0]
0x3F54	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 91 :: 		for ( i = 4; i < 11; i++ ) {
0x3F56	0x3401    ADDS	R4, #1
0x3F58	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 93 :: 		}
; i end address is: 16 (R4)
0x3F5A	0xE7EC    B	L_vRF4463Init68
L_vRF4463Init69:
;driverrf4463pro.c, 94 :: 		for ( i = 4; i < 15; i++ ) {
; i start address is: 16 (R4)
0x3F5C	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init71:
; i start address is: 16 (R4)
0x3F5E	0x2C0F    CMP	R4, #15
0x3F60	0xD210    BCS	L_vRF4463Init72
;driverrf4463pro.c, 95 :: 		RF_MODEM_OOK_CNT1_11_data[ i ] = RF_MODEM_OOK_CNT1_11_850[ ucRF4463Rate ][ i - 4 ];
0x3F62	0x4848    LDR	R0, [PC, #288]
0x3F64	0x1903    ADDS	R3, R0, R4
0x3F66	0x4840    LDR	R0, [PC, #256]
0x3F68	0x7802    LDRB	R2, [R0, #0]
0x3F6A	0x200B    MOVS	R0, #11
0x3F6C	0x4611    MOV	R1, R2
0x3F6E	0x4341    MULS	R1, R0, R1
0x3F70	0x4852    LDR	R0, [PC, #328]
0x3F72	0x1841    ADDS	R1, R0, R1
0x3F74	0x1F20    SUBS	R0, R4, #4
0x3F76	0xB200    SXTH	R0, R0
0x3F78	0x1808    ADDS	R0, R1, R0
0x3F7A	0x7800    LDRB	R0, [R0, #0]
0x3F7C	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 94 :: 		for ( i = 4; i < 15; i++ ) {
0x3F7E	0x3401    ADDS	R4, #1
0x3F80	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 96 :: 		}
; i end address is: 16 (R4)
0x3F82	0xE7EC    B	L_vRF4463Init71
L_vRF4463Init72:
;driverrf4463pro.c, 97 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3F84	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init74:
; i start address is: 16 (R4)
0x3F86	0x2C10    CMP	R4, #16
0x3F88	0xD210    BCS	L_vRF4463Init75
;driverrf4463pro.c, 98 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850[ ucRF4463Rate ][ i - 4 ];
0x3F8A	0x4840    LDR	R0, [PC, #256]
0x3F8C	0x1903    ADDS	R3, R0, R4
0x3F8E	0x4836    LDR	R0, [PC, #216]
0x3F90	0x7802    LDRB	R2, [R0, #0]
0x3F92	0x200C    MOVS	R0, #12
0x3F94	0x4611    MOV	R1, R2
0x3F96	0x4341    MULS	R1, R0, R1
0x3F98	0x4849    LDR	R0, [PC, #292]
0x3F9A	0x1841    ADDS	R1, R0, R1
0x3F9C	0x1F20    SUBS	R0, R4, #4
0x3F9E	0xB200    SXTH	R0, R0
0x3FA0	0x1808    ADDS	R0, R1, R0
0x3FA2	0x7800    LDRB	R0, [R0, #0]
0x3FA4	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 97 :: 		for ( i = 4; i < 16; i++ ) {
0x3FA6	0x3401    ADDS	R4, #1
0x3FA8	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 99 :: 		}
; i end address is: 16 (R4)
0x3FAA	0xE7EC    B	L_vRF4463Init74
L_vRF4463Init75:
;driverrf4463pro.c, 100 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3FAC	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init77:
; i start address is: 16 (R4)
0x3FAE	0x2C10    CMP	R4, #16
0x3FB0	0xD210    BCS	L_vRF4463Init78
;driverrf4463pro.c, 101 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850[ ucRF4463Rate ][ i - 4 ];
0x3FB2	0x4838    LDR	R0, [PC, #224]
0x3FB4	0x1903    ADDS	R3, R0, R4
0x3FB6	0x482C    LDR	R0, [PC, #176]
0x3FB8	0x7802    LDRB	R2, [R0, #0]
0x3FBA	0x200C    MOVS	R0, #12
0x3FBC	0x4611    MOV	R1, R2
0x3FBE	0x4341    MULS	R1, R0, R1
0x3FC0	0x4840    LDR	R0, [PC, #256]
0x3FC2	0x1841    ADDS	R1, R0, R1
0x3FC4	0x1F20    SUBS	R0, R4, #4
0x3FC6	0xB200    SXTH	R0, R0
0x3FC8	0x1808    ADDS	R0, R1, R0
0x3FCA	0x7800    LDRB	R0, [R0, #0]
0x3FCC	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 100 :: 		for ( i = 4; i < 16; i++ ) {
0x3FCE	0x3401    ADDS	R4, #1
0x3FD0	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 102 :: 		}
; i end address is: 16 (R4)
0x3FD2	0xE7EC    B	L_vRF4463Init77
L_vRF4463Init78:
;driverrf4463pro.c, 103 :: 		for ( i = 4; i < 16; i++ ) {
; i start address is: 16 (R4)
0x3FD4	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init80:
; i start address is: 16 (R4)
0x3FD6	0x2C10    CMP	R4, #16
0x3FD8	0xD210    BCS	L_vRF4463Init81
;driverrf4463pro.c, 104 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[ i ] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850[ ucRF4463Rate ][ i - 4 ];
0x3FDA	0x4830    LDR	R0, [PC, #192]
0x3FDC	0x1903    ADDS	R3, R0, R4
0x3FDE	0x4822    LDR	R0, [PC, #136]
0x3FE0	0x7802    LDRB	R2, [R0, #0]
0x3FE2	0x200C    MOVS	R0, #12
0x3FE4	0x4611    MOV	R1, R2
0x3FE6	0x4341    MULS	R1, R0, R1
0x3FE8	0x4837    LDR	R0, [PC, #220]
0x3FEA	0x1841    ADDS	R1, R0, R1
0x3FEC	0x1F20    SUBS	R0, R4, #4
0x3FEE	0xB200    SXTH	R0, R0
0x3FF0	0x1808    ADDS	R0, R1, R0
0x3FF2	0x7800    LDRB	R0, [R0, #0]
0x3FF4	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 103 :: 		for ( i = 4; i < 16; i++ ) {
0x3FF6	0x3401    ADDS	R4, #1
0x3FF8	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 105 :: 		}
; i end address is: 16 (R4)
0x3FFA	0xE7EC    B	L_vRF4463Init80
L_vRF4463Init81:
;driverrf4463pro.c, 106 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 16 (R4)
0x3FFC	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init83:
; i start address is: 16 (R4)
0x3FFE	0x2C0D    CMP	R4, #13
0x4000	0xD210    BCS	L_vRF4463Init84
;driverrf4463pro.c, 107 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[ i ] = RF_MODEM_AGC_WINDOW_SIZE_9_850[ ucRF4463Rate ][ i - 4 ];
0x4002	0x4828    LDR	R0, [PC, #160]
0x4004	0x1903    ADDS	R3, R0, R4
0x4006	0x4818    LDR	R0, [PC, #96]
0x4008	0x7802    LDRB	R2, [R0, #0]
0x400A	0x2009    MOVS	R0, #9
0x400C	0x4611    MOV	R1, R2
0x400E	0x4341    MULS	R1, R0, R1
0x4010	0x482E    LDR	R0, [PC, #184]
0x4012	0x1841    ADDS	R1, R0, R1
0x4014	0x1F20    SUBS	R0, R4, #4
0x4016	0xB200    SXTH	R0, R0
0x4018	0x1808    ADDS	R0, R1, R0
0x401A	0x7800    LDRB	R0, [R0, #0]
0x401C	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 106 :: 		for ( i = 4; i < 13; i++ ) {
0x401E	0x3401    ADDS	R4, #1
0x4020	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 108 :: 		}
; i end address is: 16 (R4)
0x4022	0xE7EC    B	L_vRF4463Init83
L_vRF4463Init84:
;driverrf4463pro.c, 109 :: 		for ( i = 4; i < 13; i++ ) {
; i start address is: 16 (R4)
0x4024	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init86:
; i start address is: 16 (R4)
0x4026	0x2C0D    CMP	R4, #13
0x4028	0xD210    BCS	L_vRF4463Init87
;driverrf4463pro.c, 110 :: 		RF_MODEM_BCR_OSR_1_9_data[ i ] = RF_MODEM_BCR_OSR_1_9_850[ ucRF4463Rate ][ i - 4 ];
0x402A	0x4820    LDR	R0, [PC, #128]
0x402C	0x1903    ADDS	R3, R0, R4
0x402E	0x480E    LDR	R0, [PC, #56]
0x4030	0x7802    LDRB	R2, [R0, #0]
0x4032	0x2009    MOVS	R0, #9
0x4034	0x4611    MOV	R1, R2
0x4036	0x4341    MULS	R1, R0, R1
0x4038	0x4825    LDR	R0, [PC, #148]
0x403A	0x1841    ADDS	R1, R0, R1
0x403C	0x1F20    SUBS	R0, R4, #4
0x403E	0xB200    SXTH	R0, R0
0x4040	0x1808    ADDS	R0, R1, R0
0x4042	0x7800    LDRB	R0, [R0, #0]
0x4044	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 109 :: 		for ( i = 4; i < 13; i++ ) {
0x4046	0x3401    ADDS	R4, #1
0x4048	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 111 :: 		}
; i end address is: 16 (R4)
0x404A	0xE7EC    B	L_vRF4463Init86
L_vRF4463Init87:
;driverrf4463pro.c, 112 :: 		}
L_vRF4463Init64:
;driverrf4463pro.c, 113 :: 		for ( i = 4; i < 11; i++ ) {
; i start address is: 16 (R4)
0x404C	0x2404    MOVS	R4, #4
; i end address is: 16 (R4)
L_vRF4463Init89:
; i start address is: 16 (R4)
0x404E	0x2C0B    CMP	R4, #11
0x4050	0xD24C    BCS	L_vRF4463Init90
;driverrf4463pro.c, 114 :: 		RF_SYNTH_PFDCP_CPFF_7_data[ i ] = RF_SYNTH_PFDCP_CPFF_7[ ucRF4463Rate ][ i - 4 ];
0x4052	0x4820    LDR	R0, [PC, #128]
0x4054	0x1903    ADDS	R3, R0, R4
0x4056	0x4804    LDR	R0, [PC, #16]
0x4058	0x7802    LDRB	R2, [R0, #0]
0x405A	0x2007    MOVS	R0, #7
0x405C	0x4611    MOV	R1, R2
0x405E	0x4341    MULS	R1, R0, R1
0x4060	0xE03A    B	#116
0x4062	0xBF00    NOP
0x4064	0x00042000  	_RF_MODEM_MOD_TYPE_12_data+0
0x4068	0x232C2000  	_ucRF4463Rate+0
0x406C	0x7A140000  	_RF_MODEM_MOD_TYPE_12+0
0x4070	0x130A2000  	_ucRF4463Freq3+0
0x4074	0x00142000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x4078	0x7E400000  	_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x407C	0x00202000  	_RF_MODEM_AFC_GEAR_7_data+0
0x4080	0x7F320000  	_RF_MODEM_AFC_GEAR_7_433+0
0x4084	0x002D2000  	_RF_MODEM_OOK_CNT1_11_data+0
0x4088	0x7A980000  	_RF_MODEM_OOK_CNT1_11_433+0
0x408C	0x003C2000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x4090	0x79900000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+0
0x4094	0x004C2000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x4098	0x790C0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+0
0x409C	0x005C2000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x40A0	0x78880000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+0
0x40A4	0x006C2000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x40A8	0x7CBF0000  	_RF_MODEM_AGC_WINDOW_SIZE_9_433+0
0x40AC	0x00792000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x40B0	0x7D220000  	_RF_MODEM_BCR_OSR_1_9_433+0
0x40B4	0x7DE80000  	_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x40B8	0x7EE50000  	_RF_MODEM_AFC_GEAR_7_850+0
0x40BC	0x7B110000  	_RF_MODEM_OOK_CNT1_11_850+0
0x40C0	0x76FC0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+0
0x40C4	0x77800000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+0
0x40C8	0x78040000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+0
0x40CC	0x7D850000  	_RF_MODEM_AGC_WINDOW_SIZE_9_850+0
0x40D0	0x7BF80000  	_RF_MODEM_BCR_OSR_1_9_850+0
0x40D4	0x00862000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
0x40D8	0x48E3    LDR	R0, [PC, #908]
0x40DA	0x1841    ADDS	R1, R0, R1
0x40DC	0x1F20    SUBS	R0, R4, #4
0x40DE	0xB200    SXTH	R0, R0
0x40E0	0x1808    ADDS	R0, R1, R0
0x40E2	0x7800    LDRB	R0, [R0, #0]
0x40E4	0x7018    STRB	R0, [R3, #0]
;driverrf4463pro.c, 113 :: 		for ( i = 4; i < 11; i++ ) {
0x40E6	0x3401    ADDS	R4, #1
0x40E8	0xB2E4    UXTB	R4, R4
;driverrf4463pro.c, 115 :: 		}
; i end address is: 16 (R4)
0x40EA	0xE7B0    B	L_vRF4463Init89
L_vRF4463Init90:
;driverrf4463pro.c, 119 :: 		vRF4463GPIO_SET( ucRF4463Mode );                              // PARAMETRO CONFIGURABLE
0x40EC	0x48DF    LDR	R0, [PC, #892]
0x40EE	0x7800    LDRB	R0, [R0, #0]
0x40F0	0xF7FEFDD0  BL	_vRF4463GPIO_SET+0
;driverrf4463pro.c, 122 :: 		ucAppCommandBuf[ 0 ] = 0x11;    // SET PROPERTY
0x40F4	0x466A    MOV	R2, SP
0x40F6	0x2011    MOVS	R0, #17
0x40F8	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 123 :: 		ucAppCommandBuf[ 1 ] = 0x00;    // 0x0000
0x40FA	0x1C51    ADDS	R1, R2, #1
0x40FC	0x2000    MOVS	R0, #0
0x40FE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 124 :: 		ucAppCommandBuf[ 2 ] = 0x01;    // Total 1 Parameters
0x4100	0x1C91    ADDS	R1, R2, #2
0x4102	0x2001    MOVS	R0, #1
0x4104	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 125 :: 		ucAppCommandBuf[ 3 ] = 0x00;    // 0x0000
0x4106	0x1CD1    ADDS	R1, R2, #3
0x4108	0x2000    MOVS	R0, #0
0x410A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 126 :: 		ucAppCommandBuf[ 4 ] = 98;      // freq  adjustment    ( rango desde 0 - 127 Low cap - High Cap )
0x410C	0x1D11    ADDS	R1, R2, #4
0x410E	0x2062    MOVS	R0, #98
0x4110	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 127 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x4112	0x4611    MOV	R1, R2
0x4114	0x2005    MOVS	R0, #5
0x4116	0xF7FEFE01  BL	_vSPIWrite+0
;driverrf4463pro.c, 130 :: 		ucAppCommandBuf[ 0 ] = 0x11;    // SET PROPERTY
0x411A	0x466A    MOV	R2, SP
0x411C	0x2011    MOVS	R0, #17
0x411E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 131 :: 		ucAppCommandBuf[ 1 ] = 0x00;    // 0x0003
0x4120	0x1C51    ADDS	R1, R2, #1
0x4122	0x2000    MOVS	R0, #0
0x4124	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 132 :: 		ucAppCommandBuf[ 2 ] = 0x01;    // Total 1 Parameters
0x4126	0x1C91    ADDS	R1, R2, #2
0x4128	0x2001    MOVS	R0, #1
0x412A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 133 :: 		ucAppCommandBuf[ 3 ] = 0x03;    // 0x0003
0x412C	0x1CD1    ADDS	R1, R2, #3
0x412E	0x2003    MOVS	R0, #3
0x4130	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 134 :: 		ucAppCommandBuf[ 4 ] = 0x40;    // tx = rx = 64 byte, ordinary PH,high performance mode  ?????????????????????
0x4132	0x1D11    ADDS	R1, R2, #4
0x4134	0x2040    MOVS	R0, #64
0x4136	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 135 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x4138	0x4611    MOV	R1, R2
0x413A	0x2005    MOVS	R0, #5
0x413C	0xF7FEFDEE  BL	_vSPIWrite+0
;driverrf4463pro.c, 157 :: 		vSPIWrite( 0x08, RF_FRR_CTL_A_MODE_4_data );    // disable all fast response register
0x4140	0x49CB    LDR	R1, [PC, #812]
0x4142	0x2008    MOVS	R0, #8
0x4144	0xF7FEFDEA  BL	_vSPIWrite+0
;driverrf4463pro.c, 160 :: 		ucAppCommandBuf[ 0 ] = 0x11;    // SET PROPERTY
0x4148	0x466A    MOV	R2, SP
0x414A	0x2011    MOVS	R0, #17
0x414C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 161 :: 		ucAppCommandBuf[ 1 ] = 0x10;    // 0x1000
0x414E	0x1C51    ADDS	R1, R2, #1
0x4150	0x2010    MOVS	R0, #16
0x4152	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 162 :: 		ucAppCommandBuf[ 2 ] = 0x09;    // Total 9 Parameters
0x4154	0x1C91    ADDS	R1, R2, #2
0x4156	0x2009    MOVS	R0, #9
0x4158	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 163 :: 		ucAppCommandBuf[ 3 ] = 0x00;    // 0x1000
0x415A	0x1CD1    ADDS	R1, R2, #3
0x415C	0x2000    MOVS	R0, #0
0x415E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 165 :: 		if ( ucRF4463Mode == tx_test_mode ) {
0x4160	0x48C2    LDR	R0, [PC, #776]
0x4162	0x7800    LDRB	R0, [R0, #0]
0x4164	0x2802    CMP	R0, #2
0x4166	0xD104    BNE	L_vRF4463Init92
;driverrf4463pro.c, 166 :: 		ucAppCommandBuf[ 4 ] = 0xff;     //  Need to send 255 bytes of Preamble
0x4168	0x4668    MOV	R0, SP
0x416A	0x1D01    ADDS	R1, R0, #4
0x416C	0x20FF    MOVS	R0, #255
0x416E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 167 :: 		}
0x4170	0xE003    B	L_vRF4463Init93
L_vRF4463Init92:
;driverrf4463pro.c, 169 :: 		ucAppCommandBuf[ 4 ] = 0x08;   //  Need to send 8 bytes of Preamble
0x4172	0x4668    MOV	R0, SP
0x4174	0x1D01    ADDS	R1, R0, #4
0x4176	0x2008    MOVS	R0, #8
0x4178	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 170 :: 		}
L_vRF4463Init93:
;driverrf4463pro.c, 173 :: 		ucAppCommandBuf[ 5 ]   = 0x14;       // To detect 20 bit sync word,
0x417A	0x466A    MOV	R2, SP
0x417C	0x1D51    ADDS	R1, R2, #5
0x417E	0x2014    MOVS	R0, #20
0x4180	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 174 :: 		ucAppCommandBuf[ 6 ]   = 0x00;       // Non-standard preamble settings, useless
0x4182	0x1D91    ADDS	R1, R2, #6
0x4184	0x2000    MOVS	R0, #0
0x4186	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 175 :: 		ucAppCommandBuf[ 7 ]   = 0x0f;       // Time of the preamble Timeout   ????????????????????????????????????????????????????????????
0x4188	0x1DD1    ADDS	R1, R2, #7
0x418A	0x200F    MOVS	R0, #15
0x418C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 176 :: 		ucAppCommandBuf[ 8 ]   = 0x31;       // The length of the preamble is   byte Calculation , 1st = 1 NO manchest  Encoding, using standard 1010.??
0x418E	0x4611    MOV	R1, R2
0x4190	0x3108    ADDS	R1, #8
0x4192	0x2031    MOVS	R0, #49
0x4194	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 177 :: 		ucAppCommandBuf[ 9 ]   = 0x0;        // Non-standard Preamble Patten 4th byte
0x4196	0x4611    MOV	R1, R2
0x4198	0x3109    ADDS	R1, #9
0x419A	0x2000    MOVS	R0, #0
0x419C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 178 :: 		ucAppCommandBuf[ 10 ]  = 0x00;       // Non-standard Preamble Patten 3rd byte
0x419E	0x4611    MOV	R1, R2
0x41A0	0x310A    ADDS	R1, #10
0x41A2	0x2000    MOVS	R0, #0
0x41A4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 179 :: 		ucAppCommandBuf[ 11 ]  = 0x00;       // Non-standard Preamble Patten 2nd byte
0x41A6	0x4611    MOV	R1, R2
0x41A8	0x310B    ADDS	R1, #11
0x41AA	0x2000    MOVS	R0, #0
0x41AC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 180 :: 		ucAppCommandBuf[ 12 ]  = 0x00;       // Non-standard Preamble Patten 1st byte
0x41AE	0x4611    MOV	R1, R2
0x41B0	0x310C    ADDS	R1, #12
0x41B2	0x2000    MOVS	R0, #0
0x41B4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 181 :: 		vSPIWrite(13, ucAppCommandBuf);
0x41B6	0x4611    MOV	R1, R2
0x41B8	0x200D    MOVS	R0, #13
0x41BA	0xF7FEFDAF  BL	_vSPIWrite+0
;driverrf4463pro.c, 184 :: 		ucAppCommandBuf[ 0 ] = 0x11;         // SET PROPERTY
0x41BE	0x466A    MOV	R2, SP
0x41C0	0x2011    MOVS	R0, #17
0x41C2	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 185 :: 		ucAppCommandBuf[ 1 ] = 0x11;         // command = 0x1100
0x41C4	0x1C51    ADDS	R1, R2, #1
0x41C6	0x2011    MOVS	R0, #17
0x41C8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 186 :: 		ucAppCommandBuf[ 2 ] = 0x05;         // Total 5 Parameters
0x41CA	0x1C91    ADDS	R1, R2, #2
0x41CC	0x2005    MOVS	R0, #5
0x41CE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 187 :: 		ucAppCommandBuf[ 3 ] = 0x00;         // command = 0x1100
0x41D0	0x1CD1    ADDS	R1, R2, #3
0x41D2	0x2000    MOVS	R0, #0
0x41D4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 188 :: 		ucAppCommandBuf[ 4 ] = 0x01;         // The synchronization word is defined and sent in the length field, and the synchronization word cannot be wrong,Not 4FSK, not manchest encoding, only 2 bytes
0x41D6	0x1D11    ADDS	R1, R2, #4
0x41D8	0x2001    MOVS	R0, #1
0x41DA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 190 :: 		if ( ucRF4463Mode == tx_test_mode ) {
0x41DC	0x48A3    LDR	R0, [PC, #652]
0x41DE	0x7800    LDRB	R0, [R0, #0]
0x41E0	0x2802    CMP	R0, #2
0x41E2	0xD107    BNE	L_vRF4463Init94
;driverrf4463pro.c, 191 :: 		ucAppCommandBuf[ 5 ] = 0x55;      // Sync word 3
0x41E4	0x466A    MOV	R2, SP
0x41E6	0x1D51    ADDS	R1, R2, #5
0x41E8	0x2055    MOVS	R0, #85
0x41EA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 192 :: 		ucAppCommandBuf[ 6 ] = 0x55;      // Sync word 2
0x41EC	0x1D91    ADDS	R1, R2, #6
0x41EE	0x2055    MOVS	R0, #85
0x41F0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 193 :: 		}
0x41F2	0xE006    B	L_vRF4463Init95
L_vRF4463Init94:
;driverrf4463pro.c, 195 :: 		ucAppCommandBuf[ 5 ] = 0x2d;    // Sync word 3
0x41F4	0x466A    MOV	R2, SP
0x41F6	0x1D51    ADDS	R1, R2, #5
0x41F8	0x202D    MOVS	R0, #45
0x41FA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 196 :: 		ucAppCommandBuf[ 6 ] = 0xd4;    // Sync word 2
0x41FC	0x1D91    ADDS	R1, R2, #6
0x41FE	0x20D4    MOVS	R0, #212
0x4200	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 197 :: 		}
L_vRF4463Init95:
;driverrf4463pro.c, 199 :: 		ucAppCommandBuf[ 7 ] = 0x00;         // Sync word 1
0x4202	0x466A    MOV	R2, SP
0x4204	0x1DD1    ADDS	R1, R2, #7
0x4206	0x2000    MOVS	R0, #0
0x4208	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 200 :: 		ucAppCommandBuf[ 8 ] = 0x00;         // Sync word 0
0x420A	0x4611    MOV	R1, R2
0x420C	0x3108    ADDS	R1, #8
0x420E	0x2000    MOVS	R0, #0
0x4210	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 201 :: 		vSPIWrite( 9, ucAppCommandBuf );
0x4212	0x4611    MOV	R1, R2
0x4214	0x2009    MOVS	R0, #9
0x4216	0xF7FEFD81  BL	_vSPIWrite+0
;driverrf4463pro.c, 204 :: 		ucAppCommandBuf[ 0 ] = 0x11;        // SET PROPERTY
0x421A	0x466A    MOV	R2, SP
0x421C	0x2011    MOVS	R0, #17
0x421E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 205 :: 		ucAppCommandBuf[ 1 ] = 0x12;        // command = 0x1200
0x4220	0x1C51    ADDS	R1, R2, #1
0x4222	0x2012    MOVS	R0, #18
0x4224	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 206 :: 		ucAppCommandBuf[ 2 ] = 0x01;        // Total 1 Parameters
0x4226	0x1C91    ADDS	R1, R2, #2
0x4228	0x2001    MOVS	R0, #1
0x422A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 207 :: 		ucAppCommandBuf[ 3 ] = 0x00;        // command = 0x1200
0x422C	0x1CD1    ADDS	R1, R2, #3
0x422E	0x2000    MOVS	R0, #0
0x4230	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 208 :: 		ucAppCommandBuf[ 4 ] = 0x85;        // 1?cRC ??,CRC = itu-c, enable crc   ( original 0x81; )
0x4232	0x1D11    ADDS	R1, R2, #4
0x4234	0x2085    MOVS	R0, #133
0x4236	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 209 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x4238	0x4611    MOV	R1, R2
0x423A	0x2005    MOVS	R0, #5
0x423C	0xF7FEFD6E  BL	_vSPIWrite+0
;driverrf4463pro.c, 212 :: 		ucAppCommandBuf[ 0 ] = 0x11;        // SET PROPERTY
0x4240	0x466A    MOV	R2, SP
0x4242	0x2011    MOVS	R0, #17
0x4244	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 213 :: 		ucAppCommandBuf[ 1 ] = 0x12;        // command = 0x1206
0x4246	0x1C51    ADDS	R1, R2, #1
0x4248	0x2012    MOVS	R0, #18
0x424A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 214 :: 		ucAppCommandBuf[ 2 ] = 0x01;        // Total 1Parameters
0x424C	0x1C91    ADDS	R1, R2, #2
0x424E	0x2001    MOVS	R0, #1
0x4250	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 215 :: 		ucAppCommandBuf[ 3 ] = 0x06;        // command = 0x1206
0x4252	0x1CD1    ADDS	R1, R2, #3
0x4254	0x2006    MOVS	R0, #6
0x4256	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 216 :: 		ucAppCommandBuf[ 4 ] = 0x02;        //  tx = rx = 120d--1220 (tx packet,ph enable, not 4fsk, After receiving a packet of data,RX off,CRC Do not flip ,CRC MSB, data MSB
0x4258	0x1D11    ADDS	R1, R2, #4
0x425A	0x2002    MOVS	R0, #2
0x425C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 217 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x425E	0x4611    MOV	R1, R2
0x4260	0x2005    MOVS	R0, #5
0x4262	0xF7FEFD5B  BL	_vSPIWrite+0
;driverrf4463pro.c, 220 :: 		ucAppCommandBuf[ 0 ] = 0x11;        // SET PROPERTY
0x4266	0x466A    MOV	R2, SP
0x4268	0x2011    MOVS	R0, #17
0x426A	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 221 :: 		ucAppCommandBuf[ 1 ] = 0x12;        // command = 0x1208
0x426C	0x1C51    ADDS	R1, R2, #1
0x426E	0x2012    MOVS	R0, #18
0x4270	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 222 :: 		ucAppCommandBuf[ 2 ] = 0x05;        // Total 3 Parameters
0x4272	0x1C91    ADDS	R1, R2, #2
0x4274	0x2005    MOVS	R0, #5
0x4276	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 223 :: 		ucAppCommandBuf[ 3 ] = 0x08;        // command = 0x1208
0x4278	0x1CD1    ADDS	R1, R2, #3
0x427A	0x2008    MOVS	R0, #8
0x427C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 224 :: 		ucAppCommandBuf[ 4 ] = 0x02;        // 0x00;        // Length Field = LSB,  length Only 1 byte,length Not put In FiFo, fixed packet length mode
0x427E	0x1D11    ADDS	R1, R2, #4
0x4280	0x2002    MOVS	R0, #2
0x4282	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 225 :: 		ucAppCommandBuf[ 5 ] = 0x01;        // 0x00;        // Used for variable packet length mode, which defines which Field contains length Filed
0x4284	0x1D51    ADDS	R1, R2, #5
0x4286	0x2001    MOVS	R0, #1
0x4288	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 226 :: 		ucAppCommandBuf[ 6 ] = 0x00;        // Used for variable packet length mode, adjust the length of variable packet length
0x428A	0x1D91    ADDS	R1, R2, #6
0x428C	0x2000    MOVS	R0, #0
0x428E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 233 :: 		vSPIWrite( 7, ucAppCommandBuf );
0x4290	0x4611    MOV	R1, R2
0x4292	0x2007    MOVS	R0, #7
0x4294	0xF7FEFD42  BL	_vSPIWrite+0
;driverrf4463pro.c, 236 :: 		ucAppCommandBuf[ 0 ]  = 0x11;
0x4298	0x466A    MOV	R2, SP
0x429A	0x2011    MOVS	R0, #17
0x429C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 237 :: 		ucAppCommandBuf[ 1 ]  = 0x12;   // 0x120d
0x429E	0x1C51    ADDS	R1, R2, #1
0x42A0	0x2012    MOVS	R0, #18
0x42A2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 238 :: 		ucAppCommandBuf[ 2 ]  = 0x0c;   // Total 12 Parameters
0x42A4	0x1C91    ADDS	R1, R2, #2
0x42A6	0x200C    MOVS	R0, #12
0x42A8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 239 :: 		ucAppCommandBuf[ 3 ]  = 0x0d;   // 0x120d
0x42AA	0x1CD1    ADDS	R1, R2, #3
0x42AC	0x200D    MOVS	R0, #13
0x42AE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 242 :: 		ucAppCommandBuf[ 4 ]  = 0x00;   // 0x0D  // Field 1 length (?4?)                             // 0x0D
0x42B0	0x1D11    ADDS	R1, R2, #4
0x42B2	0x2000    MOVS	R0, #0
0x42B4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 243 :: 		ucAppCommandBuf[ 5 ]  = payload_length;  // field 1 length, (? 8?), ?Total14???        // 0x0E
0x42B6	0x1D51    ADDS	R1, R2, #5
0x42B8	0x2042    MOVS	R0, #66
0x42BA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 244 :: 		ucAppCommandBuf[ 6 ]  = 0x00;   // 0x0F  // field 1 Is not 4FSK,manchest, whiting, PN9,       // 0x0F
0x42BC	0x1D91    ADDS	R1, R2, #6
0x42BE	0x2000    MOVS	R0, #0
0x42C0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 245 :: 		ucAppCommandBuf[ 7 ]  = 0xaa;   // 0x10  // field 1 crc enble, check enbale, There are also launchingCRC,cRC?Seed ?CRC_seed?????
0x42C2	0x1DD1    ADDS	R1, R2, #7
0x42C4	0x20AA    MOVS	R0, #170
0x42C6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 248 :: 		ucAppCommandBuf[ 8 ]  = 0x00;   // 0x11  // field 2 length(?4?)
0x42C8	0x4611    MOV	R1, R2
0x42CA	0x3108    ADDS	R1, #8
0x42CC	0x2000    MOVS	R0, #0
0x42CE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 249 :: 		ucAppCommandBuf[ 9 ]  = 0x00;   // 0x12  // field 2 length, (? 8?), length = 0 Means thisfield did not use
0x42D0	0x4611    MOV	R1, R2
0x42D2	0x3109    ADDS	R1, #9
0x42D4	0x2000    MOVS	R0, #0
0x42D6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 250 :: 		ucAppCommandBuf[ 10 ] = 0x00;   // 0x13  // field 2 Is not 4FSK,manchest, whiting, PN9
0x42D8	0x4611    MOV	R1, R2
0x42DA	0x310A    ADDS	R1, #10
0x42DC	0x2000    MOVS	R0, #0
0x42DE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 251 :: 		ucAppCommandBuf[ 11 ] = 0x00;   // 0x14  // field 2 ?CRCSet up
0x42E0	0x4611    MOV	R1, R2
0x42E2	0x310B    ADDS	R1, #11
0x42E4	0x2000    MOVS	R0, #0
0x42E6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 254 :: 		ucAppCommandBuf[ 12 ] = 0x00;   // 0x15  // field 3 length, (? 8?), length = 0 Means thisfield did not use
0x42E8	0x4611    MOV	R1, R2
0x42EA	0x310C    ADDS	R1, #12
0x42EC	0x2000    MOVS	R0, #0
0x42EE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 255 :: 		ucAppCommandBuf[ 13 ] = 0x00;   // 0x16  // field 3 length, (? 8?), length = 0 Means thisfield did not use
0x42F0	0x4611    MOV	R1, R2
0x42F2	0x310D    ADDS	R1, #13
0x42F4	0x2000    MOVS	R0, #0
0x42F6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 256 :: 		ucAppCommandBuf[ 14 ] = 0x00;   // 0x17  // field 3 Is not 4FSK,manchest, whiting, PN9
0x42F8	0x4611    MOV	R1, R2
0x42FA	0x310E    ADDS	R1, #14
0x42FC	0x2000    MOVS	R0, #0
0x42FE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 257 :: 		ucAppCommandBuf[ 15 ] = 0x00;   // 0x18  // field 3 ?CRCSet up
0x4300	0x4611    MOV	R1, R2
0x4302	0x310F    ADDS	R1, #15
0x4304	0x2000    MOVS	R0, #0
0x4306	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 258 :: 		vSPIWrite( 16, ucAppCommandBuf );
0x4308	0x4611    MOV	R1, R2
0x430A	0x2010    MOVS	R0, #16
0x430C	0xF7FEFD06  BL	_vSPIWrite+0
;driverrf4463pro.c, 261 :: 		ucAppCommandBuf[ 0 ]  = 0x11;
0x4310	0x466A    MOV	R2, SP
0x4312	0x2011    MOVS	R0, #17
0x4314	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 262 :: 		ucAppCommandBuf[ 1 ]  = 0x12;       // 0x1219
0x4316	0x1C51    ADDS	R1, R2, #1
0x4318	0x2012    MOVS	R0, #18
0x431A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 263 :: 		ucAppCommandBuf[ 2 ]  = 0x08;       // Total 8Parameters
0x431C	0x1C91    ADDS	R1, R2, #2
0x431E	0x2008    MOVS	R0, #8
0x4320	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 264 :: 		ucAppCommandBuf[ 3 ]  = 0x19;       // 0x1219
0x4322	0x1CD1    ADDS	R1, R2, #3
0x4324	0x2019    MOVS	R0, #25
0x4326	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 265 :: 		ucAppCommandBuf[ 4 ]  = 0x00;       // field4 length(?4?)
0x4328	0x1D11    ADDS	R1, R2, #4
0x432A	0x2000    MOVS	R0, #0
0x432C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 266 :: 		ucAppCommandBuf[ 5 ]  = 0x00;       // field 4 length, (? 8?), length = 0 Means this field did not use
0x432E	0x1D51    ADDS	R1, R2, #5
0x4330	0x2000    MOVS	R0, #0
0x4332	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 267 :: 		ucAppCommandBuf[ 6 ]  = 0x00;       // field 4 Is not 4FSK,manchest, whiting, PN9
0x4334	0x1D91    ADDS	R1, R2, #6
0x4336	0x2000    MOVS	R0, #0
0x4338	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 268 :: 		ucAppCommandBuf[ 7 ]  = 0x00;       // field 4 ?CRCSet up
0x433A	0x1DD1    ADDS	R1, R2, #7
0x433C	0x2000    MOVS	R0, #0
0x433E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 269 :: 		ucAppCommandBuf[ 8 ]  = 0x00;       // field5 length(?4?)
0x4340	0x4611    MOV	R1, R2
0x4342	0x3108    ADDS	R1, #8
0x4344	0x2000    MOVS	R0, #0
0x4346	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 270 :: 		ucAppCommandBuf[ 9 ]  = 0x00;       // field 5 length, (? 8?), length = 0 Means this field did not use
0x4348	0x4611    MOV	R1, R2
0x434A	0x3109    ADDS	R1, #9
0x434C	0x2000    MOVS	R0, #0
0x434E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 271 :: 		ucAppCommandBuf[ 10 ] = 0x00;       // field 5 Is not 4FSK,manchest, whiting, PN9
0x4350	0x4611    MOV	R1, R2
0x4352	0x310A    ADDS	R1, #10
0x4354	0x2000    MOVS	R0, #0
0x4356	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 272 :: 		ucAppCommandBuf[ 11 ] = 0x00;       // field 5 ?CRCSet up
0x4358	0x4611    MOV	R1, R2
0x435A	0x310B    ADDS	R1, #11
0x435C	0x2000    MOVS	R0, #0
0x435E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 273 :: 		vSPIWrite( 12, ucAppCommandBuf );
0x4360	0x4611    MOV	R1, R2
0x4362	0x200C    MOVS	R0, #12
0x4364	0xF7FEFCDA  BL	_vSPIWrite+0
;driverrf4463pro.c, 276 :: 		vSPIWrite( 0x10, RF_MODEM_MOD_TYPE_12_data );   // //  2FSK ,  module source = PH fifo, disable manchest, tx, rx Do not flip, deviation Do not flip
0x4368	0x4942    LDR	R1, [PC, #264]
0x436A	0x2010    MOVS	R0, #16
0x436C	0xF7FEFCD6  BL	_vSPIWrite+0
;driverrf4463pro.c, 279 :: 		ucAppCommandBuf[ 0 ]  = 0x11;
0x4370	0x466A    MOV	R2, SP
0x4372	0x2011    MOVS	R0, #17
0x4374	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 280 :: 		ucAppCommandBuf[ 1 ]  = 0x20;    // 0x200c
0x4376	0x1C51    ADDS	R1, R2, #1
0x4378	0x2020    MOVS	R0, #32
0x437A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 281 :: 		ucAppCommandBuf[ 2 ]  = 0x01;    // Total 1Parameters
0x437C	0x1C91    ADDS	R1, R2, #2
0x437E	0x2001    MOVS	R0, #1
0x4380	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 282 :: 		ucAppCommandBuf[ 3 ]  = 0x0c;    // 0x200c
0x4382	0x1CD1    ADDS	R1, R2, #3
0x4384	0x200C    MOVS	R0, #12
0x4386	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 284 :: 		if ( ucRF4463Freq3 < 8 ) {
0x4388	0x483B    LDR	R0, [PC, #236]
0x438A	0x7800    LDRB	R0, [R0, #0]
0x438C	0x2808    CMP	R0, #8
0x438E	0xD216    BCS	L_vRF4463Init96
;driverrf4463pro.c, 285 :: 		if ( ucRF4463Rate >= dr_256k ) {
0x4390	0x483A    LDR	R0, [PC, #232]
0x4392	0x7800    LDRB	R0, [R0, #0]
0x4394	0x2808    CMP	R0, #8
0x4396	0xD304    BCC	L_vRF4463Init97
;driverrf4463pro.c, 286 :: 		ucAppCommandBuf[ 4 ] = 0x4f;
0x4398	0x4668    MOV	R0, SP
0x439A	0x1D01    ADDS	R1, R0, #4
0x439C	0x204F    MOVS	R0, #79
0x439E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 287 :: 		}
0x43A0	0xE00C    B	L_vRF4463Init98
L_vRF4463Init97:
;driverrf4463pro.c, 288 :: 		else if ( ucRF4463Rate >= dr_19p2 ) {
0x43A2	0x4836    LDR	R0, [PC, #216]
0x43A4	0x7800    LDRB	R0, [R0, #0]
0x43A6	0x2804    CMP	R0, #4
0x43A8	0xD304    BCC	L_vRF4463Init99
;driverrf4463pro.c, 289 :: 		ucAppCommandBuf[ 4 ]  = 0x5e;
0x43AA	0x4668    MOV	R0, SP
0x43AC	0x1D01    ADDS	R1, R0, #4
0x43AE	0x205E    MOVS	R0, #94
0x43B0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 290 :: 		}
0x43B2	0xE003    B	L_vRF4463Init100
L_vRF4463Init99:
;driverrf4463pro.c, 292 :: 		ucAppCommandBuf[ 4 ]  = 0xd2;
0x43B4	0x4668    MOV	R0, SP
0x43B6	0x1D01    ADDS	R1, R0, #4
0x43B8	0x20D2    MOVS	R0, #210
0x43BA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 293 :: 		}
L_vRF4463Init100:
L_vRF4463Init98:
;driverrf4463pro.c, 294 :: 		}
0x43BC	0xE015    B	L_vRF4463Init101
L_vRF4463Init96:
;driverrf4463pro.c, 296 :: 		if ( ucRF4463Rate >= dr_115p2 ) {
0x43BE	0x482F    LDR	R0, [PC, #188]
0x43C0	0x7800    LDRB	R0, [R0, #0]
0x43C2	0x2807    CMP	R0, #7
0x43C4	0xD304    BCC	L_vRF4463Init102
;driverrf4463pro.c, 297 :: 		ucAppCommandBuf[ 4 ]  = 0x69;        // 15k
0x43C6	0x4668    MOV	R0, SP
0x43C8	0x1D01    ADDS	R1, R0, #4
0x43CA	0x2069    MOVS	R0, #105
0x43CC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 298 :: 		}
0x43CE	0xE00C    B	L_vRF4463Init103
L_vRF4463Init102:
;driverrf4463pro.c, 299 :: 		else if ( ucRF4463Rate >= dr_19p2 ) {
0x43D0	0x482A    LDR	R0, [PC, #168]
0x43D2	0x7800    LDRB	R0, [R0, #0]
0x43D4	0x2804    CMP	R0, #4
0x43D6	0xD304    BCC	L_vRF4463Init104
;driverrf4463pro.c, 300 :: 		ucAppCommandBuf[ 4 ]  = 0x5e;      // 10k
0x43D8	0x4668    MOV	R0, SP
0x43DA	0x1D01    ADDS	R1, R0, #4
0x43DC	0x205E    MOVS	R0, #94
0x43DE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 301 :: 		}
0x43E0	0xE003    B	L_vRF4463Init105
L_vRF4463Init104:
;driverrf4463pro.c, 303 :: 		ucAppCommandBuf[ 4 ]  = 0x18;      // 8k
0x43E2	0x4668    MOV	R0, SP
0x43E4	0x1D01    ADDS	R1, R0, #4
0x43E6	0x2018    MOVS	R0, #24
0x43E8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 304 :: 		}
L_vRF4463Init105:
L_vRF4463Init103:
;driverrf4463pro.c, 305 :: 		}
L_vRF4463Init101:
;driverrf4463pro.c, 306 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x43EA	0x4668    MOV	R0, SP
0x43EC	0x4601    MOV	R1, R0
0x43EE	0x2005    MOVS	R0, #5
0x43F0	0xF7FEFC94  BL	_vSPIWrite+0
;driverrf4463pro.c, 309 :: 		vSPIWrite( 0x0C, RF_MODEM_TX_RAMP_DELAY_8_data );            // Without this Parameters,Not needed
0x43F4	0x4922    LDR	R1, [PC, #136]
0x43F6	0x200C    MOVS	R0, #12
0x43F8	0xF7FEFC90  BL	_vSPIWrite+0
;driverrf4463pro.c, 310 :: 		vSPIWrite( 0x0D, RF_MODEM_BCR_OSR_1_9_data );                // Without this Parameters,Not needed
0x43FC	0x4921    LDR	R1, [PC, #132]
0x43FE	0x200D    MOVS	R0, #13
0x4400	0xF7FEFC8C  BL	_vSPIWrite+0
;driverrf4463pro.c, 311 :: 		vSPIWrite( 0x0B, RF_MODEM_AFC_GEAR_7_data );                 // Without this Parameters,Not needed
0x4404	0x4920    LDR	R1, [PC, #128]
0x4406	0x200B    MOVS	R0, #11
0x4408	0xF7FEFC88  BL	_vSPIWrite+0
;driverrf4463pro.c, 312 :: 		vSPIWrite( 0x05, RF_MODEM_AGC_CONTROL_1_data );              // Without this Parameters,Not needed
0x440C	0x491F    LDR	R1, [PC, #124]
0x440E	0x2005    MOVS	R0, #5
0x4410	0xF7FEFC84  BL	_vSPIWrite+0
;driverrf4463pro.c, 313 :: 		vSPIWrite( 0x0D, RF_MODEM_AGC_WINDOW_SIZE_9_data );          // Without this Parameters,Not needed
0x4414	0x491E    LDR	R1, [PC, #120]
0x4416	0x200D    MOVS	R0, #13
0x4418	0xF7FEFC80  BL	_vSPIWrite+0
;driverrf4463pro.c, 314 :: 		vSPIWrite( 0x0F, RF_MODEM_OOK_CNT1_11_data );                // Without this Parameters,Not needed
0x441C	0x491D    LDR	R1, [PC, #116]
0x441E	0x200F    MOVS	R0, #15
0x4420	0xF7FEFC7C  BL	_vSPIWrite+0
;driverrf4463pro.c, 317 :: 		ucAppCommandBuf[ 0 ] = 0x11;
0x4424	0x466A    MOV	R2, SP
0x4426	0x2011    MOVS	R0, #17
0x4428	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 318 :: 		ucAppCommandBuf[ 1 ] = 0x20;       // 0x204e
0x442A	0x1C51    ADDS	R1, R2, #1
0x442C	0x2020    MOVS	R0, #32
0x442E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 319 :: 		ucAppCommandBuf[ 2 ] = 0x01;       // Total 1Parameters
0x4430	0x1C91    ADDS	R1, R2, #2
0x4432	0x2001    MOVS	R0, #1
0x4434	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 320 :: 		ucAppCommandBuf[ 3 ] = 0x4e;       // 0x204e
0x4436	0x1CD1    ADDS	R1, R2, #3
0x4438	0x204E    MOVS	R0, #78
0x443A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 322 :: 		if ( ucRF4463Rate == dr_500 ) {
0x443C	0x480F    LDR	R0, [PC, #60]
0x443E	0x7800    LDRB	R0, [R0, #0]
0x4440	0x280A    CMP	R0, #10
0x4442	0xD104    BNE	L_vRF4463Init106
;driverrf4463pro.c, 323 :: 		ucAppCommandBuf[ 4 ] = 0x3a;
0x4444	0x4668    MOV	R0, SP
0x4446	0x1D01    ADDS	R1, R0, #4
0x4448	0x203A    MOVS	R0, #58
0x444A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 324 :: 		}
0x444C	0xE003    B	L_vRF4463Init107
L_vRF4463Init106:
;driverrf4463pro.c, 326 :: 		ucAppCommandBuf[ 4 ] = 0x40;  //  rssi Reading deviation, the difference with the true value
0x444E	0x4668    MOV	R0, SP
0x4450	0x1D01    ADDS	R1, R0, #4
0x4452	0x2040    MOVS	R0, #64
0x4454	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 327 :: 		}
L_vRF4463Init107:
;driverrf4463pro.c, 328 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x4456	0x4668    MOV	R0, SP
0x4458	0x4601    MOV	R1, R0
0x445A	0x2005    MOVS	R0, #5
0x445C	0xF7FEFC5E  BL	_vSPIWrite+0
;driverrf4463pro.c, 331 :: 		vSPIWrite( 0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data );  // Without this Parameters,Not needed
0x4460	0x490D    LDR	R1, [PC, #52]
0x4462	0x2010    MOVS	R0, #16
0x4464	0xE01A    B	#52
0x4466	0xBF00    NOP
0x4468	0x7E980000  	_RF_SYNTH_PFDCP_CPFF_7+0
0x446C	0x232D2000  	_ucRF4463Mode+0
0x4470	0x81600000  	_RF_FRR_CTL_A_MODE_4_data+0
0x4474	0x00042000  	_RF_MODEM_MOD_TYPE_12_data+0
0x4478	0x130A2000  	_ucRF4463Freq3+0
0x447C	0x232C2000  	_ucRF4463Rate+0
0x4480	0x00142000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x4484	0x00792000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x4488	0x00202000  	_RF_MODEM_AFC_GEAR_7_data+0
0x448C	0x81770000  	_RF_MODEM_AGC_CONTROL_1_data+0
0x4490	0x006C2000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x4494	0x002D2000  	_RF_MODEM_OOK_CNT1_11_data+0
0x4498	0x003C2000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x449C	0xF7FEFC3E  BL	_vSPIWrite+0
;driverrf4463pro.c, 332 :: 		vSPIWrite( 0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data );   // Without this Parameters,Not needed
0x44A0	0x494E    LDR	R1, [PC, #312]
0x44A2	0x2010    MOVS	R0, #16
0x44A4	0xF7FEFC3A  BL	_vSPIWrite+0
;driverrf4463pro.c, 333 :: 		vSPIWrite( 0x10, RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data );   // Without this Parameters,Not needed
0x44A8	0x494D    LDR	R1, [PC, #308]
0x44AA	0x2010    MOVS	R0, #16
0x44AC	0xF7FEFC36  BL	_vSPIWrite+0
;driverrf4463pro.c, 336 :: 		ucAppCommandBuf[ 0 ]  = 0x11;
0x44B0	0x466A    MOV	R2, SP
0x44B2	0x2011    MOVS	R0, #17
0x44B4	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 337 :: 		ucAppCommandBuf[ 1 ]  = 0x22;    // 0x2200
0x44B6	0x1C51    ADDS	R1, R2, #1
0x44B8	0x2022    MOVS	R0, #34
0x44BA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 338 :: 		ucAppCommandBuf[ 2 ]  = 0x04;    // Total 4Parameters
0x44BC	0x1C91    ADDS	R1, R2, #2
0x44BE	0x2004    MOVS	R0, #4
0x44C0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 339 :: 		ucAppCommandBuf[ 3 ]  = 0x00;    // 0x2200
0x44C2	0x1CD1    ADDS	R1, R2, #3
0x44C4	0x2000    MOVS	R0, #0
0x44C6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 340 :: 		ucAppCommandBuf[ 4 ]  = 0x08;    //0x10;   //   PA mode  = default , ??Class E mode,?Is not Switch Current mode  ????????
0x44C8	0x1D11    ADDS	R1, R2, #4
0x44CA	0x2008    MOVS	R0, #8
0x44CC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 342 :: 		if ( ucRF4463Power > 0 || ucRF4463Power < 127 ) {
0x44CE	0x4845    LDR	R0, [PC, #276]
0x44D0	0x7800    LDRB	R0, [R0, #0]
0x44D2	0x2800    CMP	R0, #0
0x44D4	0xD804    BHI	L__vRF4463Init412
0x44D6	0x4843    LDR	R0, [PC, #268]
0x44D8	0x7800    LDRB	R0, [R0, #0]
0x44DA	0x287F    CMP	R0, #127
0x44DC	0xD300    BCC	L__vRF4463Init411
0x44DE	0xE005    B	L_vRF4463Init110
L__vRF4463Init412:
L__vRF4463Init411:
;driverrf4463pro.c, 343 :: 		ucAppCommandBuf[ 5 ]  = ucRF4463Power;   //  Set to maximum power
0x44E0	0x4668    MOV	R0, SP
0x44E2	0x1D41    ADDS	R1, R0, #5
0x44E4	0x483F    LDR	R0, [PC, #252]
0x44E6	0x7800    LDRB	R0, [R0, #0]
0x44E8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 344 :: 		}
0x44EA	0xE003    B	L_vRF4463Init111
L_vRF4463Init110:
;driverrf4463pro.c, 346 :: 		ucAppCommandBuf[ 5 ]  = 127;
0x44EC	0x4668    MOV	R0, SP
0x44EE	0x1D41    ADDS	R1, R0, #5
0x44F0	0x207F    MOVS	R0, #127
0x44F2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 347 :: 		}
L_vRF4463Init111:
;driverrf4463pro.c, 349 :: 		ucAppCommandBuf[ 6 ] = 0x00; //???????? 0x00;   // CLK duty = 50%, other = Default
0x44F4	0x4668    MOV	R0, SP
0x44F6	0x1D81    ADDS	R1, R0, #6
0x44F8	0x2000    MOVS	R0, #0
0x44FA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 351 :: 		if ( ( ucRF4463Rate <= dr_115p2 )||( ucRF4463Rate == dr_500 ) ) {
0x44FC	0x483A    LDR	R0, [PC, #232]
0x44FE	0x7800    LDRB	R0, [R0, #0]
0x4500	0x2807    CMP	R0, #7
0x4502	0xD904    BLS	L__vRF4463Init414
0x4504	0x4838    LDR	R0, [PC, #224]
0x4506	0x7800    LDRB	R0, [R0, #0]
0x4508	0x280A    CMP	R0, #10
0x450A	0xD000    BEQ	L__vRF4463Init413
0x450C	0xE004    B	L_vRF4463Init114
L__vRF4463Init414:
L__vRF4463Init413:
;driverrf4463pro.c, 352 :: 		ucAppCommandBuf[ 7 ]  = 0x3d;  // ???????? 0x5d;   // PA ramp time = default
0x450E	0x4668    MOV	R0, SP
0x4510	0x1DC1    ADDS	R1, R0, #7
0x4512	0x203D    MOVS	R0, #61
0x4514	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 353 :: 		}
0x4516	0xE003    B	L_vRF4463Init115
L_vRF4463Init114:
;driverrf4463pro.c, 355 :: 		ucAppCommandBuf[ 7 ]  = 0x5d;
0x4518	0x4668    MOV	R0, SP
0x451A	0x1DC1    ADDS	R1, R0, #7
0x451C	0x205D    MOVS	R0, #93
0x451E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 356 :: 		}
L_vRF4463Init115:
;driverrf4463pro.c, 357 :: 		vSPIWrite( 8, ucAppCommandBuf );
0x4520	0x4668    MOV	R0, SP
0x4522	0x4601    MOV	R1, R0
0x4524	0x2008    MOVS	R0, #8
0x4526	0xF7FEFBF9  BL	_vSPIWrite+0
;driverrf4463pro.c, 361 :: 		vSPIWrite( 0x0B , RF_SYNTH_PFDCP_CPFF_7_data );      // Without this Parameters,Not needed
0x452A	0x4930    LDR	R1, [PC, #192]
0x452C	0x200B    MOVS	R0, #11
0x452E	0xF7FEFBF5  BL	_vSPIWrite+0
;driverrf4463pro.c, 364 :: 		if ( ucRF4463MatchEnabled ) {
0x4532	0x482F    LDR	R0, [PC, #188]
0x4534	0x7800    LDRB	R0, [R0, #0]
0x4536	0x2800    CMP	R0, #0
0x4538	0xD04B    BEQ	L_vRF4463Init116
;driverrf4463pro.c, 365 :: 		ucAppCommandBuf[ 0 ]  = 0x11;               // SetProperty
0x453A	0x466A    MOV	R2, SP
0x453C	0x2011    MOVS	R0, #17
0x453E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 366 :: 		ucAppCommandBuf[ 1 ]  = 0x30;               // 0x30 group
0x4540	0x1C51    ADDS	R1, R2, #1
0x4542	0x2030    MOVS	R0, #48
0x4544	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 367 :: 		ucAppCommandBuf[ 2 ]  = 0x0c;               // Total 12 Parameters
0x4546	0x1C91    ADDS	R1, R2, #2
0x4548	0x200C    MOVS	R0, #12
0x454A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 368 :: 		ucAppCommandBuf[ 3 ]  = 0x00;               // 0x00 Index
0x454C	0x1CD1    ADDS	R1, R2, #3
0x454E	0x2000    MOVS	R0, #0
0x4550	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 369 :: 		ucAppCommandBuf[ 4 ]  = ucRF4463ByteMatch1; // match 1 Value of
0x4552	0x1D11    ADDS	R1, R2, #4
0x4554	0x4827    LDR	R0, [PC, #156]
0x4556	0x7800    LDRB	R0, [R0, #0]
0x4558	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 370 :: 		ucAppCommandBuf[ 5 ]  = ucRF4463ByteMask1;  // match 1 mask
0x455A	0x1D51    ADDS	R1, R2, #5
0x455C	0x4826    LDR	R0, [PC, #152]
0x455E	0x7800    LDRB	R0, [R0, #0]
0x4560	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 371 :: 		ucAppCommandBuf[ 6 ]  = ucRF4463MatchEnableReg; //  0x40; // enable match 1, match 1 The distance between the value of and the synchronization word, 0 = match
0x4562	0x1D91    ADDS	R1, R2, #6
0x4564	0x4825    LDR	R0, [PC, #148]
0x4566	0x7800    LDRB	R0, [R0, #0]
0x4568	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 372 :: 		ucAppCommandBuf[ 7 ]  = ucRF4463ByteMatch2; // match 2 Value of
0x456A	0x1DD1    ADDS	R1, R2, #7
0x456C	0x4824    LDR	R0, [PC, #144]
0x456E	0x7800    LDRB	R0, [R0, #0]
0x4570	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 373 :: 		ucAppCommandBuf[ 8 ]  = ucRF4463ByteMask2;  // match 2 mask
0x4572	0x4611    MOV	R1, R2
0x4574	0x3108    ADDS	R1, #8
0x4576	0x4823    LDR	R0, [PC, #140]
0x4578	0x7800    LDRB	R0, [R0, #0]
0x457A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 374 :: 		ucAppCommandBuf[ 9 ]  = 0x01;               // enable match 2, match 2 The distance between the value of and the synchronization word  , and function
0x457C	0x4611    MOV	R1, R2
0x457E	0x3109    ADDS	R1, #9
0x4580	0x2001    MOVS	R0, #1
0x4582	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 375 :: 		ucAppCommandBuf[ 10 ] = ucRF4463ByteMatch3; // match 3 Value of
0x4584	0x4611    MOV	R1, R2
0x4586	0x310A    ADDS	R1, #10
0x4588	0x481F    LDR	R0, [PC, #124]
0x458A	0x7800    LDRB	R0, [R0, #0]
0x458C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 376 :: 		ucAppCommandBuf[ 11 ] = ucRF4463ByteMask3;  // match 3 mask
0x458E	0x4611    MOV	R1, R2
0x4590	0x310B    ADDS	R1, #11
0x4592	0x481E    LDR	R0, [PC, #120]
0x4594	0x7800    LDRB	R0, [R0, #0]
0x4596	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 377 :: 		ucAppCommandBuf[ 12 ] = 0x02;               // enable match 3, match 3 The distance between the value of and the synchronization word    and function
0x4598	0x4611    MOV	R1, R2
0x459A	0x310C    ADDS	R1, #12
0x459C	0x2002    MOVS	R0, #2
0x459E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 378 :: 		ucAppCommandBuf[ 13 ] = ucRF4463ByteMatch4; // match 4 Value of
0x45A0	0x4611    MOV	R1, R2
0x45A2	0x310D    ADDS	R1, #13
0x45A4	0x481A    LDR	R0, [PC, #104]
0x45A6	0x7800    LDRB	R0, [R0, #0]
0x45A8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 379 :: 		ucAppCommandBuf[ 14 ] = ucRF4463ByteMask4;  // match 4 mask
0x45AA	0x4611    MOV	R1, R2
0x45AC	0x310E    ADDS	R1, #14
0x45AE	0x4819    LDR	R0, [PC, #100]
0x45B0	0x7800    LDRB	R0, [R0, #0]
0x45B2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 380 :: 		ucAppCommandBuf[ 15 ] = 0x03;               // enable match 4, match 4 The distance between the value of and the synchronization word    and function
0x45B4	0x4611    MOV	R1, R2
0x45B6	0x310F    ADDS	R1, #15
0x45B8	0x2003    MOVS	R0, #3
0x45BA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 381 :: 		vSPIWrite( 16, ucAppCommandBuf );
0x45BC	0x4611    MOV	R1, R2
0x45BE	0x2010    MOVS	R0, #16
0x45C0	0xF7FEFBAC  BL	_vSPIWrite+0
;driverrf4463pro.c, 383 :: 		if ( ucRF4463MatchEnableReg == 0x00 ) {
0x45C4	0x480D    LDR	R0, [PC, #52]
0x45C6	0x7800    LDRB	R0, [R0, #0]
0x45C8	0x2800    CMP	R0, #0
0x45CA	0xD102    BNE	L_vRF4463Init117
;driverrf4463pro.c, 384 :: 		ucRF4463MatchEnabled = 0;                // deshabilita el Match
0x45CC	0x2100    MOVS	R1, #0
0x45CE	0x4808    LDR	R0, [PC, #32]
0x45D0	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 385 :: 		}
L_vRF4463Init117:
;driverrf4463pro.c, 404 :: 		}
L_vRF4463Init116:
;driverrf4463pro.c, 407 :: 		vRF4463InitFreq();     // FUNCION DE FRECUENCIA ( REVISAR PARAMETROS )
0x45D2	0xF7FEFA79  BL	_vRF4463InitFreq+0
;driverrf4463pro.c, 408 :: 		}
L_end_vRF4463Init:
0x45D6	0xB005    ADD	SP, SP, #20
0x45D8	0xBD00    POP	(R15)
0x45DA	0xBF00    NOP
0x45DC	0x004C2000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x45E0	0x005C2000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x45E4	0x232E2000  	_ucRF4463Power+0
0x45E8	0x232C2000  	_ucRF4463Rate+0
0x45EC	0x00862000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
0x45F0	0x00912000  	_ucRF4463MatchEnabled+0
0x45F4	0x00922000  	_ucRF4463ByteMatch1+0
0x45F8	0x00932000  	_ucRF4463ByteMask1+0
0x45FC	0x00942000  	_ucRF4463MatchEnableReg+0
0x4600	0x00952000  	_ucRF4463ByteMatch2+0
0x4604	0x00962000  	_ucRF4463ByteMask2+0
0x4608	0x00972000  	_ucRF4463ByteMatch3+0
0x460C	0x00982000  	_ucRF4463ByteMask3+0
0x4610	0x00992000  	_ucRF4463ByteMatch4+0
0x4614	0x009A2000  	_ucRF4463ByteMask4+0
; end of _vRF4463Init
_vRF4463GPIO_SET:
;driverrf4463pro.c, 425 :: 		void vRF4463GPIO_SET( unsigned char ucData ) {
; ucData start address is: 0 (R0)
0x2C94	0xB500    PUSH	(R14)
0x2C96	0xB082    SUB	SP, SP, #8
; ucData end address is: 0 (R0)
; ucData start address is: 0 (R0)
;driverrf4463pro.c, 428 :: 		ucAppCommandBuf[0] = 0x13;     // gpio Set up
0x2C98	0x466A    MOV	R2, SP
0x2C9A	0x2113    MOVS	R1, #19
0x2C9C	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 430 :: 		switch ( ucData ) {
0x2C9E	0xE01F    B	L_vRF4463GPIO_SET121
; ucData end address is: 0 (R0)
;driverrf4463pro.c, 431 :: 		case tx_normal:
L_vRF4463GPIO_SET123:
;driverrf4463pro.c, 432 :: 		case rx_normal: ucAppCommandBuf[ 1 ] = 3;                 // GPIO0=1
L_vRF4463GPIO_SET124:
0x2CA0	0x466B    MOV	R3, SP
0x2CA2	0x1C5A    ADDS	R2, R3, #1
0x2CA4	0x2103    MOVS	R1, #3
0x2CA6	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 433 :: 		ucAppCommandBuf[ 2 ] = 2;                // GPIO1=0
0x2CA8	0x1C9A    ADDS	R2, R3, #2
0x2CAA	0x2102    MOVS	R1, #2
0x2CAC	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 434 :: 		break;
0x2CAE	0xE021    B	L_vRF4463GPIO_SET122
;driverrf4463pro.c, 436 :: 		case tx_test:   ucAppCommandBuf[ 1 ] = 3;                 // GPIO0=1
L_vRF4463GPIO_SET125:
0x2CB0	0x466B    MOV	R3, SP
0x2CB2	0x1C5A    ADDS	R2, R3, #1
0x2CB4	0x2103    MOVS	R1, #3
0x2CB6	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 437 :: 		ucAppCommandBuf[ 2 ] = 3;                // GPIO1=1
0x2CB8	0x1C9A    ADDS	R2, R3, #2
0x2CBA	0x2103    MOVS	R1, #3
0x2CBC	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 438 :: 		break;
0x2CBE	0xE019    B	L_vRF4463GPIO_SET122
;driverrf4463pro.c, 440 :: 		case rx_test:   ucAppCommandBuf[ 1 ] = 2;                 // GPIO0=0
L_vRF4463GPIO_SET126:
0x2CC0	0x466B    MOV	R3, SP
0x2CC2	0x1C5A    ADDS	R2, R3, #1
0x2CC4	0x2102    MOVS	R1, #2
0x2CC6	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 441 :: 		ucAppCommandBuf[ 2 ] = 20;                // GPIO1=RX DATA
0x2CC8	0x1C9A    ADDS	R2, R3, #2
0x2CCA	0x2114    MOVS	R1, #20
0x2CCC	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 442 :: 		break;
0x2CCE	0xE011    B	L_vRF4463GPIO_SET122
;driverrf4463pro.c, 444 :: 		case rf_off:    ucAppCommandBuf[ 1 ] = 2;                 // GPIO0=0
L_vRF4463GPIO_SET127:
0x2CD0	0x466B    MOV	R3, SP
0x2CD2	0x1C5A    ADDS	R2, R3, #1
0x2CD4	0x2102    MOVS	R1, #2
0x2CD6	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 445 :: 		ucAppCommandBuf[ 2 ] = 2;                // GPIO1=0
0x2CD8	0x1C9A    ADDS	R2, R3, #2
0x2CDA	0x2102    MOVS	R1, #2
0x2CDC	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 446 :: 		break;
0x2CDE	0xE009    B	L_vRF4463GPIO_SET122
;driverrf4463pro.c, 447 :: 		}
L_vRF4463GPIO_SET121:
; ucData start address is: 0 (R0)
0x2CE0	0x2800    CMP	R0, #0
0x2CE2	0xD0DD    BEQ	L_vRF4463GPIO_SET123
0x2CE4	0x2801    CMP	R0, #1
0x2CE6	0xD0DB    BEQ	L_vRF4463GPIO_SET124
0x2CE8	0x2802    CMP	R0, #2
0x2CEA	0xD0E1    BEQ	L_vRF4463GPIO_SET125
0x2CEC	0x2803    CMP	R0, #3
0x2CEE	0xD0E7    BEQ	L_vRF4463GPIO_SET126
0x2CF0	0x2804    CMP	R0, #4
0x2CF2	0xD0ED    BEQ	L_vRF4463GPIO_SET127
; ucData end address is: 0 (R0)
L_vRF4463GPIO_SET122:
;driverrf4463pro.c, 449 :: 		ucAppCommandBuf[ 3 ]  = 0x21;     //0x20;   //  gpio2, h = tx mode
0x2CF4	0x466B    MOV	R3, SP
0x2CF6	0x1CDA    ADDS	R2, R3, #3
0x2CF8	0x2121    MOVS	R1, #33
0x2CFA	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 450 :: 		ucAppCommandBuf[ 4 ]  = 0x20;     // 0x14;  //   gpio3
0x2CFC	0x1D1A    ADDS	R2, R3, #4
0x2CFE	0x2120    MOVS	R1, #32
0x2D00	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 451 :: 		ucAppCommandBuf[ 5 ]  = 0x27;     // nIRQ
0x2D02	0x1D5A    ADDS	R2, R3, #5
0x2D04	0x2127    MOVS	R1, #39
0x2D06	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 452 :: 		ucAppCommandBuf[ 6 ]  = 0x0b;     // sdo
0x2D08	0x1D9A    ADDS	R2, R3, #6
0x2D0A	0x210B    MOVS	R1, #11
0x2D0C	0x7011    STRB	R1, [R2, #0]
;driverrf4463pro.c, 453 :: 		vSPIWrite( 7, ucAppCommandBuf );
0x2D0E	0x4619    MOV	R1, R3
0x2D10	0x2007    MOVS	R0, #7
0x2D12	0xF000F803  BL	_vSPIWrite+0
;driverrf4463pro.c, 454 :: 		}
L_end_vRF4463GPIO_SET:
0x2D16	0xB002    ADD	SP, SP, #8
0x2D18	0xBD00    POP	(R15)
; end of _vRF4463GPIO_SET
_vSPIWrite:
;driverrf4463pro.c, 867 :: 		void vSPIWrite( unsigned char ucTxLength, unsigned char *ucBuffer ) {
; i start address is: 0 (R0)
0x2D1C	0xB500    PUSH	(R14)
0x2D1E	0xB082    SUB	SP, SP, #8
;driverrf4463pro.c, 870 :: 		i = 0;
;driverrf4463pro.c, 867 :: 		void vSPIWrite( unsigned char ucTxLength, unsigned char *ucBuffer ) {
0x2D20	0x9000    STR	R0, [SP, #0]
;driverrf4463pro.c, 870 :: 		i = 0;
;driverrf4463pro.c, 867 :: 		void vSPIWrite( unsigned char ucTxLength, unsigned char *ucBuffer ) {
0x2D22	0x9101    STR	R1, [SP, #4]
; i end address is: 0 (R0)
;driverrf4463pro.c, 870 :: 		i = 0;
; i start address is: 0 (R0)
0x2D24	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 871 :: 		while ( i != 0xFF ) {
L_vSPIWrite153:
; i start address is: 0 (R0)
0x2D26	0x28FF    CMP	R0, #255
0x2D28	0xD002    BEQ	L_vSPIWrite154
; i end address is: 0 (R0)
;driverrf4463pro.c, 872 :: 		i = ucRF4463CheckCTS();
0x2D2A	0xF7FFFBC7  BL	_ucRF4463CheckCTS+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 873 :: 		}
; i end address is: 0 (R0)
0x2D2E	0xE7FA    B	L_vSPIWrite153
L_vSPIWrite154:
;driverrf4463pro.c, 875 :: 		nSEL = 0;                              // habilita escritura
0x2D30	0x4C0D    LDR	R4, [PC, #52]
0x2D32	0x6822    LDR	R2, [R4, #0]
0x2D34	0x2308    MOVS	R3, #8
0x2D36	0x439A    BICS	R2, R3
0x2D38	0x6022    STR	R2, [R4, #0]
;driverrf4463pro.c, 877 :: 		for ( i = 0; i < ucTxLength; i++ ) {
; i start address is: 28 (R7)
0x2D3A	0x2700    MOVS	R7, #0
; i end address is: 28 (R7)
0x2D3C	0xB2FD    UXTB	R5, R7
L_vSPIWrite155:
; i start address is: 20 (R5)
0x2D3E	0x9A00    LDR	R2, [SP, #0]
0x2D40	0xB2D2    UXTB	R2, R2
0x2D42	0x4295    CMP	R5, R2
0x2D44	0xD208    BCS	L_vSPIWrite156
;driverrf4463pro.c, 878 :: 		j = *( ucBuffer + i );
0x2D46	0x9A01    LDR	R2, [SP, #4]
0x2D48	0x1952    ADDS	R2, R2, R5
;driverrf4463pro.c, 879 :: 		ucRF4463SPIByte( j );
0x2D4A	0x7810    LDRB	R0, [R2, #0]
0x2D4C	0xF7FFF814  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 877 :: 		for ( i = 0; i < ucTxLength; i++ ) {
0x2D50	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 28 (R7)
0x2D52	0xB2D7    UXTB	R7, R2
;driverrf4463pro.c, 880 :: 		}
0x2D54	0xB2FD    UXTB	R5, R7
; i end address is: 28 (R7)
0x2D56	0xE7F2    B	L_vSPIWrite155
L_vSPIWrite156:
;driverrf4463pro.c, 882 :: 		nSEL = 1;                              // desabilita escritura
0x2D58	0x4C03    LDR	R4, [PC, #12]
0x2D5A	0x6822    LDR	R2, [R4, #0]
0x2D5C	0x2308    MOVS	R3, #8
0x2D5E	0x431A    ORRS	R2, R3
0x2D60	0x6022    STR	R2, [R4, #0]
;driverrf4463pro.c, 883 :: 		}
L_end_vSPIWrite:
0x2D62	0xB002    ADD	SP, SP, #8
0x2D64	0xBD00    POP	(R15)
0x2D66	0xBF00    NOP
0x2D68	0x00145000  	GPIOA_ODRbits+0
; end of _vSPIWrite
_ucRF4463CheckCTS:
;driverrf4463pro.c, 888 :: 		unsigned char ucRF4463CheckCTS( void ) {    // This Command follows the Command and reads the response
0x24BC	0xB500    PUSH	(R14)
;driverrf4463pro.c, 891 :: 		nSEL = 1;
0x24BE	0x4A0B    LDR	R2, [PC, #44]
0x24C0	0x6810    LDR	R0, [R2, #0]
0x24C2	0x2108    MOVS	R1, #8
0x24C4	0x4308    ORRS	R0, R1
0x24C6	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 892 :: 		nSEL = 0;
0x24C8	0x4A08    LDR	R2, [PC, #32]
0x24CA	0x6810    LDR	R0, [R2, #0]
0x24CC	0x2108    MOVS	R1, #8
0x24CE	0x4388    BICS	R0, R1
0x24D0	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 893 :: 		ucRF4463SPIByte( 0x44 );
0x24D2	0x2044    MOVS	R0, #68
0x24D4	0xF7FFFC50  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 894 :: 		i = ucRF4463SPIByte( 0 );
0x24D8	0x2000    MOVS	R0, #0
0x24DA	0xF7FFFC4D  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 895 :: 		nSEL = 1;
0x24DE	0x4B03    LDR	R3, [PC, #12]
0x24E0	0x6819    LDR	R1, [R3, #0]
0x24E2	0x2208    MOVS	R2, #8
0x24E4	0x4311    ORRS	R1, R2
0x24E6	0x6019    STR	R1, [R3, #0]
;driverrf4463pro.c, 896 :: 		return ( i );
;driverrf4463pro.c, 897 :: 		}
L_end_ucRF4463CheckCTS:
0x24E8	0xBD00    POP	(R15)
0x24EA	0xBF00    NOP
0x24EC	0x00145000  	GPIOA_ODRbits+0
; end of _ucRF4463CheckCTS
_vRF4463InitFreq:
;driverrf4463pro.c, 686 :: 		void vRF4463InitFreq ( void ) {
0x2AC8	0xB500    PUSH	(R14)
0x2ACA	0xB089    SUB	SP, SP, #36
;driverrf4463pro.c, 692 :: 		ulFrequency = ( ucRF4463Freq3 * 100 ) + ( ucRF4463Freq2 * 10 ) + ucRF4463Freq1;
0x2ACC	0x4864    LDR	R0, [PC, #400]
0x2ACE	0x7801    LDRB	R1, [R0, #0]
0x2AD0	0x2064    MOVS	R0, #100
0x2AD2	0x4603    MOV	R3, R0
0x2AD4	0x434B    MULS	R3, R1, R3
0x2AD6	0xB21B    SXTH	R3, R3
0x2AD8	0x4862    LDR	R0, [PC, #392]
0x2ADA	0x7802    LDRB	R2, [R0, #0]
0x2ADC	0x210A    MOVS	R1, #10
0x2ADE	0x4608    MOV	R0, R1
0x2AE0	0x4350    MULS	R0, R2, R0
0x2AE2	0xB200    SXTH	R0, R0
0x2AE4	0x181A    ADDS	R2, R3, R0
0x2AE6	0x4860    LDR	R0, [PC, #384]
0x2AE8	0x7800    LDRB	R0, [R0, #0]
0x2AEA	0x1812    ADDS	R2, R2, R0
; ulFrequency start address is: 8 (R2)
0x2AEC	0xB212    SXTH	R2, R2
;driverrf4463pro.c, 694 :: 		ulFrequency = ( ulFrequency * 10000 );
0x2AEE	0x485F    LDR	R0, [PC, #380]
0x2AF0	0x4601    MOV	R1, R0
0x2AF2	0x4351    MULS	R1, R2, R1
0x2AF4	0x460A    MOV	R2, R1
;driverrf4463pro.c, 697 :: 		if ( ulFrequency >= 7600000 ) {
0x2AF6	0x485E    LDR	R0, [PC, #376]
0x2AF8	0x4281    CMP	R1, R0
0x2AFA	0xD303    BCC	L_vRF4463InitFreq138
;driverrf4463pro.c, 698 :: 		ucOUTDIV = 4;
; ucOUTDIV start address is: 4 (R1)
0x2AFC	0x2104    MOVS	R1, #4
;driverrf4463pro.c, 699 :: 		ucBAND = 0;
; ucBAND start address is: 28 (R7)
0x2AFE	0x2700    MOVS	R7, #0
;driverrf4463pro.c, 700 :: 		ucVCO = 0xFF;
; ucVCO start address is: 24 (R6)
0x2B00	0x26FF    MOVS	R6, #255
;driverrf4463pro.c, 701 :: 		}
; ucVCO end address is: 24 (R6)
; ucBAND end address is: 28 (R7)
; ucOUTDIV end address is: 4 (R1)
0x2B02	0xE023    B	L_vRF4463InitFreq139
L_vRF4463InitFreq138:
;driverrf4463pro.c, 704 :: 		else if ( ulFrequency >= 5460000 ) {
0x2B04	0x485B    LDR	R0, [PC, #364]
0x2B06	0x4282    CMP	R2, R0
0x2B08	0xD303    BCC	L_vRF4463InitFreq140
;driverrf4463pro.c, 705 :: 		ucOUTDIV = 6;
; ucOUTDIV start address is: 4 (R1)
0x2B0A	0x2106    MOVS	R1, #6
;driverrf4463pro.c, 706 :: 		ucBAND   = 1;
; ucBAND start address is: 28 (R7)
0x2B0C	0x2701    MOVS	R7, #1
;driverrf4463pro.c, 707 :: 		ucVCO    = 0xFE;
; ucVCO start address is: 24 (R6)
0x2B0E	0x26FE    MOVS	R6, #254
;driverrf4463pro.c, 708 :: 		}
; ucVCO end address is: 24 (R6)
; ucBAND end address is: 28 (R7)
; ucOUTDIV end address is: 4 (R1)
0x2B10	0xE01C    B	L_vRF4463InitFreq141
L_vRF4463InitFreq140:
;driverrf4463pro.c, 711 :: 		else if ( ulFrequency >= 3850000 ) {
0x2B12	0x4859    LDR	R0, [PC, #356]
0x2B14	0x4282    CMP	R2, R0
0x2B16	0xD305    BCC	L_vRF4463InitFreq142
;driverrf4463pro.c, 712 :: 		ucOUTDIV = 8;
; ucOUTDIV start address is: 0 (R0)
0x2B18	0x2008    MOVS	R0, #8
;driverrf4463pro.c, 713 :: 		ucBAND   = 2;
; ucBAND start address is: 12 (R3)
0x2B1A	0x2302    MOVS	R3, #2
;driverrf4463pro.c, 714 :: 		ucVCO    = 0xFE;
; ucVCO start address is: 24 (R6)
0x2B1C	0x26FE    MOVS	R6, #254
;driverrf4463pro.c, 715 :: 		}
0x2B1E	0xB2C1    UXTB	R1, R0
; ucOUTDIV end address is: 0 (R0)
; ucBAND end address is: 12 (R3)
; ucVCO end address is: 24 (R6)
0x2B20	0xB2DF    UXTB	R7, R3
0x2B22	0xE013    B	L_vRF4463InitFreq143
L_vRF4463InitFreq142:
;driverrf4463pro.c, 718 :: 		else if ( ulFrequency >= 2730000 ) {
0x2B24	0x4855    LDR	R0, [PC, #340]
0x2B26	0x4282    CMP	R2, R0
0x2B28	0xD304    BCC	L_vRF4463InitFreq144
;driverrf4463pro.c, 719 :: 		ucOUTDIV = 12;
; ucOUTDIV start address is: 4 (R1)
0x2B2A	0x210C    MOVS	R1, #12
;driverrf4463pro.c, 720 :: 		ucBAND   = 3;
; ucBAND start address is: 12 (R3)
0x2B2C	0x2303    MOVS	R3, #3
;driverrf4463pro.c, 721 :: 		ucVCO    = 0xFD;
; ucVCO start address is: 0 (R0)
0x2B2E	0x20FD    MOVS	R0, #253
;driverrf4463pro.c, 722 :: 		}
0x2B30	0xB2C6    UXTB	R6, R0
; ucVCO end address is: 0 (R0)
; ucBAND end address is: 12 (R3)
; ucOUTDIV end address is: 4 (R1)
0x2B32	0xE00A    B	L_vRF4463InitFreq145
L_vRF4463InitFreq144:
;driverrf4463pro.c, 725 :: 		else if ( ulFrequency >= 1940000 ) {
0x2B34	0x4852    LDR	R0, [PC, #328]
0x2B36	0x4282    CMP	R2, R0
0x2B38	0xD303    BCC	L_vRF4463InitFreq146
;driverrf4463pro.c, 726 :: 		ucOUTDIV = 16;
; ucOUTDIV start address is: 4 (R1)
0x2B3A	0x2110    MOVS	R1, #16
;driverrf4463pro.c, 727 :: 		ucBAND   = 4;
; ucBAND start address is: 12 (R3)
0x2B3C	0x2304    MOVS	R3, #4
;driverrf4463pro.c, 728 :: 		ucVCO    = 0xFC;
; ucVCO start address is: 0 (R0)
0x2B3E	0x20FC    MOVS	R0, #252
;driverrf4463pro.c, 729 :: 		}
; ucVCO end address is: 0 (R0)
; ucBAND end address is: 12 (R3)
; ucOUTDIV end address is: 4 (R1)
0x2B40	0xE002    B	L_vRF4463InitFreq147
L_vRF4463InitFreq146:
;driverrf4463pro.c, 733 :: 		ucOUTDIV = 24;
; ucOUTDIV start address is: 4 (R1)
0x2B42	0x2118    MOVS	R1, #24
;driverrf4463pro.c, 734 :: 		ucBAND   = 5;
; ucBAND start address is: 12 (R3)
0x2B44	0x2305    MOVS	R3, #5
;driverrf4463pro.c, 735 :: 		ucVCO    = 0xFA;
; ucVCO start address is: 0 (R0)
0x2B46	0x20FA    MOVS	R0, #250
; ucVCO end address is: 0 (R0)
; ucBAND end address is: 12 (R3)
; ucOUTDIV end address is: 4 (R1)
;driverrf4463pro.c, 736 :: 		}
L_vRF4463InitFreq147:
; ucVCO start address is: 0 (R0)
; ucBAND start address is: 12 (R3)
; ucOUTDIV start address is: 4 (R1)
0x2B48	0xB2C6    UXTB	R6, R0
; ucVCO end address is: 0 (R0)
; ucBAND end address is: 12 (R3)
; ucOUTDIV end address is: 4 (R1)
L_vRF4463InitFreq145:
; ucOUTDIV start address is: 4 (R1)
; ucBAND start address is: 12 (R3)
; ucVCO start address is: 24 (R6)
; ucBAND end address is: 12 (R3)
; ucVCO end address is: 24 (R6)
; ucOUTDIV end address is: 4 (R1)
0x2B4A	0xB2DF    UXTB	R7, R3
L_vRF4463InitFreq143:
; ucVCO start address is: 24 (R6)
; ucBAND start address is: 28 (R7)
; ucOUTDIV start address is: 4 (R1)
; ucVCO end address is: 24 (R6)
; ucBAND end address is: 28 (R7)
; ucOUTDIV end address is: 4 (R1)
L_vRF4463InitFreq141:
; ucOUTDIV start address is: 4 (R1)
; ucBAND start address is: 28 (R7)
; ucVCO start address is: 24 (R6)
; ucVCO end address is: 24 (R6)
; ucBAND end address is: 28 (R7)
; ucOUTDIV end address is: 4 (R1)
L_vRF4463InitFreq139:
;driverrf4463pro.c, 738 :: 		ucDIV = ucOUTDIV / 2;
; ucVCO start address is: 24 (R6)
; ucBAND start address is: 28 (R7)
; ucOUTDIV start address is: 4 (R1)
0x2B4C	0x0848    LSRS	R0, R1, #1
0x2B4E	0xB2C0    UXTB	R0, R0
; ucOUTDIV end address is: 4 (R1)
;driverrf4463pro.c, 740 :: 		ulData = ( ulFrequency * ucDIV ) / 3;          // ucDIV = 88.5 = 88   //// UCdiv = 2
0x2B50	0x4601    MOV	R1, R0
0x2B52	0x4351    MULS	R1, R2, R1
; ulFrequency end address is: 8 (R2)
0x2B54	0x2203    MOVS	R2, #3
0x2B56	0x4608    MOV	R0, R1
0x2B58	0xF7FDFCB6  BL	__Div_32x32_U+0
; ulData start address is: 16 (R4)
0x2B5C	0x4604    MOV	R4, R0
;driverrf4463pro.c, 741 :: 		ucINTE = ( ulData / 100000) - 1;               // ulData = 6 000 000  //// ULdATA = 9 000 000
0x2B5E	0x4A49    LDR	R2, [PC, #292]
0x2B60	0x9400    STR	R4, [SP, #0]
0x2B62	0xF7FDFCB1  BL	__Div_32x32_U+0
0x2B66	0x9C00    LDR	R4, [SP, #0]
0x2B68	0x1E40    SUBS	R0, R0, #1
; ucINTE start address is: 12 (R3)
0x2B6A	0xB2C3    UXTB	R3, R0
;driverrf4463pro.c, 742 :: 		ulFRAC = ( ulData - ( ucINTE + 1 ) * 100000 ) * 16384 / 3125;         // ulFRAC = 15 728 640
0x2B6C	0xB2C0    UXTB	R0, R0
0x2B6E	0x1C42    ADDS	R2, R0, #1
0x2B70	0xB212    SXTH	R2, R2
0x2B72	0x4944    LDR	R1, [PC, #272]
0x2B74	0x4608    MOV	R0, R1
0x2B76	0x4350    MULS	R0, R2, R0
0x2B78	0x1A20    SUBS	R0, R4, R0
; ulData end address is: 16 (R4)
0x2B7A	0x0381    LSLS	R1, R0, #14
0x2B7C	0x4A42    LDR	R2, [PC, #264]
0x2B7E	0x9300    STR	R3, [SP, #0]
0x2B80	0x4608    MOV	R0, R1
0x2B82	0xF7FDFCA1  BL	__Div_32x32_U+0
0x2B86	0x9B00    LDR	R3, [SP, #0]
0x2B88	0xB2DB    UXTB	R3, R3
;driverrf4463pro.c, 743 :: 		ulFRAC = ulFRAC + 0x80000;
0x2B8A	0x4940    LDR	R1, [PC, #256]
0x2B8C	0x1840    ADDS	R0, R0, R1
;driverrf4463pro.c, 745 :: 		ucFRAC_0 = ulFRAC;
; ucFRAC_0 start address is: 16 (R4)
0x2B8E	0xB2C4    UXTB	R4, R0
;driverrf4463pro.c, 746 :: 		ulFRAC >>= 8;
0x2B90	0x0A00    LSRS	R0, R0, #8
;driverrf4463pro.c, 747 :: 		ucFRAC_1 = ulFRAC;
; ucFRAC_1 start address is: 20 (R5)
0x2B92	0xB2C5    UXTB	R5, R0
;driverrf4463pro.c, 748 :: 		ulFRAC >>= 8;
0x2B94	0x0A00    LSRS	R0, R0, #8
;driverrf4463pro.c, 749 :: 		ucFRAC_2 = ulFRAC;
0x2B96	0x9003    STR	R0, [SP, #12]
;driverrf4463pro.c, 753 :: 		ucAppCommandBuf[ 0 ] = 0x11;           // SET property    MODEM_CLKGEN_BAND
0x2B98	0x2210    MOVS	R2, #16
0x2B9A	0x446A    ADD	R2, SP, R2
0x2B9C	0x2011    MOVS	R0, #17
0x2B9E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 754 :: 		ucAppCommandBuf[ 1 ] = 0x20;           // Group  // 0x2051
0x2BA0	0x1C51    ADDS	R1, R2, #1
0x2BA2	0x2020    MOVS	R0, #32
0x2BA4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 755 :: 		ucAppCommandBuf[ 2 ] = 0x01;           // Num Arguments // Total 1 Parameters
0x2BA6	0x1C91    ADDS	R1, R2, #2
0x2BA8	0x2001    MOVS	R0, #1
0x2BAA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 756 :: 		ucAppCommandBuf[ 3 ] = 0x51;           // Number  // 0x2051
0x2BAC	0x1CD1    ADDS	R1, R2, #3
0x2BAE	0x2051    MOVS	R0, #81
0x2BB0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 757 :: 		ucAppCommandBuf[ 4 ] = 0x08 | ucBAND;  // Argumento  //  high performance mode , clk outpu = osc /4
0x2BB2	0x1D11    ADDS	R1, R2, #4
0x2BB4	0x2008    MOVS	R0, #8
0x2BB6	0x4338    ORRS	R0, R7
; ucBAND end address is: 28 (R7)
0x2BB8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 758 :: 		vSPIWrite( 5, ucAppCommandBuf );
0x2BBA	0x9500    STR	R5, [SP, #0]
0x2BBC	0x9401    STR	R4, [SP, #4]
0x2BBE	0x9302    STR	R3, [SP, #8]
0x2BC0	0x4611    MOV	R1, R2
0x2BC2	0x2005    MOVS	R0, #5
0x2BC4	0xF000F8AA  BL	_vSPIWrite+0
0x2BC8	0x9B02    LDR	R3, [SP, #8]
0x2BCA	0xB2DB    UXTB	R3, R3
0x2BCC	0x9C01    LDR	R4, [SP, #4]
0x2BCE	0xB2E4    UXTB	R4, R4
0x2BD0	0x9D00    LDR	R5, [SP, #0]
0x2BD2	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 760 :: 		ucAppCommandBuf[ 0 ]  = 0x11;
0x2BD4	0x2210    MOVS	R2, #16
0x2BD6	0x446A    ADD	R2, SP, R2
0x2BD8	0x2011    MOVS	R0, #17
0x2BDA	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 761 :: 		ucAppCommandBuf[ 1 ]  = 0x40;    // 0x4000         FREQ_CONTROL_INTE
0x2BDC	0x1C51    ADDS	R1, R2, #1
0x2BDE	0x2040    MOVS	R0, #64
0x2BE0	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 762 :: 		ucAppCommandBuf[ 2 ]  = 0x08;    // Total 8 Parameters
0x2BE2	0x1C91    ADDS	R1, R2, #2
0x2BE4	0x2008    MOVS	R0, #8
0x2BE6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 763 :: 		ucAppCommandBuf[ 3 ]  = 0x00;   // 0x4000
0x2BE8	0x1CD1    ADDS	R1, R2, #3
0x2BEA	0x2000    MOVS	R0, #0
0x2BEC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 764 :: 		ucAppCommandBuf[ 4 ]  = ucINTE;   //  default value
0x2BEE	0x1D10    ADDS	R0, R2, #4
0x2BF0	0x7003    STRB	R3, [R0, #0]
; ucINTE end address is: 12 (R3)
;driverrf4463pro.c, 765 :: 		ucAppCommandBuf[ 5 ]  = ucFRAC_2;   //  defaul value
0x2BF2	0x1D51    ADDS	R1, R2, #5
0x2BF4	0x9803    LDR	R0, [SP, #12]
0x2BF6	0xB2C0    UXTB	R0, R0
0x2BF8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 766 :: 		ucAppCommandBuf[ 6 ]  = ucFRAC_1;   //  default value
0x2BFA	0x1D90    ADDS	R0, R2, #6
0x2BFC	0x7005    STRB	R5, [R0, #0]
; ucFRAC_1 end address is: 20 (R5)
;driverrf4463pro.c, 767 :: 		ucAppCommandBuf[ 7 ]  = ucFRAC_0;   // frac ,from WDS
0x2BFE	0x1DD0    ADDS	R0, R2, #7
0x2C00	0x7004    STRB	R4, [R0, #0]
; ucFRAC_0 end address is: 16 (R4)
;driverrf4463pro.c, 770 :: 		if ( ulRF4463Step == 250 ) {
0x2C02	0x4823    LDR	R0, [PC, #140]
0x2C04	0x6800    LDR	R0, [R0, #0]
0x2C06	0x28FA    CMP	R0, #250
0x2C08	0xD10A    BNE	L_vRF4463InitFreq148
;driverrf4463pro.c, 771 :: 		ucAppCommandBuf[ 8 ]  = step_250K_step1;   // channel step1  from wds  // al parecer aqu? esta el ancho del canal
0x2C0A	0x2210    MOVS	R2, #16
0x2C0C	0x446A    ADD	R2, SP, R2
0x2C0E	0x4611    MOV	R1, R2
0x2C10	0x3108    ADDS	R1, #8
0x2C12	0x2022    MOVS	R0, #34
0x2C14	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 772 :: 		ucAppCommandBuf[ 9 ]  = step_250K_step0;   // channel step0  from wds
0x2C16	0x4611    MOV	R1, R2
0x2C18	0x3109    ADDS	R1, #9
0x2C1A	0x2022    MOVS	R0, #34
0x2C1C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 773 :: 		}
0x2C1E	0xE00F    B	L_vRF4463InitFreq149
L_vRF4463InitFreq148:
;driverrf4463pro.c, 774 :: 		else if ( ulRF4463Step == 500 ) {
0x2C20	0x481B    LDR	R0, [PC, #108]
0x2C22	0x6801    LDR	R1, [R0, #0]
0x2C24	0x20FF    MOVS	R0, #255
0x2C26	0x30F5    ADDS	R0, #245
0x2C28	0x4281    CMP	R1, R0
0x2C2A	0xD109    BNE	L_vRF4463InitFreq150
;driverrf4463pro.c, 775 :: 		ucAppCommandBuf[ 8 ]  = step_500K_step1;   // channel step1  from wds  // al parecer aqu? esta el ancho del canal
0x2C2C	0x2210    MOVS	R2, #16
0x2C2E	0x446A    ADD	R2, SP, R2
0x2C30	0x4611    MOV	R1, R2
0x2C32	0x3108    ADDS	R1, #8
0x2C34	0x2044    MOVS	R0, #68
0x2C36	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 776 :: 		ucAppCommandBuf[ 9 ]  = step_500K_step0;   // channel step0  from wds
0x2C38	0x4611    MOV	R1, R2
0x2C3A	0x3109    ADDS	R1, #9
0x2C3C	0x2044    MOVS	R0, #68
0x2C3E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 777 :: 		}
L_vRF4463InitFreq150:
L_vRF4463InitFreq149:
;driverrf4463pro.c, 779 :: 		ucAppCommandBuf[ 10 ] = 0x20;  //  from wds Without this Values
0x2C40	0x2210    MOVS	R2, #16
0x2C42	0x446A    ADD	R2, SP, R2
0x2C44	0x4611    MOV	R1, R2
0x2C46	0x310A    ADDS	R1, #10
0x2C48	0x2020    MOVS	R0, #32
0x2C4A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 780 :: 		ucAppCommandBuf[ 11 ] = ucVCO;    // from wds Without this Values
0x2C4C	0x4610    MOV	R0, R2
0x2C4E	0x300B    ADDS	R0, #11
0x2C50	0x7006    STRB	R6, [R0, #0]
; ucVCO end address is: 24 (R6)
;driverrf4463pro.c, 794 :: 		vSPIWrite( 12, ucAppCommandBuf );
0x2C52	0x4611    MOV	R1, R2
0x2C54	0x200C    MOVS	R0, #12
0x2C56	0xF000F861  BL	_vSPIWrite+0
;driverrf4463pro.c, 795 :: 		}
L_end_vRF4463InitFreq:
0x2C5A	0xB009    ADD	SP, SP, #36
0x2C5C	0xBD00    POP	(R15)
0x2C5E	0xBF00    NOP
0x2C60	0x130A2000  	_ucRF4463Freq3+0
0x2C64	0x130B2000  	_ucRF4463Freq2+0
0x2C68	0x23272000  	_ucRF4463Freq1+0
0x2C6C	0x27100000  	#10000
0x2C70	0xF7800073  	#7600000
0x2C74	0x50200053  	#5460000
0x2C78	0xBF10003A  	#3850000
0x2C7C	0xA8100029  	#2730000
0x2C80	0x9A20001D  	#1940000
0x2C84	0x86A00001  	#100000
0x2C88	0x0C350000  	#3125
0x2C8C	0x00000008  	#524288
0x2C90	0x00002000  	_ulRF4463Step+0
; end of _vRF4463InitFreq
_vRF4463ClearInterrupts:
;driverrf4463pro.c, 480 :: 		void vRF4463ClearInterrupts( void ) {
0x4C24	0xB500    PUSH	(R14)
0x4C26	0xB081    SUB	SP, SP, #4
;driverrf4463pro.c, 483 :: 		p[ 0 ] = GET_INT_STATUS;
0x4C28	0x466A    MOV	R2, SP
0x4C2A	0x2020    MOVS	R0, #32
0x4C2C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 484 :: 		p[ 1 ] = 0;               // clr  PH pending
0x4C2E	0x1C51    ADDS	R1, R2, #1
0x4C30	0x2000    MOVS	R0, #0
0x4C32	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 485 :: 		p[ 2 ] = 0;               // clr modem_pending
0x4C34	0x1C91    ADDS	R1, R2, #2
0x4C36	0x2000    MOVS	R0, #0
0x4C38	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 486 :: 		p[ 3 ] = 0;               // clr chip pending
0x4C3A	0x1CD1    ADDS	R1, R2, #3
0x4C3C	0x2000    MOVS	R0, #0
0x4C3E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 487 :: 		vSPIWrite( 4, p );
0x4C40	0x4611    MOV	R1, R2
0x4C42	0x2004    MOVS	R0, #4
0x4C44	0xF7FEF86A  BL	_vSPIWrite+0
;driverrf4463pro.c, 488 :: 		vSPIRead( 9, GET_INT_STATUS );
0x4C48	0x2120    MOVS	R1, #32
0x4C4A	0x2009    MOVS	R0, #9
0x4C4C	0xF7FDFEE8  BL	_vSPIRead+0
;driverrf4463pro.c, 489 :: 		}
L_end_vRF4463ClearInterrupts:
0x4C50	0xB001    ADD	SP, SP, #4
0x4C52	0xBD00    POP	(R15)
; end of _vRF4463ClearInterrupts
_vSPIRead:
;driverrf4463pro.c, 902 :: 		void vSPIRead( unsigned char ucDataLength, unsigned char ucAPICommand ) {
; ucAPICommand start address is: 4 (R1)
; ucDataLength start address is: 0 (R0)
0x2A20	0xB500    PUSH	(R14)
0x2A22	0xB082    SUB	SP, SP, #8
; ucAPICommand end address is: 4 (R1)
; ucDataLength end address is: 0 (R0)
; ucDataLength start address is: 0 (R0)
; ucAPICommand start address is: 4 (R1)
;driverrf4463pro.c, 906 :: 		p[ 0 ] = ucAPICommand;
0x2A24	0x466A    MOV	R2, SP
0x2A26	0x7011    STRB	R1, [R2, #0]
; ucAPICommand end address is: 4 (R1)
;driverrf4463pro.c, 907 :: 		i = 0;
; i start address is: 4 (R1)
0x2A28	0x2100    MOVS	R1, #0
; ucDataLength end address is: 0 (R0)
; i end address is: 4 (R1)
0x2A2A	0xB2C6    UXTB	R6, R0
0x2A2C	0xB2C8    UXTB	R0, R1
;driverrf4463pro.c, 908 :: 		while ( i != 0xFF ) {
L_vSPIRead158:
; i start address is: 0 (R0)
; ucDataLength start address is: 24 (R6)
0x2A2E	0x28FF    CMP	R0, #255
0x2A30	0xD002    BEQ	L_vSPIRead159
; i end address is: 0 (R0)
;driverrf4463pro.c, 909 :: 		i = ucRF4463CheckCTS();                // Check if you can send Command
0x2A32	0xF7FFFD43  BL	_ucRF4463CheckCTS+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 910 :: 		}
; i end address is: 0 (R0)
0x2A36	0xE7FA    B	L_vSPIRead158
L_vSPIRead159:
;driverrf4463pro.c, 912 :: 		vSPIWrite( 1, p );    // Send Command
0x2A38	0x466A    MOV	R2, SP
0x2A3A	0x4611    MOV	R1, R2
0x2A3C	0x2001    MOVS	R0, #1
0x2A3E	0xF000F96D  BL	_vSPIWrite+0
;driverrf4463pro.c, 914 :: 		i = 0;
; i start address is: 0 (R0)
0x2A42	0x2000    MOVS	R0, #0
; ucDataLength end address is: 24 (R6)
; i end address is: 0 (R0)
0x2A44	0xB2F5    UXTB	R5, R6
;driverrf4463pro.c, 915 :: 		while ( i != 0xFF ) {
L_vSPIRead160:
; i start address is: 0 (R0)
; ucDataLength start address is: 20 (R5)
0x2A46	0x28FF    CMP	R0, #255
0x2A48	0xD002    BEQ	L_vSPIRead161
; i end address is: 0 (R0)
;driverrf4463pro.c, 916 :: 		i = ucRF4463CheckCTS();        //Check whether the data can be read
0x2A4A	0xF7FFFD37  BL	_ucRF4463CheckCTS+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 917 :: 		}
; i end address is: 0 (R0)
0x2A4E	0xE7FA    B	L_vSPIRead160
L_vSPIRead161:
;driverrf4463pro.c, 919 :: 		nSEL = 1;
0x2A50	0x4C10    LDR	R4, [PC, #64]
0x2A52	0x6822    LDR	R2, [R4, #0]
0x2A54	0x2308    MOVS	R3, #8
0x2A56	0x431A    ORRS	R2, R3
0x2A58	0x6022    STR	R2, [R4, #0]
;driverrf4463pro.c, 920 :: 		nSEL = 0;
0x2A5A	0x4C0E    LDR	R4, [PC, #56]
0x2A5C	0x6822    LDR	R2, [R4, #0]
0x2A5E	0x2308    MOVS	R3, #8
0x2A60	0x439A    BICS	R2, R3
0x2A62	0x6022    STR	R2, [R4, #0]
;driverrf4463pro.c, 921 :: 		ucRF4463SPIByte( 0x44 );
0x2A64	0x2044    MOVS	R0, #68
0x2A66	0xF7FFF987  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 922 :: 		for ( i = 0; i < ucDataLength; i++ ) {        // Read data
; i start address is: 24 (R6)
0x2A6A	0x2600    MOVS	R6, #0
; ucDataLength end address is: 20 (R5)
; i end address is: 24 (R6)
L_vSPIRead162:
; i start address is: 24 (R6)
; ucDataLength start address is: 20 (R5)
0x2A6C	0x42AE    CMP	R6, R5
0x2A6E	0xD20A    BCS	L_vSPIRead163
;driverrf4463pro.c, 923 :: 		spi_read_buf[ i ] = ucRF4463SPIByte( 0x00 );             // 0x00
0x2A70	0x4A09    LDR	R2, [PC, #36]
0x2A72	0x1992    ADDS	R2, R2, R6
0x2A74	0x9201    STR	R2, [SP, #4]
0x2A76	0x2000    MOVS	R0, #0
0x2A78	0xF7FFF97E  BL	_ucRF4463SPIByte+0
0x2A7C	0x9A01    LDR	R2, [SP, #4]
0x2A7E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 922 :: 		for ( i = 0; i < ucDataLength; i++ ) {        // Read data
0x2A80	0x3601    ADDS	R6, #1
0x2A82	0xB2F6    UXTB	R6, R6
;driverrf4463pro.c, 924 :: 		}
; ucDataLength end address is: 20 (R5)
; i end address is: 24 (R6)
0x2A84	0xE7F2    B	L_vSPIRead162
L_vSPIRead163:
;driverrf4463pro.c, 925 :: 		nSEL = 1;
0x2A86	0x4C03    LDR	R4, [PC, #12]
0x2A88	0x6822    LDR	R2, [R4, #0]
0x2A8A	0x2308    MOVS	R3, #8
0x2A8C	0x431A    ORRS	R2, R3
0x2A8E	0x6022    STR	R2, [R4, #0]
;driverrf4463pro.c, 926 :: 		}
L_end_vSPIRead:
0x2A90	0xB002    ADD	SP, SP, #8
0x2A92	0xBD00    POP	(R15)
0x2A94	0x00145000  	GPIOA_ODRbits+0
0x2A98	0x232F2000  	_spi_read_buf+0
; end of _vSPIRead
_vRF4463PartInfo:
;driverrf4463pro.c, 493 :: 		void vRF4463PartInfo( void ) {  // Solicitud totalmente operativa
0x4AFC	0xB500    PUSH	(R14)
0x4AFE	0xB083    SUB	SP, SP, #12
;driverrf4463pro.c, 496 :: 		p[ 0 ] = PART_INFO;
0x4B00	0x4669    MOV	R1, SP
0x4B02	0x2001    MOVS	R0, #1
0x4B04	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 497 :: 		vSPIWrite( 1, p );
0x4B06	0x2001    MOVS	R0, #1
0x4B08	0xF7FEF908  BL	_vSPIWrite+0
;driverrf4463pro.c, 498 :: 		vSPIRead( 9, PART_INFO );
0x4B0C	0x2101    MOVS	R1, #1
0x4B0E	0x2009    MOVS	R0, #9
0x4B10	0xF7FDFF86  BL	_vSPIRead+0
;driverrf4463pro.c, 499 :: 		}
L_end_vRF4463PartInfo:
0x4B14	0xB003    ADD	SP, SP, #12
0x4B16	0xBD00    POP	(R15)
; end of _vRF4463PartInfo
_UART1_Write_Text:
;__Lib_UART_G0xx_1234.c, 448 :: 		
; uart_text start address is: 0 (R0)
0x4AEC	0xB500    PUSH	(R14)
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_G0xx_1234.c, 450 :: 		
0x4AEE	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x4AF0	0x4801    LDR	R0, [PC, #4]
0x4AF2	0xF7FDFFD3  BL	__Lib_UART_G0xx_1234_UARTx_Write_Text+0
;__Lib_UART_G0xx_1234.c, 451 :: 		
L_end_UART1_Write_Text:
0x4AF6	0xBD00    POP	(R15)
0x4AF8	0x38004001  	USART1_CR1+0
; end of _UART1_Write_Text
__Lib_UART_G0xx_1234_UARTx_Write_Text:
;__Lib_UART_G0xx_1234.c, 127 :: 		
; uart_text start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x2A9C	0xB500    PUSH	(R14)
; uart_text end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_G0xx_1234.c, 130 :: 		
; counter start address is: 24 (R6)
0x2A9E	0x2600    MOVS	R6, #0
;__Lib_UART_G0xx_1234.c, 133 :: 		
0x2AA0	0x780A    LDRB	R2, [R1, #0]
; uartData start address is: 12 (R3)
0x2AA2	0xB2D3    UXTB	R3, R2
; uartBase end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; uartData end address is: 12 (R3)
; counter end address is: 24 (R6)
0x2AA4	0x4605    MOV	R5, R0
0x2AA6	0xB2D8    UXTB	R0, R3
0x2AA8	0x460C    MOV	R4, R1
;__Lib_UART_G0xx_1234.c, 135 :: 		
L___Lib_UART_G0xx_1234_UARTx_Write_Text11:
; uartData start address is: 0 (R0)
; uartBase start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; uartBase start address is: 20 (R5)
; uartBase end address is: 20 (R5)
0x2AAA	0x2800    CMP	R0, #0
0x2AAC	0xD00A    BEQ	L___Lib_UART_G0xx_1234_UARTx_Write_Text12
; uart_text end address is: 16 (R4)
; uartBase end address is: 20 (R5)
;__Lib_UART_G0xx_1234.c, 137 :: 		
; uartBase start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x2AAE	0xB2C1    UXTB	R1, R0
; uartData end address is: 0 (R0)
0x2AB0	0x4628    MOV	R0, R5
0x2AB2	0xF7FFFD1D  BL	__Lib_UART_G0xx_1234_UARTx_Write+0
;__Lib_UART_G0xx_1234.c, 138 :: 		
0x2AB6	0x1C72    ADDS	R2, R6, #1
0x2AB8	0xB2D2    UXTB	R2, R2
0x2ABA	0xB2D6    UXTB	R6, R2
0x2ABC	0x18A2    ADDS	R2, R4, R2
0x2ABE	0x7812    LDRB	R2, [R2, #0]
; uartData start address is: 0 (R0)
0x2AC0	0xB2D0    UXTB	R0, R2
;__Lib_UART_G0xx_1234.c, 139 :: 		
; uart_text end address is: 16 (R4)
; uartBase end address is: 20 (R5)
; counter end address is: 24 (R6)
; uartData end address is: 0 (R0)
0x2AC2	0xE7F2    B	L___Lib_UART_G0xx_1234_UARTx_Write_Text11
L___Lib_UART_G0xx_1234_UARTx_Write_Text12:
;__Lib_UART_G0xx_1234.c, 140 :: 		
L_end_UARTx_Write_Text:
0x2AC4	0xBD00    POP	(R15)
; end of __Lib_UART_G0xx_1234_UARTx_Write_Text
__Lib_UART_G0xx_1234_UARTx_Write:
;__Lib_UART_G0xx_1234.c, 113 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x24F0	0xB500    PUSH	(R14)
0x24F2	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x24F4	0x9100    STR	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x24F6	0x4601    MOV	R1, R0
0x24F8	0x9800    LDR	R0, [SP, #0]
0x24FA	0xB280    UXTH	R0, R0
;__Lib_UART_G0xx_1234.c, 116 :: 		
L___Lib_UART_G0xx_1234_UARTx_Write9:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x24FC	0x460A    MOV	R2, R1
0x24FE	0x321C    ADDS	R2, #28
0x2500	0x6813    LDR	R3, [R2, #0]
0x2502	0x2280    MOVS	R2, #128
0x2504	0x401A    ANDS	R2, R3
0x2506	0x09D2    LSRS	R2, R2, #7
0x2508	0x2A00    CMP	R2, #0
0x250A	0xD100    BNE	L___Lib_UART_G0xx_1234_UARTx_Write10
0x250C	0xE7F6    B	L___Lib_UART_G0xx_1234_UARTx_Write9
L___Lib_UART_G0xx_1234_UARTx_Write10:
;__Lib_UART_G0xx_1234.c, 119 :: 		
0x250E	0x460A    MOV	R2, R1
0x2510	0x3228    ADDS	R2, #40
; uartBase end address is: 4 (R1)
0x2512	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_G0xx_1234.c, 120 :: 		
L_end_UARTx_Write:
0x2514	0xB001    ADD	SP, SP, #4
0x2516	0xBD00    POP	(R15)
; end of __Lib_UART_G0xx_1234_UARTx_Write
_vUSARTReceivedFromUSART1:
;uarthandler.c, 551 :: 		void vUSARTReceivedFromUSART1 ( ) {
0x4B18	0xB500    PUSH	(R14)
;uarthandler.c, 553 :: 		vUSARTCleanBuffer( ucUSARTActiveBuffer1, ulUSARTActiveBuffer1BytesReceived ); // borra todo el buffer
0x4B1A	0x4810    LDR	R0, [PC, #64]
0x4B1C	0x6800    LDR	R0, [R0, #0]
0x4B1E	0xB281    UXTH	R1, R0
0x4B20	0x480F    LDR	R0, [PC, #60]
0x4B22	0xF7FEF923  BL	_vUSARTCleanBuffer+0
;uarthandler.c, 554 :: 		vUSARTStartMEMtoMEM( ucUSART1RXBuffer, ucUSARTActiveBuffer1, ulUSART1ByteReceived ); // copia el buffer de entrada
0x4B26	0x480F    LDR	R0, [PC, #60]
0x4B28	0x6800    LDR	R0, [R0, #0]
0x4B2A	0x4602    MOV	R2, R0
0x4B2C	0x490C    LDR	R1, [PC, #48]
0x4B2E	0x480E    LDR	R0, [PC, #56]
0x4B30	0xF7FEF920  BL	_vUSARTStartMEMtoMEM+0
;uarthandler.c, 555 :: 		vUSARTCleanBuffer( ucUSART1RXBuffer, ulUSART1ByteReceived );          // lo limpia
0x4B34	0x480B    LDR	R0, [PC, #44]
0x4B36	0x6800    LDR	R0, [R0, #0]
0x4B38	0xB281    UXTH	R1, R0
0x4B3A	0x480B    LDR	R0, [PC, #44]
0x4B3C	0xF7FEF916  BL	_vUSARTCleanBuffer+0
;uarthandler.c, 556 :: 		ulUSARTActiveBuffer1BytesReceived = ulUSART1ByteReceived;             // le pasa el valor
0x4B40	0x4808    LDR	R0, [PC, #32]
0x4B42	0x6801    LDR	R1, [R0, #0]
0x4B44	0x4805    LDR	R0, [PC, #20]
0x4B46	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 557 :: 		ulUSART1ByteReceived = 0;                                             // pone a cero el contador
0x4B48	0x2100    MOVS	R1, #0
0x4B4A	0x4806    LDR	R0, [PC, #24]
0x4B4C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 558 :: 		fUSART1Buffer = CLEAR_TO_WRITE;                                       // indica que esta limpio
0x4B4E	0x2100    MOVS	R1, #0
0x4B50	0x4806    LDR	R0, [PC, #24]
0x4B52	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 559 :: 		vRF4463MainCommandProcessor( ucUSARTActiveBuffer1 );
0x4B54	0x4802    LDR	R0, [PC, #8]
0x4B56	0xF7FEF911  BL	_vRF4463MainCommandProcessor+0
;uarthandler.c, 560 :: 		}
L_end_vUSARTReceivedFromUSART1:
0x4B5A	0xBD00    POP	(R15)
0x4B5C	0x130C2000  	_ulUSARTActiveBuffer1BytesReceived+0
0x4B60	0x03092000  	_ucUSARTActiveBuffer1+0
0x4B64	0x23102000  	_ulUSART1ByteReceived+0
0x4B68	0x13102000  	_ucUSART1RXBuffer+0
0x4B6C	0x23142000  	_fUSART1Buffer+0
; end of _vUSARTReceivedFromUSART1
_vUSARTCleanBuffer:
;uarthandler.c, 544 :: 		void vUSARTCleanBuffer ( unsigned char *ucBuffer, unsigned int uiCnt ) {
; uiCnt start address is: 4 (R1)
; ucBuffer start address is: 0 (R0)
0x2D6C	0xB500    PUSH	(R14)
; uiCnt end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
; uiCnt start address is: 4 (R1)
;uarthandler.c, 546 :: 		vUSARTStartMEMtoMEMZero( ucBuffer, uiCnt );
; uiCnt end address is: 4 (R1)
; ucBuffer end address is: 0 (R0)
0x2D6E	0xF7FFF92F  BL	_vUSARTStartMEMtoMEMZero+0
;uarthandler.c, 547 :: 		}
L_end_vUSARTCleanBuffer:
0x2D72	0xBD00    POP	(R15)
; end of _vUSARTCleanBuffer
_vUSARTStartMEMtoMEMZero:
;uarthandler.c, 253 :: 		unsigned char vUSARTStartMEMtoMEMZero ( unsigned long *pcBufferDestination, unsigned long ulSizeInBytes ) {
0x1FD0	0xB081    SUB	SP, SP, #4
;uarthandler.c, 292 :: 		}
L_end_vUSARTStartMEMtoMEMZero:
0x1FD2	0xB001    ADD	SP, SP, #4
0x1FD4	0x4770    BX	LR
; end of _vUSARTStartMEMtoMEMZero
_vUSARTStartMEMtoMEM:
;uarthandler.c, 343 :: 		unsigned char vUSARTStartMEMtoMEM ( unsigned long *pcBufferOrigin, unsigned long *pcBufferDestination, unsigned long ulSizeInBytes ) {
0x2D74	0xB081    SUB	SP, SP, #4
;uarthandler.c, 382 :: 		}
L_end_vUSARTStartMEMtoMEM:
0x2D76	0xB001    ADD	SP, SP, #4
0x2D78	0x4770    BX	LR
; end of _vUSARTStartMEMtoMEM
_vRF4463MainCommandProcessor:
;DriverRF4463PROMain.c, 151 :: 		void vRF4463MainCommandProcessor ( unsigned char *ucBuffer ) {
; ucBuffer start address is: 0 (R0)
0x2D7C	0xB500    PUSH	(R14)
0x2D7E	0xB0B0    SUB	SP, SP, #192
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
;DriverRF4463PROMain.c, 152 :: 		unsigned char ucCommand [ 32 ] = { 0x00 };
0x2D80	0x261C    MOVS	R6, #28
0x2D82	0x446E    ADD	R6, SP, R6
0x2D84	0x2560    MOVS	R5, #96
0x2D86	0x19AD    ADDS	R5, R5, R6
0x2D88	0x4FAA    LDR	R7, [PC, #680]
0x2D8A	0xF001FF7D  BL	___CC2DW+0
;DriverRF4463PROMain.c, 154 :: 		unsigned char ucLongArgument[ 64 ] = { 0x00 };     // Espera argumentos de hasta 11 bytes
;DriverRF4463PROMain.c, 155 :: 		unsigned char ucCounterBuffer = 0;
; ucCounterBuffer start address is: 12 (R3)
0x2D8E	0x2300    MOVS	R3, #0
;DriverRF4463PROMain.c, 156 :: 		unsigned char ucCounterCommand = 0;
; ucCounterCommand start address is: 16 (R4)
0x2D90	0x2400    MOVS	R4, #0
;DriverRF4463PROMain.c, 157 :: 		unsigned char ucCounterLongArgument = 0;
; ucCounterLongArgument start address is: 20 (R5)
0x2D92	0x9400    STR	R4, [SP, #0]
0x2D94	0x2500    MOVS	R5, #0
0x2D96	0x9C00    LDR	R4, [SP, #0]
0x2D98	0xB2E4    UXTB	R4, R4
;DriverRF4463PROMain.c, 158 :: 		unsigned char ucTempChecksum = 0;
;DriverRF4463PROMain.c, 160 :: 		unsigned char ucTXT [ 64 ] = { 0x00 };             // string de conversiones temporales
0x2D9A	0x9500    STR	R5, [SP, #0]
0x2D9C	0x9401    STR	R4, [SP, #4]
0x2D9E	0x267C    MOVS	R6, #124
0x2DA0	0x446E    ADD	R6, SP, R6
0x2DA2	0x2540    MOVS	R5, #64
0x2DA4	0x19AD    ADDS	R5, R5, R6
0x2DA6	0x4FA4    LDR	R7, [PC, #656]
0x2DA8	0xF001FF6E  BL	___CC2DW+0
0x2DAC	0x9C01    LDR	R4, [SP, #4]
0x2DAE	0xB2E4    UXTB	R4, R4
0x2DB0	0x9D00    LDR	R5, [SP, #0]
0x2DB2	0xB2ED    UXTB	R5, R5
;DriverRF4463PROMain.c, 162 :: 		ulArgument = 0;
0x2DB4	0x2200    MOVS	R2, #0
0x2DB6	0x49A1    LDR	R1, [PC, #644]
0x2DB8	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 165 :: 		if ( ucBuffer[ 0 ] > '@' && ucBuffer[ 0 ] <= 'z' ) {
0x2DBA	0x7801    LDRB	R1, [R0, #0]
0x2DBC	0x2940    CMP	R1, #64
0x2DBE	0xD932    BLS	L__vRF4463MainCommandProcessor464
0x2DC0	0x7801    LDRB	R1, [R0, #0]
0x2DC2	0x297A    CMP	R1, #122
0x2DC4	0xD831    BHI	L__vRF4463MainCommandProcessor465
L__vRF4463MainCommandProcessor430:
;DriverRF4463PROMain.c, 167 :: 		while ( ucBuffer[ ucCounterBuffer ] != '|' && ucCounterCommand < 32 ) {      // primer token
0x2DC6	0xB2EA    UXTB	R2, R5
; ucCounterBuffer end address is: 12 (R3)
; ucBuffer end address is: 0 (R0)
; ucCounterLongArgument end address is: 20 (R5)
0x2DC8	0x4605    MOV	R5, R0
L_vRF4463MainCommandProcessor227:
; ucCounterCommand end address is: 16 (R4)
; ucCounterLongArgument start address is: 8 (R2)
; ucCounterCommand start address is: 16 (R4)
; ucCounterBuffer start address is: 12 (R3)
; ucBuffer start address is: 20 (R5)
0x2DCA	0x18E9    ADDS	R1, R5, R3
0x2DCC	0x7809    LDRB	R1, [R1, #0]
0x2DCE	0x297C    CMP	R1, #124
0x2DD0	0xD011    BEQ	L__vRF4463MainCommandProcessor432
0x2DD2	0x2C20    CMP	R4, #32
0x2DD4	0xD20F    BCS	L__vRF4463MainCommandProcessor431
L__vRF4463MainCommandProcessor429:
;DriverRF4463PROMain.c, 168 :: 		ucCommand[ ucCounterCommand++ ] = toupper( ucBuffer[ ucCounterBuffer++ ] );
0x2DD6	0x211C    MOVS	R1, #28
0x2DD8	0x4469    ADD	R1, SP, R1
0x2DDA	0x1909    ADDS	R1, R1, R4
0x2DDC	0x912F    STR	R1, [SP, #188]
0x2DDE	0x18E9    ADDS	R1, R5, R3
0x2DE0	0x7809    LDRB	R1, [R1, #0]
0x2DE2	0xB2C8    UXTB	R0, R1
0x2DE4	0xF7FFF88A  BL	_toupper+0
0x2DE8	0x992F    LDR	R1, [SP, #188]
0x2DEA	0x7008    STRB	R0, [R1, #0]
0x2DEC	0x3401    ADDS	R4, #1
0x2DEE	0xB2E4    UXTB	R4, R4
0x2DF0	0x3301    ADDS	R3, #1
0x2DF2	0xB2DB    UXTB	R3, R3
;DriverRF4463PROMain.c, 169 :: 		}
; ucCounterCommand end address is: 16 (R4)
0x2DF4	0xE7E9    B	L_vRF4463MainCommandProcessor227
;DriverRF4463PROMain.c, 167 :: 		while ( ucBuffer[ ucCounterBuffer ] != '|' && ucCounterCommand < 32 ) {      // primer token
L__vRF4463MainCommandProcessor432:
L__vRF4463MainCommandProcessor431:
;DriverRF4463PROMain.c, 171 :: 		ucCounterBuffer++;                                                           // evita el Token
0x2DF6	0x1C5C    ADDS	R4, R3, #1
0x2DF8	0xB2E4    UXTB	R4, R4
; ucCounterBuffer end address is: 12 (R3)
; ucCounterBuffer start address is: 16 (R4)
; ucCounterLongArgument end address is: 8 (R2)
; ucBuffer end address is: 20 (R5)
; ucCounterBuffer end address is: 16 (R4)
0x2DFA	0xB2D3    UXTB	R3, R2
0x2DFC	0x4628    MOV	R0, R5
;DriverRF4463PROMain.c, 173 :: 		while ( ucBuffer[ ucCounterBuffer ] != CHR_CR && ucCounterLongArgument < 64 ) {   // segundo token
L_vRF4463MainCommandProcessor231:
; ucCounterBuffer start address is: 16 (R4)
; ucBuffer start address is: 0 (R0)
; ucCounterLongArgument start address is: 12 (R3)
0x2DFE	0x1901    ADDS	R1, R0, R4
0x2E00	0x7809    LDRB	R1, [R1, #0]
0x2E02	0x290D    CMP	R1, #13
0x2E04	0xD00C    BEQ	L__vRF4463MainCommandProcessor434
0x2E06	0x2B40    CMP	R3, #64
0x2E08	0xD20A    BCS	L__vRF4463MainCommandProcessor433
L__vRF4463MainCommandProcessor428:
;DriverRF4463PROMain.c, 174 :: 		ucLongArgument[ ucCounterLongArgument ] = ucBuffer[ ucCounterBuffer ] ;
0x2E0A	0x213C    MOVS	R1, #60
0x2E0C	0x4469    ADD	R1, SP, R1
0x2E0E	0x18CA    ADDS	R2, R1, R3
0x2E10	0x1901    ADDS	R1, R0, R4
0x2E12	0x7809    LDRB	R1, [R1, #0]
0x2E14	0x7011    STRB	R1, [R2, #0]
;DriverRF4463PROMain.c, 175 :: 		ucCounterBuffer++;
0x2E16	0x3401    ADDS	R4, #1
0x2E18	0xB2E4    UXTB	R4, R4
;DriverRF4463PROMain.c, 176 :: 		ucCounterLongArgument++;
0x2E1A	0x3301    ADDS	R3, #1
0x2E1C	0xB2DB    UXTB	R3, R3
;DriverRF4463PROMain.c, 177 :: 		}
; ucCounterBuffer end address is: 16 (R4)
0x2E1E	0xE7EE    B	L_vRF4463MainCommandProcessor231
;DriverRF4463PROMain.c, 173 :: 		while ( ucBuffer[ ucCounterBuffer ] != CHR_CR && ucCounterLongArgument < 64 ) {   // segundo token
L__vRF4463MainCommandProcessor434:
L__vRF4463MainCommandProcessor433:
;DriverRF4463PROMain.c, 165 :: 		if ( ucBuffer[ 0 ] > '@' && ucBuffer[ 0 ] <= 'z' ) {
0x2E20	0x4606    MOV	R6, R0
; ucCounterLongArgument end address is: 12 (R3)
0x2E22	0xB2DD    UXTB	R5, R3
0x2E24	0xE000    B	L__vRF4463MainCommandProcessor436
; ucBuffer end address is: 0 (R0)
L__vRF4463MainCommandProcessor464:
0x2E26	0x4606    MOV	R6, R0
L__vRF4463MainCommandProcessor436:
; ucCounterLongArgument start address is: 20 (R5)
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
0x2E28	0xE000    B	L__vRF4463MainCommandProcessor435
L__vRF4463MainCommandProcessor465:
0x2E2A	0x4606    MOV	R6, R0
L__vRF4463MainCommandProcessor435:
;DriverRF4463PROMain.c, 182 :: 		if ( memcmp( CMD_RADIO_POWER_SET, ucCommand, sizeof( CMD_RADIO_POWER_SET ) ) == 0x00 ) {
; ucCounterLongArgument start address is: 20 (R5)
; ucBuffer start address is: 24 (R6)
0x2E2C	0x211C    MOVS	R1, #28
0x2E2E	0x4469    ADD	R1, SP, R1
0x2E30	0x220A    MOVS	R2, #10
0x2E32	0x4883    LDR	R0, [PC, #524]
0x2E34	0xF7FFF870  BL	_memcmp+0
0x2E38	0x2800    CMP	R0, #0
0x2E3A	0xD124    BNE	L_vRF4463MainCommandProcessor235
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 183 :: 		ulArgument = StrToShort( ucLongArgument );
0x2E3C	0x213C    MOVS	R1, #60
0x2E3E	0x4469    ADD	R1, SP, R1
0x2E40	0x4608    MOV	R0, R1
0x2E42	0xF7FFF8FD  BL	_StrToShort+0
0x2E46	0x497D    LDR	R1, [PC, #500]
0x2E48	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 185 :: 		if ( ulArgument > 0 && ulArgument <= 127 ) {
0x2E4A	0x6809    LDR	R1, [R1, #0]
0x2E4C	0x2900    CMP	R1, #0
0x2E4E	0xD911    BLS	L__vRF4463MainCommandProcessor438
0x2E50	0x497A    LDR	R1, [PC, #488]
0x2E52	0x6809    LDR	R1, [R1, #0]
0x2E54	0x297F    CMP	R1, #127
0x2E56	0xD80D    BHI	L__vRF4463MainCommandProcessor437
L__vRF4463MainCommandProcessor427:
;DriverRF4463PROMain.c, 186 :: 		ucRF4463Power = ulArgument;
0x2E58	0x4978    LDR	R1, [PC, #480]
0x2E5A	0x680A    LDR	R2, [R1, #0]
0x2E5C	0x4979    LDR	R1, [PC, #484]
0x2E5E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 187 :: 		vRF4463MainApplyChanges();
0x2E60	0xF7FFF8C8  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 188 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2E64	0x4878    LDR	R0, [PC, #480]
0x2E66	0xF7FDFD11  BL	_strlen+0
0x2E6A	0xB201    SXTH	R1, R0
0x2E6C	0x4876    LDR	R0, [PC, #472]
0x2E6E	0xF7FFF8C9  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 189 :: 		}
0x2E72	0xE006    B	L_vRF4463MainCommandProcessor239
;DriverRF4463PROMain.c, 185 :: 		if ( ulArgument > 0 && ulArgument <= 127 ) {
L__vRF4463MainCommandProcessor438:
L__vRF4463MainCommandProcessor437:
;DriverRF4463PROMain.c, 191 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x2E74	0x4875    LDR	R0, [PC, #468]
0x2E76	0xF7FDFD09  BL	_strlen+0
0x2E7A	0xB201    SXTH	R1, R0
0x2E7C	0x4873    LDR	R0, [PC, #460]
0x2E7E	0xF7FFF8C1  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 192 :: 		}
L_vRF4463MainCommandProcessor239:
;DriverRF4463PROMain.c, 193 :: 		}
0x2E82	0xF000FE02  BL	L_vRF4463MainCommandProcessor240
L_vRF4463MainCommandProcessor235:
;DriverRF4463PROMain.c, 197 :: 		else if ( memcmp( CMD_RADIO_BAND_SET, ucCommand, sizeof( CMD_RADIO_BAND_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument start address is: 20 (R5)
0x2E86	0x211C    MOVS	R1, #28
0x2E88	0x4469    ADD	R1, SP, R1
0x2E8A	0x2209    MOVS	R2, #9
0x2E8C	0x4870    LDR	R0, [PC, #448]
0x2E8E	0xF7FFF843  BL	_memcmp+0
0x2E92	0x2800    CMP	R0, #0
0x2E94	0xD13C    BNE	L_vRF4463MainCommandProcessor241
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 198 :: 		ulArgument = StrToInt( ucLongArgument );
0x2E96	0x213C    MOVS	R1, #60
0x2E98	0x4469    ADD	R1, SP, R1
0x2E9A	0x4608    MOV	R0, R1
0x2E9C	0xF7FFF952  BL	_StrToInt+0
0x2EA0	0x4966    LDR	R1, [PC, #408]
0x2EA2	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 200 :: 		if ( ulArgument == 433 || ulArgument == 868 || ulArgument == 915 ) {
0x2EA4	0x680A    LDR	R2, [R1, #0]
0x2EA6	0x21FF    MOVS	R1, #255
0x2EA8	0x31B2    ADDS	R1, #178
0x2EAA	0x428A    CMP	R2, R1
0x2EAC	0xD00A    BEQ	L__vRF4463MainCommandProcessor441
0x2EAE	0x4963    LDR	R1, [PC, #396]
0x2EB0	0x680A    LDR	R2, [R1, #0]
0x2EB2	0x4968    LDR	R1, [PC, #416]
0x2EB4	0x428A    CMP	R2, R1
0x2EB6	0xD005    BEQ	L__vRF4463MainCommandProcessor440
0x2EB8	0x4960    LDR	R1, [PC, #384]
0x2EBA	0x680A    LDR	R2, [R1, #0]
0x2EBC	0x4966    LDR	R1, [PC, #408]
0x2EBE	0x428A    CMP	R2, R1
0x2EC0	0xD000    BEQ	L__vRF4463MainCommandProcessor439
0x2EC2	0xE01C    B	L_vRF4463MainCommandProcessor244
L__vRF4463MainCommandProcessor441:
L__vRF4463MainCommandProcessor440:
L__vRF4463MainCommandProcessor439:
;DriverRF4463PROMain.c, 201 :: 		ucRF4463Freq3 = ucLongArgument[ 0 ] - 48;
0x2EC4	0x233C    MOVS	R3, #60
0x2EC6	0x446B    ADD	R3, SP, R3
0x2EC8	0x7819    LDRB	R1, [R3, #0]
0x2ECA	0x460A    MOV	R2, R1
0x2ECC	0x3A30    SUBS	R2, #48
0x2ECE	0x4963    LDR	R1, [PC, #396]
0x2ED0	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 202 :: 		ucRF4463Freq2 = ucLongArgument[ 1 ] - 48;
0x2ED2	0x1C59    ADDS	R1, R3, #1
0x2ED4	0x7809    LDRB	R1, [R1, #0]
0x2ED6	0x460A    MOV	R2, R1
0x2ED8	0x3A30    SUBS	R2, #48
0x2EDA	0x4961    LDR	R1, [PC, #388]
0x2EDC	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 203 :: 		ucRF4463Freq1 = ucLongArgument[ 2 ] - 48;
0x2EDE	0x1C99    ADDS	R1, R3, #2
0x2EE0	0x7809    LDRB	R1, [R1, #0]
0x2EE2	0x460A    MOV	R2, R1
0x2EE4	0x3A30    SUBS	R2, #48
0x2EE6	0x495F    LDR	R1, [PC, #380]
0x2EE8	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 204 :: 		vRF4463MainApplyChanges();
0x2EEA	0xF7FFF883  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 205 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2EEE	0x4856    LDR	R0, [PC, #344]
0x2EF0	0xF7FDFCCC  BL	_strlen+0
0x2EF4	0xB201    SXTH	R1, R0
0x2EF6	0x4854    LDR	R0, [PC, #336]
0x2EF8	0xF7FFF884  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 206 :: 		}
0x2EFC	0xE006    B	L_vRF4463MainCommandProcessor245
L_vRF4463MainCommandProcessor244:
;DriverRF4463PROMain.c, 208 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x2EFE	0x4853    LDR	R0, [PC, #332]
0x2F00	0xF7FDFCC4  BL	_strlen+0
0x2F04	0xB201    SXTH	R1, R0
0x2F06	0x4851    LDR	R0, [PC, #324]
0x2F08	0xF7FFF87C  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 209 :: 		}
L_vRF4463MainCommandProcessor245:
;DriverRF4463PROMain.c, 210 :: 		}
0x2F0C	0xF000FDBD  BL	L_vRF4463MainCommandProcessor246
L_vRF4463MainCommandProcessor241:
;DriverRF4463PROMain.c, 214 :: 		else if ( memcmp( CMD_RADIO_RATE_SET, ucCommand, sizeof( CMD_RADIO_RATE_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument start address is: 20 (R5)
0x2F10	0x211C    MOVS	R1, #28
0x2F12	0x4469    ADD	R1, SP, R1
0x2F14	0x2209    MOVS	R2, #9
0x2F16	0x4854    LDR	R0, [PC, #336]
0x2F18	0xF7FEFFFE  BL	_memcmp+0
0x2F1C	0x2800    CMP	R0, #0
0x2F1E	0xD000    BEQ	#0
0x2F20	0xE104    B	L_vRF4463MainCommandProcessor247
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 215 :: 		ulArgument = StrToLong( ucLongArgument );
0x2F22	0x213C    MOVS	R1, #60
0x2F24	0x4469    ADD	R1, SP, R1
0x2F26	0x4608    MOV	R0, R1
0x2F28	0xF7FFF810  BL	_StrToLong+0
0x2F2C	0x4943    LDR	R1, [PC, #268]
0x2F2E	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 217 :: 		switch ( ulArgument ) {
0x2F30	0xE0B6    B	L_vRF4463MainCommandProcessor248
;DriverRF4463PROMain.c, 218 :: 		case 500      : ucRF4463Rate = dr_500;
L_vRF4463MainCommandProcessor250:
0x2F32	0x220A    MOVS	R2, #10
0x2F34	0x494D    LDR	R1, [PC, #308]
0x2F36	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 219 :: 		vRF4463MainApplyChanges();
0x2F38	0xF7FFF85C  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 220 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2F3C	0x4842    LDR	R0, [PC, #264]
0x2F3E	0xF7FDFCA5  BL	_strlen+0
0x2F42	0xB201    SXTH	R1, R0
0x2F44	0x4840    LDR	R0, [PC, #256]
0x2F46	0xF7FFF85D  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 221 :: 		break;
0x2F4A	0xE0ED    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 222 :: 		case 1200     : ucRF4463Rate = dr_1p2;
L_vRF4463MainCommandProcessor251:
0x2F4C	0x2200    MOVS	R2, #0
0x2F4E	0x4947    LDR	R1, [PC, #284]
0x2F50	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 223 :: 		vRF4463MainApplyChanges();
0x2F52	0xF7FFF84F  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 224 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2F56	0x483C    LDR	R0, [PC, #240]
0x2F58	0xF7FDFC98  BL	_strlen+0
0x2F5C	0xB201    SXTH	R1, R0
0x2F5E	0x483A    LDR	R0, [PC, #232]
0x2F60	0xF7FFF850  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 225 :: 		break;
0x2F64	0xE0E0    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 226 :: 		case 2400     : ucRF4463Rate = dr_2p4;
L_vRF4463MainCommandProcessor252:
0x2F66	0x2201    MOVS	R2, #1
0x2F68	0x4940    LDR	R1, [PC, #256]
0x2F6A	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 227 :: 		vRF4463MainApplyChanges();
0x2F6C	0xF7FFF842  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 228 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2F70	0x4835    LDR	R0, [PC, #212]
0x2F72	0xF7FDFC8B  BL	_strlen+0
0x2F76	0xB201    SXTH	R1, R0
0x2F78	0x4833    LDR	R0, [PC, #204]
0x2F7A	0xF7FFF843  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 229 :: 		break;
0x2F7E	0xE0D3    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 230 :: 		case 4800     : ucRF4463Rate = dr_4p8;
L_vRF4463MainCommandProcessor253:
0x2F80	0x2202    MOVS	R2, #2
0x2F82	0x493A    LDR	R1, [PC, #232]
0x2F84	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 231 :: 		vRF4463MainApplyChanges();
0x2F86	0xF7FFF835  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 232 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2F8A	0x482F    LDR	R0, [PC, #188]
0x2F8C	0xF7FDFC7E  BL	_strlen+0
0x2F90	0xB201    SXTH	R1, R0
0x2F92	0x482D    LDR	R0, [PC, #180]
0x2F94	0xF7FFF836  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 233 :: 		break;
0x2F98	0xE0C6    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 234 :: 		case 9600     : ucRF4463Rate = dr_9p6;
L_vRF4463MainCommandProcessor254:
0x2F9A	0x2203    MOVS	R2, #3
0x2F9C	0x4933    LDR	R1, [PC, #204]
0x2F9E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 235 :: 		vRF4463MainApplyChanges();
0x2FA0	0xF7FFF828  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 236 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2FA4	0x4828    LDR	R0, [PC, #160]
0x2FA6	0xF7FDFC71  BL	_strlen+0
0x2FAA	0xB201    SXTH	R1, R0
0x2FAC	0x4826    LDR	R0, [PC, #152]
0x2FAE	0xF7FFF829  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 237 :: 		break;
0x2FB2	0xE0B9    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 238 :: 		case 19200    : ucRF4463Rate = dr_19p2;
L_vRF4463MainCommandProcessor255:
0x2FB4	0x2204    MOVS	R2, #4
0x2FB6	0x492D    LDR	R1, [PC, #180]
0x2FB8	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 239 :: 		vRF4463MainApplyChanges();
0x2FBA	0xF7FFF81B  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 240 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2FBE	0x4822    LDR	R0, [PC, #136]
0x2FC0	0xF7FDFC64  BL	_strlen+0
0x2FC4	0xB201    SXTH	R1, R0
0x2FC6	0x4820    LDR	R0, [PC, #128]
0x2FC8	0xF7FFF81C  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 241 :: 		break;
0x2FCC	0xE0AC    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 242 :: 		case 38400    : ucRF4463Rate = dr_38p4;
L_vRF4463MainCommandProcessor256:
0x2FCE	0x2205    MOVS	R2, #5
0x2FD0	0x4926    LDR	R1, [PC, #152]
0x2FD2	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 243 :: 		vRF4463MainApplyChanges();
0x2FD4	0xF7FFF80E  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 244 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2FD8	0x481B    LDR	R0, [PC, #108]
0x2FDA	0xF7FDFC57  BL	_strlen+0
0x2FDE	0xB201    SXTH	R1, R0
0x2FE0	0x4819    LDR	R0, [PC, #100]
0x2FE2	0xF7FFF80F  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 245 :: 		break;
0x2FE6	0xE09F    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 246 :: 		case 76800    : ucRF4463Rate = dr_76p8;
L_vRF4463MainCommandProcessor257:
0x2FE8	0x2206    MOVS	R2, #6
0x2FEA	0x4920    LDR	R1, [PC, #128]
0x2FEC	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 247 :: 		vRF4463MainApplyChanges();
0x2FEE	0xF7FFF801  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 248 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x2FF2	0x4815    LDR	R0, [PC, #84]
0x2FF4	0xF7FDFC4A  BL	_strlen+0
0x2FF8	0xB201    SXTH	R1, R0
0x2FFA	0x4813    LDR	R0, [PC, #76]
0x2FFC	0xF7FFF802  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 249 :: 		break;
0x3000	0xE092    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 250 :: 		case 115200   : ucRF4463Rate = dr_115p2;
L_vRF4463MainCommandProcessor258:
0x3002	0x2207    MOVS	R2, #7
0x3004	0x4919    LDR	R1, [PC, #100]
0x3006	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 251 :: 		vRF4463MainApplyChanges();
0x3008	0xF7FEFFF4  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 252 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x300C	0x480E    LDR	R0, [PC, #56]
0x300E	0xF7FDFC3D  BL	_strlen+0
0x3012	0xB201    SXTH	R1, R0
0x3014	0x480C    LDR	R0, [PC, #48]
0x3016	0xF7FEFFF5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 253 :: 		break;
0x301A	0xE085    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 254 :: 		case 256000   : ucRF4463Rate = dr_256k;
L_vRF4463MainCommandProcessor259:
0x301C	0x2208    MOVS	R2, #8
0x301E	0x4913    LDR	R1, [PC, #76]
0x3020	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 255 :: 		vRF4463MainApplyChanges();
0x3022	0xF7FEFFE7  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 256 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3026	0x4808    LDR	R0, [PC, #32]
0x3028	0xF7FDFC30  BL	_strlen+0
0x302C	0xB201    SXTH	R1, R0
0x302E	0x4806    LDR	R0, [PC, #24]
0x3030	0xE01E    B	#60
0x3032	0xBF00    NOP
0x3034	0x76500000  	?ICSvRF4463MainCommandProcessor_ucCommand_L0+0
0x3038	0x76BC0000  	?ICSvRF4463MainCommandProcessor_ucTXT_L0+0
0x303C	0x23282000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x3040	0x00DE2000  	_CMD_RADIO_POWER_SET+0
0x3044	0x232E2000  	_ucRF4463Power+0
0x3048	0x00E82000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x304C	0x01102000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x3050	0x01302000  	_CMD_RADIO_BAND_SET+0
0x3054	0x03640000  	#868
0x3058	0x03930000  	#915
0x305C	0x130A2000  	_ucRF4463Freq3+0
0x3060	0x130B2000  	_ucRF4463Freq2+0
0x3064	0x23272000  	_ucRF4463Freq1+0
0x3068	0x01392000  	_CMD_RADIO_RATE_SET+0
0x306C	0x232C2000  	_ucRF4463Rate+0
0x3070	0xF7FEFFC8  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 257 :: 		break;
0x3074	0xE058    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 258 :: 		case 500000   : ucRF4463Rate = dr_500k;
L_vRF4463MainCommandProcessor260:
0x3076	0x2209    MOVS	R2, #9
0x3078	0x499C    LDR	R1, [PC, #624]
0x307A	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 259 :: 		vRF4463MainApplyChanges();
0x307C	0xF7FEFFBA  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 260 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3080	0x489B    LDR	R0, [PC, #620]
0x3082	0xF7FDFC03  BL	_strlen+0
0x3086	0xB201    SXTH	R1, R0
0x3088	0x4899    LDR	R0, [PC, #612]
0x308A	0xF7FEFFBB  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 261 :: 		break;
0x308E	0xE04B    B	L_vRF4463MainCommandProcessor249
;DriverRF4463PROMain.c, 262 :: 		default       : vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
L_vRF4463MainCommandProcessor261:
0x3090	0x4898    LDR	R0, [PC, #608]
0x3092	0xF7FDFBFB  BL	_strlen+0
0x3096	0xB201    SXTH	R1, R0
0x3098	0x4896    LDR	R0, [PC, #600]
0x309A	0xF7FEFFB3  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 263 :: 		}
0x309E	0xE043    B	L_vRF4463MainCommandProcessor249
L_vRF4463MainCommandProcessor248:
0x30A0	0x4995    LDR	R1, [PC, #596]
0x30A2	0x680A    LDR	R2, [R1, #0]
0x30A4	0x21FF    MOVS	R1, #255
0x30A6	0x31F5    ADDS	R1, #245
0x30A8	0x428A    CMP	R2, R1
0x30AA	0xD100    BNE	#0
0x30AC	0xE741    B	L_vRF4463MainCommandProcessor250
0x30AE	0x4992    LDR	R1, [PC, #584]
0x30B0	0x680A    LDR	R2, [R1, #0]
0x30B2	0x4992    LDR	R1, [PC, #584]
0x30B4	0x428A    CMP	R2, R1
0x30B6	0xD100    BNE	#0
0x30B8	0xE748    B	L_vRF4463MainCommandProcessor251
0x30BA	0x498F    LDR	R1, [PC, #572]
0x30BC	0x680A    LDR	R2, [R1, #0]
0x30BE	0x4990    LDR	R1, [PC, #576]
0x30C0	0x428A    CMP	R2, R1
0x30C2	0xD100    BNE	#0
0x30C4	0xE74F    B	L_vRF4463MainCommandProcessor252
0x30C6	0x498C    LDR	R1, [PC, #560]
0x30C8	0x680A    LDR	R2, [R1, #0]
0x30CA	0x498E    LDR	R1, [PC, #568]
0x30CC	0x428A    CMP	R2, R1
0x30CE	0xD100    BNE	#0
0x30D0	0xE756    B	L_vRF4463MainCommandProcessor253
0x30D2	0x4989    LDR	R1, [PC, #548]
0x30D4	0x680A    LDR	R2, [R1, #0]
0x30D6	0x498C    LDR	R1, [PC, #560]
0x30D8	0x428A    CMP	R2, R1
0x30DA	0xD100    BNE	#0
0x30DC	0xE75D    B	L_vRF4463MainCommandProcessor254
0x30DE	0x4986    LDR	R1, [PC, #536]
0x30E0	0x680A    LDR	R2, [R1, #0]
0x30E2	0x498A    LDR	R1, [PC, #552]
0x30E4	0x428A    CMP	R2, R1
0x30E6	0xD100    BNE	#0
0x30E8	0xE764    B	L_vRF4463MainCommandProcessor255
0x30EA	0x4983    LDR	R1, [PC, #524]
0x30EC	0x680A    LDR	R2, [R1, #0]
0x30EE	0x4988    LDR	R1, [PC, #544]
0x30F0	0x428A    CMP	R2, R1
0x30F2	0xD100    BNE	#0
0x30F4	0xE76B    B	L_vRF4463MainCommandProcessor256
0x30F6	0x4980    LDR	R1, [PC, #512]
0x30F8	0x680A    LDR	R2, [R1, #0]
0x30FA	0x4986    LDR	R1, [PC, #536]
0x30FC	0x428A    CMP	R2, R1
0x30FE	0xD100    BNE	#0
0x3100	0xE772    B	L_vRF4463MainCommandProcessor257
0x3102	0x497D    LDR	R1, [PC, #500]
0x3104	0x680A    LDR	R2, [R1, #0]
0x3106	0x4984    LDR	R1, [PC, #528]
0x3108	0x428A    CMP	R2, R1
0x310A	0xD100    BNE	#0
0x310C	0xE779    B	L_vRF4463MainCommandProcessor258
0x310E	0x497A    LDR	R1, [PC, #488]
0x3110	0x680A    LDR	R2, [R1, #0]
0x3112	0x4982    LDR	R1, [PC, #520]
0x3114	0x428A    CMP	R2, R1
0x3116	0xD100    BNE	#0
0x3118	0xE780    B	L_vRF4463MainCommandProcessor259
0x311A	0x4977    LDR	R1, [PC, #476]
0x311C	0x680A    LDR	R2, [R1, #0]
0x311E	0x4980    LDR	R1, [PC, #512]
0x3120	0x428A    CMP	R2, R1
0x3122	0xD100    BNE	#0
0x3124	0xE7A7    B	L_vRF4463MainCommandProcessor260
0x3126	0xE7B3    B	L_vRF4463MainCommandProcessor261
L_vRF4463MainCommandProcessor249:
;DriverRF4463PROMain.c, 264 :: 		}
0x3128	0xF000FCAF  BL	L_vRF4463MainCommandProcessor262
L_vRF4463MainCommandProcessor247:
;DriverRF4463PROMain.c, 268 :: 		else if ( memcmp( CMD_RADIO_CHANNEL_SET, ucCommand, sizeof( CMD_RADIO_CHANNEL_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument start address is: 20 (R5)
0x312C	0x211C    MOVS	R1, #28
0x312E	0x4469    ADD	R1, SP, R1
0x3130	0x220C    MOVS	R2, #12
0x3132	0x487C    LDR	R0, [PC, #496]
0x3134	0xF7FEFEF0  BL	_memcmp+0
0x3138	0x2800    CMP	R0, #0
0x313A	0xD124    BNE	L_vRF4463MainCommandProcessor263
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 269 :: 		ulArgument = StrToInt( ucLongArgument );
0x313C	0x213C    MOVS	R1, #60
0x313E	0x4469    ADD	R1, SP, R1
0x3140	0x4608    MOV	R0, R1
0x3142	0xF7FEFFFF  BL	_StrToInt+0
0x3146	0x496C    LDR	R1, [PC, #432]
0x3148	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 271 :: 		if ( ulArgument >= 0 && ulArgument <= 50 ) {
0x314A	0x6809    LDR	R1, [R1, #0]
0x314C	0x2900    CMP	R1, #0
0x314E	0xD311    BCC	L__vRF4463MainCommandProcessor443
0x3150	0x4969    LDR	R1, [PC, #420]
0x3152	0x6809    LDR	R1, [R1, #0]
0x3154	0x2932    CMP	R1, #50
0x3156	0xD80D    BHI	L__vRF4463MainCommandProcessor442
L__vRF4463MainCommandProcessor425:
;DriverRF4463PROMain.c, 272 :: 		ucRF4463FreqChannel = ulArgument;    // Se aplica al ejecutar funciones de TX o RX
0x3158	0x4967    LDR	R1, [PC, #412]
0x315A	0x680A    LDR	R2, [R1, #0]
0x315C	0x4972    LDR	R1, [PC, #456]
0x315E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 273 :: 		vRF4463MainApplyChanges();
0x3160	0xF7FEFF48  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 274 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3164	0x4862    LDR	R0, [PC, #392]
0x3166	0xF7FDFB91  BL	_strlen+0
0x316A	0xB201    SXTH	R1, R0
0x316C	0x4860    LDR	R0, [PC, #384]
0x316E	0xF7FEFF49  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 275 :: 		}
0x3172	0xE006    B	L_vRF4463MainCommandProcessor267
;DriverRF4463PROMain.c, 271 :: 		if ( ulArgument >= 0 && ulArgument <= 50 ) {
L__vRF4463MainCommandProcessor443:
L__vRF4463MainCommandProcessor442:
;DriverRF4463PROMain.c, 277 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x3174	0x485F    LDR	R0, [PC, #380]
0x3176	0xF7FDFB89  BL	_strlen+0
0x317A	0xB201    SXTH	R1, R0
0x317C	0x485D    LDR	R0, [PC, #372]
0x317E	0xF7FEFF41  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 278 :: 		}
L_vRF4463MainCommandProcessor267:
;DriverRF4463PROMain.c, 279 :: 		}
0x3182	0xF000FC82  BL	L_vRF4463MainCommandProcessor268
L_vRF4463MainCommandProcessor263:
;DriverRF4463PROMain.c, 283 :: 		else if ( memcmp( CMD_RADIO_BW_SET, ucCommand, sizeof( CMD_RADIO_BW_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument start address is: 20 (R5)
0x3186	0x211C    MOVS	R1, #28
0x3188	0x4469    ADD	R1, SP, R1
0x318A	0x2207    MOVS	R2, #7
0x318C	0x4867    LDR	R0, [PC, #412]
0x318E	0xF7FEFEC3  BL	_memcmp+0
0x3192	0x2800    CMP	R0, #0
0x3194	0xD127    BNE	L_vRF4463MainCommandProcessor269
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 284 :: 		ulArgument = StrToInt( ucLongArgument );
0x3196	0x213C    MOVS	R1, #60
0x3198	0x4469    ADD	R1, SP, R1
0x319A	0x4608    MOV	R0, R1
0x319C	0xF7FEFFD2  BL	_StrToInt+0
0x31A0	0x4955    LDR	R1, [PC, #340]
0x31A2	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 286 :: 		if ( ulArgument == 250 || ulArgument == 500 ) {
0x31A4	0x6809    LDR	R1, [R1, #0]
0x31A6	0x29FA    CMP	R1, #250
0x31A8	0xD006    BEQ	L__vRF4463MainCommandProcessor445
0x31AA	0x4953    LDR	R1, [PC, #332]
0x31AC	0x680A    LDR	R2, [R1, #0]
0x31AE	0x21FF    MOVS	R1, #255
0x31B0	0x31F5    ADDS	R1, #245
0x31B2	0x428A    CMP	R2, R1
0x31B4	0xD000    BEQ	L__vRF4463MainCommandProcessor444
0x31B6	0xE00D    B	L_vRF4463MainCommandProcessor272
L__vRF4463MainCommandProcessor445:
L__vRF4463MainCommandProcessor444:
;DriverRF4463PROMain.c, 287 :: 		ulRF4463Step = ulArgument;
0x31B8	0x494F    LDR	R1, [PC, #316]
0x31BA	0x680A    LDR	R2, [R1, #0]
0x31BC	0x495C    LDR	R1, [PC, #368]
0x31BE	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 288 :: 		vRF4463MainApplyChanges();
0x31C0	0xF7FEFF18  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 289 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x31C4	0x484A    LDR	R0, [PC, #296]
0x31C6	0xF7FDFB61  BL	_strlen+0
0x31CA	0xB201    SXTH	R1, R0
0x31CC	0x4848    LDR	R0, [PC, #288]
0x31CE	0xF7FEFF19  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 290 :: 		}
0x31D2	0xE006    B	L_vRF4463MainCommandProcessor273
L_vRF4463MainCommandProcessor272:
;DriverRF4463PROMain.c, 292 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x31D4	0x4847    LDR	R0, [PC, #284]
0x31D6	0xF7FDFB59  BL	_strlen+0
0x31DA	0xB201    SXTH	R1, R0
0x31DC	0x4845    LDR	R0, [PC, #276]
0x31DE	0xF7FEFF11  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 293 :: 		}
L_vRF4463MainCommandProcessor273:
;DriverRF4463PROMain.c, 294 :: 		}
0x31E2	0xF000FC52  BL	L_vRF4463MainCommandProcessor274
L_vRF4463MainCommandProcessor269:
;DriverRF4463PROMain.c, 301 :: 		else if ( memcmp( CMD_RADIO_MODE_SET, ucCommand, sizeof( CMD_RADIO_MODE_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument start address is: 20 (R5)
0x31E6	0x211C    MOVS	R1, #28
0x31E8	0x4469    ADD	R1, SP, R1
0x31EA	0x2209    MOVS	R2, #9
0x31EC	0x4851    LDR	R0, [PC, #324]
0x31EE	0xF7FEFE93  BL	_memcmp+0
0x31F2	0x2800    CMP	R0, #0
0x31F4	0xD000    BEQ	#0
0x31F6	0xE0C0    B	L_vRF4463MainCommandProcessor275
; ucCounterLongArgument end address is: 20 (R5)
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 303 :: 		ucCounterCommand = 0;
; ucCounterCommand start address is: 12 (R3)
0x31F8	0x2300    MOVS	R3, #0
; ucCounterCommand end address is: 12 (R3)
;DriverRF4463PROMain.c, 305 :: 		while ( ucLongArgument[ ucCounterCommand ] != ucUSARTNull && ucCounterCommand < 32 ) {
L_vRF4463MainCommandProcessor276:
; ucCounterCommand start address is: 12 (R3)
0x31FA	0x213C    MOVS	R1, #60
0x31FC	0x4469    ADD	R1, SP, R1
0x31FE	0x18C9    ADDS	R1, R1, R3
0x3200	0x780A    LDRB	R2, [R1, #0]
0x3202	0x494D    LDR	R1, [PC, #308]
0x3204	0x7809    LDRB	R1, [R1, #0]
0x3206	0x428A    CMP	R2, R1
0x3208	0xD00E    BEQ	L__vRF4463MainCommandProcessor447
0x320A	0x2B20    CMP	R3, #32
0x320C	0xD20C    BCS	L__vRF4463MainCommandProcessor446
L__vRF4463MainCommandProcessor423:
;DriverRF4463PROMain.c, 306 :: 		ucLongArgument[ ucCounterCommand ] = toupper( ucLongArgument[ ucCounterCommand ] );
0x320E	0x213C    MOVS	R1, #60
0x3210	0x4469    ADD	R1, SP, R1
0x3212	0x18C9    ADDS	R1, R1, R3
0x3214	0x912F    STR	R1, [SP, #188]
0x3216	0x7809    LDRB	R1, [R1, #0]
0x3218	0xB2C8    UXTB	R0, R1
0x321A	0xF7FEFE6F  BL	_toupper+0
0x321E	0x992F    LDR	R1, [SP, #188]
0x3220	0x7008    STRB	R0, [R1, #0]
;DriverRF4463PROMain.c, 307 :: 		ucCounterCommand++;
0x3222	0x3301    ADDS	R3, #1
0x3224	0xB2DB    UXTB	R3, R3
;DriverRF4463PROMain.c, 308 :: 		}
; ucCounterCommand end address is: 12 (R3)
0x3226	0xE7E8    B	L_vRF4463MainCommandProcessor276
;DriverRF4463PROMain.c, 305 :: 		while ( ucLongArgument[ ucCounterCommand ] != ucUSARTNull && ucCounterCommand < 32 ) {
L__vRF4463MainCommandProcessor447:
L__vRF4463MainCommandProcessor446:
;DriverRF4463PROMain.c, 311 :: 		if ( memcmp( ARG_RADIO_MODE_STBY, ucLongArgument, sizeof( ARG_RADIO_MODE_STBY ) ) == 0x00 ) {
0x3228	0x213C    MOVS	R1, #60
0x322A	0x4469    ADD	R1, SP, R1
0x322C	0x2205    MOVS	R2, #5
0x322E	0x4843    LDR	R0, [PC, #268]
0x3230	0xF7FEFE72  BL	_memcmp+0
0x3234	0x2800    CMP	R0, #0
0x3236	0xD10A    BNE	L_vRF4463MainCommandProcessor280
;DriverRF4463PROMain.c, 312 :: 		ucRF4463Mode = rf_off;
0x3238	0x2204    MOVS	R2, #4
0x323A	0x4941    LDR	R1, [PC, #260]
0x323C	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 313 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_STBY, strlen( ANS_COMMAND_MODE_STBY ) );
0x323E	0x4841    LDR	R0, [PC, #260]
0x3240	0xF7FDFB24  BL	_strlen+0
0x3244	0xB201    SXTH	R1, R0
0x3246	0x483F    LDR	R0, [PC, #252]
0x3248	0xF7FEFEDC  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 314 :: 		}
0x324C	0xE093    B	L_vRF4463MainCommandProcessor281
L_vRF4463MainCommandProcessor280:
;DriverRF4463PROMain.c, 315 :: 		else if ( memcmp( ARG_RADIO_MODE_TX_CONT, ucLongArgument, sizeof( ARG_RADIO_MODE_TX_CONT ) ) == 0x00 ) {
0x324E	0x213C    MOVS	R1, #60
0x3250	0x4469    ADD	R1, SP, R1
0x3252	0x2208    MOVS	R2, #8
0x3254	0x483C    LDR	R0, [PC, #240]
0x3256	0xF7FEFE5F  BL	_memcmp+0
0x325A	0x2800    CMP	R0, #0
0x325C	0xD10C    BNE	L_vRF4463MainCommandProcessor282
;DriverRF4463PROMain.c, 316 :: 		ucRF4463Mode = tx_test_mode;
0x325E	0x2202    MOVS	R2, #2
0x3260	0x4937    LDR	R1, [PC, #220]
0x3262	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 317 :: 		vRF4463MainApplyChanges();
0x3264	0xF7FEFEC6  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 318 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_TX_CONT, strlen( ANS_COMMAND_MODE_TX_CONT ) );
0x3268	0x4838    LDR	R0, [PC, #224]
0x326A	0xF7FDFB0F  BL	_strlen+0
0x326E	0xB201    SXTH	R1, R0
0x3270	0x4836    LDR	R0, [PC, #216]
0x3272	0xF7FEFEC7  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 319 :: 		}
0x3276	0xE07E    B	L_vRF4463MainCommandProcessor283
L_vRF4463MainCommandProcessor282:
;DriverRF4463PROMain.c, 320 :: 		else if ( memcmp( ARG_RADIO_MODE_RX_CONT, ucLongArgument, sizeof( ARG_RADIO_MODE_RX_CONT ) ) == 0x00 ) {
0x3278	0x213C    MOVS	R1, #60
0x327A	0x4469    ADD	R1, SP, R1
0x327C	0x2208    MOVS	R2, #8
0x327E	0x4834    LDR	R0, [PC, #208]
0x3280	0xF7FEFE4A  BL	_memcmp+0
0x3284	0x2800    CMP	R0, #0
0x3286	0xD10A    BNE	L_vRF4463MainCommandProcessor284
;DriverRF4463PROMain.c, 321 :: 		ucRF4463Mode = rx_test_mode;
0x3288	0x2203    MOVS	R2, #3
0x328A	0x492D    LDR	R1, [PC, #180]
0x328C	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 322 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_RX_CONT, strlen( ANS_COMMAND_MODE_RX_CONT ) );
0x328E	0x4831    LDR	R0, [PC, #196]
0x3290	0xF7FDFAFC  BL	_strlen+0
0x3294	0xB201    SXTH	R1, R0
0x3296	0x482F    LDR	R0, [PC, #188]
0x3298	0xF7FEFEB4  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 323 :: 		}
0x329C	0xE06B    B	L_vRF4463MainCommandProcessor285
L_vRF4463MainCommandProcessor284:
;DriverRF4463PROMain.c, 324 :: 		else if ( memcmp( ARG_RADIO_MODE_TX_MASTER, ucLongArgument, sizeof( ARG_RADIO_MODE_TX_MASTER ) ) == 0x00 ) {
0x329E	0x213C    MOVS	R1, #60
0x32A0	0x4469    ADD	R1, SP, R1
0x32A2	0x220A    MOVS	R2, #10
0x32A4	0x482C    LDR	R0, [PC, #176]
0x32A6	0xF7FEFE37  BL	_memcmp+0
0x32AA	0x2800    CMP	R0, #0
0x32AC	0xD10A    BNE	L_vRF4463MainCommandProcessor286
;DriverRF4463PROMain.c, 325 :: 		ucRF4463Mode = master_mode;
0x32AE	0x2200    MOVS	R2, #0
0x32B0	0x4923    LDR	R1, [PC, #140]
0x32B2	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 326 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_TX_MASTER, strlen( ANS_COMMAND_MODE_TX_MASTER ) );
0x32B4	0x4829    LDR	R0, [PC, #164]
0x32B6	0xF7FDFAE9  BL	_strlen+0
0x32BA	0xB201    SXTH	R1, R0
0x32BC	0x4827    LDR	R0, [PC, #156]
0x32BE	0xF7FEFEA1  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 327 :: 		}
0x32C2	0xE058    B	L_vRF4463MainCommandProcessor287
L_vRF4463MainCommandProcessor286:
;DriverRF4463PROMain.c, 328 :: 		else if ( memcmp( ARG_RADIO_MODE_RX_SLAVE, ucLongArgument, sizeof( ARG_RADIO_MODE_RX_SLAVE ) ) == 0x00 ) {
0x32C4	0x213C    MOVS	R1, #60
0x32C6	0x4469    ADD	R1, SP, R1
0x32C8	0x2209    MOVS	R2, #9
0x32CA	0x4825    LDR	R0, [PC, #148]
0x32CC	0xF7FEFE24  BL	_memcmp+0
0x32D0	0x2800    CMP	R0, #0
0x32D2	0xD149    BNE	L_vRF4463MainCommandProcessor288
;DriverRF4463PROMain.c, 329 :: 		ucRF4463Mode = slave_mode;
0x32D4	0x2201    MOVS	R2, #1
0x32D6	0x491A    LDR	R1, [PC, #104]
0x32D8	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 330 :: 		vUSART1Start_TX( ANS_COMMAND_MODE_RX_SLAVE, strlen( ANS_COMMAND_MODE_RX_SLAVE ) );
0x32DA	0x4822    LDR	R0, [PC, #136]
0x32DC	0xF7FDFAD6  BL	_strlen+0
0x32E0	0xB201    SXTH	R1, R0
0x32E2	0x4820    LDR	R0, [PC, #128]
0x32E4	0xF7FEFE8E  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 331 :: 		}
0x32E8	0xE045    B	L_vRF4463MainCommandProcessor289
0x32EA	0xE03D    B	#122
0x32EC	0x232C2000  	_ucRF4463Rate+0
0x32F0	0x00E82000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x32F4	0x01102000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x32F8	0x23282000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x32FC	0x04B00000  	#1200
0x3300	0x09600000  	#2400
0x3304	0x12C00000  	#4800
0x3308	0x25800000  	#9600
0x330C	0x4B000000  	#19200
0x3310	0x96000000  	#38400
0x3314	0x2C000001  	#76800
0x3318	0xC2000001  	#115200
0x331C	0xE8000003  	#256000
0x3320	0xA1200007  	#500000
0x3324	0x01422000  	_CMD_RADIO_CHANNEL_SET+0
0x3328	0x014E2000  	_ucRF4463FreqChannel+0
0x332C	0x014F2000  	_CMD_RADIO_BW_SET+0
0x3330	0x00002000  	_ulRF4463Step+0
0x3334	0x01562000  	_CMD_RADIO_MODE_SET+0
0x3338	0x015F2000  	_ucUSARTNull+0
0x333C	0x01602000  	_ARG_RADIO_MODE_STBY+0
0x3340	0x232D2000  	_ucRF4463Mode+0
0x3344	0x01652000  	_ANS_COMMAND_MODE_STBY+0
0x3348	0x01872000  	_ARG_RADIO_MODE_TX_CONT+0
0x334C	0x018F2000  	_ANS_COMMAND_MODE_TX_CONT+0
0x3350	0x01B12000  	_ARG_RADIO_MODE_RX_CONT+0
0x3354	0x01B92000  	_ANS_COMMAND_MODE_RX_CONT+0
0x3358	0x01DB2000  	_ARG_RADIO_MODE_TX_MASTER+0
0x335C	0x01E52000  	_ANS_COMMAND_MODE_TX_MASTER+0
0x3360	0x02092000  	_ARG_RADIO_MODE_RX_SLAVE+0
0x3364	0x02122000  	_ANS_COMMAND_MODE_RX_SLAVE+0
L_vRF4463MainCommandProcessor288:
;DriverRF4463PROMain.c, 333 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x3368	0x489D    LDR	R0, [PC, #628]
0x336A	0xF7FDFA8F  BL	_strlen+0
0x336E	0xB201    SXTH	R1, R0
0x3370	0x489B    LDR	R0, [PC, #620]
0x3372	0xF7FEFE47  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 334 :: 		}
L_vRF4463MainCommandProcessor289:
L_vRF4463MainCommandProcessor287:
L_vRF4463MainCommandProcessor285:
L_vRF4463MainCommandProcessor283:
L_vRF4463MainCommandProcessor281:
;DriverRF4463PROMain.c, 335 :: 		}
0x3376	0xF000FB88  BL	L_vRF4463MainCommandProcessor290
L_vRF4463MainCommandProcessor275:
;DriverRF4463PROMain.c, 340 :: 		else if ( memcmp( CMD_RADIO_PACKET_SEND, ucCommand, sizeof( CMD_RADIO_PACKET_SEND ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
; ucCounterLongArgument start address is: 20 (R5)
0x337A	0x211C    MOVS	R1, #28
0x337C	0x4469    ADD	R1, SP, R1
0x337E	0x220C    MOVS	R2, #12
0x3380	0x4898    LDR	R0, [PC, #608]
0x3382	0xF7FEFDC9  BL	_memcmp+0
0x3386	0x2800    CMP	R0, #0
0x3388	0xD127    BNE	L_vRF4463MainCommandProcessor291
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 342 :: 		if ( ucRF4463Mode == rf_off ) {
0x338A	0x4997    LDR	R1, [PC, #604]
0x338C	0x7809    LDRB	R1, [R1, #0]
0x338E	0x2904    CMP	R1, #4
0x3390	0xD11A    BNE	L_vRF4463MainCommandProcessor292
;DriverRF4463PROMain.c, 343 :: 		vUSARTStartMEMtoMEMZero( ucRF4463TXdata, sizeof( ucRF4463TXdata ));
0x3392	0x2142    MOVS	R1, #66
0x3394	0x4895    LDR	R0, [PC, #596]
0x3396	0xF7FEFE1B  BL	_vUSARTStartMEMtoMEMZero+0
;DriverRF4463PROMain.c, 344 :: 		vRF4463MainSetTXString();
0x339A	0xF001F93D  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 345 :: 		ucTempChecksum = ucRF4463ChecksumGenerator( ucLongArgument ); //, ucCounterLongArgument );
0x339E	0x213C    MOVS	R1, #60
0x33A0	0x4469    ADD	R1, SP, R1
0x33A2	0x4608    MOV	R0, R1
0x33A4	0xF7FEFE18  BL	_ucRF4463ChecksumGenerator+0
; ucTempChecksum start address is: 0 (R0)
;DriverRF4463PROMain.c, 347 :: 		vUSARTStartMEMtoMEM( ucLongArgument, ucRF4463TXdata + 4, ucCounterLongArgument );      //  ucCounterLongArgument );
0x33A8	0x213C    MOVS	R1, #60
0x33AA	0x4469    ADD	R1, SP, R1
0x33AC	0x9000    STR	R0, [SP, #0]
; ucCounterLongArgument end address is: 20 (R5)
0x33AE	0xB2EA    UXTB	R2, R5
0x33B0	0x4608    MOV	R0, R1
0x33B2	0x498F    LDR	R1, [PC, #572]
0x33B4	0xF7FFFCDE  BL	_vUSARTStartMEMtoMEM+0
0x33B8	0x9800    LDR	R0, [SP, #0]
0x33BA	0xB2C0    UXTB	R0, R0
;DriverRF4463PROMain.c, 349 :: 		ucRF4463TXdata [ payload_length - 1 ] = ucTempChecksum;
0x33BC	0x498D    LDR	R1, [PC, #564]
0x33BE	0x7008    STRB	R0, [R1, #0]
; ucTempChecksum end address is: 0 (R0)
;DriverRF4463PROMain.c, 351 :: 		ucRF4463SendMessage = 1;          // pone la bandera para transmitir
0x33C0	0x2201    MOVS	R2, #1
0x33C2	0x498D    LDR	R1, [PC, #564]
0x33C4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 352 :: 		}
0x33C6	0xE006    B	L_vRF4463MainCommandProcessor293
L_vRF4463MainCommandProcessor292:
;DriverRF4463PROMain.c, 354 :: 		vUSART1Start_TX( ANS_COMMAND_WRONG_MODE, strlen( ANS_COMMAND_WRONG_MODE ) );
0x33C8	0x488C    LDR	R0, [PC, #560]
0x33CA	0xF7FDFA5F  BL	_strlen+0
0x33CE	0xB201    SXTH	R1, R0
0x33D0	0x488A    LDR	R0, [PC, #552]
0x33D2	0xF7FEFE17  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 355 :: 		}
L_vRF4463MainCommandProcessor293:
;DriverRF4463PROMain.c, 356 :: 		}
0x33D6	0xF000FB58  BL	L_vRF4463MainCommandProcessor294
L_vRF4463MainCommandProcessor291:
;DriverRF4463PROMain.c, 361 :: 		else if ( memcmp( CMD_RADIO_GET_STATUS, ucCommand, sizeof( CMD_RADIO_GET_STATUS ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x33DA	0x211C    MOVS	R1, #28
0x33DC	0x4469    ADD	R1, SP, R1
0x33DE	0x220B    MOVS	R2, #11
0x33E0	0x4887    LDR	R0, [PC, #540]
0x33E2	0xF7FEFD99  BL	_memcmp+0
0x33E6	0x2800    CMP	R0, #0
0x33E8	0xD000    BEQ	#0
0x33EA	0xE17C    B	L_vRF4463MainCommandProcessor295
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 362 :: 		vUSART1Start_TX( ANS_STATUS_REPORT, strlen( ANS_STATUS_REPORT ) );
0x33EC	0x4885    LDR	R0, [PC, #532]
0x33EE	0xF7FDFA4D  BL	_strlen+0
0x33F2	0xB201    SXTH	R1, R0
0x33F4	0x4883    LDR	R0, [PC, #524]
0x33F6	0xF7FEFE05  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 365 :: 		sprintf( ucTXT, "[ STATUS ] DECIMAL POWER: %d\r\n" , ucRF4463Power );
0x33FA	0x4983    LDR	R1, [PC, #524]
0x33FC	0x780B    LDRB	R3, [R1, #0]
0x33FE	0x4A83    LDR	R2, [PC, #524]
0x3400	0x217C    MOVS	R1, #124
0x3402	0x4469    ADD	R1, SP, R1
0x3404	0xB408    PUSH	(R3)
0x3406	0xB404    PUSH	(R2)
0x3408	0xB402    PUSH	(R1)
0x340A	0xF7FEFDFF  BL	_sprintf+0
0x340E	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 366 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x3410	0x217C    MOVS	R1, #124
0x3412	0x4469    ADD	R1, SP, R1
0x3414	0x4608    MOV	R0, R1
0x3416	0xF7FDFA39  BL	_strlen+0
0x341A	0x217C    MOVS	R1, #124
0x341C	0x4469    ADD	R1, SP, R1
0x341E	0x9100    STR	R1, [SP, #0]
0x3420	0xB201    SXTH	R1, R0
0x3422	0x9800    LDR	R0, [SP, #0]
0x3424	0xF7FEFDEE  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 369 :: 		ulArgument = ( ( ucRF4463Freq3 * 100 ) + ( ucRF4463Freq2 * 10 ) + ucRF4463Freq1 ) * 1000UL;
0x3428	0x4979    LDR	R1, [PC, #484]
0x342A	0x780A    LDRB	R2, [R1, #0]
0x342C	0x2164    MOVS	R1, #100
0x342E	0x460C    MOV	R4, R1
0x3430	0x4354    MULS	R4, R2, R4
0x3432	0xB224    SXTH	R4, R4
0x3434	0x4977    LDR	R1, [PC, #476]
0x3436	0x780B    LDRB	R3, [R1, #0]
0x3438	0x220A    MOVS	R2, #10
0x343A	0x4611    MOV	R1, R2
0x343C	0x4359    MULS	R1, R3, R1
0x343E	0xB209    SXTH	R1, R1
0x3440	0x1862    ADDS	R2, R4, R1
0x3442	0xB212    SXTH	R2, R2
0x3444	0x4974    LDR	R1, [PC, #464]
0x3446	0x7809    LDRB	R1, [R1, #0]
0x3448	0x1853    ADDS	R3, R2, R1
0x344A	0xB21B    SXTH	R3, R3
0x344C	0x4973    LDR	R1, [PC, #460]
0x344E	0x460A    MOV	R2, R1
0x3450	0x435A    MULS	R2, R3, R2
0x3452	0x4973    LDR	R1, [PC, #460]
0x3454	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 370 :: 		sprintf( ucTXT, "[ STATUS ] BAND: %lu KHz\r\n" , ulArgument );
0x3456	0x4613    MOV	R3, R2
0x3458	0x4A72    LDR	R2, [PC, #456]
0x345A	0x217C    MOVS	R1, #124
0x345C	0x4469    ADD	R1, SP, R1
0x345E	0xB408    PUSH	(R3)
0x3460	0xB404    PUSH	(R2)
0x3462	0xB402    PUSH	(R1)
0x3464	0xF7FEFDD2  BL	_sprintf+0
0x3468	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 371 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x346A	0x217C    MOVS	R1, #124
0x346C	0x4469    ADD	R1, SP, R1
0x346E	0x4608    MOV	R0, R1
0x3470	0xF7FDFA0C  BL	_strlen+0
0x3474	0x217C    MOVS	R1, #124
0x3476	0x4469    ADD	R1, SP, R1
0x3478	0x9100    STR	R1, [SP, #0]
0x347A	0xB201    SXTH	R1, R0
0x347C	0x9800    LDR	R0, [SP, #0]
0x347E	0xF7FEFDC1  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 374 :: 		switch ( ucRF4463Rate ) {
0x3482	0xE02C    B	L_vRF4463MainCommandProcessor296
;DriverRF4463PROMain.c, 375 :: 		case dr_1p2    : ulArgument = 1200;
L_vRF4463MainCommandProcessor298:
0x3484	0x4A68    LDR	R2, [PC, #416]
0x3486	0x4966    LDR	R1, [PC, #408]
0x3488	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 376 :: 		break;
0x348A	0xE054    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 377 :: 		case dr_2p4    : ulArgument = 2400;
L_vRF4463MainCommandProcessor299:
0x348C	0x4A67    LDR	R2, [PC, #412]
0x348E	0x4964    LDR	R1, [PC, #400]
0x3490	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 378 :: 		break;
0x3492	0xE050    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 379 :: 		case dr_4p8    : ulArgument = 4800;
L_vRF4463MainCommandProcessor300:
0x3494	0x4A66    LDR	R2, [PC, #408]
0x3496	0x4962    LDR	R1, [PC, #392]
0x3498	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 380 :: 		break;
0x349A	0xE04C    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 381 :: 		case dr_9p6    : ulArgument = 9600;
L_vRF4463MainCommandProcessor301:
0x349C	0x4A65    LDR	R2, [PC, #404]
0x349E	0x4960    LDR	R1, [PC, #384]
0x34A0	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 382 :: 		break;
0x34A2	0xE048    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 383 :: 		case dr_19p2   : ulArgument = 19200;
L_vRF4463MainCommandProcessor302:
0x34A4	0x4A64    LDR	R2, [PC, #400]
0x34A6	0x495E    LDR	R1, [PC, #376]
0x34A8	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 384 :: 		break;
0x34AA	0xE044    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 385 :: 		case dr_38p4   : ulArgument = 38400;
L_vRF4463MainCommandProcessor303:
0x34AC	0x4A63    LDR	R2, [PC, #396]
0x34AE	0x495C    LDR	R1, [PC, #368]
0x34B0	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 386 :: 		break;
0x34B2	0xE040    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 387 :: 		case dr_76p8   : ulArgument = 76800;
L_vRF4463MainCommandProcessor304:
0x34B4	0x4A62    LDR	R2, [PC, #392]
0x34B6	0x495A    LDR	R1, [PC, #360]
0x34B8	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 388 :: 		break;
0x34BA	0xE03C    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 389 :: 		case dr_115p2  : ulArgument = 115200;
L_vRF4463MainCommandProcessor305:
0x34BC	0x4A61    LDR	R2, [PC, #388]
0x34BE	0x4958    LDR	R1, [PC, #352]
0x34C0	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 390 :: 		break;
0x34C2	0xE038    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 391 :: 		case dr_256k   : ulArgument = 256000;
L_vRF4463MainCommandProcessor306:
0x34C4	0x4A60    LDR	R2, [PC, #384]
0x34C6	0x4956    LDR	R1, [PC, #344]
0x34C8	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 392 :: 		break;
0x34CA	0xE034    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 393 :: 		case dr_500k   : ulArgument = 500000;
L_vRF4463MainCommandProcessor307:
0x34CC	0x4A5F    LDR	R2, [PC, #380]
0x34CE	0x4954    LDR	R1, [PC, #336]
0x34D0	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 394 :: 		break;
0x34D2	0xE030    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 395 :: 		case dr_500    : ulArgument = 500;
L_vRF4463MainCommandProcessor308:
0x34D4	0x22FF    MOVS	R2, #255
0x34D6	0x32F5    ADDS	R2, #245
0x34D8	0x4951    LDR	R1, [PC, #324]
0x34DA	0x600A    STR	R2, [R1, #0]
;DriverRF4463PROMain.c, 396 :: 		break;
0x34DC	0xE02B    B	L_vRF4463MainCommandProcessor297
;DriverRF4463PROMain.c, 397 :: 		}
L_vRF4463MainCommandProcessor296:
0x34DE	0x495C    LDR	R1, [PC, #368]
0x34E0	0x7809    LDRB	R1, [R1, #0]
0x34E2	0x2900    CMP	R1, #0
0x34E4	0xD0CE    BEQ	L_vRF4463MainCommandProcessor298
0x34E6	0x495A    LDR	R1, [PC, #360]
0x34E8	0x7809    LDRB	R1, [R1, #0]
0x34EA	0x2901    CMP	R1, #1
0x34EC	0xD0CE    BEQ	L_vRF4463MainCommandProcessor299
0x34EE	0x4958    LDR	R1, [PC, #352]
0x34F0	0x7809    LDRB	R1, [R1, #0]
0x34F2	0x2902    CMP	R1, #2
0x34F4	0xD0CE    BEQ	L_vRF4463MainCommandProcessor300
0x34F6	0x4956    LDR	R1, [PC, #344]
0x34F8	0x7809    LDRB	R1, [R1, #0]
0x34FA	0x2903    CMP	R1, #3
0x34FC	0xD0CE    BEQ	L_vRF4463MainCommandProcessor301
0x34FE	0x4954    LDR	R1, [PC, #336]
0x3500	0x7809    LDRB	R1, [R1, #0]
0x3502	0x2904    CMP	R1, #4
0x3504	0xD0CE    BEQ	L_vRF4463MainCommandProcessor302
0x3506	0x4952    LDR	R1, [PC, #328]
0x3508	0x7809    LDRB	R1, [R1, #0]
0x350A	0x2905    CMP	R1, #5
0x350C	0xD0CE    BEQ	L_vRF4463MainCommandProcessor303
0x350E	0x4950    LDR	R1, [PC, #320]
0x3510	0x7809    LDRB	R1, [R1, #0]
0x3512	0x2906    CMP	R1, #6
0x3514	0xD0CE    BEQ	L_vRF4463MainCommandProcessor304
0x3516	0x494E    LDR	R1, [PC, #312]
0x3518	0x7809    LDRB	R1, [R1, #0]
0x351A	0x2907    CMP	R1, #7
0x351C	0xD0CE    BEQ	L_vRF4463MainCommandProcessor305
0x351E	0x494C    LDR	R1, [PC, #304]
0x3520	0x7809    LDRB	R1, [R1, #0]
0x3522	0x2908    CMP	R1, #8
0x3524	0xD0CE    BEQ	L_vRF4463MainCommandProcessor306
0x3526	0x494A    LDR	R1, [PC, #296]
0x3528	0x7809    LDRB	R1, [R1, #0]
0x352A	0x2909    CMP	R1, #9
0x352C	0xD0CE    BEQ	L_vRF4463MainCommandProcessor307
0x352E	0x4948    LDR	R1, [PC, #288]
0x3530	0x7809    LDRB	R1, [R1, #0]
0x3532	0x290A    CMP	R1, #10
0x3534	0xD0CE    BEQ	L_vRF4463MainCommandProcessor308
L_vRF4463MainCommandProcessor297:
;DriverRF4463PROMain.c, 398 :: 		sprintf( ucTXT, "[ STATUS ] DATA RATE: %lu\r\n" , ulArgument );
0x3536	0x493A    LDR	R1, [PC, #232]
0x3538	0x680B    LDR	R3, [R1, #0]
0x353A	0x4A46    LDR	R2, [PC, #280]
0x353C	0x217C    MOVS	R1, #124
0x353E	0x4469    ADD	R1, SP, R1
0x3540	0xB408    PUSH	(R3)
0x3542	0xB404    PUSH	(R2)
0x3544	0xB402    PUSH	(R1)
0x3546	0xF7FEFD61  BL	_sprintf+0
0x354A	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 399 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x354C	0x217C    MOVS	R1, #124
0x354E	0x4469    ADD	R1, SP, R1
0x3550	0x4608    MOV	R0, R1
0x3552	0xF7FDF99B  BL	_strlen+0
0x3556	0x217C    MOVS	R1, #124
0x3558	0x4469    ADD	R1, SP, R1
0x355A	0x9100    STR	R1, [SP, #0]
0x355C	0xB201    SXTH	R1, R0
0x355E	0x9800    LDR	R0, [SP, #0]
0x3560	0xF7FEFD50  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 402 :: 		sprintf( ucTXT, "[ STATUS ] CHANNEL: %d\r\n" , ucRF4463FreqChannel );
0x3564	0x493C    LDR	R1, [PC, #240]
0x3566	0x780B    LDRB	R3, [R1, #0]
0x3568	0x4A3C    LDR	R2, [PC, #240]
0x356A	0x217C    MOVS	R1, #124
0x356C	0x4469    ADD	R1, SP, R1
0x356E	0xB408    PUSH	(R3)
0x3570	0xB404    PUSH	(R2)
0x3572	0xB402    PUSH	(R1)
0x3574	0xF7FEFD4A  BL	_sprintf+0
0x3578	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 403 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x357A	0x217C    MOVS	R1, #124
0x357C	0x4469    ADD	R1, SP, R1
0x357E	0x4608    MOV	R0, R1
0x3580	0xF7FDF984  BL	_strlen+0
0x3584	0x217C    MOVS	R1, #124
0x3586	0x4469    ADD	R1, SP, R1
0x3588	0x9100    STR	R1, [SP, #0]
0x358A	0xB201    SXTH	R1, R0
0x358C	0x9800    LDR	R0, [SP, #0]
0x358E	0xF7FEFD39  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 406 :: 		sprintf( ucTXT, "[ STATUS ] BW: %lu KHz\r\n" , ulRF4463Step );
0x3592	0x4933    LDR	R1, [PC, #204]
0x3594	0x680B    LDR	R3, [R1, #0]
0x3596	0x4A33    LDR	R2, [PC, #204]
0x3598	0x217C    MOVS	R1, #124
0x359A	0x4469    ADD	R1, SP, R1
0x359C	0xB408    PUSH	(R3)
0x359E	0xB404    PUSH	(R2)
0x35A0	0xB402    PUSH	(R1)
0x35A2	0xF7FEFD33  BL	_sprintf+0
0x35A6	0xB003    ADD	SP, SP, #12
;DriverRF4463PROMain.c, 407 :: 		vUSART1Start_TX( ucTXT, strlen( ucTXT ) );
0x35A8	0x217C    MOVS	R1, #124
0x35AA	0x4469    ADD	R1, SP, R1
0x35AC	0x4608    MOV	R0, R1
0x35AE	0xF7FDF96D  BL	_strlen+0
0x35B2	0x217C    MOVS	R1, #124
0x35B4	0x4469    ADD	R1, SP, R1
0x35B6	0x9100    STR	R1, [SP, #0]
0x35B8	0xB201    SXTH	R1, R0
0x35BA	0x9800    LDR	R0, [SP, #0]
0x35BC	0xF7FEFD22  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 411 :: 		vUSART1Start_TX( "[ STATUS ] MODE: ", 17 );
0x35C0	0x2608    MOVS	R6, #8
0x35C2	0x446E    ADD	R6, SP, R6
0x35C4	0x2512    MOVS	R5, #18
0x35C6	0x19AD    ADDS	R5, R5, R6
0x35C8	0x4F27    LDR	R7, [PC, #156]
0x35CA	0xF001FB5D  BL	___CC2DW+0
0x35CE	0x2108    MOVS	R1, #8
0x35D0	0x4469    ADD	R1, SP, R1
0x35D2	0x4608    MOV	R0, R1
0x35D4	0x2111    MOVS	R1, #17
0x35D6	0xF7FEFD15  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 413 :: 		switch ( ucRF4463Mode ) {
0x35DA	0xE06F    B	L_vRF4463MainCommandProcessor309
0x35DC	0xE046    B	#140
0x35DE	0xBF00    NOP
0x35E0	0x01102000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x35E4	0x02352000  	_CMD_RADIO_PACKET_SEND+0
0x35E8	0x232D2000  	_ucRF4463Mode+0
0x35EC	0x009B2000  	_ucRF4463TXdata+0
0x35F0	0x009F2000  	_ucRF4463TXdata+4
0x35F4	0x00DC2000  	_ucRF4463TXdata+65
0x35F8	0x02412000  	_ucRF4463SendMessage+0
0x35FC	0x02422000  	_ANS_COMMAND_WRONG_MODE+0
0x3600	0x025B2000  	_CMD_RADIO_GET_STATUS+0
0x3604	0x02662000  	_ANS_STATUS_REPORT+0
0x3608	0x232E2000  	_ucRF4463Power+0
0x360C	0x80600000  	?lstr_3_DriverRF4463PROMain+0
0x3610	0x130A2000  	_ucRF4463Freq3+0
0x3614	0x130B2000  	_ucRF4463Freq2+0
0x3618	0x23272000  	_ucRF4463Freq1+0
0x361C	0x03E80000  	#1000
0x3620	0x23282000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x3624	0x809B0000  	?lstr_4_DriverRF4463PROMain+0
0x3628	0x04B00000  	#1200
0x362C	0x09600000  	#2400
0x3630	0x12C00000  	#4800
0x3634	0x25800000  	#9600
0x3638	0x4B000000  	#19200
0x363C	0x96000000  	#38400
0x3640	0x2C000001  	#76800
0x3644	0xC2000001  	#115200
0x3648	0xE8000003  	#256000
0x364C	0xA1200007  	#500000
0x3650	0x232C2000  	_ucRF4463Rate+0
0x3654	0x807F0000  	?lstr_5_DriverRF4463PROMain+0
0x3658	0x014E2000  	_ucRF4463FreqChannel+0
0x365C	0x80B60000  	?lstr_6_DriverRF4463PROMain+0
0x3660	0x00002000  	_ulRF4463Step+0
0x3664	0x80CF0000  	?lstr_7_DriverRF4463PROMain+0
0x3668	0x763C0000  	?ICS?lstr8_DriverRF4463PROMain+0
;DriverRF4463PROMain.c, 414 :: 		case rf_off        : vUSART1Start_TX( ANS_COMMAND_MODE_STBY, strlen( ANS_COMMAND_MODE_STBY ) );
L_vRF4463MainCommandProcessor311:
0x366C	0x4899    LDR	R0, [PC, #612]
0x366E	0xF7FDF90D  BL	_strlen+0
0x3672	0xB201    SXTH	R1, R0
0x3674	0x4897    LDR	R0, [PC, #604]
0x3676	0xF7FEFCC5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 415 :: 		break;
0x367A	0xE033    B	L_vRF4463MainCommandProcessor310
;DriverRF4463PROMain.c, 416 :: 		case tx_test_mode  : vUSART1Start_TX( ANS_COMMAND_MODE_TX_CONT, strlen( ANS_COMMAND_MODE_TX_CONT ) );
L_vRF4463MainCommandProcessor312:
0x367C	0x4896    LDR	R0, [PC, #600]
0x367E	0xF7FDF905  BL	_strlen+0
0x3682	0xB201    SXTH	R1, R0
0x3684	0x4894    LDR	R0, [PC, #592]
0x3686	0xF7FEFCBD  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 417 :: 		break;
0x368A	0xE02B    B	L_vRF4463MainCommandProcessor310
;DriverRF4463PROMain.c, 418 :: 		case rx_test_mode  : vUSART1Start_TX( ANS_COMMAND_MODE_RX_CONT, strlen( ANS_COMMAND_MODE_RX_CONT ) );
L_vRF4463MainCommandProcessor313:
0x368C	0x4893    LDR	R0, [PC, #588]
0x368E	0xF7FDF8FD  BL	_strlen+0
0x3692	0xB201    SXTH	R1, R0
0x3694	0x4891    LDR	R0, [PC, #580]
0x3696	0xF7FEFCB5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 419 :: 		break;
0x369A	0xE023    B	L_vRF4463MainCommandProcessor310
;DriverRF4463PROMain.c, 420 :: 		case master_mode   : vUSART1Start_TX( ANS_COMMAND_MODE_TX_MASTER, strlen( ANS_COMMAND_MODE_TX_MASTER ) );
L_vRF4463MainCommandProcessor314:
0x369C	0x4890    LDR	R0, [PC, #576]
0x369E	0xF7FDF8F5  BL	_strlen+0
0x36A2	0xB201    SXTH	R1, R0
0x36A4	0x488E    LDR	R0, [PC, #568]
0x36A6	0xF7FEFCAD  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 421 :: 		break;
0x36AA	0xE01B    B	L_vRF4463MainCommandProcessor310
;DriverRF4463PROMain.c, 422 :: 		case slave_mode    : vUSART1Start_TX( ANS_COMMAND_MODE_RX_SLAVE, strlen( ANS_COMMAND_MODE_RX_SLAVE ) );
L_vRF4463MainCommandProcessor315:
0x36AC	0x488D    LDR	R0, [PC, #564]
0x36AE	0xF7FDF8ED  BL	_strlen+0
0x36B2	0xB201    SXTH	R1, R0
0x36B4	0x488B    LDR	R0, [PC, #556]
0x36B6	0xF7FEFCA5  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 423 :: 		break;
0x36BA	0xE013    B	L_vRF4463MainCommandProcessor310
;DriverRF4463PROMain.c, 424 :: 		}
L_vRF4463MainCommandProcessor309:
0x36BC	0x498A    LDR	R1, [PC, #552]
0x36BE	0x7809    LDRB	R1, [R1, #0]
0x36C0	0x2904    CMP	R1, #4
0x36C2	0xD0D3    BEQ	L_vRF4463MainCommandProcessor311
0x36C4	0x4988    LDR	R1, [PC, #544]
0x36C6	0x7809    LDRB	R1, [R1, #0]
0x36C8	0x2902    CMP	R1, #2
0x36CA	0xD0D7    BEQ	L_vRF4463MainCommandProcessor312
0x36CC	0x4986    LDR	R1, [PC, #536]
0x36CE	0x7809    LDRB	R1, [R1, #0]
0x36D0	0x2903    CMP	R1, #3
0x36D2	0xD0DB    BEQ	L_vRF4463MainCommandProcessor313
0x36D4	0x4984    LDR	R1, [PC, #528]
0x36D6	0x7809    LDRB	R1, [R1, #0]
0x36D8	0x2900    CMP	R1, #0
0x36DA	0xD0DF    BEQ	L_vRF4463MainCommandProcessor314
0x36DC	0x4982    LDR	R1, [PC, #520]
0x36DE	0x7809    LDRB	R1, [R1, #0]
0x36E0	0x2901    CMP	R1, #1
0x36E2	0xD0E3    BEQ	L_vRF4463MainCommandProcessor315
L_vRF4463MainCommandProcessor310:
;DriverRF4463PROMain.c, 425 :: 		}
0x36E4	0xE1D1    B	L_vRF4463MainCommandProcessor316
L_vRF4463MainCommandProcessor295:
;DriverRF4463PROMain.c, 429 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_1_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_1_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x36E6	0x211C    MOVS	R1, #28
0x36E8	0x4469    ADD	R1, SP, R1
0x36EA	0x220C    MOVS	R2, #12
0x36EC	0x487F    LDR	R0, [PC, #508]
0x36EE	0xF7FEFC13  BL	_memcmp+0
0x36F2	0x2800    CMP	R0, #0
0x36F4	0xD12A    BNE	L_vRF4463MainCommandProcessor317
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 430 :: 		ulArgument = StrToLong( ucLongArgument );
0x36F6	0x213C    MOVS	R1, #60
0x36F8	0x4469    ADD	R1, SP, R1
0x36FA	0x4608    MOV	R0, R1
0x36FC	0xF7FEFC26  BL	_StrToLong+0
0x3700	0x497B    LDR	R1, [PC, #492]
0x3702	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 431 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x3704	0x2800    CMP	R0, #0
0x3706	0xD319    BCC	L__vRF4463MainCommandProcessor449
0x3708	0x4979    LDR	R1, [PC, #484]
0x370A	0x6809    LDR	R1, [R1, #0]
0x370C	0x29FF    CMP	R1, #255
0x370E	0xD815    BHI	L__vRF4463MainCommandProcessor448
L__vRF4463MainCommandProcessor422:
;DriverRF4463PROMain.c, 432 :: 		ucRF4463ByteMatch1 = ulArgument;
0x3710	0x4977    LDR	R1, [PC, #476]
0x3712	0x680A    LDR	R2, [R1, #0]
0x3714	0x4977    LDR	R1, [PC, #476]
0x3716	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 433 :: 		ucRF4463MatchEnabled = 1;
0x3718	0x2201    MOVS	R2, #1
0x371A	0x4977    LDR	R1, [PC, #476]
0x371C	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 434 :: 		ucRF4463MatchEnableReg = 0x40;
0x371E	0x2240    MOVS	R2, #64
0x3720	0x4976    LDR	R1, [PC, #472]
0x3722	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 435 :: 		vRF4463MainSetTXString();
0x3724	0xF000FF78  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 436 :: 		vRF4463MainApplyChanges();
0x3728	0xF7FEFC64  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 437 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x372C	0x4874    LDR	R0, [PC, #464]
0x372E	0xF7FDF8AD  BL	_strlen+0
0x3732	0xB201    SXTH	R1, R0
0x3734	0x4872    LDR	R0, [PC, #456]
0x3736	0xF7FEFC65  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 438 :: 		}
0x373A	0xE006    B	L_vRF4463MainCommandProcessor321
;DriverRF4463PROMain.c, 431 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor449:
L__vRF4463MainCommandProcessor448:
;DriverRF4463PROMain.c, 440 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x373C	0x4871    LDR	R0, [PC, #452]
0x373E	0xF7FDF8A5  BL	_strlen+0
0x3742	0xB201    SXTH	R1, R0
0x3744	0x486F    LDR	R0, [PC, #444]
0x3746	0xF7FEFC5D  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 441 :: 		}
L_vRF4463MainCommandProcessor321:
;DriverRF4463PROMain.c, 442 :: 		}
0x374A	0xE19E    B	L_vRF4463MainCommandProcessor322
L_vRF4463MainCommandProcessor317:
;DriverRF4463PROMain.c, 446 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_2_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_2_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x374C	0x211C    MOVS	R1, #28
0x374E	0x4469    ADD	R1, SP, R1
0x3750	0x220C    MOVS	R2, #12
0x3752	0x486D    LDR	R0, [PC, #436]
0x3754	0xF7FEFBE0  BL	_memcmp+0
0x3758	0x2800    CMP	R0, #0
0x375A	0xD12A    BNE	L_vRF4463MainCommandProcessor323
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 447 :: 		ulArgument = StrToLong( ucLongArgument );
0x375C	0x213C    MOVS	R1, #60
0x375E	0x4469    ADD	R1, SP, R1
0x3760	0x4608    MOV	R0, R1
0x3762	0xF7FEFBF3  BL	_StrToLong+0
0x3766	0x4962    LDR	R1, [PC, #392]
0x3768	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 448 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x376A	0x2800    CMP	R0, #0
0x376C	0xD319    BCC	L__vRF4463MainCommandProcessor451
0x376E	0x4960    LDR	R1, [PC, #384]
0x3770	0x6809    LDR	R1, [R1, #0]
0x3772	0x29FF    CMP	R1, #255
0x3774	0xD815    BHI	L__vRF4463MainCommandProcessor450
L__vRF4463MainCommandProcessor421:
;DriverRF4463PROMain.c, 449 :: 		ucRF4463ByteMatch2 = ulArgument;
0x3776	0x495E    LDR	R1, [PC, #376]
0x3778	0x680A    LDR	R2, [R1, #0]
0x377A	0x4964    LDR	R1, [PC, #400]
0x377C	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 450 :: 		ucRF4463MatchEnabled = 1;
0x377E	0x2201    MOVS	R2, #1
0x3780	0x495D    LDR	R1, [PC, #372]
0x3782	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 451 :: 		ucRF4463MatchEnableReg = 0x40;
0x3784	0x2240    MOVS	R2, #64
0x3786	0x495D    LDR	R1, [PC, #372]
0x3788	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 452 :: 		vRF4463MainSetTXString();
0x378A	0xF000FF45  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 453 :: 		vRF4463MainApplyChanges();
0x378E	0xF7FEFC31  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 454 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3792	0x485B    LDR	R0, [PC, #364]
0x3794	0xF7FDF87A  BL	_strlen+0
0x3798	0xB201    SXTH	R1, R0
0x379A	0x4859    LDR	R0, [PC, #356]
0x379C	0xF7FEFC32  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 455 :: 		}
0x37A0	0xE006    B	L_vRF4463MainCommandProcessor327
;DriverRF4463PROMain.c, 448 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor451:
L__vRF4463MainCommandProcessor450:
;DriverRF4463PROMain.c, 457 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x37A2	0x4858    LDR	R0, [PC, #352]
0x37A4	0xF7FDF872  BL	_strlen+0
0x37A8	0xB201    SXTH	R1, R0
0x37AA	0x4856    LDR	R0, [PC, #344]
0x37AC	0xF7FEFC2A  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 458 :: 		}
L_vRF4463MainCommandProcessor327:
;DriverRF4463PROMain.c, 459 :: 		}
0x37B0	0xE16B    B	L_vRF4463MainCommandProcessor328
L_vRF4463MainCommandProcessor323:
;DriverRF4463PROMain.c, 463 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_3_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_3_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x37B2	0x211C    MOVS	R1, #28
0x37B4	0x4469    ADD	R1, SP, R1
0x37B6	0x220C    MOVS	R2, #12
0x37B8	0x4855    LDR	R0, [PC, #340]
0x37BA	0xF7FEFBAD  BL	_memcmp+0
0x37BE	0x2800    CMP	R0, #0
0x37C0	0xD12A    BNE	L_vRF4463MainCommandProcessor329
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 464 :: 		ulArgument = StrToLong( ucLongArgument );
0x37C2	0x213C    MOVS	R1, #60
0x37C4	0x4469    ADD	R1, SP, R1
0x37C6	0x4608    MOV	R0, R1
0x37C8	0xF7FEFBC0  BL	_StrToLong+0
0x37CC	0x4948    LDR	R1, [PC, #288]
0x37CE	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 465 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x37D0	0x2800    CMP	R0, #0
0x37D2	0xD319    BCC	L__vRF4463MainCommandProcessor453
0x37D4	0x4946    LDR	R1, [PC, #280]
0x37D6	0x6809    LDR	R1, [R1, #0]
0x37D8	0x29FF    CMP	R1, #255
0x37DA	0xD815    BHI	L__vRF4463MainCommandProcessor452
L__vRF4463MainCommandProcessor420:
;DriverRF4463PROMain.c, 466 :: 		ucRF4463ByteMatch3 = ulArgument;
0x37DC	0x4944    LDR	R1, [PC, #272]
0x37DE	0x680A    LDR	R2, [R1, #0]
0x37E0	0x494C    LDR	R1, [PC, #304]
0x37E2	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 467 :: 		ucRF4463MatchEnabled = 1;
0x37E4	0x2201    MOVS	R2, #1
0x37E6	0x4944    LDR	R1, [PC, #272]
0x37E8	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 468 :: 		ucRF4463MatchEnableReg = 0x40;
0x37EA	0x2240    MOVS	R2, #64
0x37EC	0x4943    LDR	R1, [PC, #268]
0x37EE	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 469 :: 		vRF4463MainSetTXString();
0x37F0	0xF000FF12  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 470 :: 		vRF4463MainApplyChanges();
0x37F4	0xF7FEFBFE  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 471 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x37F8	0x4841    LDR	R0, [PC, #260]
0x37FA	0xF7FDF847  BL	_strlen+0
0x37FE	0xB201    SXTH	R1, R0
0x3800	0x483F    LDR	R0, [PC, #252]
0x3802	0xF7FEFBFF  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 472 :: 		}
0x3806	0xE006    B	L_vRF4463MainCommandProcessor333
;DriverRF4463PROMain.c, 465 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor453:
L__vRF4463MainCommandProcessor452:
;DriverRF4463PROMain.c, 474 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x3808	0x483E    LDR	R0, [PC, #248]
0x380A	0xF7FDF83F  BL	_strlen+0
0x380E	0xB201    SXTH	R1, R0
0x3810	0x483C    LDR	R0, [PC, #240]
0x3812	0xF7FEFBF7  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 475 :: 		}
L_vRF4463MainCommandProcessor333:
;DriverRF4463PROMain.c, 476 :: 		}
0x3816	0xE138    B	L_vRF4463MainCommandProcessor334
L_vRF4463MainCommandProcessor329:
;DriverRF4463PROMain.c, 480 :: 		else if ( memcmp( CMD_RADIO_MATCH_BYTE_4_SET, ucCommand, sizeof( CMD_RADIO_MATCH_BYTE_4_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x3818	0x211C    MOVS	R1, #28
0x381A	0x4469    ADD	R1, SP, R1
0x381C	0x220C    MOVS	R2, #12
0x381E	0x483E    LDR	R0, [PC, #248]
0x3820	0xF7FEFB7A  BL	_memcmp+0
0x3824	0x2800    CMP	R0, #0
0x3826	0xD12A    BNE	L_vRF4463MainCommandProcessor335
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 481 :: 		ulArgument = StrToLong( ucLongArgument );
0x3828	0x213C    MOVS	R1, #60
0x382A	0x4469    ADD	R1, SP, R1
0x382C	0x4608    MOV	R0, R1
0x382E	0xF7FEFB8D  BL	_StrToLong+0
0x3832	0x492F    LDR	R1, [PC, #188]
0x3834	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 482 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x3836	0x2800    CMP	R0, #0
0x3838	0xD319    BCC	L__vRF4463MainCommandProcessor455
0x383A	0x492D    LDR	R1, [PC, #180]
0x383C	0x6809    LDR	R1, [R1, #0]
0x383E	0x29FF    CMP	R1, #255
0x3840	0xD815    BHI	L__vRF4463MainCommandProcessor454
L__vRF4463MainCommandProcessor419:
;DriverRF4463PROMain.c, 483 :: 		ucRF4463ByteMatch4 = ulArgument;
0x3842	0x492B    LDR	R1, [PC, #172]
0x3844	0x680A    LDR	R2, [R1, #0]
0x3846	0x4935    LDR	R1, [PC, #212]
0x3848	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 484 :: 		ucRF4463MatchEnabled = 1;
0x384A	0x2201    MOVS	R2, #1
0x384C	0x492A    LDR	R1, [PC, #168]
0x384E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 485 :: 		ucRF4463MatchEnableReg = 0x40;
0x3850	0x2240    MOVS	R2, #64
0x3852	0x492A    LDR	R1, [PC, #168]
0x3854	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 486 :: 		vRF4463MainSetTXString();
0x3856	0xF000FEDF  BL	_vRF4463MainSetTXString+0
;DriverRF4463PROMain.c, 487 :: 		vRF4463MainApplyChanges();
0x385A	0xF7FEFBCB  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 488 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x385E	0x4828    LDR	R0, [PC, #160]
0x3860	0xF7FDF814  BL	_strlen+0
0x3864	0xB201    SXTH	R1, R0
0x3866	0x4826    LDR	R0, [PC, #152]
0x3868	0xF7FEFBCC  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 489 :: 		}
0x386C	0xE006    B	L_vRF4463MainCommandProcessor339
;DriverRF4463PROMain.c, 482 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor455:
L__vRF4463MainCommandProcessor454:
;DriverRF4463PROMain.c, 491 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x386E	0x4825    LDR	R0, [PC, #148]
0x3870	0xF7FDF80C  BL	_strlen+0
0x3874	0xB201    SXTH	R1, R0
0x3876	0x4823    LDR	R0, [PC, #140]
0x3878	0xF7FEFBC4  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 492 :: 		}
L_vRF4463MainCommandProcessor339:
;DriverRF4463PROMain.c, 493 :: 		}
0x387C	0xE105    B	L_vRF4463MainCommandProcessor340
L_vRF4463MainCommandProcessor335:
;DriverRF4463PROMain.c, 497 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_1_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_1_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x387E	0x211C    MOVS	R1, #28
0x3880	0x4469    ADD	R1, SP, R1
0x3882	0x220B    MOVS	R2, #11
0x3884	0x4826    LDR	R0, [PC, #152]
0x3886	0xF7FEFB47  BL	_memcmp+0
0x388A	0x2800    CMP	R0, #0
0x388C	0xD150    BNE	L_vRF4463MainCommandProcessor341
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 498 :: 		ulArgument = StrToLong( ucLongArgument );
0x388E	0x213C    MOVS	R1, #60
0x3890	0x4469    ADD	R1, SP, R1
0x3892	0x4608    MOV	R0, R1
0x3894	0xF7FEFB5A  BL	_StrToLong+0
0x3898	0x4915    LDR	R1, [PC, #84]
0x389A	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 499 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x389C	0x2800    CMP	R0, #0
0x389E	0xD314    BCC	L__vRF4463MainCommandProcessor457
0x38A0	0x4913    LDR	R1, [PC, #76]
0x38A2	0x6809    LDR	R1, [R1, #0]
0x38A4	0x29FF    CMP	R1, #255
0x38A6	0xD810    BHI	L__vRF4463MainCommandProcessor456
L__vRF4463MainCommandProcessor418:
;DriverRF4463PROMain.c, 500 :: 		ucRF4463ByteMask1 = ulArgument;
0x38A8	0x4911    LDR	R1, [PC, #68]
0x38AA	0x680A    LDR	R2, [R1, #0]
0x38AC	0x491D    LDR	R1, [PC, #116]
0x38AE	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 501 :: 		ucRF4463MatchEnabled = 1;
0x38B0	0x2201    MOVS	R2, #1
0x38B2	0x4911    LDR	R1, [PC, #68]
0x38B4	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 502 :: 		vRF4463MainApplyChanges();
0x38B6	0xF7FEFB9D  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 503 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x38BA	0x4811    LDR	R0, [PC, #68]
0x38BC	0xF7FCFFE6  BL	_strlen+0
0x38C0	0xB201    SXTH	R1, R0
0x38C2	0x480F    LDR	R0, [PC, #60]
0x38C4	0xF7FEFB9E  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 504 :: 		}
0x38C8	0xE031    B	L_vRF4463MainCommandProcessor345
;DriverRF4463PROMain.c, 499 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor457:
L__vRF4463MainCommandProcessor456:
;DriverRF4463PROMain.c, 506 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x38CA	0x480E    LDR	R0, [PC, #56]
0x38CC	0xF7FCFFDE  BL	_strlen+0
0x38D0	0xB201    SXTH	R1, R0
0x38D2	0xE029    B	#82
0x38D4	0x01652000  	_ANS_COMMAND_MODE_STBY+0
0x38D8	0x018F2000  	_ANS_COMMAND_MODE_TX_CONT+0
0x38DC	0x01B92000  	_ANS_COMMAND_MODE_RX_CONT+0
0x38E0	0x01E52000  	_ANS_COMMAND_MODE_TX_MASTER+0
0x38E4	0x02122000  	_ANS_COMMAND_MODE_RX_SLAVE+0
0x38E8	0x232D2000  	_ucRF4463Mode+0
0x38EC	0x028B2000  	_CMD_RADIO_MATCH_BYTE_1_SET+0
0x38F0	0x23282000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x38F4	0x00922000  	_ucRF4463ByteMatch1+0
0x38F8	0x00912000  	_ucRF4463MatchEnabled+0
0x38FC	0x00942000  	_ucRF4463MatchEnableReg+0
0x3900	0x00E82000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x3904	0x01102000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x3908	0x02972000  	_CMD_RADIO_MATCH_BYTE_2_SET+0
0x390C	0x00952000  	_ucRF4463ByteMatch2+0
0x3910	0x02A32000  	_CMD_RADIO_MATCH_BYTE_3_SET+0
0x3914	0x00972000  	_ucRF4463ByteMatch3+0
0x3918	0x02AF2000  	_CMD_RADIO_MATCH_BYTE_4_SET+0
0x391C	0x00992000  	_ucRF4463ByteMatch4+0
0x3920	0x02BB2000  	_CMD_RADIO_MATCH_MASK_1_SET+0
0x3924	0x00932000  	_ucRF4463ByteMask1+0
0x3928	0x4859    LDR	R0, [PC, #356]
0x392A	0xF7FEFB6B  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 507 :: 		}
L_vRF4463MainCommandProcessor345:
;DriverRF4463PROMain.c, 508 :: 		}
0x392E	0xE0AC    B	L_vRF4463MainCommandProcessor346
L_vRF4463MainCommandProcessor341:
;DriverRF4463PROMain.c, 512 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_2_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_2_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x3930	0x211C    MOVS	R1, #28
0x3932	0x4469    ADD	R1, SP, R1
0x3934	0x220B    MOVS	R2, #11
0x3936	0x4857    LDR	R0, [PC, #348]
0x3938	0xF7FEFAEE  BL	_memcmp+0
0x393C	0x2800    CMP	R0, #0
0x393E	0xD125    BNE	L_vRF4463MainCommandProcessor347
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 513 :: 		ulArgument = StrToLong( ucLongArgument );
0x3940	0x213C    MOVS	R1, #60
0x3942	0x4469    ADD	R1, SP, R1
0x3944	0x4608    MOV	R0, R1
0x3946	0xF7FEFB01  BL	_StrToLong+0
0x394A	0x4953    LDR	R1, [PC, #332]
0x394C	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 514 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x394E	0x2800    CMP	R0, #0
0x3950	0xD314    BCC	L__vRF4463MainCommandProcessor459
0x3952	0x4951    LDR	R1, [PC, #324]
0x3954	0x6809    LDR	R1, [R1, #0]
0x3956	0x29FF    CMP	R1, #255
0x3958	0xD810    BHI	L__vRF4463MainCommandProcessor458
L__vRF4463MainCommandProcessor417:
;DriverRF4463PROMain.c, 515 :: 		ucRF4463ByteMask2 = ulArgument;
0x395A	0x494F    LDR	R1, [PC, #316]
0x395C	0x680A    LDR	R2, [R1, #0]
0x395E	0x494F    LDR	R1, [PC, #316]
0x3960	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 516 :: 		ucRF4463MatchEnabled = 1;
0x3962	0x2201    MOVS	R2, #1
0x3964	0x494E    LDR	R1, [PC, #312]
0x3966	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 517 :: 		vRF4463MainApplyChanges();
0x3968	0xF7FEFB44  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 518 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x396C	0x484D    LDR	R0, [PC, #308]
0x396E	0xF7FCFF8D  BL	_strlen+0
0x3972	0xB201    SXTH	R1, R0
0x3974	0x484B    LDR	R0, [PC, #300]
0x3976	0xF7FEFB45  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 519 :: 		}
0x397A	0xE006    B	L_vRF4463MainCommandProcessor351
;DriverRF4463PROMain.c, 514 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor459:
L__vRF4463MainCommandProcessor458:
;DriverRF4463PROMain.c, 521 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x397C	0x4844    LDR	R0, [PC, #272]
0x397E	0xF7FCFF85  BL	_strlen+0
0x3982	0xB201    SXTH	R1, R0
0x3984	0x4842    LDR	R0, [PC, #264]
0x3986	0xF7FEFB3D  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 522 :: 		}
L_vRF4463MainCommandProcessor351:
;DriverRF4463PROMain.c, 523 :: 		}
0x398A	0xE07E    B	L_vRF4463MainCommandProcessor352
L_vRF4463MainCommandProcessor347:
;DriverRF4463PROMain.c, 527 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_3_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_3_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x398C	0x211C    MOVS	R1, #28
0x398E	0x4469    ADD	R1, SP, R1
0x3990	0x220B    MOVS	R2, #11
0x3992	0x4845    LDR	R0, [PC, #276]
0x3994	0xF7FEFAC0  BL	_memcmp+0
0x3998	0x2800    CMP	R0, #0
0x399A	0xD125    BNE	L_vRF4463MainCommandProcessor353
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 528 :: 		ulArgument = StrToLong( ucLongArgument );
0x399C	0x213C    MOVS	R1, #60
0x399E	0x4469    ADD	R1, SP, R1
0x39A0	0x4608    MOV	R0, R1
0x39A2	0xF7FEFAD3  BL	_StrToLong+0
0x39A6	0x493C    LDR	R1, [PC, #240]
0x39A8	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 529 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x39AA	0x2800    CMP	R0, #0
0x39AC	0xD314    BCC	L__vRF4463MainCommandProcessor461
0x39AE	0x493A    LDR	R1, [PC, #232]
0x39B0	0x6809    LDR	R1, [R1, #0]
0x39B2	0x29FF    CMP	R1, #255
0x39B4	0xD810    BHI	L__vRF4463MainCommandProcessor460
L__vRF4463MainCommandProcessor416:
;DriverRF4463PROMain.c, 530 :: 		ucRF4463ByteMask3 = ulArgument;
0x39B6	0x4938    LDR	R1, [PC, #224]
0x39B8	0x680A    LDR	R2, [R1, #0]
0x39BA	0x493C    LDR	R1, [PC, #240]
0x39BC	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 531 :: 		ucRF4463MatchEnabled = 1;
0x39BE	0x2201    MOVS	R2, #1
0x39C0	0x4937    LDR	R1, [PC, #220]
0x39C2	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 532 :: 		vRF4463MainApplyChanges();
0x39C4	0xF7FEFB16  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 533 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x39C8	0x4836    LDR	R0, [PC, #216]
0x39CA	0xF7FCFF5F  BL	_strlen+0
0x39CE	0xB201    SXTH	R1, R0
0x39D0	0x4834    LDR	R0, [PC, #208]
0x39D2	0xF7FEFB17  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 534 :: 		}
0x39D6	0xE006    B	L_vRF4463MainCommandProcessor357
;DriverRF4463PROMain.c, 529 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor461:
L__vRF4463MainCommandProcessor460:
;DriverRF4463PROMain.c, 536 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x39D8	0x482D    LDR	R0, [PC, #180]
0x39DA	0xF7FCFF57  BL	_strlen+0
0x39DE	0xB201    SXTH	R1, R0
0x39E0	0x482B    LDR	R0, [PC, #172]
0x39E2	0xF7FEFB0F  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 537 :: 		}
L_vRF4463MainCommandProcessor357:
;DriverRF4463PROMain.c, 538 :: 		}
0x39E6	0xE050    B	L_vRF4463MainCommandProcessor358
L_vRF4463MainCommandProcessor353:
;DriverRF4463PROMain.c, 542 :: 		else if ( memcmp( CMD_RADIO_MATCH_MASK_4_SET, ucCommand, sizeof( CMD_RADIO_MATCH_MASK_4_SET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x39E8	0x211C    MOVS	R1, #28
0x39EA	0x4469    ADD	R1, SP, R1
0x39EC	0x220B    MOVS	R2, #11
0x39EE	0x4830    LDR	R0, [PC, #192]
0x39F0	0xF7FEFA92  BL	_memcmp+0
0x39F4	0x2800    CMP	R0, #0
0x39F6	0xD125    BNE	L_vRF4463MainCommandProcessor359
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 543 :: 		ulArgument = StrToLong( ucLongArgument );
0x39F8	0x213C    MOVS	R1, #60
0x39FA	0x4469    ADD	R1, SP, R1
0x39FC	0x4608    MOV	R0, R1
0x39FE	0xF7FEFAA5  BL	_StrToLong+0
0x3A02	0x4925    LDR	R1, [PC, #148]
0x3A04	0x6008    STR	R0, [R1, #0]
;DriverRF4463PROMain.c, 544 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
0x3A06	0x2800    CMP	R0, #0
0x3A08	0xD314    BCC	L__vRF4463MainCommandProcessor463
0x3A0A	0x4923    LDR	R1, [PC, #140]
0x3A0C	0x6809    LDR	R1, [R1, #0]
0x3A0E	0x29FF    CMP	R1, #255
0x3A10	0xD810    BHI	L__vRF4463MainCommandProcessor462
L__vRF4463MainCommandProcessor415:
;DriverRF4463PROMain.c, 545 :: 		ucRF4463ByteMask4 = ulArgument;
0x3A12	0x4921    LDR	R1, [PC, #132]
0x3A14	0x680A    LDR	R2, [R1, #0]
0x3A16	0x4927    LDR	R1, [PC, #156]
0x3A18	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 546 :: 		ucRF4463MatchEnabled = 1;
0x3A1A	0x2201    MOVS	R2, #1
0x3A1C	0x4920    LDR	R1, [PC, #128]
0x3A1E	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 547 :: 		vRF4463MainApplyChanges();
0x3A20	0xF7FEFAE8  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 548 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3A24	0x481F    LDR	R0, [PC, #124]
0x3A26	0xF7FCFF31  BL	_strlen+0
0x3A2A	0xB201    SXTH	R1, R0
0x3A2C	0x481D    LDR	R0, [PC, #116]
0x3A2E	0xF7FEFAE9  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 549 :: 		}
0x3A32	0xE006    B	L_vRF4463MainCommandProcessor363
;DriverRF4463PROMain.c, 544 :: 		if ( ulArgument >= 0 && ulArgument <= 255 ) {
L__vRF4463MainCommandProcessor463:
L__vRF4463MainCommandProcessor462:
;DriverRF4463PROMain.c, 551 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_OUT_OF_RANGE, strlen( ANS_COMMAND_VALUE_OUT_OF_RANGE ) );
0x3A34	0x4816    LDR	R0, [PC, #88]
0x3A36	0xF7FCFF29  BL	_strlen+0
0x3A3A	0xB201    SXTH	R1, R0
0x3A3C	0x4814    LDR	R0, [PC, #80]
0x3A3E	0xF7FEFAE1  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 552 :: 		}
L_vRF4463MainCommandProcessor363:
;DriverRF4463PROMain.c, 553 :: 		}
0x3A42	0xE022    B	L_vRF4463MainCommandProcessor364
L_vRF4463MainCommandProcessor359:
;DriverRF4463PROMain.c, 557 :: 		else if ( memcmp( CMD_RADIO_MATCH_UNSET, ucCommand, sizeof( CMD_RADIO_MATCH_UNSET ) ) == 0x00 ) {
; ucBuffer start address is: 24 (R6)
0x3A44	0x211C    MOVS	R1, #28
0x3A46	0x4469    ADD	R1, SP, R1
0x3A48	0x220C    MOVS	R2, #12
0x3A4A	0x481B    LDR	R0, [PC, #108]
0x3A4C	0xF7FEFA64  BL	_memcmp+0
0x3A50	0x2800    CMP	R0, #0
0x3A52	0xD10C    BNE	L_vRF4463MainCommandProcessor365
; ucBuffer end address is: 24 (R6)
;DriverRF4463PROMain.c, 559 :: 		ucRF4463MatchEnableReg = 1;
0x3A54	0x2201    MOVS	R2, #1
0x3A56	0x4919    LDR	R1, [PC, #100]
0x3A58	0x700A    STRB	R2, [R1, #0]
;DriverRF4463PROMain.c, 560 :: 		vRF4463MainApplyChanges();
0x3A5A	0xF7FEFACB  BL	_vRF4463MainApplyChanges+0
;DriverRF4463PROMain.c, 561 :: 		vUSART1Start_TX( ANS_COMMAND_VALUE_ACCEPTED, strlen( ANS_COMMAND_VALUE_ACCEPTED ) );
0x3A5E	0x4811    LDR	R0, [PC, #68]
0x3A60	0xF7FCFF14  BL	_strlen+0
0x3A64	0xB201    SXTH	R1, R0
0x3A66	0x480F    LDR	R0, [PC, #60]
0x3A68	0xF7FEFACC  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 566 :: 		}
0x3A6C	0xE00D    B	L_vRF4463MainCommandProcessor366
L_vRF4463MainCommandProcessor365:
;DriverRF4463PROMain.c, 570 :: 		vUSART1Start_TX( ANS_DEBUG_COMMAND_UNKNOWN, strlen( ANS_DEBUG_COMMAND_UNKNOWN ) );
; ucBuffer start address is: 24 (R6)
0x3A6E	0x4814    LDR	R0, [PC, #80]
0x3A70	0xF7FCFF0C  BL	_strlen+0
0x3A74	0xB201    SXTH	R1, R0
0x3A76	0x4812    LDR	R0, [PC, #72]
0x3A78	0xF7FEFAC4  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 571 :: 		vUSART1Start_TX( ucBuffer, strlen( ucBuffer ) );  // DEPURACION
0x3A7C	0x4630    MOV	R0, R6
0x3A7E	0xF7FCFF05  BL	_strlen+0
0x3A82	0xB201    SXTH	R1, R0
0x3A84	0x4630    MOV	R0, R6
; ucBuffer end address is: 24 (R6)
0x3A86	0xF7FEFABD  BL	_vUSART1Start_TX+0
;DriverRF4463PROMain.c, 572 :: 		}
L_vRF4463MainCommandProcessor366:
L_vRF4463MainCommandProcessor364:
L_vRF4463MainCommandProcessor358:
L_vRF4463MainCommandProcessor352:
L_vRF4463MainCommandProcessor346:
L_vRF4463MainCommandProcessor340:
L_vRF4463MainCommandProcessor334:
L_vRF4463MainCommandProcessor328:
L_vRF4463MainCommandProcessor322:
L_vRF4463MainCommandProcessor316:
L_vRF4463MainCommandProcessor294:
L_vRF4463MainCommandProcessor290:
L_vRF4463MainCommandProcessor274:
L_vRF4463MainCommandProcessor268:
L_vRF4463MainCommandProcessor262:
L_vRF4463MainCommandProcessor246:
L_vRF4463MainCommandProcessor240:
;DriverRF4463PROMain.c, 573 :: 		}
L_end_vRF4463MainCommandProcessor:
0x3A8A	0xB030    ADD	SP, SP, #192
0x3A8C	0xBD00    POP	(R15)
0x3A8E	0xBF00    NOP
0x3A90	0x01102000  	_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x3A94	0x02C62000  	_CMD_RADIO_MATCH_MASK_2_SET+0
0x3A98	0x23282000  	vRF4463MainCommandProcessor_ulArgument_L0+0
0x3A9C	0x00962000  	_ucRF4463ByteMask2+0
0x3AA0	0x00912000  	_ucRF4463MatchEnabled+0
0x3AA4	0x00E82000  	_ANS_COMMAND_VALUE_ACCEPTED+0
0x3AA8	0x02D12000  	_CMD_RADIO_MATCH_MASK_3_SET+0
0x3AAC	0x00982000  	_ucRF4463ByteMask3+0
0x3AB0	0x02DC2000  	_CMD_RADIO_MATCH_MASK_4_SET+0
0x3AB4	0x009A2000  	_ucRF4463ByteMask4+0
0x3AB8	0x02E72000  	_CMD_RADIO_MATCH_UNSET+0
0x3ABC	0x00942000  	_ucRF4463MatchEnableReg+0
0x3AC0	0x02F32000  	_ANS_DEBUG_COMMAND_UNKNOWN+0
; end of _vRF4463MainCommandProcessor
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
0x1EFC	0xB500    PUSH	(R14)
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x1EFE	0x287A    CMP	R0, #122
0x1F00	0xD807    BHI	L__toupper47
0x1F02	0x2861    CMP	R0, #97
0x1F04	0xD306    BCC	L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x1F06	0x2120    MOVS	R1, #32
0x1F08	0x43C9    MVN	R1, R1
0x1F0A	0xB209    SXTH	R1, R1
0x1F0C	0x4001    ANDS	R1, R0
0x1F0E	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x1F10	0xE7FF    B	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x1F12	0xE7FF    B	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x1F14	0xBD00    POP	(R15)
; end of _toupper
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1F18	0xB500    PUSH	(R14)
0x1F1A	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x1F1C	0x9200    STR	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1F1E	0x4602    MOV	R2, R0
0x1F20	0x9800    LDR	R0, [SP, #0]
0x1F22	0xB200    SXTH	R0, R0
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x1F24	0xB204    SXTH	R4, R0
0x1F26	0x1E43    SUBS	R3, R0, #1
0x1F28	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x1F2A	0x2C00    CMP	R4, #0
0x1F2C	0xD00B    BEQ	L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x1F2E	0x7814    LDRB	R4, [R2, #0]
0x1F30	0x780B    LDRB	R3, [R1, #0]
0x1F32	0x429C    CMP	R4, R3
0x1F34	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x1F36	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x1F38	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x1F3A	0x1AE3    SUBS	R3, R4, R3
0x1F3C	0xB218    SXTH	R0, R3
0x1F3E	0xE003    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x1F40	0x3201    ADDS	R2, #1
;__Lib_CString.c, 38 :: 		
0x1F42	0x3101    ADDS	R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1F44	0xE7EE    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x1F46	0x2000    MOVS	R0, #0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x1F48	0xB001    ADD	SP, SP, #4
0x1F4A	0xBD00    POP	(R15)
; end of _memcmp
_StrToShort:
;__Lib_Conversions.c, 918 :: 		
0x2040	0xB500    PUSH	(R14)
0x2042	0xB085    SUB	SP, SP, #20
0x2044	0x9004    STR	R0, [SP, #16]
;__Lib_Conversions.c, 920 :: 		
0x2046	0x2604    MOVS	R6, #4
0x2048	0x446E    ADD	R6, SP, R6
0x204A	0x2509    MOVS	R5, #9
0x204C	0x19AD    ADDS	R5, R5, R6
0x204E	0x4F3C    LDR	R7, [PC, #240]
0x2050	0xF002FE1A  BL	___CC2DW+0
;__Lib_Conversions.c, 921 :: 		
;__Lib_Conversions.c, 922 :: 		
;__Lib_Conversions.c, 923 :: 		
;__Lib_Conversions.c, 925 :: 		
0x2054	0x9804    LDR	R0, [SP, #16]
0x2056	0xF7FEFC19  BL	_strlen+0
0x205A	0x9000    STR	R0, [SP, #0]
;__Lib_Conversions.c, 926 :: 		
0x205C	0xB2C1    UXTB	R1, R0
0x205E	0x2904    CMP	R1, #4
0x2060	0xD900    BLS	#0
0x2062	0xE066    B	L_StrToShort176
;__Lib_Conversions.c, 928 :: 		
0x2064	0x2204    MOVS	R2, #4
0x2066	0x446A    ADD	R2, SP, R2
0x2068	0x2108    MOVS	R1, #8
0x206A	0x4469    ADD	R1, SP, R1
0x206C	0x9804    LDR	R0, [SP, #16]
0x206E	0xF7FFFE4D  BL	__Lib_Conversions_Forward_Input+0
; multiplier start address is: 0 (R0)
0x2072	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 930 :: 		
0x2074	0x9901    LDR	R1, [SP, #4]
0x2076	0xB2C9    UXTB	R1, R1
0x2078	0x2901    CMP	R1, #1
0x207A	0xD857    BHI	L_StrToShort177
;__Lib_Conversions.c, 932 :: 		
0x207C	0x9904    LDR	R1, [SP, #16]
0x207E	0x7809    LDRB	R1, [R1, #0]
0x2080	0x292D    CMP	R1, #45
0x2082	0xD022    BEQ	L_StrToShort178
;__Lib_Conversions.c, 934 :: 		
; i start address is: 24 (R6)
0x2084	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
; multiplier end address is: 0 (R0)
L_StrToShort179:
; i start address is: 24 (R6)
; multiplier start address is: 0 (R0)
0x2086	0x9900    LDR	R1, [SP, #0]
0x2088	0xB2C9    UXTB	R1, R1
0x208A	0x428E    CMP	R6, R1
0x208C	0xD214    BCS	L_StrToShort180
;__Lib_Conversions.c, 936 :: 		
0x208E	0x2108    MOVS	R1, #8
0x2090	0x4469    ADD	R1, SP, R1
0x2092	0x1989    ADDS	R1, R1, R6
0x2094	0x7809    LDRB	R1, [R1, #0]
0x2096	0x3930    SUBS	R1, #48
0x2098	0xB209    SXTH	R1, R1
0x209A	0x4602    MOV	R2, R0
0x209C	0x434A    MULS	R2, R1, R2
0x209E	0xB292    UXTH	R2, R2
0x20A0	0x9903    LDR	R1, [SP, #12]
0x20A2	0xB249    SXTB	R1, R1
0x20A4	0x1889    ADDS	R1, R1, R2
0x20A6	0x9103    STR	R1, [SP, #12]
;__Lib_Conversions.c, 937 :: 		
0x20A8	0x220A    MOVS	R2, #10
0x20AA	0xF7FEFA0D  BL	__Div_32x32_U+0
; multiplier end address is: 0 (R0)
; multiplier start address is: 8 (R2)
0x20AE	0xB282    UXTH	R2, R0
;__Lib_Conversions.c, 934 :: 		
0x20B0	0x1C71    ADDS	R1, R6, #1
; i end address is: 24 (R6)
; i start address is: 4 (R1)
;__Lib_Conversions.c, 938 :: 		
0x20B2	0xB290    UXTH	R0, R2
; i end address is: 4 (R1)
; multiplier end address is: 8 (R2)
0x20B4	0xB2CE    UXTB	R6, R1
0x20B6	0xE7E6    B	L_StrToShort179
L_StrToShort180:
;__Lib_Conversions.c, 939 :: 		
0x20B8	0x9A03    LDR	R2, [SP, #12]
0x20BA	0xB252    SXTB	R2, R2
0x20BC	0x217F    MOVS	R1, #127
0x20BE	0x43C9    MVN	R1, R1
0x20C0	0x428A    CMP	R2, R1
0x20C2	0xD101    BNE	L_StrToShort182
;__Lib_Conversions.c, 940 :: 		
0x20C4	0x2100    MOVS	R1, #0
0x20C6	0x9103    STR	R1, [SP, #12]
L_StrToShort182:
;__Lib_Conversions.c, 941 :: 		
0x20C8	0xE02F    B	L_StrToShort183
L_StrToShort178:
;__Lib_Conversions.c, 942 :: 		
; multiplier start address is: 0 (R0)
0x20CA	0x9B04    LDR	R3, [SP, #16]
0x20CC	0x222D    MOVS	R2, #45
0x20CE	0x9904    LDR	R1, [SP, #16]
0x20D0	0x700A    STRB	R2, [R1, #0]
0x20D2	0x7819    LDRB	R1, [R3, #0]
0x20D4	0x2900    CMP	R1, #0
0x20D6	0xD028    BEQ	L__StrToShort401
0x20D8	0x9901    LDR	R1, [SP, #4]
0x20DA	0xB2C9    UXTB	R1, R1
0x20DC	0x2901    CMP	R1, #1
0x20DE	0xD124    BNE	L__StrToShort400
L__StrToShort399:
;__Lib_Conversions.c, 944 :: 		
; i start address is: 28 (R7)
0x20E0	0x2701    MOVS	R7, #1
; multiplier end address is: 0 (R0)
; i end address is: 28 (R7)
0x20E2	0xB2FE    UXTB	R6, R7
L_StrToShort187:
; i start address is: 24 (R6)
; multiplier start address is: 0 (R0)
0x20E4	0x9900    LDR	R1, [SP, #0]
0x20E6	0xB2C9    UXTB	R1, R1
0x20E8	0x428E    CMP	R6, R1
0x20EA	0xD215    BCS	L_StrToShort188
;__Lib_Conversions.c, 946 :: 		
0x20EC	0x2108    MOVS	R1, #8
0x20EE	0x4469    ADD	R1, SP, R1
0x20F0	0x1989    ADDS	R1, R1, R6
0x20F2	0x7809    LDRB	R1, [R1, #0]
0x20F4	0x3930    SUBS	R1, #48
0x20F6	0xB209    SXTH	R1, R1
0x20F8	0x4602    MOV	R2, R0
0x20FA	0x434A    MULS	R2, R1, R2
0x20FC	0xB292    UXTH	R2, R2
0x20FE	0x9903    LDR	R1, [SP, #12]
0x2100	0xB249    SXTB	R1, R1
0x2102	0x1889    ADDS	R1, R1, R2
0x2104	0x9103    STR	R1, [SP, #12]
;__Lib_Conversions.c, 947 :: 		
0x2106	0x220A    MOVS	R2, #10
0x2108	0xF7FEF9DE  BL	__Div_32x32_U+0
; multiplier end address is: 0 (R0)
; multiplier start address is: 8 (R2)
0x210C	0xB282    UXTH	R2, R0
;__Lib_Conversions.c, 944 :: 		
0x210E	0x1C71    ADDS	R1, R6, #1
; i end address is: 24 (R6)
; i start address is: 28 (R7)
0x2110	0xB2CF    UXTB	R7, R1
;__Lib_Conversions.c, 948 :: 		
0x2112	0xB290    UXTH	R0, R2
; multiplier end address is: 8 (R2)
; i end address is: 28 (R7)
0x2114	0xB2FE    UXTB	R6, R7
0x2116	0xE7E5    B	L_StrToShort187
L_StrToShort188:
;__Lib_Conversions.c, 949 :: 		
0x2118	0x9903    LDR	R1, [SP, #12]
0x211A	0xB249    SXTB	R1, R1
0x211C	0x4249    RSBS	R1, R1, #0
0x211E	0x9103    STR	R1, [SP, #12]
;__Lib_Conversions.c, 950 :: 		
0x2120	0xB249    SXTB	R1, R1
0x2122	0x297F    CMP	R1, #127
0x2124	0xD101    BNE	L_StrToShort190
;__Lib_Conversions.c, 951 :: 		
0x2126	0x2100    MOVS	R1, #0
0x2128	0x9103    STR	R1, [SP, #12]
L_StrToShort190:
;__Lib_Conversions.c, 942 :: 		
L__StrToShort401:
L__StrToShort400:
;__Lib_Conversions.c, 952 :: 		
L_StrToShort183:
;__Lib_Conversions.c, 953 :: 		
0x212A	0xE001    B	L_StrToShort191
L_StrToShort177:
;__Lib_Conversions.c, 954 :: 		
0x212C	0x2100    MOVS	R1, #0
0x212E	0x9103    STR	R1, [SP, #12]
L_StrToShort191:
;__Lib_Conversions.c, 955 :: 		
0x2130	0xE001    B	L_StrToShort192
L_StrToShort176:
;__Lib_Conversions.c, 956 :: 		
0x2132	0x2100    MOVS	R1, #0
0x2134	0x9103    STR	R1, [SP, #12]
L_StrToShort192:
;__Lib_Conversions.c, 957 :: 		
0x2136	0x9803    LDR	R0, [SP, #12]
0x2138	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 958 :: 		
L_end_StrToShort:
0x213A	0xB005    ADD	SP, SP, #20
0x213C	0xBD00    POP	(R15)
0x213E	0xBF00    NOP
0x2140	0x81540000  	?ICSStrToShort_counter_L0+0
; end of _StrToShort
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x088C	0xB500    PUSH	(R14)
0x088E	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x0890	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x0892	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x0894	0x4602    MOV	R2, R0
0x0896	0x3001    ADDS	R0, #1
0x0898	0x7811    LDRB	R1, [R2, #0]
0x089A	0x2900    CMP	R1, #0
0x089C	0xD000    BEQ	L_strlen37
;__Lib_CString.c, 148 :: 		
0x089E	0xE7F9    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x08A0	0x1AC1    SUBS	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x08A2	0x1E49    SUBS	R1, R1, #1
0x08A4	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x08A6	0xBD00    POP	(R15)
; end of _strlen
__Lib_Conversions_Forward_Input:
;__Lib_Conversions.c, 777 :: 		
; byte_in start address is: 0 (R0)
0x1D0C	0xB500    PUSH	(R14)
0x1D0E	0xB083    SUB	SP, SP, #12
0x1D10	0x9101    STR	R1, [SP, #4]
0x1D12	0x4601    MOV	R1, R0
0x1D14	0x9202    STR	R2, [SP, #8]
; byte_in end address is: 0 (R0)
; byte_in start address is: 4 (R1)
;__Lib_Conversions.c, 779 :: 		
0x1D16	0x9100    STR	R1, [SP, #0]
0x1D18	0x4608    MOV	R0, R1
0x1D1A	0xF7FEFDB7  BL	_strlen+0
0x1D1E	0x9900    LDR	R1, [SP, #0]
; i start address is: 0 (R0)
0x1D20	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 781 :: 		
; multiplier start address is: 24 (R6)
0x1D22	0x2601    MOVS	R6, #1
; byte_in end address is: 4 (R1)
; multiplier end address is: 24 (R6)
; i end address is: 0 (R0)
0x1D24	0x460A    MOV	R2, R1
;__Lib_Conversions.c, 783 :: 		
L___Lib_Conversions_Forward_Input139:
; byte_in start address is: 8 (R2)
; multiplier start address is: 24 (R6)
; i start address is: 0 (R0)
; byte_in start address is: 8 (R2)
; byte_in end address is: 8 (R2)
0x1D26	0x2800    CMP	R0, #0
0x1D28	0xD91F    BLS	L___Lib_Conversions_Forward_Input140
; byte_in end address is: 8 (R2)
;__Lib_Conversions.c, 785 :: 		
; byte_in start address is: 8 (R2)
0x1D2A	0x1813    ADDS	R3, R2, R0
0x1D2C	0x1E5B    SUBS	R3, R3, #1
0x1D2E	0x781B    LDRB	R3, [R3, #0]
; tmp start address is: 4 (R1)
0x1D30	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 786 :: 		
0x1D32	0x2B30    CMP	R3, #48
0x1D34	0xD30E    BCC	L___Lib_Conversions_Forward_Input371
0x1D36	0x2939    CMP	R1, #57
0x1D38	0xD80C    BHI	L___Lib_Conversions_Forward_Input370
; tmp end address is: 4 (R1)
L___Lib_Conversions_Forward_Input369:
;__Lib_Conversions.c, 788 :: 		
0x1D3A	0x9B01    LDR	R3, [SP, #4]
0x1D3C	0x181B    ADDS	R3, R3, R0
0x1D3E	0x1E5C    SUBS	R4, R3, #1
0x1D40	0x1813    ADDS	R3, R2, R0
0x1D42	0x1E5B    SUBS	R3, R3, #1
0x1D44	0x781B    LDRB	R3, [R3, #0]
0x1D46	0x7023    STRB	R3, [R4, #0]
;__Lib_Conversions.c, 789 :: 		
0x1D48	0x240A    MOVS	R4, #10
0x1D4A	0x4623    MOV	R3, R4
0x1D4C	0x4373    MULS	R3, R6, R3
; multiplier end address is: 24 (R6)
; multiplier start address is: 4 (R1)
0x1D4E	0x4619    MOV	R1, R3
;__Lib_Conversions.c, 790 :: 		
0x1D50	0x460C    MOV	R4, R1
; multiplier end address is: 4 (R1)
0x1D52	0xE005    B	L___Lib_Conversions_Forward_Input144
;__Lib_Conversions.c, 786 :: 		
L___Lib_Conversions_Forward_Input371:
; multiplier start address is: 24 (R6)
L___Lib_Conversions_Forward_Input370:
;__Lib_Conversions.c, 792 :: 		
0x1D54	0x9B02    LDR	R3, [SP, #8]
0x1D56	0x781B    LDRB	R3, [R3, #0]
0x1D58	0x1C5C    ADDS	R4, R3, #1
0x1D5A	0x9B02    LDR	R3, [SP, #8]
0x1D5C	0x701C    STRB	R4, [R3, #0]
; multiplier end address is: 24 (R6)
0x1D5E	0x4634    MOV	R4, R6
L___Lib_Conversions_Forward_Input144:
;__Lib_Conversions.c, 793 :: 		
; multiplier start address is: 16 (R4)
0x1D60	0x1E43    SUBS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 20 (R5)
0x1D62	0xB2DD    UXTB	R5, R3
;__Lib_Conversions.c, 794 :: 		
; byte_in end address is: 8 (R2)
; multiplier end address is: 16 (R4)
; i end address is: 20 (R5)
0x1D64	0xB2E8    UXTB	R0, R5
0x1D66	0x4626    MOV	R6, R4
0x1D68	0xE7DD    B	L___Lib_Conversions_Forward_Input139
L___Lib_Conversions_Forward_Input140:
;__Lib_Conversions.c, 795 :: 		
; multiplier start address is: 24 (R6)
0x1D6A	0x220A    MOVS	R2, #10
0x1D6C	0x4630    MOV	R0, R6
0x1D6E	0xF7FEFBAB  BL	__Div_32x32_U+0
; multiplier end address is: 24 (R6)
;__Lib_Conversions.c, 797 :: 		
;__Lib_Conversions.c, 798 :: 		
L_end_Forward_Input:
0x1D72	0xB003    ADD	SP, SP, #12
0x1D74	0xBD00    POP	(R15)
; end of __Lib_Conversions_Forward_Input
_vRF4463MainApplyChanges:
;DriverRF4463PROMain.c, 133 :: 		void vRF4463MainApplyChanges () {
0x1FF4	0xB500    PUSH	(R14)
;DriverRF4463PROMain.c, 134 :: 		vRF4463SDNReset();
0x1FF6	0xF002FBAF  BL	_vRF4463SDNReset+0
;DriverRF4463PROMain.c, 135 :: 		vRF4463Init();
0x1FFA	0xF001FECF  BL	_vRF4463Init+0
;DriverRF4463PROMain.c, 136 :: 		vRF4463ClearInterrupts();
0x1FFE	0xF002FE11  BL	_vRF4463ClearInterrupts+0
;DriverRF4463PROMain.c, 137 :: 		}
L_end_vRF4463MainApplyChanges:
0x2002	0xBD00    POP	(R15)
; end of _vRF4463MainApplyChanges
_vUSART1Start_TX:
;uarthandler.c, 434 :: 		unsigned char vUSART1Start_TX ( unsigned long *ucBuffer, unsigned long ulSize ) {
0x2004	0xB081    SUB	SP, SP, #4
;uarthandler.c, 467 :: 		}
L_end_vUSART1Start_TX:
0x2006	0xB001    ADD	SP, SP, #4
0x2008	0x4770    BX	LR
; end of _vUSART1Start_TX
_StrToInt:
;__Lib_Conversions.c, 975 :: 		
0x2144	0xB500    PUSH	(R14)
0x2146	0xB086    SUB	SP, SP, #24
0x2148	0x9005    STR	R0, [SP, #20]
;__Lib_Conversions.c, 977 :: 		
0x214A	0x2604    MOVS	R6, #4
0x214C	0x446E    ADD	R6, SP, R6
0x214E	0x250E    MOVS	R5, #14
0x2150	0x19AD    ADDS	R5, R5, R6
0x2152	0x4F3A    LDR	R7, [PC, #232]
0x2154	0xF002FD98  BL	___CC2DW+0
;__Lib_Conversions.c, 978 :: 		
;__Lib_Conversions.c, 979 :: 		
;__Lib_Conversions.c, 980 :: 		
;__Lib_Conversions.c, 982 :: 		
0x2158	0x9805    LDR	R0, [SP, #20]
0x215A	0xF7FEFB97  BL	_strlen+0
0x215E	0x9000    STR	R0, [SP, #0]
;__Lib_Conversions.c, 983 :: 		
0x2160	0xB2C1    UXTB	R1, R0
0x2162	0x2906    CMP	R1, #6
0x2164	0xD900    BLS	#0
0x2166	0xE063    B	L_StrToInt193
;__Lib_Conversions.c, 985 :: 		
0x2168	0x2204    MOVS	R2, #4
0x216A	0x446A    ADD	R2, SP, R2
0x216C	0x2108    MOVS	R1, #8
0x216E	0x4469    ADD	R1, SP, R1
0x2170	0x9805    LDR	R0, [SP, #20]
0x2172	0xF7FFFDCB  BL	__Lib_Conversions_Forward_Input+0
; multiplier start address is: 0 (R0)
;__Lib_Conversions.c, 987 :: 		
0x2176	0x9901    LDR	R1, [SP, #4]
0x2178	0xB2C9    UXTB	R1, R1
0x217A	0x2901    CMP	R1, #1
0x217C	0xD855    BHI	L_StrToInt194
;__Lib_Conversions.c, 989 :: 		
0x217E	0x9905    LDR	R1, [SP, #20]
0x2180	0x7809    LDRB	R1, [R1, #0]
0x2182	0x292D    CMP	R1, #45
0x2184	0xD020    BEQ	L_StrToInt195
;__Lib_Conversions.c, 991 :: 		
; i start address is: 24 (R6)
0x2186	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
; multiplier end address is: 0 (R0)
L_StrToInt196:
; i start address is: 24 (R6)
; multiplier start address is: 0 (R0)
0x2188	0x9900    LDR	R1, [SP, #0]
0x218A	0xB2C9    UXTB	R1, R1
0x218C	0x428E    CMP	R6, R1
0x218E	0xD213    BCS	L_StrToInt197
;__Lib_Conversions.c, 993 :: 		
0x2190	0x2108    MOVS	R1, #8
0x2192	0x4469    ADD	R1, SP, R1
0x2194	0x1989    ADDS	R1, R1, R6
0x2196	0x7809    LDRB	R1, [R1, #0]
0x2198	0x3930    SUBS	R1, #48
0x219A	0xB209    SXTH	R1, R1
0x219C	0x4602    MOV	R2, R0
0x219E	0x434A    MULS	R2, R1, R2
0x21A0	0x9904    LDR	R1, [SP, #16]
0x21A2	0xB209    SXTH	R1, R1
0x21A4	0x1889    ADDS	R1, R1, R2
0x21A6	0x9104    STR	R1, [SP, #16]
;__Lib_Conversions.c, 994 :: 		
0x21A8	0x220A    MOVS	R2, #10
0x21AA	0xF7FEF98D  BL	__Div_32x32_U+0
; multiplier end address is: 0 (R0)
; multiplier start address is: 8 (R2)
0x21AE	0x4602    MOV	R2, R0
;__Lib_Conversions.c, 991 :: 		
0x21B0	0x1C71    ADDS	R1, R6, #1
; i end address is: 24 (R6)
; i start address is: 4 (R1)
;__Lib_Conversions.c, 995 :: 		
0x21B2	0x4610    MOV	R0, R2
; i end address is: 4 (R1)
; multiplier end address is: 8 (R2)
0x21B4	0xB2CE    UXTB	R6, R1
0x21B6	0xE7E7    B	L_StrToInt196
L_StrToInt197:
;__Lib_Conversions.c, 996 :: 		
0x21B8	0x9A04    LDR	R2, [SP, #16]
0x21BA	0xB212    SXTH	R2, R2
0x21BC	0x4920    LDR	R1, [PC, #128]
0x21BE	0x428A    CMP	R2, R1
0x21C0	0xD101    BNE	L_StrToInt199
;__Lib_Conversions.c, 997 :: 		
0x21C2	0x2100    MOVS	R1, #0
0x21C4	0x9104    STR	R1, [SP, #16]
L_StrToInt199:
;__Lib_Conversions.c, 998 :: 		
0x21C6	0xE02F    B	L_StrToInt200
L_StrToInt195:
;__Lib_Conversions.c, 999 :: 		
; multiplier start address is: 0 (R0)
0x21C8	0x9B05    LDR	R3, [SP, #20]
0x21CA	0x222D    MOVS	R2, #45
0x21CC	0x9905    LDR	R1, [SP, #20]
0x21CE	0x700A    STRB	R2, [R1, #0]
0x21D0	0x7819    LDRB	R1, [R3, #0]
0x21D2	0x2900    CMP	R1, #0
0x21D4	0xD028    BEQ	L__StrToInt404
0x21D6	0x9901    LDR	R1, [SP, #4]
0x21D8	0xB2C9    UXTB	R1, R1
0x21DA	0x2901    CMP	R1, #1
0x21DC	0xD124    BNE	L__StrToInt403
L__StrToInt402:
;__Lib_Conversions.c, 1001 :: 		
; i start address is: 28 (R7)
0x21DE	0x2701    MOVS	R7, #1
; multiplier end address is: 0 (R0)
; i end address is: 28 (R7)
0x21E0	0xB2FE    UXTB	R6, R7
L_StrToInt204:
; i start address is: 24 (R6)
; multiplier start address is: 0 (R0)
0x21E2	0x9900    LDR	R1, [SP, #0]
0x21E4	0xB2C9    UXTB	R1, R1
0x21E6	0x428E    CMP	R6, R1
0x21E8	0xD214    BCS	L_StrToInt205
;__Lib_Conversions.c, 1003 :: 		
0x21EA	0x2108    MOVS	R1, #8
0x21EC	0x4469    ADD	R1, SP, R1
0x21EE	0x1989    ADDS	R1, R1, R6
0x21F0	0x7809    LDRB	R1, [R1, #0]
0x21F2	0x3930    SUBS	R1, #48
0x21F4	0xB209    SXTH	R1, R1
0x21F6	0x4602    MOV	R2, R0
0x21F8	0x434A    MULS	R2, R1, R2
0x21FA	0x9904    LDR	R1, [SP, #16]
0x21FC	0xB209    SXTH	R1, R1
0x21FE	0x1889    ADDS	R1, R1, R2
0x2200	0x9104    STR	R1, [SP, #16]
;__Lib_Conversions.c, 1004 :: 		
0x2202	0x220A    MOVS	R2, #10
0x2204	0xF7FEF960  BL	__Div_32x32_U+0
; multiplier end address is: 0 (R0)
; multiplier start address is: 8 (R2)
0x2208	0x4602    MOV	R2, R0
;__Lib_Conversions.c, 1001 :: 		
0x220A	0x1C71    ADDS	R1, R6, #1
; i end address is: 24 (R6)
; i start address is: 28 (R7)
0x220C	0xB2CF    UXTB	R7, R1
;__Lib_Conversions.c, 1005 :: 		
0x220E	0x4610    MOV	R0, R2
; multiplier end address is: 8 (R2)
; i end address is: 28 (R7)
0x2210	0xB2FE    UXTB	R6, R7
0x2212	0xE7E6    B	L_StrToInt204
L_StrToInt205:
;__Lib_Conversions.c, 1006 :: 		
0x2214	0x9904    LDR	R1, [SP, #16]
0x2216	0xB209    SXTH	R1, R1
0x2218	0x424A    RSBS	R2, R1, #0
0x221A	0xB212    SXTH	R2, R2
0x221C	0x9204    STR	R2, [SP, #16]
;__Lib_Conversions.c, 1007 :: 		
0x221E	0x4909    LDR	R1, [PC, #36]
0x2220	0x428A    CMP	R2, R1
0x2222	0xD101    BNE	L_StrToInt207
;__Lib_Conversions.c, 1008 :: 		
0x2224	0x2100    MOVS	R1, #0
0x2226	0x9104    STR	R1, [SP, #16]
L_StrToInt207:
;__Lib_Conversions.c, 999 :: 		
L__StrToInt404:
L__StrToInt403:
;__Lib_Conversions.c, 1009 :: 		
L_StrToInt200:
;__Lib_Conversions.c, 1010 :: 		
0x2228	0xE001    B	L_StrToInt208
L_StrToInt194:
;__Lib_Conversions.c, 1011 :: 		
0x222A	0x2100    MOVS	R1, #0
0x222C	0x9104    STR	R1, [SP, #16]
L_StrToInt208:
;__Lib_Conversions.c, 1012 :: 		
0x222E	0xE001    B	L_StrToInt209
L_StrToInt193:
;__Lib_Conversions.c, 1013 :: 		
0x2230	0x2100    MOVS	R1, #0
0x2232	0x9104    STR	R1, [SP, #16]
L_StrToInt209:
;__Lib_Conversions.c, 1014 :: 		
0x2234	0x9804    LDR	R0, [SP, #16]
0x2236	0xB200    SXTH	R0, R0
;__Lib_Conversions.c, 1015 :: 		
L_end_StrToInt:
0x2238	0xB006    ADD	SP, SP, #24
0x223A	0xBD00    POP	(R15)
0x223C	0x81340000  	?ICSStrToInt_counter_L0+0
0x2240	0x8000FFFF  	#-32768
0x2244	0x7FFF0000  	#32767
; end of _StrToInt
_StrToLong:
;__Lib_Conversions.c, 1074 :: 		
0x1F4C	0xB500    PUSH	(R14)
0x1F4E	0xB087    SUB	SP, SP, #28
0x1F50	0x9006    STR	R0, [SP, #24]
;__Lib_Conversions.c, 1076 :: 		
0x1F52	0x2604    MOVS	R6, #4
0x1F54	0x446E    ADD	R6, SP, R6
0x1F56	0x2514    MOVS	R5, #20
0x1F58	0x19AD    ADDS	R5, R5, R6
0x1F5A	0x4F1C    LDR	R7, [PC, #112]
0x1F5C	0xF002FE94  BL	___CC2DW+0
;__Lib_Conversions.c, 1077 :: 		
;__Lib_Conversions.c, 1078 :: 		
;__Lib_Conversions.c, 1079 :: 		
;__Lib_Conversions.c, 1081 :: 		
0x1F60	0x9806    LDR	R0, [SP, #24]
0x1F62	0xF7FEFC93  BL	_strlen+0
0x1F66	0x9000    STR	R0, [SP, #0]
;__Lib_Conversions.c, 1083 :: 		
0x1F68	0xB2C1    UXTB	R1, R0
0x1F6A	0x290A    CMP	R1, #10
0x1F6C	0xD828    BHI	L_StrToLong217
;__Lib_Conversions.c, 1085 :: 		
0x1F6E	0x2204    MOVS	R2, #4
0x1F70	0x446A    ADD	R2, SP, R2
0x1F72	0x2108    MOVS	R1, #8
0x1F74	0x4469    ADD	R1, SP, R1
0x1F76	0x9806    LDR	R0, [SP, #24]
0x1F78	0xF7FFFEC8  BL	__Lib_Conversions_Forward_Input+0
; multiplier start address is: 0 (R0)
;__Lib_Conversions.c, 1087 :: 		
0x1F7C	0x9901    LDR	R1, [SP, #4]
0x1F7E	0xB2C9    UXTB	R1, R1
0x1F80	0x2900    CMP	R1, #0
0x1F82	0xD11A    BNE	L_StrToLong218
;__Lib_Conversions.c, 1089 :: 		
; i start address is: 28 (R7)
0x1F84	0x2700    MOVS	R7, #0
; multiplier end address is: 0 (R0)
; i end address is: 28 (R7)
0x1F86	0xB2FE    UXTB	R6, R7
L_StrToLong219:
; i start address is: 24 (R6)
; multiplier start address is: 0 (R0)
0x1F88	0x9900    LDR	R1, [SP, #0]
0x1F8A	0xB2C9    UXTB	R1, R1
0x1F8C	0x428E    CMP	R6, R1
0x1F8E	0xD213    BCS	L_StrToLong220
;__Lib_Conversions.c, 1091 :: 		
0x1F90	0x2108    MOVS	R1, #8
0x1F92	0x4469    ADD	R1, SP, R1
0x1F94	0x1989    ADDS	R1, R1, R6
0x1F96	0x7809    LDRB	R1, [R1, #0]
0x1F98	0x3930    SUBS	R1, #48
0x1F9A	0xB209    SXTH	R1, R1
0x1F9C	0x4602    MOV	R2, R0
0x1F9E	0x434A    MULS	R2, R1, R2
0x1FA0	0x9905    LDR	R1, [SP, #20]
0x1FA2	0x1889    ADDS	R1, R1, R2
0x1FA4	0x9105    STR	R1, [SP, #20]
;__Lib_Conversions.c, 1092 :: 		
0x1FA6	0x220A    MOVS	R2, #10
0x1FA8	0xF7FEFA8E  BL	__Div_32x32_U+0
; multiplier end address is: 0 (R0)
; multiplier start address is: 8 (R2)
0x1FAC	0x4602    MOV	R2, R0
;__Lib_Conversions.c, 1089 :: 		
0x1FAE	0x1C71    ADDS	R1, R6, #1
; i end address is: 24 (R6)
; i start address is: 28 (R7)
0x1FB0	0xB2CF    UXTB	R7, R1
;__Lib_Conversions.c, 1093 :: 		
0x1FB2	0x4610    MOV	R0, R2
; multiplier end address is: 8 (R2)
; i end address is: 28 (R7)
0x1FB4	0xB2FE    UXTB	R6, R7
0x1FB6	0xE7E7    B	L_StrToLong219
L_StrToLong220:
;__Lib_Conversions.c, 1094 :: 		
0x1FB8	0xE001    B	L_StrToLong222
L_StrToLong218:
;__Lib_Conversions.c, 1095 :: 		
0x1FBA	0x2100    MOVS	R1, #0
0x1FBC	0x9105    STR	R1, [SP, #20]
L_StrToLong222:
;__Lib_Conversions.c, 1096 :: 		
0x1FBE	0xE001    B	L_StrToLong223
L_StrToLong217:
;__Lib_Conversions.c, 1097 :: 		
0x1FC0	0x2100    MOVS	R1, #0
0x1FC2	0x9105    STR	R1, [SP, #20]
L_StrToLong223:
;__Lib_Conversions.c, 1098 :: 		
0x1FC4	0x9805    LDR	R0, [SP, #20]
;__Lib_Conversions.c, 1099 :: 		
L_end_StrToLong:
0x1FC6	0xB007    ADD	SP, SP, #28
0x1FC8	0xBD00    POP	(R15)
0x1FCA	0xBF00    NOP
0x1FCC	0x80E80000  	?ICSStrToLong_counter_L0+0
; end of _StrToLong
_ucRF4463ChecksumGenerator:
;driverrf4463pro.c, 412 :: 		char ucRF4463ChecksumGenerator ( unsigned char *ucBuffer ) { //, unsigned char payload_length ) {             //unsigned char ucBufferLenght
; ucBuffer start address is: 0 (R0)
0x1FD8	0xB500    PUSH	(R14)
; ucBuffer end address is: 0 (R0)
; ucBuffer start address is: 0 (R0)
;driverrf4463pro.c, 413 :: 		unsigned short ucCounter = 0;
;driverrf4463pro.c, 414 :: 		unsigned char ucChecksum = 0;
; ucChecksum start address is: 12 (R3)
0x1FDA	0x2300    MOVS	R3, #0
;driverrf4463pro.c, 416 :: 		for ( ucCounter = 0; ucCounter < payload_length ; ucCounter++ ) {
; ucCounter start address is: 8 (R2)
0x1FDC	0x2200    MOVS	R2, #0
; ucChecksum end address is: 12 (R3)
; ucCounter end address is: 8 (R2)
L_ucRF4463ChecksumGenerator118:
; ucCounter start address is: 8 (R2)
; ucChecksum start address is: 12 (R3)
; ucBuffer start address is: 0 (R0)
; ucBuffer end address is: 0 (R0)
0x1FDE	0x2A42    CMP	R2, #66
0x1FE0	0xD206    BCS	L_ucRF4463ChecksumGenerator119
; ucBuffer end address is: 0 (R0)
;driverrf4463pro.c, 417 :: 		ucChecksum += ucBuffer[ ucCounter ];
; ucBuffer start address is: 0 (R0)
0x1FE2	0x1881    ADDS	R1, R0, R2
0x1FE4	0x7809    LDRB	R1, [R1, #0]
0x1FE6	0x1859    ADDS	R1, R3, R1
0x1FE8	0xB2CB    UXTB	R3, R1
;driverrf4463pro.c, 416 :: 		for ( ucCounter = 0; ucCounter < payload_length ; ucCounter++ ) {
0x1FEA	0x3201    ADDS	R2, #1
0x1FEC	0xB2D2    UXTB	R2, R2
;driverrf4463pro.c, 418 :: 		}
; ucBuffer end address is: 0 (R0)
; ucCounter end address is: 8 (R2)
0x1FEE	0xE7F6    B	L_ucRF4463ChecksumGenerator118
L_ucRF4463ChecksumGenerator119:
;driverrf4463pro.c, 420 :: 		return ucChecksum;
0x1FF0	0xB2D8    UXTB	R0, R3
; ucChecksum end address is: 12 (R3)
;driverrf4463pro.c, 421 :: 		}
L_end_ucRF4463ChecksumGenerator:
0x1FF2	0xBD00    POP	(R15)
; end of _ucRF4463ChecksumGenerator
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x200C	0xB500    PUSH	(R14)
0x200E	0xB082    SUB	SP, SP, #8
; wh start address is: 8 (R2)
0x2010	0x9A03    LDR	R2, [SP, #12]
0x2012	0x9804    LDR	R0, [SP, #16]
0x2014	0x9004    STR	R0, [SP, #16]
;__Lib_Sprintf.c, 732 :: 		
0x2016	0x2104    MOVS	R1, #4
0x2018	0x4469    ADD	R1, SP, R1
0x201A	0x2010    MOVS	R0, #16
0x201C	0x4468    ADD	R0, SP, R0
0x201E	0x3004    ADDS	R0, #4
0x2020	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x2022	0x9200    STR	R2, [SP, #0]
0x2024	0x4610    MOV	R0, R2
0x2026	0x460A    MOV	R2, R1
0x2028	0x9904    LDR	R1, [SP, #16]
0x202A	0xF7FEFC3D  BL	__Lib_Sprintf__doprntf+0
0x202E	0x9A00    LDR	R2, [SP, #0]
; cnt start address is: 12 (R3)
0x2030	0xB203    SXTH	R3, R0
;__Lib_Sprintf.c, 734 :: 		
0x2032	0x1811    ADDS	R1, R2, R0
; wh end address is: 8 (R2)
0x2034	0x2000    MOVS	R0, #0
0x2036	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x2038	0xB218    SXTH	R0, R3
; cnt end address is: 12 (R3)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x203A	0xB002    ADD	SP, SP, #8
0x203C	0xBD00    POP	(R15)
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
0x08A8	0xB500    PUSH	(R14)
0x08AA	0xB096    SUB	SP, SP, #88
0x08AC	0x9011    STR	R0, [SP, #68]
0x08AE	0x9112    STR	R1, [SP, #72]
0x08B0	0x9213    STR	R2, [SP, #76]
;__Lib_Sprintf.c, 193 :: 		
0x08B2	0x2640    MOVS	R6, #64
0x08B4	0x446E    ADD	R6, SP, R6
0x08B6	0x2502    MOVS	R5, #2
0x08B8	0x19AD    ADDS	R5, R5, R6
0x08BA	0x4FF7    LDR	R7, [PC, #988]
0x08BC	0xF004F9E4  BL	___CC2DW+0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
0x08C0	0x9C12    LDR	R4, [SP, #72]
0x08C2	0x9B12    LDR	R3, [SP, #72]
0x08C4	0x3301    ADDS	R3, #1
0x08C6	0x9312    STR	R3, [SP, #72]
0x08C8	0x7823    LDRB	R3, [R4, #0]
0x08CA	0x9309    STR	R3, [SP, #36]
0x08CC	0x2B00    CMP	R3, #0
0x08CE	0xD101    BNE	#2
0x08D0	0xF001FA08  BL	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x08D4	0x9B09    LDR	R3, [SP, #36]
0x08D6	0xB2DB    UXTB	R3, R3
0x08D8	0x2B25    CMP	R3, #37
0x08DA	0xD00B    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x08DC	0x9C09    LDR	R4, [SP, #36]
0x08DE	0xB2E4    UXTB	R4, R4
0x08E0	0x9B11    LDR	R3, [SP, #68]
0x08E2	0x701C    STRB	R4, [R3, #0]
0x08E4	0x9B11    LDR	R3, [SP, #68]
0x08E6	0x3301    ADDS	R3, #1
0x08E8	0x9311    STR	R3, [SP, #68]
0x08EA	0x9B10    LDR	R3, [SP, #64]
0x08EC	0xB21B    SXTH	R3, R3
0x08EE	0x3301    ADDS	R3, #1
0x08F0	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 226 :: 		
0x08F2	0xE7E5    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
0x08F4	0x2300    MOVS	R3, #0
0x08F6	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 229 :: 		
0x08F8	0x2300    MOVS	R3, #0
0x08FA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
0x08FC	0xE02C    B	L___Lib_Sprintf__doprntf16
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
0x08FE	0x9C0B    LDR	R4, [SP, #44]
0x0900	0xB2A4    UXTH	R4, R4
0x0902	0x2308    MOVS	R3, #8
0x0904	0x4323    ORRS	R3, R4
0x0906	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 234 :: 		
0x0908	0x9B12    LDR	R3, [SP, #72]
0x090A	0x3301    ADDS	R3, #1
0x090C	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 235 :: 		
0x090E	0xE038    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x0910	0x9C0B    LDR	R4, [SP, #44]
0x0912	0xB2A4    UXTH	R4, R4
0x0914	0x2301    MOVS	R3, #1
0x0916	0x4323    ORRS	R3, R4
0x0918	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 239 :: 		
0x091A	0x9B12    LDR	R3, [SP, #72]
0x091C	0x3301    ADDS	R3, #1
0x091E	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 240 :: 		
0x0920	0xE02F    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x0922	0x9C0B    LDR	R4, [SP, #44]
0x0924	0xB2A4    UXTH	R4, R4
0x0926	0x2302    MOVS	R3, #2
0x0928	0x4323    ORRS	R3, R4
0x092A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 244 :: 		
0x092C	0x9B12    LDR	R3, [SP, #72]
0x092E	0x3301    ADDS	R3, #1
0x0930	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 245 :: 		
0x0932	0xE026    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x0934	0x9C0B    LDR	R4, [SP, #44]
0x0936	0xB2A4    UXTH	R4, R4
0x0938	0x4BD8    LDR	R3, [PC, #864]
0x093A	0x4323    ORRS	R3, R4
0x093C	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 249 :: 		
0x093E	0x9B12    LDR	R3, [SP, #72]
0x0940	0x3301    ADDS	R3, #1
0x0942	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 250 :: 		
0x0944	0xE01D    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x0946	0x9C0B    LDR	R4, [SP, #44]
0x0948	0xB2A4    UXTH	R4, R4
0x094A	0x2304    MOVS	R3, #4
0x094C	0x4323    ORRS	R3, R4
0x094E	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 254 :: 		
0x0950	0x9B12    LDR	R3, [SP, #72]
0x0952	0x3301    ADDS	R3, #1
0x0954	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 255 :: 		
0x0956	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x0958	0x9B12    LDR	R3, [SP, #72]
0x095A	0x781B    LDRB	R3, [R3, #0]
0x095C	0x2B2D    CMP	R3, #45
0x095E	0xD0CE    BEQ	L___Lib_Sprintf__doprntf18
0x0960	0x9B12    LDR	R3, [SP, #72]
0x0962	0x781B    LDRB	R3, [R3, #0]
0x0964	0x2B20    CMP	R3, #32
0x0966	0xD0D3    BEQ	L___Lib_Sprintf__doprntf19
0x0968	0x9B12    LDR	R3, [SP, #72]
0x096A	0x781B    LDRB	R3, [R3, #0]
0x096C	0x2B2B    CMP	R3, #43
0x096E	0xD0D8    BEQ	L___Lib_Sprintf__doprntf20
0x0970	0x9B12    LDR	R3, [SP, #72]
0x0972	0x781B    LDRB	R3, [R3, #0]
0x0974	0x2B23    CMP	R3, #35
0x0976	0xD0DD    BEQ	L___Lib_Sprintf__doprntf21
0x0978	0x9B12    LDR	R3, [SP, #72]
0x097A	0x781B    LDRB	R3, [R3, #0]
0x097C	0x2B30    CMP	R3, #48
0x097E	0xD0E2    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x0980	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x0982	0xE7BB    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x0984	0x9C0B    LDR	R4, [SP, #44]
0x0986	0xB2A4    UXTH	R4, R4
0x0988	0x2302    MOVS	R3, #2
0x098A	0x4023    ANDS	R3, R4
0x098C	0xB29B    UXTH	R3, R3
0x098E	0x2B00    CMP	R3, #0
0x0990	0xD005    BEQ	L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x0992	0x9C0B    LDR	R4, [SP, #44]
0x0994	0xB2A4    UXTH	R4, R4
0x0996	0x2301    MOVS	R3, #1
0x0998	0x43DB    MVN	R3, R3
0x099A	0x4023    ANDS	R3, R4
0x099C	0x930B    STR	R3, [SP, #44]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x099E	0x9C0B    LDR	R4, [SP, #44]
0x09A0	0xB2A4    UXTH	R4, R4
0x09A2	0x2308    MOVS	R3, #8
0x09A4	0x4023    ANDS	R3, R4
0x09A6	0xB29B    UXTH	R3, R3
0x09A8	0x2B00    CMP	R3, #0
0x09AA	0xD005    BEQ	L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x09AC	0x9C0B    LDR	R4, [SP, #44]
0x09AE	0xB2A4    UXTH	R4, R4
0x09B0	0x2304    MOVS	R3, #4
0x09B2	0x43DB    MVN	R3, R3
0x09B4	0x4023    ANDS	R3, R4
0x09B6	0x930B    STR	R3, [SP, #44]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x09B8	0x9B12    LDR	R3, [SP, #72]
0x09BA	0x781B    LDRB	R3, [R3, #0]
0x09BC	0xB2D8    UXTB	R0, R3
0x09BE	0xF7FFFDA5  BL	_isdigit+0
0x09C2	0x2800    CMP	R0, #0
0x09C4	0xD017    BEQ	L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x09C6	0x2300    MOVS	R3, #0
0x09C8	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
0x09CA	0x9D0A    LDR	R5, [SP, #40]
0x09CC	0xB22D    SXTH	R5, R5
0x09CE	0x230A    MOVS	R3, #10
0x09D0	0x461C    MOV	R4, R3
0x09D2	0x436C    MULS	R4, R5, R4
0x09D4	0xB224    SXTH	R4, R4
0x09D6	0x9B12    LDR	R3, [SP, #72]
0x09D8	0x781B    LDRB	R3, [R3, #0]
0x09DA	0x18E3    ADDS	R3, R4, R3
0x09DC	0xB21B    SXTH	R3, R3
0x09DE	0x3B30    SUBS	R3, #48
0x09E0	0x930A    STR	R3, [SP, #40]
0x09E2	0x9B12    LDR	R3, [SP, #72]
0x09E4	0x3301    ADDS	R3, #1
0x09E6	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 267 :: 		
0x09E8	0x781B    LDRB	R3, [R3, #0]
0x09EA	0xB2D8    UXTB	R0, R3
0x09EC	0xF7FFFD8E  BL	_isdigit+0
0x09F0	0x2800    CMP	R0, #0
0x09F2	0xD1EA    BNE	L___Lib_Sprintf__doprntf26
;__Lib_Sprintf.c, 268 :: 		
0x09F4	0xE00E    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
0x09F6	0x9B12    LDR	R3, [SP, #72]
0x09F8	0x781B    LDRB	R3, [R3, #0]
0x09FA	0x2B2A    CMP	R3, #42
0x09FC	0xD10A    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x09FE	0x9B13    LDR	R3, [SP, #76]
0x0A00	0x681D    LDR	R5, [R3, #0]
0x0A02	0x1D2C    ADDS	R4, R5, #4
0x0A04	0x9B13    LDR	R3, [SP, #76]
0x0A06	0x601C    STR	R4, [R3, #0]
0x0A08	0x882B    LDRH	R3, [R5, #0]
0x0A0A	0xB21B    SXTH	R3, R3
0x0A0C	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 272 :: 		
0x0A0E	0x9B12    LDR	R3, [SP, #72]
0x0A10	0x3301    ADDS	R3, #1
0x0A12	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
0x0A14	0x9B12    LDR	R3, [SP, #72]
0x0A16	0x781B    LDRB	R3, [R3, #0]
0x0A18	0x2B2E    CMP	R3, #46
0x0A1A	0xD12B    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x0A1C	0x9B12    LDR	R3, [SP, #72]
0x0A1E	0x3301    ADDS	R3, #1
0x0A20	0x9312    STR	R3, [SP, #72]
0x0A22	0x781B    LDRB	R3, [R3, #0]
0x0A24	0x2B2A    CMP	R3, #42
0x0A26	0xD10B    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x0A28	0x9B13    LDR	R3, [SP, #76]
0x0A2A	0x681D    LDR	R5, [R3, #0]
0x0A2C	0x1D2C    ADDS	R4, R5, #4
0x0A2E	0x9B13    LDR	R3, [SP, #76]
0x0A30	0x601C    STR	R4, [R3, #0]
0x0A32	0x882B    LDRH	R3, [R5, #0]
0x0A34	0xB21B    SXTH	R3, R3
0x0A36	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 277 :: 		
0x0A38	0x9B12    LDR	R3, [SP, #72]
0x0A3A	0x3301    ADDS	R3, #1
0x0A3C	0x9312    STR	R3, [SP, #72]
;__Lib_Sprintf.c, 278 :: 		
0x0A3E	0xE018    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x0A40	0x2300    MOVS	R3, #0
0x0A42	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
0x0A44	0x9B12    LDR	R3, [SP, #72]
0x0A46	0x781B    LDRB	R3, [R3, #0]
0x0A48	0xB2D8    UXTB	R0, R3
0x0A4A	0xF7FFFD5F  BL	_isdigit+0
0x0A4E	0x2800    CMP	R0, #0
0x0A50	0xD00F    BEQ	L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x0A52	0x9D08    LDR	R5, [SP, #32]
0x0A54	0xB22D    SXTH	R5, R5
0x0A56	0x230A    MOVS	R3, #10
0x0A58	0x461C    MOV	R4, R3
0x0A5A	0x436C    MULS	R4, R5, R4
0x0A5C	0xB224    SXTH	R4, R4
0x0A5E	0x9B12    LDR	R3, [SP, #72]
0x0A60	0x781B    LDRB	R3, [R3, #0]
0x0A62	0x18E3    ADDS	R3, R4, R3
0x0A64	0xB21B    SXTH	R3, R3
0x0A66	0x3B30    SUBS	R3, #48
0x0A68	0x9308    STR	R3, [SP, #32]
0x0A6A	0x9B12    LDR	R3, [SP, #72]
0x0A6C	0x3301    ADDS	R3, #1
0x0A6E	0x9312    STR	R3, [SP, #72]
0x0A70	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
L___Lib_Sprintf__doprntf33:
0x0A72	0xE006    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
0x0A74	0x2300    MOVS	R3, #0
0x0A76	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 286 :: 		
0x0A78	0x9C0B    LDR	R4, [SP, #44]
0x0A7A	0xB2A4    UXTH	R4, R4
0x0A7C	0x4B88    LDR	R3, [PC, #544]
0x0A7E	0x4323    ORRS	R3, R4
0x0A80	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
0x0A82	0x9C12    LDR	R4, [SP, #72]
0x0A84	0x9B12    LDR	R3, [SP, #72]
0x0A86	0x3301    ADDS	R3, #1
0x0A88	0x9312    STR	R3, [SP, #72]
0x0A8A	0x7823    LDRB	R3, [R4, #0]
0x0A8C	0x9309    STR	R3, [SP, #36]
0x0A8E	0xE0D4    B	L___Lib_Sprintf__doprntf37
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x0A90	0x9810    LDR	R0, [SP, #64]
0x0A92	0xB200    SXTH	R0, R0
0x0A94	0xF001F928  BL	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x0A98	0x9C0B    LDR	R4, [SP, #44]
0x0A9A	0xB2A4    UXTH	R4, R4
0x0A9C	0x2310    MOVS	R3, #16
0x0A9E	0x4323    ORRS	R3, R4
0x0AA0	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 299 :: 		
0x0AA2	0xE7EE    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x0AA4	0x9C0B    LDR	R4, [SP, #44]
0x0AA6	0xB2A4    UXTH	R4, R4
0x0AA8	0x4B7E    LDR	R3, [PC, #504]
0x0AAA	0x4323    ORRS	R3, R4
0x0AAC	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 315 :: 		
0x0AAE	0xE121    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x0AB0	0x9C0B    LDR	R4, [SP, #44]
0x0AB2	0xB2A4    UXTH	R4, R4
0x0AB4	0x2320    MOVS	R3, #32
0x0AB6	0x4323    ORRS	R3, R4
0x0AB8	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x0ABA	0x9C0B    LDR	R4, [SP, #44]
0x0ABC	0xB2A4    UXTH	R4, R4
0x0ABE	0x23FF    MOVS	R3, #255
0x0AC0	0x3301    ADDS	R3, #1
0x0AC2	0x4323    ORRS	R3, R4
0x0AC4	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 321 :: 		
0x0AC6	0xE115    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x0AC8	0x9C0B    LDR	R4, [SP, #44]
0x0ACA	0xB2A4    UXTH	R4, R4
0x0ACC	0x4B76    LDR	R3, [PC, #472]
0x0ACE	0x4323    ORRS	R3, R4
0x0AD0	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 324 :: 		
0x0AD2	0xE10F    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x0AD4	0x9C0B    LDR	R4, [SP, #44]
0x0AD6	0xB2A4    UXTH	R4, R4
0x0AD8	0x2340    MOVS	R3, #64
0x0ADA	0x4323    ORRS	R3, R4
0x0ADC	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 328 :: 		
0x0ADE	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x0AE0	0xE108    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x0AE2	0x9C0B    LDR	R4, [SP, #44]
0x0AE4	0xB2A4    UXTH	R4, R4
0x0AE6	0x2320    MOVS	R3, #32
0x0AE8	0x4323    ORRS	R3, R4
0x0AEA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x0AEC	0x9C0B    LDR	R4, [SP, #44]
0x0AEE	0xB2A4    UXTH	R4, R4
0x0AF0	0x2380    MOVS	R3, #128
0x0AF2	0x4323    ORRS	R3, R4
0x0AF4	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 340 :: 		
0x0AF6	0xE0FD    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x0AF8	0x9B13    LDR	R3, [SP, #76]
0x0AFA	0x681D    LDR	R5, [R3, #0]
0x0AFC	0x1D2C    ADDS	R4, R5, #4
0x0AFE	0x9B13    LDR	R3, [SP, #76]
0x0B00	0x601C    STR	R4, [R3, #0]
0x0B02	0x682B    LDR	R3, [R5, #0]
0x0B04	0x930E    STR	R3, [SP, #56]
;__Lib_Sprintf.c, 347 :: 		
0x0B06	0x2B00    CMP	R3, #0
0x0B08	0xD101    BNE	L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x0B0A	0x4B68    LDR	R3, [PC, #416]
0x0B0C	0x930E    STR	R3, [SP, #56]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x0B0E	0x2400    MOVS	R4, #0
0x0B10	0x233C    MOVS	R3, #60
0x0B12	0x446B    ADD	R3, SP, R3
0x0B14	0x801C    STRH	R4, [R3, #0]
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
0x0B16	0x233C    MOVS	R3, #60
0x0B18	0x446B    ADD	R3, SP, R3
0x0B1A	0x881C    LDRH	R4, [R3, #0]
0x0B1C	0x9B0E    LDR	R3, [SP, #56]
0x0B1E	0x191B    ADDS	R3, R3, R4
0x0B20	0x781B    LDRB	R3, [R3, #0]
0x0B22	0x2B00    CMP	R3, #0
0x0B24	0xD005    BEQ	L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x0B26	0x243C    MOVS	R4, #60
0x0B28	0x446C    ADD	R4, SP, R4
0x0B2A	0x8823    LDRH	R3, [R4, #0]
0x0B2C	0x3301    ADDS	R3, #1
0x0B2E	0x8023    STRH	R3, [R4, #0]
0x0B30	0xE7F1    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
____doprntf_dostring:
;__Lib_Sprintf.c, 353 :: 		
0x0B32	0x9B08    LDR	R3, [SP, #32]
0x0B34	0xB21B    SXTH	R3, R3
0x0B36	0x2B00    CMP	R3, #0
0x0B38	0xD00B    BEQ	L___Lib_Sprintf__doprntf318
0x0B3A	0x233C    MOVS	R3, #60
0x0B3C	0x446B    ADD	R3, SP, R3
0x0B3E	0x881C    LDRH	R4, [R3, #0]
0x0B40	0x9B08    LDR	R3, [SP, #32]
0x0B42	0xB21B    SXTH	R3, R3
0x0B44	0x42A3    CMP	R3, R4
0x0B46	0xD204    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x0B48	0x9C08    LDR	R4, [SP, #32]
0x0B4A	0xB224    SXTH	R4, R4
0x0B4C	0x233C    MOVS	R3, #60
0x0B4E	0x446B    ADD	R3, SP, R3
0x0B50	0x801C    STRH	R4, [R3, #0]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x0B52	0x233C    MOVS	R3, #60
0x0B54	0x446B    ADD	R3, SP, R3
0x0B56	0x881C    LDRH	R4, [R3, #0]
0x0B58	0x9B0A    LDR	R3, [SP, #40]
0x0B5A	0xB21B    SXTH	R3, R3
0x0B5C	0x42A3    CMP	R3, R4
0x0B5E	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x0B60	0x233C    MOVS	R3, #60
0x0B62	0x446B    ADD	R3, SP, R3
0x0B64	0x881C    LDRH	R4, [R3, #0]
0x0B66	0x9B0A    LDR	R3, [SP, #40]
0x0B68	0xB21B    SXTH	R3, R3
0x0B6A	0x1B1B    SUBS	R3, R3, R4
0x0B6C	0x930A    STR	R3, [SP, #40]
0x0B6E	0xE001    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x0B70	0x2300    MOVS	R3, #0
0x0B72	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x0B74	0x9C0B    LDR	R4, [SP, #44]
0x0B76	0xB2A4    UXTH	R4, R4
0x0B78	0x2308    MOVS	R3, #8
0x0B7A	0x4023    ANDS	R3, R4
0x0B7C	0xB29B    UXTH	R3, R3
0x0B7E	0x2B00    CMP	R3, #0
0x0B80	0xD112    BNE	L___Lib_Sprintf__doprntf61
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
0x0B82	0x9C0A    LDR	R4, [SP, #40]
0x0B84	0xB224    SXTH	R4, R4
0x0B86	0x9B0A    LDR	R3, [SP, #40]
0x0B88	0xB21B    SXTH	R3, R3
0x0B8A	0x1E5B    SUBS	R3, R3, #1
0x0B8C	0x930A    STR	R3, [SP, #40]
0x0B8E	0x2C00    CMP	R4, #0
0x0B90	0xD00A    BEQ	L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x0B92	0x2420    MOVS	R4, #32
0x0B94	0x9B11    LDR	R3, [SP, #68]
0x0B96	0x701C    STRB	R4, [R3, #0]
0x0B98	0x9B11    LDR	R3, [SP, #68]
0x0B9A	0x3301    ADDS	R3, #1
0x0B9C	0x9311    STR	R3, [SP, #68]
0x0B9E	0x9B10    LDR	R3, [SP, #64]
0x0BA0	0xB21B    SXTH	R3, R3
0x0BA2	0x3301    ADDS	R3, #1
0x0BA4	0x9310    STR	R3, [SP, #64]
0x0BA6	0xE7EC    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
L___Lib_Sprintf__doprntf64:
0x0BA8	0x253C    MOVS	R5, #60
0x0BAA	0x446D    ADD	R5, SP, R5
0x0BAC	0x882C    LDRH	R4, [R5, #0]
0x0BAE	0x462B    MOV	R3, R5
0x0BB0	0x881B    LDRH	R3, [R3, #0]
0x0BB2	0x1E5B    SUBS	R3, R3, #1
0x0BB4	0x802B    STRH	R3, [R5, #0]
0x0BB6	0x2C00    CMP	R4, #0
0x0BB8	0xD00E    BEQ	L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x0BBA	0x9B0E    LDR	R3, [SP, #56]
0x0BBC	0x781C    LDRB	R4, [R3, #0]
0x0BBE	0x9B11    LDR	R3, [SP, #68]
0x0BC0	0x701C    STRB	R4, [R3, #0]
0x0BC2	0x9B11    LDR	R3, [SP, #68]
0x0BC4	0x3301    ADDS	R3, #1
0x0BC6	0x9311    STR	R3, [SP, #68]
0x0BC8	0x9B0E    LDR	R3, [SP, #56]
0x0BCA	0x3301    ADDS	R3, #1
0x0BCC	0x930E    STR	R3, [SP, #56]
0x0BCE	0x9B10    LDR	R3, [SP, #64]
0x0BD0	0xB21B    SXTH	R3, R3
0x0BD2	0x3301    ADDS	R3, #1
0x0BD4	0x9310    STR	R3, [SP, #64]
0x0BD6	0xE7E7    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
0x0BD8	0x9C0B    LDR	R4, [SP, #44]
0x0BDA	0xB2A4    UXTH	R4, R4
0x0BDC	0x2308    MOVS	R3, #8
0x0BDE	0x4023    ANDS	R3, R4
0x0BE0	0xB29B    UXTH	R3, R3
0x0BE2	0x2B00    CMP	R3, #0
0x0BE4	0xD012    BEQ	L___Lib_Sprintf__doprntf66
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
0x0BE6	0x9C0A    LDR	R4, [SP, #40]
0x0BE8	0xB224    SXTH	R4, R4
0x0BEA	0x9B0A    LDR	R3, [SP, #40]
0x0BEC	0xB21B    SXTH	R3, R3
0x0BEE	0x1E5B    SUBS	R3, R3, #1
0x0BF0	0x930A    STR	R3, [SP, #40]
0x0BF2	0x2C00    CMP	R4, #0
0x0BF4	0xD00A    BEQ	L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x0BF6	0x2420    MOVS	R4, #32
0x0BF8	0x9B11    LDR	R3, [SP, #68]
0x0BFA	0x701C    STRB	R4, [R3, #0]
0x0BFC	0x9B11    LDR	R3, [SP, #68]
0x0BFE	0x3301    ADDS	R3, #1
0x0C00	0x9311    STR	R3, [SP, #68]
0x0C02	0x9B10    LDR	R3, [SP, #64]
0x0C04	0xB21B    SXTH	R3, R3
0x0C06	0x3301    ADDS	R3, #1
0x0C08	0x9310    STR	R3, [SP, #64]
0x0C0A	0xE7EC    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
0x0C0C	0xE658    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
0x0C0E	0x9B13    LDR	R3, [SP, #76]
0x0C10	0x681D    LDR	R5, [R3, #0]
0x0C12	0x1D2C    ADDS	R4, R5, #4
0x0C14	0x9B13    LDR	R3, [SP, #76]
0x0C16	0x601C    STR	R4, [R3, #0]
0x0C18	0x882B    LDRH	R3, [R5, #0]
0x0C1A	0xB21B    SXTH	R3, R3
0x0C1C	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x0C1E	0x2324    MOVS	R3, #36
0x0C20	0x446B    ADD	R3, SP, R3
0x0C22	0x930E    STR	R3, [SP, #56]
;__Lib_Sprintf.c, 373 :: 		
0x0C24	0x2401    MOVS	R4, #1
0x0C26	0x233C    MOVS	R3, #60
0x0C28	0x446B    ADD	R3, SP, R3
0x0C2A	0x801C    STRH	R4, [R3, #0]
;__Lib_Sprintf.c, 374 :: 		
0x0C2C	0xE781    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x0C2E	0x9C0B    LDR	R4, [SP, #44]
0x0C30	0xB2A4    UXTH	R4, R4
0x0C32	0x23C0    MOVS	R3, #192
0x0C34	0x4323    ORRS	R3, R4
0x0C36	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 378 :: 		
0x0C38	0xE05C    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x0C3A	0x9B09    LDR	R3, [SP, #36]
0x0C3C	0xB2DB    UXTB	R3, R3
0x0C3E	0x2B00    CMP	R3, #0
0x0C40	0xD100    BNE	#0
0x0C42	0xE725    B	L___Lib_Sprintf__doprntf39
0x0C44	0x9B09    LDR	R3, [SP, #36]
0x0C46	0xB2DB    UXTB	R3, R3
0x0C48	0x2B6C    CMP	R3, #108
0x0C4A	0xD100    BNE	#0
0x0C4C	0xE724    B	L___Lib_Sprintf__doprntf40
0x0C4E	0x9B09    LDR	R3, [SP, #36]
0x0C50	0xB2DB    UXTB	R3, R3
0x0C52	0x2B4C    CMP	R3, #76
0x0C54	0xD100    BNE	#0
0x0C56	0xE71F    B	L___Lib_Sprintf__doprntf41
0x0C58	0x9B09    LDR	R3, [SP, #36]
0x0C5A	0xB2DB    UXTB	R3, R3
0x0C5C	0x2B66    CMP	R3, #102
0x0C5E	0xD100    BNE	#0
0x0C60	0xE720    B	L___Lib_Sprintf__doprntf42
0x0C62	0x9B09    LDR	R3, [SP, #36]
0x0C64	0xB2DB    UXTB	R3, R3
0x0C66	0x2B45    CMP	R3, #69
0x0C68	0xD100    BNE	#0
0x0C6A	0xE721    B	L___Lib_Sprintf__doprntf43
0x0C6C	0x9B09    LDR	R3, [SP, #36]
0x0C6E	0xB2DB    UXTB	R3, R3
0x0C70	0x2B65    CMP	R3, #101
0x0C72	0xD100    BNE	#0
0x0C74	0xE721    B	L___Lib_Sprintf__doprntf44
0x0C76	0x9B09    LDR	R3, [SP, #36]
0x0C78	0xB2DB    UXTB	R3, R3
0x0C7A	0x2B67    CMP	R3, #103
0x0C7C	0xD100    BNE	#0
0x0C7E	0xE723    B	L___Lib_Sprintf__doprntf45
0x0C80	0x9B09    LDR	R3, [SP, #36]
0x0C82	0xB2DB    UXTB	R3, R3
0x0C84	0x2B6F    CMP	R3, #111
0x0C86	0xD100    BNE	#0
0x0C88	0xE724    B	L___Lib_Sprintf__doprntf46
0x0C8A	0x9B09    LDR	R3, [SP, #36]
0x0C8C	0xB2DB    UXTB	R3, R3
0x0C8E	0x2B64    CMP	R3, #100
0x0C90	0xD100    BNE	#0
0x0C92	0xE725    B	L___Lib_Sprintf__doprntf47
0x0C94	0xE00C    B	#24
0x0C96	0xBF00    NOP
0x0C98	0x817C0000  	?ICS__Lib_Sprintf__doprntf_ccnt_L0+0
0x0C9C	0x08000000  	#2048
0x0CA0	0x10000000  	#4096
0x0CA4	0x04000000  	#1024
0x0CA8	0x02000000  	#512
0x0CAC	0x23202000  	?lstr1___Lib_Sprintf+0
0x0CB0	0x9B09    LDR	R3, [SP, #36]
0x0CB2	0xB2DB    UXTB	R3, R3
0x0CB4	0x2B69    CMP	R3, #105
0x0CB6	0xD100    BNE	#0
0x0CB8	0xE712    B	L___Lib_Sprintf__doprntf48
0x0CBA	0x9B09    LDR	R3, [SP, #36]
0x0CBC	0xB2DB    UXTB	R3, R3
0x0CBE	0x2B70    CMP	R3, #112
0x0CC0	0xD100    BNE	#0
0x0CC2	0xE70E    B	L___Lib_Sprintf__doprntf49
0x0CC4	0x9B09    LDR	R3, [SP, #36]
0x0CC6	0xB2DB    UXTB	R3, R3
0x0CC8	0x2B58    CMP	R3, #88
0x0CCA	0xD100    BNE	#0
0x0CCC	0xE709    B	L___Lib_Sprintf__doprntf50
0x0CCE	0x9B09    LDR	R3, [SP, #36]
0x0CD0	0xB2DB    UXTB	R3, R3
0x0CD2	0x2B78    CMP	R3, #120
0x0CD4	0xD100    BNE	#0
0x0CD6	0xE709    B	L___Lib_Sprintf__doprntf51
0x0CD8	0x9B09    LDR	R3, [SP, #36]
0x0CDA	0xB2DB    UXTB	R3, R3
0x0CDC	0x2B73    CMP	R3, #115
0x0CDE	0xD100    BNE	#0
0x0CE0	0xE70A    B	L___Lib_Sprintf__doprntf52
0x0CE2	0x9B09    LDR	R3, [SP, #36]
0x0CE4	0xB2DB    UXTB	R3, R3
0x0CE6	0x2B63    CMP	R3, #99
0x0CE8	0xD091    BEQ	L___Lib_Sprintf__doprntf69
0x0CEA	0x9B09    LDR	R3, [SP, #36]
0x0CEC	0xB2DB    UXTB	R3, R3
0x0CEE	0x2B75    CMP	R3, #117
0x0CF0	0xD09D    BEQ	L___Lib_Sprintf__doprntf71
0x0CF2	0xE794    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x0CF4	0x9C0B    LDR	R4, [SP, #44]
0x0CF6	0xB2A4    UXTH	R4, R4
0x0CF8	0x4BE7    LDR	R3, [PC, #924]
0x0CFA	0x4023    ANDS	R3, R4
0x0CFC	0xB29B    UXTH	R3, R3
0x0CFE	0x2B00    CMP	R3, #0
0x0D00	0xD101    BNE	#2
0x0D02	0xF000FD50  BL	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x0D06	0x9C0B    LDR	R4, [SP, #44]
0x0D08	0xB2A4    UXTH	R4, R4
0x0D0A	0x4BE4    LDR	R3, [PC, #912]
0x0D0C	0x4023    ANDS	R3, R4
0x0D0E	0xB29B    UXTH	R3, R3
0x0D10	0x2B00    CMP	R3, #0
0x0D12	0xD001    BEQ	L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x0D14	0x2306    MOVS	R3, #6
0x0D16	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x0D18	0x9B13    LDR	R3, [SP, #76]
0x0D1A	0x681D    LDR	R5, [R3, #0]
0x0D1C	0x1D2C    ADDS	R4, R5, #4
0x0D1E	0x9B13    LDR	R3, [SP, #76]
0x0D20	0x601C    STR	R4, [R3, #0]
0x0D22	0x682A    LDR	R2, [R5, #0]
0x0D24	0x920C    STR	R2, [SP, #48]
;__Lib_Sprintf.c, 386 :: 		
0x0D26	0x2000    MOVS	R0, #0
0x0D28	0xF7FFFACE  BL	__Compare_FP+0
0x0D2C	0xDD01    BLE	L___Lib_Sprintf__doprntf357
0x0D2E	0x2001    MOVS	R0, #1
0x0D30	0xE000    B	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf357:
0x0D32	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf358:
0x0D34	0x2800    CMP	R0, #0
0x0D36	0xD008    BEQ	L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x0D38	0x9C0C    LDR	R4, [SP, #48]
0x0D3A	0x4BD9    LDR	R3, [PC, #868]
0x0D3C	0x4063    EORS	R3, R4
0x0D3E	0x930C    STR	R3, [SP, #48]
;__Lib_Sprintf.c, 388 :: 		
0x0D40	0x9C0B    LDR	R4, [SP, #44]
0x0D42	0xB2A4    UXTH	R4, R4
0x0D44	0x2303    MOVS	R3, #3
0x0D46	0x4323    ORRS	R3, R4
0x0D48	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x0D4A	0x2300    MOVS	R3, #0
0x0D4C	0x930D    STR	R3, [SP, #52]
;__Lib_Sprintf.c, 391 :: 		
0x0D4E	0x9A0C    LDR	R2, [SP, #48]
0x0D50	0x2000    MOVS	R0, #0
0x0D52	0xF7FFFAB9  BL	__Compare_FP+0
0x0D56	0xD001    BEQ	L___Lib_Sprintf__doprntf359
0x0D58	0x2001    MOVS	R0, #1
0x0D5A	0xE000    B	L___Lib_Sprintf__doprntf360
L___Lib_Sprintf__doprntf359:
0x0D5C	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf360:
0x0D5E	0x2800    CMP	R0, #0
0x0D60	0xD045    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x0D62	0x2534    MOVS	R5, #52
0x0D64	0x446D    ADD	R5, SP, R5
0x0D66	0x2330    MOVS	R3, #48
0x0D68	0x446B    ADD	R3, SP, R3
0x0D6A	0x681B    LDR	R3, [R3, #0]
0x0D6C	0x0DDC    LSRS	R4, R3, #23
0x0D6E	0x23FF    MOVS	R3, #255
0x0D70	0x4023    ANDS	R3, R4
0x0D72	0x3B7E    SUBS	R3, #126
0x0D74	0x802B    STRH	R3, [R5, #0]
;__Lib_Sprintf.c, 393 :: 		
0x0D76	0x9B0D    LDR	R3, [SP, #52]
0x0D78	0xB21B    SXTH	R3, R3
0x0D7A	0x1E5C    SUBS	R4, R3, #1
0x0D7C	0xB224    SXTH	R4, R4
0x0D7E	0x940D    STR	R4, [SP, #52]
;__Lib_Sprintf.c, 394 :: 		
0x0D80	0x2303    MOVS	R3, #3
0x0D82	0x4618    MOV	R0, R3
0x0D84	0x4360    MULS	R0, R4, R0
0x0D86	0xB200    SXTH	R0, R0
0x0D88	0x900D    STR	R0, [SP, #52]
;__Lib_Sprintf.c, 395 :: 		
0x0D8A	0x220A    MOVS	R2, #10
0x0D8C	0xF7FFFA78  BL	__Div_32x32_S+0
0x0D90	0xB200    SXTH	R0, R0
0x0D92	0x900D    STR	R0, [SP, #52]
;__Lib_Sprintf.c, 396 :: 		
0x0D94	0x2800    CMP	R0, #0
0x0D96	0xDA03    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x0D98	0x9B0D    LDR	R3, [SP, #52]
0x0D9A	0xB21B    SXTH	R3, R3
0x0D9C	0x1E5B    SUBS	R3, R3, #1
0x0D9E	0x930D    STR	R3, [SP, #52]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x0DA0	0x9B0D    LDR	R3, [SP, #52]
0x0DA2	0xB21B    SXTH	R3, R3
0x0DA4	0x425B    RSBS	R3, R3, #0
0x0DA6	0xB258    SXTB	R0, R3
0x0DA8	0xF7FFFCA0  BL	__Lib_Sprintf_scale+0
0x0DAC	0x9A0C    LDR	R2, [SP, #48]
0x0DAE	0xF7FFFA25  BL	__Mul_FP+0
0x0DB2	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 399 :: 		
0x0DB4	0x9A0E    LDR	R2, [SP, #56]
0x0DB6	0x48BB    LDR	R0, [PC, #748]
0x0DB8	0xF7FFFA86  BL	__Compare_FP+0
0x0DBC	0xDD01    BLE	L___Lib_Sprintf__doprntf361
0x0DBE	0x2001    MOVS	R0, #1
0x0DC0	0xE000    B	L___Lib_Sprintf__doprntf362
L___Lib_Sprintf__doprntf361:
0x0DC2	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf362:
0x0DC4	0x2800    CMP	R0, #0
0x0DC6	0xD004    BEQ	L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x0DC8	0x9B0D    LDR	R3, [SP, #52]
0x0DCA	0xB21B    SXTH	R3, R3
0x0DCC	0x1E5B    SUBS	R3, R3, #1
0x0DCE	0x930D    STR	R3, [SP, #52]
0x0DD0	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x0DD2	0x9A0E    LDR	R2, [SP, #56]
0x0DD4	0x48B4    LDR	R0, [PC, #720]
0x0DD6	0xF7FFFA77  BL	__Compare_FP+0
0x0DDA	0xDC01    BGT	L___Lib_Sprintf__doprntf363
0x0DDC	0x2001    MOVS	R0, #1
0x0DDE	0xE000    B	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf363:
0x0DE0	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf364:
0x0DE2	0x2800    CMP	R0, #0
0x0DE4	0xD003    BEQ	L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x0DE6	0x9B0D    LDR	R3, [SP, #52]
0x0DE8	0xB21B    SXTH	R3, R3
0x0DEA	0x3301    ADDS	R3, #1
0x0DEC	0x930D    STR	R3, [SP, #52]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x0DEE	0x9B0D    LDR	R3, [SP, #52]
0x0DF0	0xB21B    SXTH	R3, R3
0x0DF2	0x2B00    CMP	R3, #0
0x0DF4	0xDC02    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x0DF6	0x2301    MOVS	R3, #1
0x0DF8	0x9309    STR	R3, [SP, #36]
0x0DFA	0xE002    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x0DFC	0x9B0D    LDR	R3, [SP, #52]
0x0DFE	0xB21B    SXTH	R3, R3
0x0E00	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x0E02	0x9C0B    LDR	R4, [SP, #44]
0x0E04	0xB2A4    UXTH	R4, R4
0x0E06	0x23FF    MOVS	R3, #255
0x0E08	0x3301    ADDS	R3, #1
0x0E0A	0x4023    ANDS	R3, R4
0x0E0C	0xB29B    UXTH	R3, R3
0x0E0E	0x2B00    CMP	R3, #0
0x0E10	0xD115    BNE	L___Lib_Sprintf__doprntf322
0x0E12	0x9C0B    LDR	R4, [SP, #44]
0x0E14	0xB2A4    UXTH	R4, R4
0x0E16	0x4BA5    LDR	R3, [PC, #660]
0x0E18	0x4023    ANDS	R3, R4
0x0E1A	0xB29B    UXTH	R3, R3
0x0E1C	0x2B00    CMP	R3, #0
0x0E1E	0xD00D    BEQ	L___Lib_Sprintf__doprntf321
0x0E20	0x9C0D    LDR	R4, [SP, #52]
0x0E22	0xB224    SXTH	R4, R4
0x0E24	0x2303    MOVS	R3, #3
0x0E26	0x43DB    MVN	R3, R3
0x0E28	0x429C    CMP	R4, R3
0x0E2A	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x0E2C	0x9C08    LDR	R4, [SP, #32]
0x0E2E	0xB224    SXTH	R4, R4
0x0E30	0x9B0D    LDR	R3, [SP, #52]
0x0E32	0xB21B    SXTH	R3, R3
0x0E34	0x42A3    CMP	R3, R4
0x0E36	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x0E38	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x0E3A	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x0E3C	0xE26B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x0E3E	0x9B08    LDR	R3, [SP, #32]
0x0E40	0xB21B    SXTH	R3, R3
0x0E42	0x2B00    CMP	R3, #0
0x0E44	0xD00A    BEQ	L___Lib_Sprintf__doprntf324
0x0E46	0x9C0B    LDR	R4, [SP, #44]
0x0E48	0xB2A4    UXTH	R4, R4
0x0E4A	0x4B98    LDR	R3, [PC, #608]
0x0E4C	0x4023    ANDS	R3, R4
0x0E4E	0xB29B    UXTH	R3, R3
0x0E50	0x2B00    CMP	R3, #0
0x0E52	0xD003    BEQ	L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x0E54	0x9B08    LDR	R3, [SP, #32]
0x0E56	0xB21B    SXTH	R3, R3
0x0E58	0x1E5B    SUBS	R3, R3, #1
0x0E5A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x0E5C	0x9B08    LDR	R3, [SP, #32]
0x0E5E	0xB29B    UXTH	R3, R3
0x0E60	0x2B08    CMP	R3, #8
0x0E62	0xD902    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x0E64	0x2308    MOVS	R3, #8
0x0E66	0x9309    STR	R3, [SP, #36]
0x0E68	0xE002    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x0E6A	0x9B08    LDR	R3, [SP, #32]
0x0E6C	0xB21B    SXTH	R3, R3
0x0E6E	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x0E70	0x9A0C    LDR	R2, [SP, #48]
0x0E72	0x2000    MOVS	R0, #0
0x0E74	0xF7FFFA28  BL	__Compare_FP+0
0x0E78	0xD001    BEQ	L___Lib_Sprintf__doprntf365
0x0E7A	0x2001    MOVS	R0, #1
0x0E7C	0xE000    B	L___Lib_Sprintf__doprntf366
L___Lib_Sprintf__doprntf365:
0x0E7E	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf366:
0x0E80	0x2800    CMP	R0, #0
0x0E82	0xD057    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x0E84	0x980D    LDR	R0, [SP, #52]
0x0E86	0xB200    SXTH	R0, R0
0x0E88	0xF7FFFC30  BL	__Lib_Sprintf_scale+0
0x0E8C	0x9014    STR	R0, [SP, #80]
0x0E8E	0x9A14    LDR	R2, [SP, #80]
0x0E90	0x980C    LDR	R0, [SP, #48]
0x0E92	0xF7FFFBD9  BL	__Div_FP+0
0x0E96	0x900C    STR	R0, [SP, #48]
;__Lib_Sprintf.c, 418 :: 		
0x0E98	0x9B09    LDR	R3, [SP, #36]
0x0E9A	0xB2DB    UXTB	R3, R3
0x0E9C	0x425B    RSBS	R3, R3, #0
0x0E9E	0xB258    SXTB	R0, R3
0x0EA0	0xF7FFFC24  BL	__Lib_Sprintf_scale+0
0x0EA4	0x9014    STR	R0, [SP, #80]
0x0EA6	0x9A14    LDR	R2, [SP, #80]
0x0EA8	0x980C    LDR	R0, [SP, #48]
0x0EAA	0xF7FFFBCD  BL	__Div_FP+0
0x0EAE	0x900C    STR	R0, [SP, #48]
;__Lib_Sprintf.c, 419 :: 		
0x0EB0	0xF7FFFCD4  BL	__FloatToUnsignedIntegral+0
0x0EB4	0xF7FFFBBE  BL	__UnsignedIntegralToFloat+0
0x0EB8	0x9014    STR	R0, [SP, #80]
0x0EBA	0x9A14    LDR	R2, [SP, #80]
0x0EBC	0x980C    LDR	R0, [SP, #48]
0x0EBE	0xF7FFFB2F  BL	__Sub_FP+0
0x0EC2	0x4A7B    LDR	R2, [PC, #492]
0x0EC4	0xF7FFFA00  BL	__Compare_FP+0
0x0EC8	0xDB01    BLT	L___Lib_Sprintf__doprntf367
0x0ECA	0x2001    MOVS	R0, #1
0x0ECC	0xE000    B	L___Lib_Sprintf__doprntf368
L___Lib_Sprintf__doprntf367:
0x0ECE	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf368:
0x0ED0	0x2800    CMP	R0, #0
0x0ED2	0xD004    BEQ	L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x0ED4	0x9A0C    LDR	R2, [SP, #48]
0x0ED6	0x4876    LDR	R0, [PC, #472]
0x0ED8	0xF7FFF93A  BL	__Add_FP+0
0x0EDC	0x900C    STR	R0, [SP, #48]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x0EDE	0x980C    LDR	R0, [SP, #48]
0x0EE0	0xF7FFFCBC  BL	__FloatToUnsignedIntegral+0
0x0EE4	0x9B09    LDR	R3, [SP, #36]
0x0EE6	0xB2DB    UXTB	R3, R3
0x0EE8	0x3301    ADDS	R3, #1
0x0EEA	0xB21B    SXTH	R3, R3
0x0EEC	0x009C    LSLS	R4, R3, #2
0x0EEE	0x4B71    LDR	R3, [PC, #452]
0x0EF0	0x191B    ADDS	R3, R3, R4
0x0EF2	0x681B    LDR	R3, [R3, #0]
0x0EF4	0x4298    CMP	R0, R3
0x0EF6	0xD309    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x0EF8	0x9A0C    LDR	R2, [SP, #48]
0x0EFA	0x486F    LDR	R0, [PC, #444]
0x0EFC	0xF7FFF97E  BL	__Mul_FP+0
0x0F00	0x900C    STR	R0, [SP, #48]
;__Lib_Sprintf.c, 423 :: 		
0x0F02	0x9B0D    LDR	R3, [SP, #52]
0x0F04	0xB21B    SXTH	R3, R3
0x0F06	0x3301    ADDS	R3, #1
0x0F08	0x930D    STR	R3, [SP, #52]
;__Lib_Sprintf.c, 424 :: 		
0x0F0A	0xE013    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x0F0C	0x980C    LDR	R0, [SP, #48]
0x0F0E	0xF7FFFCA5  BL	__FloatToUnsignedIntegral+0
0x0F12	0x9B09    LDR	R3, [SP, #36]
0x0F14	0xB2DB    UXTB	R3, R3
0x0F16	0x009C    LSLS	R4, R3, #2
0x0F18	0x4B66    LDR	R3, [PC, #408]
0x0F1A	0x191B    ADDS	R3, R3, R4
0x0F1C	0x681B    LDR	R3, [R3, #0]
0x0F1E	0x4298    CMP	R0, R3
0x0F20	0xD208    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x0F22	0x9A0C    LDR	R2, [SP, #48]
0x0F24	0x4860    LDR	R0, [PC, #384]
0x0F26	0xF7FFF969  BL	__Mul_FP+0
0x0F2A	0x900C    STR	R0, [SP, #48]
;__Lib_Sprintf.c, 428 :: 		
0x0F2C	0x9B0D    LDR	R3, [SP, #52]
0x0F2E	0xB21B    SXTH	R3, R3
0x0F30	0x1E5B    SUBS	R3, R3, #1
0x0F32	0x930D    STR	R3, [SP, #52]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x0F34	0x9C0B    LDR	R4, [SP, #44]
0x0F36	0xB2A4    UXTH	R4, R4
0x0F38	0x4B5C    LDR	R3, [PC, #368]
0x0F3A	0x4023    ANDS	R3, R4
0x0F3C	0xB29B    UXTH	R3, R3
0x0F3E	0x2B00    CMP	R3, #0
0x0F40	0xD03B    BEQ	L___Lib_Sprintf__doprntf328
0x0F42	0x9C0B    LDR	R4, [SP, #44]
0x0F44	0xB2A4    UXTH	R4, R4
0x0F46	0x4B5D    LDR	R3, [PC, #372]
0x0F48	0x4023    ANDS	R3, R4
0x0F4A	0xB29B    UXTH	R3, R3
0x0F4C	0x2B00    CMP	R3, #0
0x0F4E	0xD134    BNE	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x0F50	0x9B08    LDR	R3, [SP, #32]
0x0F52	0xB21B    SXTH	R3, R3
0x0F54	0x2B0A    CMP	R3, #10
0x0F56	0xDD01    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x0F58	0x230A    MOVS	R3, #10
0x0F5A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x0F5C	0x980C    LDR	R0, [SP, #48]
0x0F5E	0xF7FFFC7D  BL	__FloatToUnsignedIntegral+0
0x0F62	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
0x0F64	0x9B0E    LDR	R3, [SP, #56]
0x0F66	0x2B00    CMP	R3, #0
0x0F68	0xD010    BEQ	L___Lib_Sprintf__doprntf326
0x0F6A	0x980E    LDR	R0, [SP, #56]
0x0F6C	0x220A    MOVS	R2, #10
0x0F6E	0xF7FFFAAB  BL	__Div_32x32_U+0
0x0F72	0x4610    MOV	R0, R2
0x0F74	0x2800    CMP	R0, #0
0x0F76	0xD109    BNE	L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x0F78	0x9B08    LDR	R3, [SP, #32]
0x0F7A	0xB21B    SXTH	R3, R3
0x0F7C	0x1E5B    SUBS	R3, R3, #1
0x0F7E	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 437 :: 		
0x0F80	0x980E    LDR	R0, [SP, #56]
0x0F82	0x220A    MOVS	R2, #10
0x0F84	0xF7FFFAA0  BL	__Div_32x32_U+0
0x0F88	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 438 :: 		
0x0F8A	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x0F8C	0x9C09    LDR	R4, [SP, #36]
0x0F8E	0xB2E4    UXTB	R4, R4
0x0F90	0x9B08    LDR	R3, [SP, #32]
0x0F92	0xB21B    SXTH	R3, R3
0x0F94	0x42A3    CMP	R3, R4
0x0F96	0xDA10    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x0F98	0x9C08    LDR	R4, [SP, #32]
0x0F9A	0xB224    SXTH	R4, R4
0x0F9C	0x9B09    LDR	R3, [SP, #36]
0x0F9E	0xB2DB    UXTB	R3, R3
0x0FA0	0x1B1B    SUBS	R3, R3, R4
0x0FA2	0xB258    SXTB	R0, R3
0x0FA4	0xF7FFFBA2  BL	__Lib_Sprintf_scale+0
0x0FA8	0x9014    STR	R0, [SP, #80]
0x0FAA	0x9A14    LDR	R2, [SP, #80]
0x0FAC	0x980C    LDR	R0, [SP, #48]
0x0FAE	0xF7FFFB4B  BL	__Div_FP+0
0x0FB2	0x900C    STR	R0, [SP, #48]
;__Lib_Sprintf.c, 441 :: 		
0x0FB4	0x9B08    LDR	R3, [SP, #32]
0x0FB6	0xB21B    SXTH	R3, R3
0x0FB8	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
L___Lib_Sprintf__doprntf328:
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
0x0FBA	0x9B08    LDR	R3, [SP, #32]
0x0FBC	0xB21B    SXTH	R3, R3
0x0FBE	0x1D5C    ADDS	R4, R3, #5
0x0FC0	0xB224    SXTH	R4, R4
0x0FC2	0x9B0A    LDR	R3, [SP, #40]
0x0FC4	0xB21B    SXTH	R3, R3
0x0FC6	0x1B1B    SUBS	R3, R3, R4
0x0FC8	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 445 :: 		
0x0FCA	0x9B08    LDR	R3, [SP, #32]
0x0FCC	0xB21B    SXTH	R3, R3
0x0FCE	0x2B00    CMP	R3, #0
0x0FD0	0xD107    BNE	L___Lib_Sprintf__doprntf330
0x0FD2	0x9C0B    LDR	R4, [SP, #44]
0x0FD4	0xB2A4    UXTH	R4, R4
0x0FD6	0x4B39    LDR	R3, [PC, #228]
0x0FD8	0x4023    ANDS	R3, R4
0x0FDA	0xB29B    UXTH	R3, R3
0x0FDC	0x2B00    CMP	R3, #0
0x0FDE	0xD100    BNE	L___Lib_Sprintf__doprntf329
0x0FE0	0xE003    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x0FE2	0x9B0A    LDR	R3, [SP, #40]
0x0FE4	0xB21B    SXTH	R3, R3
0x0FE6	0x1E5B    SUBS	R3, R3, #1
0x0FE8	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x0FEA	0x9C0B    LDR	R4, [SP, #44]
0x0FEC	0xB2A4    UXTH	R4, R4
0x0FEE	0x2303    MOVS	R3, #3
0x0FF0	0x4023    ANDS	R3, R4
0x0FF2	0xB29B    UXTH	R3, R3
0x0FF4	0x2B00    CMP	R3, #0
0x0FF6	0xD003    BEQ	L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x0FF8	0x9B0A    LDR	R3, [SP, #40]
0x0FFA	0xB21B    SXTH	R3, R3
0x0FFC	0x1E5B    SUBS	R3, R3, #1
0x0FFE	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x1000	0x9C0B    LDR	R4, [SP, #44]
0x1002	0xB2A4    UXTH	R4, R4
0x1004	0x2304    MOVS	R3, #4
0x1006	0x4023    ANDS	R3, R4
0x1008	0xB29B    UXTH	R3, R3
0x100A	0x2B00    CMP	R3, #0
0x100C	0xD058    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x100E	0x9C0B    LDR	R4, [SP, #44]
0x1010	0xB2A4    UXTH	R4, R4
0x1012	0x2302    MOVS	R3, #2
0x1014	0x4023    ANDS	R3, R4
0x1016	0xB29B    UXTH	R3, R3
0x1018	0x2B00    CMP	R3, #0
0x101A	0xD017    BEQ	L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x101C	0x9C0B    LDR	R4, [SP, #44]
0x101E	0xB2A4    UXTH	R4, R4
0x1020	0x2301    MOVS	R3, #1
0x1022	0x4023    ANDS	R3, R4
0x1024	0xB29B    UXTH	R3, R3
0x1026	0x2B00    CMP	R3, #0
0x1028	0xD002    BEQ	L___Lib_Sprintf__doprntf114
0x102A	0x232D    MOVS	R3, #45
0x102C	0x9300    STR	R3, [SP, #0]
0x102E	0xE001    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1030	0x232B    MOVS	R3, #43
0x1032	0x9300    STR	R3, [SP, #0]
L___Lib_Sprintf__doprntf115:
0x1034	0x9C00    LDR	R4, [SP, #0]
0x1036	0xB2E4    UXTB	R4, R4
0x1038	0x9B11    LDR	R3, [SP, #68]
0x103A	0x701C    STRB	R4, [R3, #0]
0x103C	0x9B11    LDR	R3, [SP, #68]
0x103E	0x3301    ADDS	R3, #1
0x1040	0x9311    STR	R3, [SP, #68]
0x1042	0x9B10    LDR	R3, [SP, #64]
0x1044	0xB21B    SXTH	R3, R3
0x1046	0x3301    ADDS	R3, #1
0x1048	0x9310    STR	R3, [SP, #64]
0x104A	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
0x104C	0x9C0B    LDR	R4, [SP, #44]
0x104E	0xB2A4    UXTH	R4, R4
0x1050	0x2301    MOVS	R3, #1
0x1052	0x4023    ANDS	R3, R4
0x1054	0xB29B    UXTH	R3, R3
0x1056	0x2B00    CMP	R3, #0
0x1058	0xD009    BEQ	L___Lib_Sprintf__doprntf117
;__Lib_Sprintf.c, 454 :: 		
0x105A	0x2420    MOVS	R4, #32
0x105C	0x9B11    LDR	R3, [SP, #68]
0x105E	0x701C    STRB	R4, [R3, #0]
0x1060	0x9B11    LDR	R3, [SP, #68]
0x1062	0x3301    ADDS	R3, #1
0x1064	0x9311    STR	R3, [SP, #68]
0x1066	0x9B10    LDR	R3, [SP, #64]
0x1068	0xB21B    SXTH	R3, R3
0x106A	0x3301    ADDS	R3, #1
0x106C	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf117:
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
L___Lib_Sprintf__doprntf118:
0x106E	0x9B0A    LDR	R3, [SP, #40]
0x1070	0xB21B    SXTH	R3, R3
0x1072	0x2B00    CMP	R3, #0
0x1074	0xDD0E    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x1076	0x2430    MOVS	R4, #48
0x1078	0x9B11    LDR	R3, [SP, #68]
0x107A	0x701C    STRB	R4, [R3, #0]
0x107C	0x9B11    LDR	R3, [SP, #68]
0x107E	0x3301    ADDS	R3, #1
0x1080	0x9311    STR	R3, [SP, #68]
0x1082	0x9B10    LDR	R3, [SP, #64]
0x1084	0xB21B    SXTH	R3, R3
0x1086	0x3301    ADDS	R3, #1
0x1088	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 457 :: 		
0x108A	0x9B0A    LDR	R3, [SP, #40]
0x108C	0xB21B    SXTH	R3, R3
0x108E	0x1E5B    SUBS	R3, R3, #1
0x1090	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 458 :: 		
0x1092	0xE7EC    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
0x1094	0xE05E    B	L___Lib_Sprintf__doprntf120
0x1096	0xE013    B	#38
0x1098	0x07000000  	#1792
0x109C	0x10000000  	#4096
0x10A0	0x00008000  	#-2147483648
0x10A4	0x00003F80  	#1065353216
0x10A8	0x00004120  	#1092616192
0x10AC	0x02000000  	#512
0x10B0	0x00003F00  	#1056964608
0x10B4	0x80180000  	__Lib_Sprintf_dpowers+0
0x10B8	0xCCCD3DCC  	#1036831949
0x10BC	0x08000000  	#2048
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
0x10C0	0x9C0B    LDR	R4, [SP, #44]
0x10C2	0xB2A4    UXTH	R4, R4
0x10C4	0x2308    MOVS	R3, #8
0x10C6	0x4023    ANDS	R3, R4
0x10C8	0xB29B    UXTH	R3, R3
0x10CA	0x2B00    CMP	R3, #0
0x10CC	0xD112    BNE	L___Lib_Sprintf__doprntf121
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
0x10CE	0x9B0A    LDR	R3, [SP, #40]
0x10D0	0xB21B    SXTH	R3, R3
0x10D2	0x2B00    CMP	R3, #0
0x10D4	0xDD0E    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x10D6	0x2420    MOVS	R4, #32
0x10D8	0x9B11    LDR	R3, [SP, #68]
0x10DA	0x701C    STRB	R4, [R3, #0]
0x10DC	0x9B11    LDR	R3, [SP, #68]
0x10DE	0x3301    ADDS	R3, #1
0x10E0	0x9311    STR	R3, [SP, #68]
0x10E2	0x9B10    LDR	R3, [SP, #64]
0x10E4	0xB21B    SXTH	R3, R3
0x10E6	0x3301    ADDS	R3, #1
0x10E8	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 464 :: 		
0x10EA	0x9B0A    LDR	R3, [SP, #40]
0x10EC	0xB21B    SXTH	R3, R3
0x10EE	0x1E5B    SUBS	R3, R3, #1
0x10F0	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 465 :: 		
0x10F2	0xE7EC    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
0x10F4	0x9C0B    LDR	R4, [SP, #44]
0x10F6	0xB2A4    UXTH	R4, R4
0x10F8	0x2302    MOVS	R3, #2
0x10FA	0x4023    ANDS	R3, R4
0x10FC	0xB29B    UXTH	R3, R3
0x10FE	0x2B00    CMP	R3, #0
0x1100	0xD017    BEQ	L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1102	0x9C0B    LDR	R4, [SP, #44]
0x1104	0xB2A4    UXTH	R4, R4
0x1106	0x2301    MOVS	R3, #1
0x1108	0x4023    ANDS	R3, R4
0x110A	0xB29B    UXTH	R3, R3
0x110C	0x2B00    CMP	R3, #0
0x110E	0xD002    BEQ	L___Lib_Sprintf__doprntf125
0x1110	0x232D    MOVS	R3, #45
0x1112	0x9301    STR	R3, [SP, #4]
0x1114	0xE001    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1116	0x232B    MOVS	R3, #43
0x1118	0x9301    STR	R3, [SP, #4]
L___Lib_Sprintf__doprntf126:
0x111A	0x9C01    LDR	R4, [SP, #4]
0x111C	0xB2E4    UXTB	R4, R4
0x111E	0x9B11    LDR	R3, [SP, #68]
0x1120	0x701C    STRB	R4, [R3, #0]
0x1122	0x9B11    LDR	R3, [SP, #68]
0x1124	0x3301    ADDS	R3, #1
0x1126	0x9311    STR	R3, [SP, #68]
0x1128	0x9B10    LDR	R3, [SP, #64]
0x112A	0xB21B    SXTH	R3, R3
0x112C	0x3301    ADDS	R3, #1
0x112E	0x9310    STR	R3, [SP, #64]
0x1130	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
0x1132	0x9C0B    LDR	R4, [SP, #44]
0x1134	0xB2A4    UXTH	R4, R4
0x1136	0x2301    MOVS	R3, #1
0x1138	0x4023    ANDS	R3, R4
0x113A	0xB29B    UXTH	R3, R3
0x113C	0x2B00    CMP	R3, #0
0x113E	0xD009    BEQ	L___Lib_Sprintf__doprntf128
;__Lib_Sprintf.c, 470 :: 		
0x1140	0x2420    MOVS	R4, #32
0x1142	0x9B11    LDR	R3, [SP, #68]
0x1144	0x701C    STRB	R4, [R3, #0]
0x1146	0x9B11    LDR	R3, [SP, #68]
0x1148	0x3301    ADDS	R3, #1
0x114A	0x9311    STR	R3, [SP, #68]
0x114C	0x9B10    LDR	R3, [SP, #64]
0x114E	0xB21B    SXTH	R3, R3
0x1150	0x3301    ADDS	R3, #1
0x1152	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf128:
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
0x1154	0x980C    LDR	R0, [SP, #48]
0x1156	0xF7FFFB81  BL	__FloatToUnsignedIntegral+0
0x115A	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 473 :: 		
0x115C	0x9B09    LDR	R3, [SP, #36]
0x115E	0xB2DB    UXTB	R3, R3
0x1160	0x009C    LSLS	R4, R3, #2
0x1162	0x4BF2    LDR	R3, [PC, #968]
0x1164	0x191B    ADDS	R3, R3, R4
0x1166	0x681A    LDR	R2, [R3, #0]
0x1168	0x980E    LDR	R0, [SP, #56]
0x116A	0xF7FFF9AD  BL	__Div_32x32_U+0
0x116E	0x4604    MOV	R4, R0
0x1170	0x3430    ADDS	R4, #48
0x1172	0x9B11    LDR	R3, [SP, #68]
0x1174	0x701C    STRB	R4, [R3, #0]
0x1176	0x9B11    LDR	R3, [SP, #68]
0x1178	0x3301    ADDS	R3, #1
0x117A	0x9311    STR	R3, [SP, #68]
0x117C	0x9B10    LDR	R3, [SP, #64]
0x117E	0xB21B    SXTH	R3, R3
0x1180	0x3301    ADDS	R3, #1
0x1182	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 474 :: 		
0x1184	0x9B08    LDR	R3, [SP, #32]
0x1186	0xB21B    SXTH	R3, R3
0x1188	0x2B00    CMP	R3, #0
0x118A	0xD107    BNE	L___Lib_Sprintf__doprntf332
0x118C	0x9C0B    LDR	R4, [SP, #44]
0x118E	0xB2A4    UXTH	R4, R4
0x1190	0x4BE7    LDR	R3, [PC, #924]
0x1192	0x4023    ANDS	R3, R4
0x1194	0xB29B    UXTH	R3, R3
0x1196	0x2B00    CMP	R3, #0
0x1198	0xD100    BNE	L___Lib_Sprintf__doprntf331
0x119A	0xE042    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x119C	0x242E    MOVS	R4, #46
0x119E	0x9B11    LDR	R3, [SP, #68]
0x11A0	0x701C    STRB	R4, [R3, #0]
0x11A2	0x9B11    LDR	R3, [SP, #68]
0x11A4	0x3301    ADDS	R3, #1
0x11A6	0x9311    STR	R3, [SP, #68]
0x11A8	0x9B10    LDR	R3, [SP, #64]
0x11AA	0xB21B    SXTH	R3, R3
0x11AC	0x3301    ADDS	R3, #1
0x11AE	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 476 :: 		
0x11B0	0x9C09    LDR	R4, [SP, #36]
0x11B2	0xB2E4    UXTB	R4, R4
0x11B4	0x9B08    LDR	R3, [SP, #32]
0x11B6	0xB21B    SXTH	R3, R3
0x11B8	0x1B1B    SUBS	R3, R3, R4
0x11BA	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
0x11BC	0x9B09    LDR	R3, [SP, #36]
0x11BE	0xB2DB    UXTB	R3, R3
0x11C0	0x2B00    CMP	R3, #0
0x11C2	0xD01B    BEQ	L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x11C4	0x9B09    LDR	R3, [SP, #36]
0x11C6	0xB2DB    UXTB	R3, R3
0x11C8	0x1E5B    SUBS	R3, R3, #1
0x11CA	0xB2DB    UXTB	R3, R3
0x11CC	0x9309    STR	R3, [SP, #36]
0x11CE	0x009C    LSLS	R4, R3, #2
0x11D0	0x4BD6    LDR	R3, [PC, #856]
0x11D2	0x191B    ADDS	R3, R3, R4
0x11D4	0x681A    LDR	R2, [R3, #0]
0x11D6	0x980E    LDR	R0, [SP, #56]
0x11D8	0xF7FFF976  BL	__Div_32x32_U+0
0x11DC	0x220A    MOVS	R2, #10
0x11DE	0xF7FFF973  BL	__Div_32x32_U+0
0x11E2	0x4610    MOV	R0, R2
0x11E4	0x4604    MOV	R4, R0
0x11E6	0x3430    ADDS	R4, #48
0x11E8	0x9B11    LDR	R3, [SP, #68]
0x11EA	0x701C    STRB	R4, [R3, #0]
0x11EC	0x9B11    LDR	R3, [SP, #68]
0x11EE	0x3301    ADDS	R3, #1
0x11F0	0x9311    STR	R3, [SP, #68]
0x11F2	0x9B10    LDR	R3, [SP, #64]
0x11F4	0xB21B    SXTH	R3, R3
0x11F6	0x3301    ADDS	R3, #1
0x11F8	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 479 :: 		
0x11FA	0xE7DF    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
L___Lib_Sprintf__doprntf134:
0x11FC	0x9B08    LDR	R3, [SP, #32]
0x11FE	0xB21B    SXTH	R3, R3
0x1200	0x2B00    CMP	R3, #0
0x1202	0xD00E    BEQ	L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1204	0x2430    MOVS	R4, #48
0x1206	0x9B11    LDR	R3, [SP, #68]
0x1208	0x701C    STRB	R4, [R3, #0]
0x120A	0x9B11    LDR	R3, [SP, #68]
0x120C	0x3301    ADDS	R3, #1
0x120E	0x9311    STR	R3, [SP, #68]
0x1210	0x9B10    LDR	R3, [SP, #64]
0x1212	0xB21B    SXTH	R3, R3
0x1214	0x3301    ADDS	R3, #1
0x1216	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 482 :: 		
0x1218	0x9B08    LDR	R3, [SP, #32]
0x121A	0xB21B    SXTH	R3, R3
0x121C	0x1E5B    SUBS	R3, R3, #1
0x121E	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 483 :: 		
0x1220	0xE7EC    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
L___Lib_Sprintf__doprntf131:
;__Lib_Sprintf.c, 485 :: 		
0x1222	0x9C0B    LDR	R4, [SP, #44]
0x1224	0xB2A4    UXTH	R4, R4
0x1226	0x2320    MOVS	R3, #32
0x1228	0x4023    ANDS	R3, R4
0x122A	0xB29B    UXTH	R3, R3
0x122C	0x2B00    CMP	R3, #0
0x122E	0xD00A    BEQ	L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1230	0x2445    MOVS	R4, #69
0x1232	0x9B11    LDR	R3, [SP, #68]
0x1234	0x701C    STRB	R4, [R3, #0]
0x1236	0x9B11    LDR	R3, [SP, #68]
0x1238	0x3301    ADDS	R3, #1
0x123A	0x9311    STR	R3, [SP, #68]
0x123C	0x9B10    LDR	R3, [SP, #64]
0x123E	0xB21B    SXTH	R3, R3
0x1240	0x3301    ADDS	R3, #1
0x1242	0x9310    STR	R3, [SP, #64]
0x1244	0xE009    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
0x1246	0x2465    MOVS	R4, #101
0x1248	0x9B11    LDR	R3, [SP, #68]
0x124A	0x701C    STRB	R4, [R3, #0]
0x124C	0x9B11    LDR	R3, [SP, #68]
0x124E	0x3301    ADDS	R3, #1
0x1250	0x9311    STR	R3, [SP, #68]
0x1252	0x9B10    LDR	R3, [SP, #64]
0x1254	0xB21B    SXTH	R3, R3
0x1256	0x3301    ADDS	R3, #1
0x1258	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
0x125A	0x9B0D    LDR	R3, [SP, #52]
0x125C	0xB21B    SXTH	R3, R3
0x125E	0x2B00    CMP	R3, #0
0x1260	0xDA0E    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x1262	0x9B0D    LDR	R3, [SP, #52]
0x1264	0xB21B    SXTH	R3, R3
0x1266	0x425B    RSBS	R3, R3, #0
0x1268	0x930D    STR	R3, [SP, #52]
;__Lib_Sprintf.c, 491 :: 		
0x126A	0x242D    MOVS	R4, #45
0x126C	0x9B11    LDR	R3, [SP, #68]
0x126E	0x701C    STRB	R4, [R3, #0]
0x1270	0x9B11    LDR	R3, [SP, #68]
0x1272	0x3301    ADDS	R3, #1
0x1274	0x9311    STR	R3, [SP, #68]
0x1276	0x9B10    LDR	R3, [SP, #64]
0x1278	0xB21B    SXTH	R3, R3
0x127A	0x3301    ADDS	R3, #1
0x127C	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 492 :: 		
0x127E	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
0x1280	0x242B    MOVS	R4, #43
0x1282	0x9B11    LDR	R3, [SP, #68]
0x1284	0x701C    STRB	R4, [R3, #0]
0x1286	0x9B11    LDR	R3, [SP, #68]
0x1288	0x3301    ADDS	R3, #1
0x128A	0x9311    STR	R3, [SP, #68]
0x128C	0x9B10    LDR	R3, [SP, #64]
0x128E	0xB21B    SXTH	R3, R3
0x1290	0x3301    ADDS	R3, #1
0x1292	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
0x1294	0x980D    LDR	R0, [SP, #52]
0x1296	0xB200    SXTH	R0, R0
0x1298	0x220A    MOVS	R2, #10
0x129A	0xF7FEFFF1  BL	__Div_32x32_S+0
0x129E	0xB200    SXTH	R0, R0
0x12A0	0x4604    MOV	R4, R0
0x12A2	0x3430    ADDS	R4, #48
0x12A4	0x9B11    LDR	R3, [SP, #68]
0x12A6	0x701C    STRB	R4, [R3, #0]
0x12A8	0x9B11    LDR	R3, [SP, #68]
0x12AA	0x3301    ADDS	R3, #1
0x12AC	0x9311    STR	R3, [SP, #68]
0x12AE	0x9B10    LDR	R3, [SP, #64]
0x12B0	0xB21B    SXTH	R3, R3
0x12B2	0x3301    ADDS	R3, #1
0x12B4	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 496 :: 		
0x12B6	0x980D    LDR	R0, [SP, #52]
0x12B8	0xB200    SXTH	R0, R0
0x12BA	0x220A    MOVS	R2, #10
0x12BC	0xF7FEFFE0  BL	__Div_32x32_S+0
0x12C0	0x4610    MOV	R0, R2
0x12C2	0xB200    SXTH	R0, R0
0x12C4	0x4604    MOV	R4, R0
0x12C6	0x3430    ADDS	R4, #48
0x12C8	0x9B11    LDR	R3, [SP, #68]
0x12CA	0x701C    STRB	R4, [R3, #0]
0x12CC	0x9B11    LDR	R3, [SP, #68]
0x12CE	0x3301    ADDS	R3, #1
0x12D0	0x9311    STR	R3, [SP, #68]
0x12D2	0x9B10    LDR	R3, [SP, #64]
0x12D4	0xB21B    SXTH	R3, R3
0x12D6	0x3301    ADDS	R3, #1
0x12D8	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 497 :: 		
0x12DA	0x9C0B    LDR	R4, [SP, #44]
0x12DC	0xB2A4    UXTH	R4, R4
0x12DE	0x2308    MOVS	R3, #8
0x12E0	0x4023    ANDS	R3, R4
0x12E2	0xB29B    UXTH	R3, R3
0x12E4	0x2B00    CMP	R3, #0
0x12E6	0xD014    BEQ	L___Lib_Sprintf__doprntf334
0x12E8	0x9B0A    LDR	R3, [SP, #40]
0x12EA	0xB21B    SXTH	R3, R3
0x12EC	0x2B00    CMP	R3, #0
0x12EE	0xDD10    BLE	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
0x12F0	0x2420    MOVS	R4, #32
0x12F2	0x9B11    LDR	R3, [SP, #68]
0x12F4	0x701C    STRB	R4, [R3, #0]
0x12F6	0x9B11    LDR	R3, [SP, #68]
0x12F8	0x3301    ADDS	R3, #1
0x12FA	0x9311    STR	R3, [SP, #68]
0x12FC	0x9B10    LDR	R3, [SP, #64]
0x12FE	0xB21B    SXTH	R3, R3
0x1300	0x3301    ADDS	R3, #1
0x1302	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 500 :: 		
0x1304	0x9B0A    LDR	R3, [SP, #40]
0x1306	0xB21B    SXTH	R3, R3
0x1308	0x1E5B    SUBS	R3, R3, #1
0x130A	0xB21B    SXTH	R3, R3
0x130C	0x930A    STR	R3, [SP, #40]
0x130E	0x2B00    CMP	R3, #0
0x1310	0xD1EE    BNE	L___Lib_Sprintf__doprntf143
;__Lib_Sprintf.c, 497 :: 		
L___Lib_Sprintf__doprntf334:
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
0x1312	0xF7FFFAD5  BL	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
0x1316	0x9C0B    LDR	R4, [SP, #44]
0x1318	0xB2A4    UXTH	R4, R4
0x131A	0x4B86    LDR	R3, [PC, #536]
0x131C	0x4023    ANDS	R3, R4
0x131E	0xB29B    UXTH	R3, R3
0x1320	0x2B00    CMP	R3, #0
0x1322	0xD055    BEQ	L___Lib_Sprintf__doprntf146
;__Lib_Sprintf.c, 506 :: 		
0x1324	0x9B0D    LDR	R3, [SP, #52]
0x1326	0xB21B    SXTH	R3, R3
0x1328	0x2B00    CMP	R3, #0
0x132A	0xDA07    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x132C	0x9B0D    LDR	R3, [SP, #52]
0x132E	0xB21B    SXTH	R3, R3
0x1330	0x1E5C    SUBS	R4, R3, #1
0x1332	0xB224    SXTH	R4, R4
0x1334	0x9B08    LDR	R3, [SP, #32]
0x1336	0xB21B    SXTH	R3, R3
0x1338	0x1B1B    SUBS	R3, R3, R4
0x133A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x133C	0x980C    LDR	R0, [SP, #48]
0x133E	0xF7FFFA8D  BL	__FloatToUnsignedIntegral+0
0x1342	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 509 :: 		
0x1344	0x2301    MOVS	R3, #1
0x1346	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf148:
0x1348	0x9B09    LDR	R3, [SP, #36]
0x134A	0xB2DB    UXTB	R3, R3
0x134C	0x2B0A    CMP	R3, #10
0x134E	0xD00E    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x1350	0x9B09    LDR	R3, [SP, #36]
0x1352	0xB2DB    UXTB	R3, R3
0x1354	0x009C    LSLS	R4, R3, #2
0x1356	0x4B75    LDR	R3, [PC, #468]
0x1358	0x191B    ADDS	R3, R3, R4
0x135A	0x681C    LDR	R4, [R3, #0]
0x135C	0x9B0E    LDR	R3, [SP, #56]
0x135E	0x42A3    CMP	R3, R4
0x1360	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x1362	0xE004    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x1364	0x9B09    LDR	R3, [SP, #36]
0x1366	0xB2DB    UXTB	R3, R3
0x1368	0x3301    ADDS	R3, #1
0x136A	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 511 :: 		
0x136C	0xE7EC    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x136E	0x9C09    LDR	R4, [SP, #36]
0x1370	0xB2E4    UXTB	R4, R4
0x1372	0x9B08    LDR	R3, [SP, #32]
0x1374	0xB21B    SXTH	R3, R3
0x1376	0x1B1B    SUBS	R3, R3, R4
0x1378	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 513 :: 		
0x137A	0x980E    LDR	R0, [SP, #56]
0x137C	0xF7FFF95A  BL	__UnsignedIntegralToFloat+0
0x1380	0x9014    STR	R0, [SP, #80]
0x1382	0x9A14    LDR	R2, [SP, #80]
0x1384	0x980C    LDR	R0, [SP, #48]
0x1386	0xF7FFF8CB  BL	__Sub_FP+0
0x138A	0x9015    STR	R0, [SP, #84]
0x138C	0x9808    LDR	R0, [SP, #32]
0x138E	0xB200    SXTH	R0, R0
0x1390	0xF7FFF9AC  BL	__Lib_Sprintf_scale+0
0x1394	0x9A15    LDR	R2, [SP, #84]
0x1396	0xF7FEFF31  BL	__Mul_FP+0
0x139A	0x4A67    LDR	R2, [PC, #412]
0x139C	0xF7FEFED8  BL	__Add_FP+0
0x13A0	0xF7FFFA5C  BL	__FloatToUnsignedIntegral+0
0x13A4	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
0x13A6	0x9B08    LDR	R3, [SP, #32]
0x13A8	0xB21B    SXTH	R3, R3
0x13AA	0x2B00    CMP	R3, #0
0x13AC	0xD010    BEQ	L___Lib_Sprintf__doprntf336
0x13AE	0x980E    LDR	R0, [SP, #56]
0x13B0	0x220A    MOVS	R2, #10
0x13B2	0xF7FFF889  BL	__Div_32x32_U+0
0x13B6	0x4610    MOV	R0, R2
0x13B8	0x2800    CMP	R0, #0
0x13BA	0xD109    BNE	L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x13BC	0x980E    LDR	R0, [SP, #56]
0x13BE	0x220A    MOVS	R2, #10
0x13C0	0xF7FFF882  BL	__Div_32x32_U+0
0x13C4	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 516 :: 		
0x13C6	0x9B08    LDR	R3, [SP, #32]
0x13C8	0xB21B    SXTH	R3, R3
0x13CA	0x1E5B    SUBS	R3, R3, #1
0x13CC	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 517 :: 		
0x13CE	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
0x13D0	0x9B08    LDR	R3, [SP, #32]
0x13D2	0xB21B    SXTH	R3, R3
0x13D4	0x2B0C    CMP	R3, #12
0x13D6	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x13D8	0x9808    LDR	R0, [SP, #32]
0x13DA	0xB200    SXTH	R0, R0
0x13DC	0xF7FFF8A8  BL	__Lib_Sprintf_fround+0
0x13E0	0x9A0C    LDR	R2, [SP, #48]
0x13E2	0xF7FEFEB5  BL	__Add_FP+0
0x13E6	0x900C    STR	R0, [SP, #48]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x13E8	0x9A0C    LDR	R2, [SP, #48]
0x13EA	0x2000    MOVS	R0, #0
0x13EC	0xF7FEFF6C  BL	__Compare_FP+0
0x13F0	0xD001    BEQ	L___Lib_Sprintf__doprntf369
0x13F2	0x2001    MOVS	R0, #1
0x13F4	0xE000    B	L___Lib_Sprintf__doprntf370
L___Lib_Sprintf__doprntf369:
0x13F6	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf370:
0x13F8	0x2800    CMP	R0, #0
0x13FA	0xD032    BEQ	L___Lib_Sprintf__doprntf339
0x13FC	0x980C    LDR	R0, [SP, #48]
0x13FE	0xF7FFFA2D  BL	__FloatToUnsignedIntegral+0
0x1402	0x2800    CMP	R0, #0
0x1404	0xD12D    BNE	L___Lib_Sprintf__doprntf338
0x1406	0x9B0D    LDR	R3, [SP, #52]
0x1408	0xB21B    SXTH	R3, R3
0x140A	0x2B01    CMP	R3, #1
0x140C	0xDD29    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x140E	0x980D    LDR	R0, [SP, #52]
0x1410	0xB200    SXTH	R0, R0
0x1412	0xF7FFF96B  BL	__Lib_Sprintf_scale+0
0x1416	0x9014    STR	R0, [SP, #80]
0x1418	0x9A14    LDR	R2, [SP, #80]
0x141A	0x980C    LDR	R0, [SP, #48]
0x141C	0xF7FFF914  BL	__Div_FP+0
0x1420	0x4A46    LDR	R2, [PC, #280]
0x1422	0xF7FEFF51  BL	__Compare_FP+0
0x1426	0xDA01    BGE	L___Lib_Sprintf__doprntf371
0x1428	0x2001    MOVS	R0, #1
0x142A	0xE000    B	L___Lib_Sprintf__doprntf372
L___Lib_Sprintf__doprntf371:
0x142C	0x2000    MOVS	R0, #0
L___Lib_Sprintf__doprntf372:
0x142E	0x2800    CMP	R0, #0
0x1430	0xD004    BEQ	L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x1432	0x9B0D    LDR	R3, [SP, #52]
0x1434	0xB21B    SXTH	R3, R3
0x1436	0x3B09    SUBS	R3, #9
0x1438	0x930D    STR	R3, [SP, #52]
0x143A	0xE003    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x143C	0x9B0D    LDR	R3, [SP, #52]
0x143E	0xB21B    SXTH	R3, R3
0x1440	0x3B08    SUBS	R3, #8
0x1442	0x930D    STR	R3, [SP, #52]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x1444	0x980D    LDR	R0, [SP, #52]
0x1446	0xB200    SXTH	R0, R0
0x1448	0xF7FFF950  BL	__Lib_Sprintf_scale+0
0x144C	0x9014    STR	R0, [SP, #80]
0x144E	0x9A14    LDR	R2, [SP, #80]
0x1450	0x980C    LDR	R0, [SP, #48]
0x1452	0xF7FFF8F9  BL	__Div_FP+0
0x1456	0xF7FFFA01  BL	__FloatToUnsignedIntegral+0
0x145A	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 531 :: 		
0x145C	0x2300    MOVS	R3, #0
0x145E	0x930C    STR	R3, [SP, #48]
;__Lib_Sprintf.c, 532 :: 		
0x1460	0xE00E    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x1462	0x980C    LDR	R0, [SP, #48]
0x1464	0xF7FFF9FA  BL	__FloatToUnsignedIntegral+0
0x1468	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 535 :: 		
0x146A	0x980E    LDR	R0, [SP, #56]
0x146C	0xF7FFF8E2  BL	__UnsignedIntegralToFloat+0
0x1470	0x9014    STR	R0, [SP, #80]
0x1472	0x9A14    LDR	R2, [SP, #80]
0x1474	0x980C    LDR	R0, [SP, #48]
0x1476	0xF7FFF853  BL	__Sub_FP+0
0x147A	0x900C    STR	R0, [SP, #48]
;__Lib_Sprintf.c, 536 :: 		
0x147C	0x2300    MOVS	R3, #0
0x147E	0x930D    STR	R3, [SP, #52]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x1480	0x2301    MOVS	R3, #1
0x1482	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf163:
0x1484	0x9B09    LDR	R3, [SP, #36]
0x1486	0xB2DB    UXTB	R3, R3
0x1488	0x2B0A    CMP	R3, #10
0x148A	0xD00E    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x148C	0x9B09    LDR	R3, [SP, #36]
0x148E	0xB2DB    UXTB	R3, R3
0x1490	0x009C    LSLS	R4, R3, #2
0x1492	0x4B26    LDR	R3, [PC, #152]
0x1494	0x191B    ADDS	R3, R3, R4
0x1496	0x681C    LDR	R4, [R3, #0]
0x1498	0x9B0E    LDR	R3, [SP, #56]
0x149A	0x42A3    CMP	R3, R4
0x149C	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x149E	0xE004    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x14A0	0x9B09    LDR	R3, [SP, #36]
0x14A2	0xB2DB    UXTB	R3, R3
0x14A4	0x3301    ADDS	R3, #1
0x14A6	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 540 :: 		
0x14A8	0xE7EC    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x14AA	0x9C09    LDR	R4, [SP, #36]
0x14AC	0xB2E4    UXTB	R4, R4
0x14AE	0x9B08    LDR	R3, [SP, #32]
0x14B0	0xB21B    SXTH	R3, R3
0x14B2	0x191C    ADDS	R4, R3, R4
0x14B4	0xB224    SXTH	R4, R4
0x14B6	0x9B0D    LDR	R3, [SP, #52]
0x14B8	0xB21B    SXTH	R3, R3
0x14BA	0x18E4    ADDS	R4, R4, R3
0x14BC	0xB224    SXTH	R4, R4
0x14BE	0x9B0A    LDR	R3, [SP, #40]
0x14C0	0xB21B    SXTH	R3, R3
0x14C2	0x1B1B    SUBS	R3, R3, R4
0x14C4	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 542 :: 		
0x14C6	0x9C0B    LDR	R4, [SP, #44]
0x14C8	0xB2A4    UXTH	R4, R4
0x14CA	0x4B19    LDR	R3, [PC, #100]
0x14CC	0x4023    ANDS	R3, R4
0x14CE	0xB29B    UXTH	R3, R3
0x14D0	0x2B00    CMP	R3, #0
0x14D2	0xD104    BNE	L___Lib_Sprintf__doprntf341
0x14D4	0x9B08    LDR	R3, [SP, #32]
0x14D6	0xB21B    SXTH	R3, R3
0x14D8	0x2B00    CMP	R3, #0
0x14DA	0xD100    BNE	L___Lib_Sprintf__doprntf340
0x14DC	0xE003    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x14DE	0x9B0A    LDR	R3, [SP, #40]
0x14E0	0xB21B    SXTH	R3, R3
0x14E2	0x1E5B    SUBS	R3, R3, #1
0x14E4	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x14E6	0x9C0B    LDR	R4, [SP, #44]
0x14E8	0xB2A4    UXTH	R4, R4
0x14EA	0x2303    MOVS	R3, #3
0x14EC	0x4023    ANDS	R3, R4
0x14EE	0xB29B    UXTH	R3, R3
0x14F0	0x2B00    CMP	R3, #0
0x14F2	0xD003    BEQ	L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x14F4	0x9B0A    LDR	R3, [SP, #40]
0x14F6	0xB21B    SXTH	R3, R3
0x14F8	0x1E5B    SUBS	R3, R3, #1
0x14FA	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x14FC	0x9C0B    LDR	R4, [SP, #44]
0x14FE	0xB2A4    UXTH	R4, R4
0x1500	0x2304    MOVS	R3, #4
0x1502	0x4023    ANDS	R3, R4
0x1504	0xB29B    UXTH	R3, R3
0x1506	0x2B00    CMP	R3, #0
0x1508	0xD04E    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x150A	0x9C0B    LDR	R4, [SP, #44]
0x150C	0xB2A4    UXTH	R4, R4
0x150E	0x2302    MOVS	R3, #2
0x1510	0x4023    ANDS	R3, R4
0x1512	0xB29B    UXTH	R3, R3
0x1514	0x2B00    CMP	R3, #0
0x1516	0xD022    BEQ	L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x1518	0x9C0B    LDR	R4, [SP, #44]
0x151A	0xB2A4    UXTH	R4, R4
0x151C	0x2301    MOVS	R3, #1
0x151E	0x4023    ANDS	R3, R4
0x1520	0xB29B    UXTH	R3, R3
0x1522	0x2B00    CMP	R3, #0
0x1524	0xD00D    BEQ	L___Lib_Sprintf__doprntf173
0x1526	0x232D    MOVS	R3, #45
0x1528	0x9302    STR	R3, [SP, #8]
0x152A	0xE009    B	#18
0x152C	0x80180000  	__Lib_Sprintf_dpowers+0
0x1530	0x08000000  	#2048
0x1534	0x02000000  	#512
0x1538	0x00003F00  	#1056964608
0x153C	0x705F4089  	#1082749023
0x1540	0xE001    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x1542	0x232B    MOVS	R3, #43
0x1544	0x9302    STR	R3, [SP, #8]
L___Lib_Sprintf__doprntf174:
0x1546	0x9C02    LDR	R4, [SP, #8]
0x1548	0xB2E4    UXTB	R4, R4
0x154A	0x9B11    LDR	R3, [SP, #68]
0x154C	0x701C    STRB	R4, [R3, #0]
0x154E	0x9B11    LDR	R3, [SP, #68]
0x1550	0x3301    ADDS	R3, #1
0x1552	0x9311    STR	R3, [SP, #68]
0x1554	0x9B10    LDR	R3, [SP, #64]
0x1556	0xB21B    SXTH	R3, R3
0x1558	0x3301    ADDS	R3, #1
0x155A	0x9310    STR	R3, [SP, #64]
0x155C	0xE010    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x155E	0x9C0B    LDR	R4, [SP, #44]
0x1560	0xB2A4    UXTH	R4, R4
0x1562	0x2301    MOVS	R3, #1
0x1564	0x4023    ANDS	R3, R4
0x1566	0xB29B    UXTH	R3, R3
0x1568	0x2B00    CMP	R3, #0
0x156A	0xD009    BEQ	L___Lib_Sprintf__doprntf176
;__Lib_Sprintf.c, 551 :: 		
0x156C	0x2420    MOVS	R4, #32
0x156E	0x9B11    LDR	R3, [SP, #68]
0x1570	0x701C    STRB	R4, [R3, #0]
0x1572	0x9B11    LDR	R3, [SP, #68]
0x1574	0x3301    ADDS	R3, #1
0x1576	0x9311    STR	R3, [SP, #68]
0x1578	0x9B10    LDR	R3, [SP, #64]
0x157A	0xB21B    SXTH	R3, R3
0x157C	0x3301    ADDS	R3, #1
0x157E	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf176:
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
L___Lib_Sprintf__doprntf177:
0x1580	0x9B0A    LDR	R3, [SP, #40]
0x1582	0xB21B    SXTH	R3, R3
0x1584	0x2B00    CMP	R3, #0
0x1586	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x1588	0x2430    MOVS	R4, #48
0x158A	0x9B11    LDR	R3, [SP, #68]
0x158C	0x701C    STRB	R4, [R3, #0]
0x158E	0x9B11    LDR	R3, [SP, #68]
0x1590	0x3301    ADDS	R3, #1
0x1592	0x9311    STR	R3, [SP, #68]
0x1594	0x9B10    LDR	R3, [SP, #64]
0x1596	0xB21B    SXTH	R3, R3
0x1598	0x3301    ADDS	R3, #1
0x159A	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 554 :: 		
0x159C	0x9B0A    LDR	R3, [SP, #40]
0x159E	0xB21B    SXTH	R3, R3
0x15A0	0x1E5B    SUBS	R3, R3, #1
0x15A2	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 555 :: 		
0x15A4	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
0x15A6	0xE049    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
0x15A8	0x9C0B    LDR	R4, [SP, #44]
0x15AA	0xB2A4    UXTH	R4, R4
0x15AC	0x2308    MOVS	R3, #8
0x15AE	0x4023    ANDS	R3, R4
0x15B0	0xB29B    UXTH	R3, R3
0x15B2	0x2B00    CMP	R3, #0
0x15B4	0xD112    BNE	L___Lib_Sprintf__doprntf180
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
0x15B6	0x9B0A    LDR	R3, [SP, #40]
0x15B8	0xB21B    SXTH	R3, R3
0x15BA	0x2B00    CMP	R3, #0
0x15BC	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x15BE	0x2420    MOVS	R4, #32
0x15C0	0x9B11    LDR	R3, [SP, #68]
0x15C2	0x701C    STRB	R4, [R3, #0]
0x15C4	0x9B11    LDR	R3, [SP, #68]
0x15C6	0x3301    ADDS	R3, #1
0x15C8	0x9311    STR	R3, [SP, #68]
0x15CA	0x9B10    LDR	R3, [SP, #64]
0x15CC	0xB21B    SXTH	R3, R3
0x15CE	0x3301    ADDS	R3, #1
0x15D0	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 561 :: 		
0x15D2	0x9B0A    LDR	R3, [SP, #40]
0x15D4	0xB21B    SXTH	R3, R3
0x15D6	0x1E5B    SUBS	R3, R3, #1
0x15D8	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 562 :: 		
0x15DA	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
0x15DC	0x9C0B    LDR	R4, [SP, #44]
0x15DE	0xB2A4    UXTH	R4, R4
0x15E0	0x2302    MOVS	R3, #2
0x15E2	0x4023    ANDS	R3, R4
0x15E4	0xB29B    UXTH	R3, R3
0x15E6	0x2B00    CMP	R3, #0
0x15E8	0xD017    BEQ	L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x15EA	0x9C0B    LDR	R4, [SP, #44]
0x15EC	0xB2A4    UXTH	R4, R4
0x15EE	0x2301    MOVS	R3, #1
0x15F0	0x4023    ANDS	R3, R4
0x15F2	0xB29B    UXTH	R3, R3
0x15F4	0x2B00    CMP	R3, #0
0x15F6	0xD002    BEQ	L___Lib_Sprintf__doprntf184
0x15F8	0x232D    MOVS	R3, #45
0x15FA	0x9303    STR	R3, [SP, #12]
0x15FC	0xE001    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x15FE	0x232B    MOVS	R3, #43
0x1600	0x9303    STR	R3, [SP, #12]
L___Lib_Sprintf__doprntf185:
0x1602	0x9C03    LDR	R4, [SP, #12]
0x1604	0xB2E4    UXTB	R4, R4
0x1606	0x9B11    LDR	R3, [SP, #68]
0x1608	0x701C    STRB	R4, [R3, #0]
0x160A	0x9B11    LDR	R3, [SP, #68]
0x160C	0x3301    ADDS	R3, #1
0x160E	0x9311    STR	R3, [SP, #68]
0x1610	0x9B10    LDR	R3, [SP, #64]
0x1612	0xB21B    SXTH	R3, R3
0x1614	0x3301    ADDS	R3, #1
0x1616	0x9310    STR	R3, [SP, #64]
0x1618	0xE010    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
0x161A	0x9C0B    LDR	R4, [SP, #44]
0x161C	0xB2A4    UXTH	R4, R4
0x161E	0x2301    MOVS	R3, #1
0x1620	0x4023    ANDS	R3, R4
0x1622	0xB29B    UXTH	R3, R3
0x1624	0x2B00    CMP	R3, #0
0x1626	0xD009    BEQ	L___Lib_Sprintf__doprntf187
;__Lib_Sprintf.c, 567 :: 		
0x1628	0x2420    MOVS	R4, #32
0x162A	0x9B11    LDR	R3, [SP, #68]
0x162C	0x701C    STRB	R4, [R3, #0]
0x162E	0x9B11    LDR	R3, [SP, #68]
0x1630	0x3301    ADDS	R3, #1
0x1632	0x9311    STR	R3, [SP, #68]
0x1634	0x9B10    LDR	R3, [SP, #64]
0x1636	0xB21B    SXTH	R3, R3
0x1638	0x3301    ADDS	R3, #1
0x163A	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf187:
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
L___Lib_Sprintf__doprntf188:
0x163C	0x9C09    LDR	R4, [SP, #36]
0x163E	0xB2E4    UXTB	R4, R4
0x1640	0x9B09    LDR	R3, [SP, #36]
0x1642	0xB2DB    UXTB	R3, R3
0x1644	0x1E5B    SUBS	R3, R3, #1
0x1646	0x9309    STR	R3, [SP, #36]
0x1648	0x2C00    CMP	R4, #0
0x164A	0xD018    BEQ	L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x164C	0x9B09    LDR	R3, [SP, #36]
0x164E	0xB2DB    UXTB	R3, R3
0x1650	0x009C    LSLS	R4, R3, #2
0x1652	0x4BEE    LDR	R3, [PC, #952]
0x1654	0x191B    ADDS	R3, R3, R4
0x1656	0x681A    LDR	R2, [R3, #0]
0x1658	0x980E    LDR	R0, [SP, #56]
0x165A	0xF7FEFF35  BL	__Div_32x32_U+0
0x165E	0x220A    MOVS	R2, #10
0x1660	0xF7FEFF32  BL	__Div_32x32_U+0
0x1664	0x4610    MOV	R0, R2
0x1666	0x4604    MOV	R4, R0
0x1668	0x3430    ADDS	R4, #48
0x166A	0x9B11    LDR	R3, [SP, #68]
0x166C	0x701C    STRB	R4, [R3, #0]
0x166E	0x9B11    LDR	R3, [SP, #68]
0x1670	0x3301    ADDS	R3, #1
0x1672	0x9311    STR	R3, [SP, #68]
0x1674	0x9B10    LDR	R3, [SP, #64]
0x1676	0xB21B    SXTH	R3, R3
0x1678	0x3301    ADDS	R3, #1
0x167A	0x9310    STR	R3, [SP, #64]
0x167C	0xE7DE    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
L___Lib_Sprintf__doprntf190:
0x167E	0x9B0D    LDR	R3, [SP, #52]
0x1680	0xB21B    SXTH	R3, R3
0x1682	0x2B00    CMP	R3, #0
0x1684	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x1686	0x2430    MOVS	R4, #48
0x1688	0x9B11    LDR	R3, [SP, #68]
0x168A	0x701C    STRB	R4, [R3, #0]
0x168C	0x9B11    LDR	R3, [SP, #68]
0x168E	0x3301    ADDS	R3, #1
0x1690	0x9311    STR	R3, [SP, #68]
0x1692	0x9B10    LDR	R3, [SP, #64]
0x1694	0xB21B    SXTH	R3, R3
0x1696	0x3301    ADDS	R3, #1
0x1698	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 573 :: 		
0x169A	0x9B0D    LDR	R3, [SP, #52]
0x169C	0xB21B    SXTH	R3, R3
0x169E	0x1E5B    SUBS	R3, R3, #1
0x16A0	0x930D    STR	R3, [SP, #52]
;__Lib_Sprintf.c, 574 :: 		
0x16A2	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
0x16A4	0x9B08    LDR	R3, [SP, #32]
0x16A6	0xB21B    SXTH	R3, R3
0x16A8	0x2B08    CMP	R3, #8
0x16AA	0xDD02    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x16AC	0x2308    MOVS	R3, #8
0x16AE	0x9309    STR	R3, [SP, #36]
0x16B0	0xE002    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x16B2	0x9B08    LDR	R3, [SP, #32]
0x16B4	0xB21B    SXTH	R3, R3
0x16B6	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x16B8	0x9C09    LDR	R4, [SP, #36]
0x16BA	0xB2E4    UXTB	R4, R4
0x16BC	0x9B08    LDR	R3, [SP, #32]
0x16BE	0xB21B    SXTH	R3, R3
0x16C0	0x1B1B    SUBS	R3, R3, R4
0x16C2	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 580 :: 		
0x16C4	0x9B09    LDR	R3, [SP, #36]
0x16C6	0xB2DB    UXTB	R3, R3
0x16C8	0x2B00    CMP	R3, #0
0x16CA	0xD107    BNE	L___Lib_Sprintf__doprntf343
0x16CC	0x9C0B    LDR	R4, [SP, #44]
0x16CE	0xB2A4    UXTH	R4, R4
0x16D0	0x4BCF    LDR	R3, [PC, #828]
0x16D2	0x4023    ANDS	R3, R4
0x16D4	0xB29B    UXTH	R3, R3
0x16D6	0x2B00    CMP	R3, #0
0x16D8	0xD100    BNE	L___Lib_Sprintf__doprntf342
0x16DA	0xE009    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x16DC	0x242E    MOVS	R4, #46
0x16DE	0x9B11    LDR	R3, [SP, #68]
0x16E0	0x701C    STRB	R4, [R3, #0]
0x16E2	0x9B11    LDR	R3, [SP, #68]
0x16E4	0x3301    ADDS	R3, #1
0x16E6	0x9311    STR	R3, [SP, #68]
0x16E8	0x9B10    LDR	R3, [SP, #64]
0x16EA	0xB21B    SXTH	R3, R3
0x16EC	0x3301    ADDS	R3, #1
0x16EE	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
0x16F0	0x9809    LDR	R0, [SP, #36]
0x16F2	0xB2C0    UXTB	R0, R0
0x16F4	0xF7FEFFFA  BL	__Lib_Sprintf_scale+0
0x16F8	0x9A0C    LDR	R2, [SP, #48]
0x16FA	0xF7FEFD7F  BL	__Mul_FP+0
0x16FE	0xF7FEFF7D  BL	__FloatToSignedIntegral+0
0x1702	0x900E    STR	R0, [SP, #56]
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
0x1704	0x9B09    LDR	R3, [SP, #36]
0x1706	0xB2DB    UXTB	R3, R3
0x1708	0x2B00    CMP	R3, #0
0x170A	0xD01B    BEQ	L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x170C	0x9B09    LDR	R3, [SP, #36]
0x170E	0xB2DB    UXTB	R3, R3
0x1710	0x1E5B    SUBS	R3, R3, #1
0x1712	0xB2DB    UXTB	R3, R3
0x1714	0x9309    STR	R3, [SP, #36]
0x1716	0x009C    LSLS	R4, R3, #2
0x1718	0x4BBC    LDR	R3, [PC, #752]
0x171A	0x191B    ADDS	R3, R3, R4
0x171C	0x681A    LDR	R2, [R3, #0]
0x171E	0x980E    LDR	R0, [SP, #56]
0x1720	0xF7FEFED2  BL	__Div_32x32_U+0
0x1724	0x220A    MOVS	R2, #10
0x1726	0xF7FEFECF  BL	__Div_32x32_U+0
0x172A	0x4610    MOV	R0, R2
0x172C	0x4604    MOV	R4, R0
0x172E	0x3430    ADDS	R4, #48
0x1730	0x9B11    LDR	R3, [SP, #68]
0x1732	0x701C    STRB	R4, [R3, #0]
0x1734	0x9B11    LDR	R3, [SP, #68]
0x1736	0x3301    ADDS	R3, #1
0x1738	0x9311    STR	R3, [SP, #68]
0x173A	0x9B10    LDR	R3, [SP, #64]
0x173C	0xB21B    SXTH	R3, R3
0x173E	0x3301    ADDS	R3, #1
0x1740	0x9310    STR	R3, [SP, #64]
0x1742	0xE7DF    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
L___Lib_Sprintf__doprntf199:
0x1744	0x9B08    LDR	R3, [SP, #32]
0x1746	0xB21B    SXTH	R3, R3
0x1748	0x2B00    CMP	R3, #0
0x174A	0xD00E    BEQ	L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x174C	0x2430    MOVS	R4, #48
0x174E	0x9B11    LDR	R3, [SP, #68]
0x1750	0x701C    STRB	R4, [R3, #0]
0x1752	0x9B11    LDR	R3, [SP, #68]
0x1754	0x3301    ADDS	R3, #1
0x1756	0x9311    STR	R3, [SP, #68]
0x1758	0x9B10    LDR	R3, [SP, #64]
0x175A	0xB21B    SXTH	R3, R3
0x175C	0x3301    ADDS	R3, #1
0x175E	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 589 :: 		
0x1760	0x9B08    LDR	R3, [SP, #32]
0x1762	0xB21B    SXTH	R3, R3
0x1764	0x1E5B    SUBS	R3, R3, #1
0x1766	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 590 :: 		
0x1768	0xE7EC    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
0x176A	0x9C0B    LDR	R4, [SP, #44]
0x176C	0xB2A4    UXTH	R4, R4
0x176E	0x2308    MOVS	R3, #8
0x1770	0x4023    ANDS	R3, R4
0x1772	0xB29B    UXTH	R3, R3
0x1774	0x2B00    CMP	R3, #0
0x1776	0xD014    BEQ	L___Lib_Sprintf__doprntf345
0x1778	0x9B0A    LDR	R3, [SP, #40]
0x177A	0xB21B    SXTH	R3, R3
0x177C	0x2B00    CMP	R3, #0
0x177E	0xDD10    BLE	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
0x1780	0x2420    MOVS	R4, #32
0x1782	0x9B11    LDR	R3, [SP, #68]
0x1784	0x701C    STRB	R4, [R3, #0]
0x1786	0x9B11    LDR	R3, [SP, #68]
0x1788	0x3301    ADDS	R3, #1
0x178A	0x9311    STR	R3, [SP, #68]
0x178C	0x9B10    LDR	R3, [SP, #64]
0x178E	0xB21B    SXTH	R3, R3
0x1790	0x3301    ADDS	R3, #1
0x1792	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 594 :: 		
0x1794	0x9B0A    LDR	R3, [SP, #40]
0x1796	0xB21B    SXTH	R3, R3
0x1798	0x1E5B    SUBS	R3, R3, #1
0x179A	0xB21B    SXTH	R3, R3
0x179C	0x930A    STR	R3, [SP, #40]
0x179E	0x2B00    CMP	R3, #0
0x17A0	0xD1EE    BNE	L___Lib_Sprintf__doprntf204
;__Lib_Sprintf.c, 591 :: 		
L___Lib_Sprintf__doprntf345:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
0x17A2	0xF7FFF88D  BL	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
0x17A6	0x9C0B    LDR	R4, [SP, #44]
0x17A8	0xB2A4    UXTH	R4, R4
0x17AA	0x23C0    MOVS	R3, #192
0x17AC	0x4023    ANDS	R3, R4
0x17AE	0xB29B    UXTH	R3, R3
0x17B0	0x2B00    CMP	R3, #0
0x17B2	0xD122    BNE	L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x17B4	0x9C0B    LDR	R4, [SP, #44]
0x17B6	0xB2A4    UXTH	R4, R4
0x17B8	0x2310    MOVS	R3, #16
0x17BA	0x4023    ANDS	R3, R4
0x17BC	0xB29B    UXTH	R3, R3
0x17BE	0x2B00    CMP	R3, #0
0x17C0	0xD007    BEQ	L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x17C2	0x9B13    LDR	R3, [SP, #76]
0x17C4	0x681D    LDR	R5, [R3, #0]
0x17C6	0x1D2C    ADDS	R4, R5, #4
0x17C8	0x9B13    LDR	R3, [SP, #76]
0x17CA	0x601C    STR	R4, [R3, #0]
0x17CC	0x682B    LDR	R3, [R5, #0]
0x17CE	0x930E    STR	R3, [SP, #56]
0x17D0	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x17D2	0x9B13    LDR	R3, [SP, #76]
0x17D4	0x681D    LDR	R5, [R3, #0]
0x17D6	0x1D2C    ADDS	R4, R5, #4
0x17D8	0x9B13    LDR	R3, [SP, #76]
0x17DA	0x601C    STR	R4, [R3, #0]
0x17DC	0x882B    LDRH	R3, [R5, #0]
0x17DE	0xB21B    SXTH	R3, R3
0x17E0	0x930E    STR	R3, [SP, #56]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x17E2	0x9B0E    LDR	R3, [SP, #56]
0x17E4	0x2B00    CMP	R3, #0
0x17E6	0xDA07    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x17E8	0x9C0B    LDR	R4, [SP, #44]
0x17EA	0xB2A4    UXTH	R4, R4
0x17EC	0x2303    MOVS	R3, #3
0x17EE	0x4323    ORRS	R3, R4
0x17F0	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 607 :: 		
0x17F2	0x9B0E    LDR	R3, [SP, #56]
0x17F4	0x425B    RSBS	R3, R3, #0
0x17F6	0x930E    STR	R3, [SP, #56]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x17F8	0xE015    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x17FA	0x9C0B    LDR	R4, [SP, #44]
0x17FC	0xB2A4    UXTH	R4, R4
0x17FE	0x2310    MOVS	R3, #16
0x1800	0x4023    ANDS	R3, R4
0x1802	0xB29B    UXTH	R3, R3
0x1804	0x2B00    CMP	R3, #0
0x1806	0xD007    BEQ	L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x1808	0x9B13    LDR	R3, [SP, #76]
0x180A	0x681D    LDR	R5, [R3, #0]
0x180C	0x1D2C    ADDS	R4, R5, #4
0x180E	0x9B13    LDR	R3, [SP, #76]
0x1810	0x601C    STR	R4, [R3, #0]
0x1812	0x682B    LDR	R3, [R5, #0]
0x1814	0x930E    STR	R3, [SP, #56]
0x1816	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x1818	0x9B13    LDR	R3, [SP, #76]
0x181A	0x681D    LDR	R5, [R3, #0]
0x181C	0x1D2C    ADDS	R4, R5, #4
0x181E	0x9B13    LDR	R3, [SP, #76]
0x1820	0x601C    STR	R4, [R3, #0]
0x1822	0x882B    LDRH	R3, [R5, #0]
0x1824	0x930E    STR	R3, [SP, #56]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x1826	0x9B08    LDR	R3, [SP, #32]
0x1828	0xB21B    SXTH	R3, R3
0x182A	0x2B00    CMP	R3, #0
0x182C	0xD106    BNE	L___Lib_Sprintf__doprntf347
0x182E	0x9B0E    LDR	R3, [SP, #56]
0x1830	0x2B00    CMP	R3, #0
0x1832	0xD103    BNE	L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x1834	0x9B08    LDR	R3, [SP, #32]
0x1836	0xB21B    SXTH	R3, R3
0x1838	0x3301    ADDS	R3, #1
0x183A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x183C	0x9C0B    LDR	R4, [SP, #44]
0x183E	0xB2A4    UXTH	R4, R4
0x1840	0x23C0    MOVS	R3, #192
0x1842	0x4023    ANDS	R3, R4
0x1844	0xB2DD    UXTB	R5, R3
0x1846	0xE041    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x1848	0x2301    MOVS	R3, #1
0x184A	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf221:
0x184C	0x9B09    LDR	R3, [SP, #36]
0x184E	0xB2DB    UXTB	R3, R3
0x1850	0x2B0A    CMP	R3, #10
0x1852	0xD00E    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x1854	0x9B09    LDR	R3, [SP, #36]
0x1856	0xB2DB    UXTB	R3, R3
0x1858	0x009C    LSLS	R4, R3, #2
0x185A	0x4B6C    LDR	R3, [PC, #432]
0x185C	0x191B    ADDS	R3, R3, R4
0x185E	0x681C    LDR	R4, [R3, #0]
0x1860	0x9B0E    LDR	R3, [SP, #56]
0x1862	0x42A3    CMP	R3, R4
0x1864	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x1866	0xE004    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x1868	0x9B09    LDR	R3, [SP, #36]
0x186A	0xB2DB    UXTB	R3, R3
0x186C	0x3301    ADDS	R3, #1
0x186E	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 625 :: 		
0x1870	0xE7EC    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
0x1872	0xE033    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
0x1874	0x2301    MOVS	R3, #1
0x1876	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf226:
0x1878	0x9B09    LDR	R3, [SP, #36]
0x187A	0xB2DB    UXTB	R3, R3
0x187C	0x2B08    CMP	R3, #8
0x187E	0xD00E    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x1880	0x9B09    LDR	R3, [SP, #36]
0x1882	0xB2DB    UXTB	R3, R3
0x1884	0x009C    LSLS	R4, R3, #2
0x1886	0x4B63    LDR	R3, [PC, #396]
0x1888	0x191B    ADDS	R3, R3, R4
0x188A	0x681C    LDR	R4, [R3, #0]
0x188C	0x9B0E    LDR	R3, [SP, #56]
0x188E	0x42A3    CMP	R3, R4
0x1890	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x1892	0xE004    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x1894	0x9B09    LDR	R3, [SP, #36]
0x1896	0xB2DB    UXTB	R3, R3
0x1898	0x3301    ADDS	R3, #1
0x189A	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 631 :: 		
0x189C	0xE7EC    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
0x189E	0xE01D    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
0x18A0	0x2301    MOVS	R3, #1
0x18A2	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf231:
0x18A4	0x9B09    LDR	R3, [SP, #36]
0x18A6	0xB2DB    UXTB	R3, R3
0x18A8	0x2B0C    CMP	R3, #12
0x18AA	0xD00E    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x18AC	0x9B09    LDR	R3, [SP, #36]
0x18AE	0xB2DB    UXTB	R3, R3
0x18B0	0x009C    LSLS	R4, R3, #2
0x18B2	0x4B59    LDR	R3, [PC, #356]
0x18B4	0x191B    ADDS	R3, R3, R4
0x18B6	0x681C    LDR	R4, [R3, #0]
0x18B8	0x9B0E    LDR	R3, [SP, #56]
0x18BA	0x42A3    CMP	R3, R4
0x18BC	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x18BE	0xE004    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x18C0	0x9B09    LDR	R3, [SP, #36]
0x18C2	0xB2DB    UXTB	R3, R3
0x18C4	0x3301    ADDS	R3, #1
0x18C6	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 637 :: 		
0x18C8	0xE7EC    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
0x18CA	0xE007    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
0x18CC	0x2D00    CMP	R5, #0
0x18CE	0xD0BB    BEQ	L___Lib_Sprintf__doprntf219
0x18D0	0x2DC0    CMP	R5, #192
0x18D2	0xD0B9    BEQ	L___Lib_Sprintf__doprntf220
0x18D4	0x2D80    CMP	R5, #128
0x18D6	0xD0CD    BEQ	L___Lib_Sprintf__doprntf225
0x18D8	0x2D40    CMP	R5, #64
0x18DA	0xD0E1    BEQ	L___Lib_Sprintf__doprntf230
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
0x18DC	0x9C08    LDR	R4, [SP, #32]
0x18DE	0xB224    SXTH	R4, R4
0x18E0	0x9B09    LDR	R3, [SP, #36]
0x18E2	0xB2DB    UXTB	R3, R3
0x18E4	0x42A3    CMP	R3, R4
0x18E6	0xDA03    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x18E8	0x9B08    LDR	R3, [SP, #32]
0x18EA	0xB21B    SXTH	R3, R3
0x18EC	0x9309    STR	R3, [SP, #36]
0x18EE	0xE008    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x18F0	0x9C09    LDR	R4, [SP, #36]
0x18F2	0xB2E4    UXTB	R4, R4
0x18F4	0x9B08    LDR	R3, [SP, #32]
0x18F6	0xB21B    SXTH	R3, R3
0x18F8	0x42A3    CMP	R3, R4
0x18FA	0xDA02    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x18FC	0x9B09    LDR	R3, [SP, #36]
0x18FE	0xB2DB    UXTB	R3, R3
0x1900	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x1902	0x9B0A    LDR	R3, [SP, #40]
0x1904	0xB21B    SXTH	R3, R3
0x1906	0x2B00    CMP	R3, #0
0x1908	0xD00A    BEQ	L___Lib_Sprintf__doprntf349
0x190A	0x9C0B    LDR	R4, [SP, #44]
0x190C	0xB2A4    UXTH	R4, R4
0x190E	0x2303    MOVS	R3, #3
0x1910	0x4023    ANDS	R3, R4
0x1912	0xB29B    UXTH	R3, R3
0x1914	0x2B00    CMP	R3, #0
0x1916	0xD003    BEQ	L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x1918	0x9B0A    LDR	R3, [SP, #40]
0x191A	0xB21B    SXTH	R3, R3
0x191C	0x1E5B    SUBS	R3, R3, #1
0x191E	0x930A    STR	R3, [SP, #40]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x1920	0x9C08    LDR	R4, [SP, #32]
0x1922	0xB224    SXTH	R4, R4
0x1924	0x9B0A    LDR	R3, [SP, #40]
0x1926	0xB21B    SXTH	R3, R3
0x1928	0x42A3    CMP	R3, R4
0x192A	0xDD06    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x192C	0x9C08    LDR	R4, [SP, #32]
0x192E	0xB224    SXTH	R4, R4
0x1930	0x9B0A    LDR	R3, [SP, #40]
0x1932	0xB21B    SXTH	R3, R3
0x1934	0x1B1B    SUBS	R3, R3, R4
0x1936	0x930A    STR	R3, [SP, #40]
0x1938	0xE001    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x193A	0x2300    MOVS	R3, #0
0x193C	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x193E	0x9C0B    LDR	R4, [SP, #44]
0x1940	0xB2A4    UXTH	R4, R4
0x1942	0x4B36    LDR	R3, [PC, #216]
0x1944	0x401C    ANDS	R4, R3
0x1946	0xB2A4    UXTH	R4, R4
0x1948	0x4B35    LDR	R3, [PC, #212]
0x194A	0x429C    CMP	R4, R3
0x194C	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x194E	0x9B0A    LDR	R3, [SP, #40]
0x1950	0xB21B    SXTH	R3, R3
0x1952	0x2B00    CMP	R3, #0
0x1954	0xD003    BEQ	L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x1956	0x9B0A    LDR	R3, [SP, #40]
0x1958	0xB21B    SXTH	R3, R3
0x195A	0x1E5B    SUBS	R3, R3, #1
0x195C	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x195E	0xE012    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x1960	0x9C0B    LDR	R4, [SP, #44]
0x1962	0xB2A4    UXTH	R4, R4
0x1964	0x4B2F    LDR	R3, [PC, #188]
0x1966	0x401C    ANDS	R4, R3
0x1968	0xB2A4    UXTH	R4, R4
0x196A	0x4B2F    LDR	R3, [PC, #188]
0x196C	0x429C    CMP	R4, R3
0x196E	0xD10A    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x1970	0x9B0A    LDR	R3, [SP, #40]
0x1972	0xB21B    SXTH	R3, R3
0x1974	0x2B02    CMP	R3, #2
0x1976	0xDD04    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x1978	0x9B0A    LDR	R3, [SP, #40]
0x197A	0xB21B    SXTH	R3, R3
0x197C	0x1E9B    SUBS	R3, R3, #2
0x197E	0x930A    STR	R3, [SP, #40]
0x1980	0xE001    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x1982	0x2300    MOVS	R3, #0
0x1984	0x930A    STR	R3, [SP, #40]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x1986	0x9C0B    LDR	R4, [SP, #44]
0x1988	0xB2A4    UXTH	R4, R4
0x198A	0x2304    MOVS	R3, #4
0x198C	0x4023    ANDS	R3, R4
0x198E	0xB29B    UXTH	R3, R3
0x1990	0x2B00    CMP	R3, #0
0x1992	0xD100    BNE	#0
0x1994	0xE081    B	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x1996	0x9C0B    LDR	R4, [SP, #44]
0x1998	0xB2A4    UXTH	R4, R4
0x199A	0x2302    MOVS	R3, #2
0x199C	0x4023    ANDS	R3, R4
0x199E	0xB29B    UXTH	R3, R3
0x19A0	0x2B00    CMP	R3, #0
0x19A2	0xD017    BEQ	L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x19A4	0x9C0B    LDR	R4, [SP, #44]
0x19A6	0xB2A4    UXTH	R4, R4
0x19A8	0x2301    MOVS	R3, #1
0x19AA	0x4023    ANDS	R3, R4
0x19AC	0xB29B    UXTH	R3, R3
0x19AE	0x2B00    CMP	R3, #0
0x19B0	0xD002    BEQ	L___Lib_Sprintf__doprntf251
0x19B2	0x232D    MOVS	R3, #45
0x19B4	0x9304    STR	R3, [SP, #16]
0x19B6	0xE001    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x19B8	0x232B    MOVS	R3, #43
0x19BA	0x9304    STR	R3, [SP, #16]
L___Lib_Sprintf__doprntf252:
0x19BC	0x9C04    LDR	R4, [SP, #16]
0x19BE	0xB2E4    UXTB	R4, R4
0x19C0	0x9B11    LDR	R3, [SP, #68]
0x19C2	0x701C    STRB	R4, [R3, #0]
0x19C4	0x9B11    LDR	R3, [SP, #68]
0x19C6	0x3301    ADDS	R3, #1
0x19C8	0x9311    STR	R3, [SP, #68]
0x19CA	0x9B10    LDR	R3, [SP, #64]
0x19CC	0xB21B    SXTH	R3, R3
0x19CE	0x3301    ADDS	R3, #1
0x19D0	0x9310    STR	R3, [SP, #64]
0x19D2	0xE04C    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
0x19D4	0x9C0B    LDR	R4, [SP, #44]
0x19D6	0xB2A4    UXTH	R4, R4
0x19D8	0x2301    MOVS	R3, #1
0x19DA	0x4023    ANDS	R3, R4
0x19DC	0xB29B    UXTH	R3, R3
0x19DE	0x2B00    CMP	R3, #0
0x19E0	0xD00A    BEQ	L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x19E2	0x2420    MOVS	R4, #32
0x19E4	0x9B11    LDR	R3, [SP, #68]
0x19E6	0x701C    STRB	R4, [R3, #0]
0x19E8	0x9B11    LDR	R3, [SP, #68]
0x19EA	0x3301    ADDS	R3, #1
0x19EC	0x9311    STR	R3, [SP, #68]
0x19EE	0x9B10    LDR	R3, [SP, #64]
0x19F0	0xB21B    SXTH	R3, R3
0x19F2	0x3301    ADDS	R3, #1
0x19F4	0x9310    STR	R3, [SP, #64]
0x19F6	0xE03A    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
0x19F8	0x9C0B    LDR	R4, [SP, #44]
0x19FA	0xB2A4    UXTH	R4, R4
0x19FC	0x4B09    LDR	R3, [PC, #36]
0x19FE	0x401C    ANDS	R4, R3
0x1A00	0xB2A4    UXTH	R4, R4
0x1A02	0x4B09    LDR	R3, [PC, #36]
0x1A04	0x429C    CMP	R4, R3
0x1A06	0xD132    BNE	L___Lib_Sprintf__doprntf256
0x1A08	0xE010    B	#32
0x1A0A	0xBF00    NOP
0x1A0C	0x80180000  	__Lib_Sprintf_dpowers+0
0x1A10	0x08000000  	#2048
0x1A14	0x80400000  	__Lib_Sprintf_hexpowers+0
0x1A18	0x7FE80000  	__Lib_Sprintf_octpowers+0
0x1A1C	0x08C40000  	#2244
0x1A20	0x08400000  	#2112
0x1A24	0x08C00000  	#2240
0x1A28	0x08800000  	#2176
;__Lib_Sprintf.c, 670 :: 		
0x1A2C	0x2430    MOVS	R4, #48
0x1A2E	0x9B11    LDR	R3, [SP, #68]
0x1A30	0x701C    STRB	R4, [R3, #0]
0x1A32	0x9B11    LDR	R3, [SP, #68]
0x1A34	0x3301    ADDS	R3, #1
0x1A36	0x9311    STR	R3, [SP, #68]
0x1A38	0x9B10    LDR	R3, [SP, #64]
0x1A3A	0xB21B    SXTH	R3, R3
0x1A3C	0x3301    ADDS	R3, #1
0x1A3E	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 671 :: 		
0x1A40	0x9C0B    LDR	R4, [SP, #44]
0x1A42	0xB2A4    UXTH	R4, R4
0x1A44	0x2320    MOVS	R3, #32
0x1A46	0x4023    ANDS	R3, R4
0x1A48	0xB29B    UXTH	R3, R3
0x1A4A	0x2B00    CMP	R3, #0
0x1A4C	0xD002    BEQ	L___Lib_Sprintf__doprntf257
0x1A4E	0x2358    MOVS	R3, #88
0x1A50	0x9305    STR	R3, [SP, #20]
0x1A52	0xE001    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x1A54	0x2378    MOVS	R3, #120
0x1A56	0x9305    STR	R3, [SP, #20]
L___Lib_Sprintf__doprntf258:
0x1A58	0x9C05    LDR	R4, [SP, #20]
0x1A5A	0xB2E4    UXTB	R4, R4
0x1A5C	0x9B11    LDR	R3, [SP, #68]
0x1A5E	0x701C    STRB	R4, [R3, #0]
0x1A60	0x9B11    LDR	R3, [SP, #68]
0x1A62	0x3301    ADDS	R3, #1
0x1A64	0x9311    STR	R3, [SP, #68]
0x1A66	0x9B10    LDR	R3, [SP, #64]
0x1A68	0xB21B    SXTH	R3, R3
0x1A6A	0x3301    ADDS	R3, #1
0x1A6C	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
L___Lib_Sprintf__doprntf255:
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
0x1A6E	0x9B0A    LDR	R3, [SP, #40]
0x1A70	0xB21B    SXTH	R3, R3
0x1A72	0x2B00    CMP	R3, #0
0x1A74	0xD010    BEQ	L___Lib_Sprintf__doprntf259
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
0x1A76	0x2430    MOVS	R4, #48
0x1A78	0x9B11    LDR	R3, [SP, #68]
0x1A7A	0x701C    STRB	R4, [R3, #0]
0x1A7C	0x9B11    LDR	R3, [SP, #68]
0x1A7E	0x3301    ADDS	R3, #1
0x1A80	0x9311    STR	R3, [SP, #68]
0x1A82	0x9B10    LDR	R3, [SP, #64]
0x1A84	0xB21B    SXTH	R3, R3
0x1A86	0x3301    ADDS	R3, #1
0x1A88	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 676 :: 		
0x1A8A	0x9B0A    LDR	R3, [SP, #40]
0x1A8C	0xB21B    SXTH	R3, R3
0x1A8E	0x1E5B    SUBS	R3, R3, #1
0x1A90	0xB21B    SXTH	R3, R3
0x1A92	0x930A    STR	R3, [SP, #40]
0x1A94	0x2B00    CMP	R3, #0
0x1A96	0xD1EE    BNE	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
0x1A98	0xE087    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
0x1A9A	0x9B0A    LDR	R3, [SP, #40]
0x1A9C	0xB21B    SXTH	R3, R3
0x1A9E	0x2B00    CMP	R3, #0
0x1AA0	0xD017    BEQ	L___Lib_Sprintf__doprntf351
0x1AA2	0x9C0B    LDR	R4, [SP, #44]
0x1AA4	0xB2A4    UXTH	R4, R4
0x1AA6	0x2308    MOVS	R3, #8
0x1AA8	0x4023    ANDS	R3, R4
0x1AAA	0xB29B    UXTH	R3, R3
0x1AAC	0x2B00    CMP	R3, #0
0x1AAE	0xD110    BNE	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
0x1AB0	0x2420    MOVS	R4, #32
0x1AB2	0x9B11    LDR	R3, [SP, #68]
0x1AB4	0x701C    STRB	R4, [R3, #0]
0x1AB6	0x9B11    LDR	R3, [SP, #68]
0x1AB8	0x3301    ADDS	R3, #1
0x1ABA	0x9311    STR	R3, [SP, #68]
0x1ABC	0x9B10    LDR	R3, [SP, #64]
0x1ABE	0xB21B    SXTH	R3, R3
0x1AC0	0x3301    ADDS	R3, #1
0x1AC2	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 682 :: 		
0x1AC4	0x9B0A    LDR	R3, [SP, #40]
0x1AC6	0xB21B    SXTH	R3, R3
0x1AC8	0x1E5B    SUBS	R3, R3, #1
0x1ACA	0xB21B    SXTH	R3, R3
0x1ACC	0x930A    STR	R3, [SP, #40]
0x1ACE	0x2B00    CMP	R3, #0
0x1AD0	0xD1EE    BNE	L___Lib_Sprintf__doprntf267
;__Lib_Sprintf.c, 679 :: 		
L___Lib_Sprintf__doprntf351:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
0x1AD2	0x9C0B    LDR	R4, [SP, #44]
0x1AD4	0xB2A4    UXTH	R4, R4
0x1AD6	0x2302    MOVS	R3, #2
0x1AD8	0x4023    ANDS	R3, R4
0x1ADA	0xB29B    UXTH	R3, R3
0x1ADC	0x2B00    CMP	R3, #0
0x1ADE	0xD017    BEQ	L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x1AE0	0x9C0B    LDR	R4, [SP, #44]
0x1AE2	0xB2A4    UXTH	R4, R4
0x1AE4	0x2301    MOVS	R3, #1
0x1AE6	0x4023    ANDS	R3, R4
0x1AE8	0xB29B    UXTH	R3, R3
0x1AEA	0x2B00    CMP	R3, #0
0x1AEC	0xD002    BEQ	L___Lib_Sprintf__doprntf271
0x1AEE	0x232D    MOVS	R3, #45
0x1AF0	0x9306    STR	R3, [SP, #24]
0x1AF2	0xE001    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x1AF4	0x232B    MOVS	R3, #43
0x1AF6	0x9306    STR	R3, [SP, #24]
L___Lib_Sprintf__doprntf272:
0x1AF8	0x9C06    LDR	R4, [SP, #24]
0x1AFA	0xB2E4    UXTB	R4, R4
0x1AFC	0x9B11    LDR	R3, [SP, #68]
0x1AFE	0x701C    STRB	R4, [R3, #0]
0x1B00	0x9B11    LDR	R3, [SP, #68]
0x1B02	0x3301    ADDS	R3, #1
0x1B04	0x9311    STR	R3, [SP, #68]
0x1B06	0x9B10    LDR	R3, [SP, #64]
0x1B08	0xB21B    SXTH	R3, R3
0x1B0A	0x3301    ADDS	R3, #1
0x1B0C	0x9310    STR	R3, [SP, #64]
0x1B0E	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x1B10	0x9C0B    LDR	R4, [SP, #44]
0x1B12	0xB2A4    UXTH	R4, R4
0x1B14	0x2301    MOVS	R3, #1
0x1B16	0x4023    ANDS	R3, R4
0x1B18	0xB29B    UXTH	R3, R3
0x1B1A	0x2B00    CMP	R3, #0
0x1B1C	0xD009    BEQ	L___Lib_Sprintf__doprntf274
;__Lib_Sprintf.c, 687 :: 		
0x1B1E	0x2420    MOVS	R4, #32
0x1B20	0x9B11    LDR	R3, [SP, #68]
0x1B22	0x701C    STRB	R4, [R3, #0]
0x1B24	0x9B11    LDR	R3, [SP, #68]
0x1B26	0x3301    ADDS	R3, #1
0x1B28	0x9311    STR	R3, [SP, #68]
0x1B2A	0x9B10    LDR	R3, [SP, #64]
0x1B2C	0xB21B    SXTH	R3, R3
0x1B2E	0x3301    ADDS	R3, #1
0x1B30	0x9310    STR	R3, [SP, #64]
L___Lib_Sprintf__doprntf274:
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
0x1B32	0x9C0B    LDR	R4, [SP, #44]
0x1B34	0xB2A4    UXTH	R4, R4
0x1B36	0x4B6D    LDR	R3, [PC, #436]
0x1B38	0x401C    ANDS	R4, R3
0x1B3A	0xB2A4    UXTH	R4, R4
0x1B3C	0x4B6C    LDR	R3, [PC, #432]
0x1B3E	0x429C    CMP	R4, R3
0x1B40	0xD10A    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x1B42	0x2430    MOVS	R4, #48
0x1B44	0x9B11    LDR	R3, [SP, #68]
0x1B46	0x701C    STRB	R4, [R3, #0]
0x1B48	0x9B11    LDR	R3, [SP, #68]
0x1B4A	0x3301    ADDS	R3, #1
0x1B4C	0x9311    STR	R3, [SP, #68]
0x1B4E	0x9B10    LDR	R3, [SP, #64]
0x1B50	0xB21B    SXTH	R3, R3
0x1B52	0x3301    ADDS	R3, #1
0x1B54	0x9310    STR	R3, [SP, #64]
0x1B56	0xE028    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
0x1B58	0x9C0B    LDR	R4, [SP, #44]
0x1B5A	0xB2A4    UXTH	R4, R4
0x1B5C	0x4B63    LDR	R3, [PC, #396]
0x1B5E	0x401C    ANDS	R4, R3
0x1B60	0xB2A4    UXTH	R4, R4
0x1B62	0x4B64    LDR	R3, [PC, #400]
0x1B64	0x429C    CMP	R4, R3
0x1B66	0xD120    BNE	L___Lib_Sprintf__doprntf277
;__Lib_Sprintf.c, 692 :: 		
0x1B68	0x2430    MOVS	R4, #48
0x1B6A	0x9B11    LDR	R3, [SP, #68]
0x1B6C	0x701C    STRB	R4, [R3, #0]
0x1B6E	0x9B11    LDR	R3, [SP, #68]
0x1B70	0x3301    ADDS	R3, #1
0x1B72	0x9311    STR	R3, [SP, #68]
0x1B74	0x9B10    LDR	R3, [SP, #64]
0x1B76	0xB21B    SXTH	R3, R3
0x1B78	0x3301    ADDS	R3, #1
0x1B7A	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 693 :: 		
0x1B7C	0x9C0B    LDR	R4, [SP, #44]
0x1B7E	0xB2A4    UXTH	R4, R4
0x1B80	0x2320    MOVS	R3, #32
0x1B82	0x4023    ANDS	R3, R4
0x1B84	0xB29B    UXTH	R3, R3
0x1B86	0x2B00    CMP	R3, #0
0x1B88	0xD002    BEQ	L___Lib_Sprintf__doprntf278
0x1B8A	0x2358    MOVS	R3, #88
0x1B8C	0x9307    STR	R3, [SP, #28]
0x1B8E	0xE001    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x1B90	0x2378    MOVS	R3, #120
0x1B92	0x9307    STR	R3, [SP, #28]
L___Lib_Sprintf__doprntf279:
0x1B94	0x9C07    LDR	R4, [SP, #28]
0x1B96	0xB2E4    UXTB	R4, R4
0x1B98	0x9B11    LDR	R3, [SP, #68]
0x1B9A	0x701C    STRB	R4, [R3, #0]
0x1B9C	0x9B11    LDR	R3, [SP, #68]
0x1B9E	0x3301    ADDS	R3, #1
0x1BA0	0x9311    STR	R3, [SP, #68]
0x1BA2	0x9B10    LDR	R3, [SP, #64]
0x1BA4	0xB21B    SXTH	R3, R3
0x1BA6	0x3301    ADDS	R3, #1
0x1BA8	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
L___Lib_Sprintf__doprntf280:
0x1BAA	0x9C09    LDR	R4, [SP, #36]
0x1BAC	0xB2E4    UXTB	R4, R4
0x1BAE	0x9B08    LDR	R3, [SP, #32]
0x1BB0	0xB21B    SXTH	R3, R3
0x1BB2	0x42A3    CMP	R3, R4
0x1BB4	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x1BB6	0x2430    MOVS	R4, #48
0x1BB8	0x9B11    LDR	R3, [SP, #68]
0x1BBA	0x701C    STRB	R4, [R3, #0]
0x1BBC	0x9B11    LDR	R3, [SP, #68]
0x1BBE	0x3301    ADDS	R3, #1
0x1BC0	0x9311    STR	R3, [SP, #68]
0x1BC2	0x9B10    LDR	R3, [SP, #64]
0x1BC4	0xB21B    SXTH	R3, R3
0x1BC6	0x3301    ADDS	R3, #1
0x1BC8	0x9310    STR	R3, [SP, #64]
0x1BCA	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
L___Lib_Sprintf__doprntf282:
0x1BCC	0x9C08    LDR	R4, [SP, #32]
0x1BCE	0xB224    SXTH	R4, R4
0x1BD0	0x9B08    LDR	R3, [SP, #32]
0x1BD2	0xB21B    SXTH	R3, R3
0x1BD4	0x1E5B    SUBS	R3, R3, #1
0x1BD6	0x9308    STR	R3, [SP, #32]
0x1BD8	0x2C00    CMP	R4, #0
0x1BDA	0xD100    BNE	#0
0x1BDC	0xE064    B	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x1BDE	0x9C0B    LDR	R4, [SP, #44]
0x1BE0	0xB2A4    UXTH	R4, R4
0x1BE2	0x23C0    MOVS	R3, #192
0x1BE4	0x4023    ANDS	R3, R4
0x1BE6	0xB2DB    UXTB	R3, R3
0x1BE8	0x9315    STR	R3, [SP, #84]
0x1BEA	0xE047    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x1BEC	0x9B08    LDR	R3, [SP, #32]
0x1BEE	0xB21B    SXTH	R3, R3
0x1BF0	0x009C    LSLS	R4, R3, #2
0x1BF2	0x4B41    LDR	R3, [PC, #260]
0x1BF4	0x191B    ADDS	R3, R3, R4
0x1BF6	0x681A    LDR	R2, [R3, #0]
0x1BF8	0x980E    LDR	R0, [SP, #56]
0x1BFA	0xF7FEFC65  BL	__Div_32x32_U+0
0x1BFE	0x220A    MOVS	R2, #10
0x1C00	0xF7FEFC62  BL	__Div_32x32_U+0
0x1C04	0x4610    MOV	R0, R2
0x1C06	0x4603    MOV	R3, R0
0x1C08	0x3330    ADDS	R3, #48
0x1C0A	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 703 :: 		
0x1C0C	0xE040    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x1C0E	0x9C0B    LDR	R4, [SP, #44]
0x1C10	0xB2A4    UXTH	R4, R4
0x1C12	0x2320    MOVS	R3, #32
0x1C14	0x4023    ANDS	R3, R4
0x1C16	0xB29B    UXTH	R3, R3
0x1C18	0x2B00    CMP	R3, #0
0x1C1A	0xD010    BEQ	L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x1C1C	0x9B08    LDR	R3, [SP, #32]
0x1C1E	0xB21B    SXTH	R3, R3
0x1C20	0x009C    LSLS	R4, R3, #2
0x1C22	0x4B36    LDR	R3, [PC, #216]
0x1C24	0x191B    ADDS	R3, R3, R4
0x1C26	0x681A    LDR	R2, [R3, #0]
0x1C28	0x980E    LDR	R0, [SP, #56]
0x1C2A	0xF7FEFC4D  BL	__Div_32x32_U+0
0x1C2E	0x230F    MOVS	R3, #15
0x1C30	0x4604    MOV	R4, R0
0x1C32	0x401C    ANDS	R4, R3
0x1C34	0x4B32    LDR	R3, [PC, #200]
0x1C36	0x191B    ADDS	R3, R3, R4
0x1C38	0x781B    LDRB	R3, [R3, #0]
0x1C3A	0x9309    STR	R3, [SP, #36]
0x1C3C	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x1C3E	0x9B08    LDR	R3, [SP, #32]
0x1C40	0xB21B    SXTH	R3, R3
0x1C42	0x009C    LSLS	R4, R3, #2
0x1C44	0x4B2D    LDR	R3, [PC, #180]
0x1C46	0x191B    ADDS	R3, R3, R4
0x1C48	0x681A    LDR	R2, [R3, #0]
0x1C4A	0x980E    LDR	R0, [SP, #56]
0x1C4C	0xF7FEFC3C  BL	__Div_32x32_U+0
0x1C50	0x230F    MOVS	R3, #15
0x1C52	0x4604    MOV	R4, R0
0x1C54	0x401C    ANDS	R4, R3
0x1C56	0x4B2B    LDR	R3, [PC, #172]
0x1C58	0x191B    ADDS	R3, R3, R4
0x1C5A	0x781B    LDRB	R3, [R3, #0]
0x1C5C	0x9309    STR	R3, [SP, #36]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x1C5E	0xE017    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x1C60	0x9B08    LDR	R3, [SP, #32]
0x1C62	0xB21B    SXTH	R3, R3
0x1C64	0x009C    LSLS	R4, R3, #2
0x1C66	0x4B28    LDR	R3, [PC, #160]
0x1C68	0x191B    ADDS	R3, R3, R4
0x1C6A	0x681A    LDR	R2, [R3, #0]
0x1C6C	0x980E    LDR	R0, [SP, #56]
0x1C6E	0xF7FEFC2B  BL	__Div_32x32_U+0
0x1C72	0x2307    MOVS	R3, #7
0x1C74	0x4003    ANDS	R3, R0
0x1C76	0x3330    ADDS	R3, #48
0x1C78	0x9309    STR	R3, [SP, #36]
;__Lib_Sprintf.c, 714 :: 		
0x1C7A	0xE009    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x1C7C	0x9B15    LDR	R3, [SP, #84]
0x1C7E	0xB2DB    UXTB	R3, R3
0x1C80	0x2B00    CMP	R3, #0
0x1C82	0xD0B3    BEQ	L___Lib_Sprintf__doprntf286
0x1C84	0x2BC0    CMP	R3, #192
0x1C86	0xD0B1    BEQ	L___Lib_Sprintf__doprntf287
0x1C88	0x2B80    CMP	R3, #128
0x1C8A	0xD0C0    BEQ	L___Lib_Sprintf__doprntf288
0x1C8C	0x2B40    CMP	R3, #64
0x1C8E	0xD0E7    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x1C90	0x9C09    LDR	R4, [SP, #36]
0x1C92	0xB2E4    UXTB	R4, R4
0x1C94	0x9B11    LDR	R3, [SP, #68]
0x1C96	0x701C    STRB	R4, [R3, #0]
0x1C98	0x9B11    LDR	R3, [SP, #68]
0x1C9A	0x3301    ADDS	R3, #1
0x1C9C	0x9311    STR	R3, [SP, #68]
0x1C9E	0x9B10    LDR	R3, [SP, #64]
0x1CA0	0xB21B    SXTH	R3, R3
0x1CA2	0x3301    ADDS	R3, #1
0x1CA4	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 717 :: 		
0x1CA6	0xE791    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
0x1CA8	0x9C0B    LDR	R4, [SP, #44]
0x1CAA	0xB2A4    UXTH	R4, R4
0x1CAC	0x2308    MOVS	R3, #8
0x1CAE	0x4023    ANDS	R3, R4
0x1CB0	0xB29B    UXTH	R3, R3
0x1CB2	0x2B00    CMP	R3, #0
0x1CB4	0xD014    BEQ	L___Lib_Sprintf__doprntf353
0x1CB6	0x9B0A    LDR	R3, [SP, #40]
0x1CB8	0xB21B    SXTH	R3, R3
0x1CBA	0x2B00    CMP	R3, #0
0x1CBC	0xDD10    BLE	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
0x1CBE	0x2420    MOVS	R4, #32
0x1CC0	0x9B11    LDR	R3, [SP, #68]
0x1CC2	0x701C    STRB	R4, [R3, #0]
0x1CC4	0x9B11    LDR	R3, [SP, #68]
0x1CC6	0x3301    ADDS	R3, #1
0x1CC8	0x9311    STR	R3, [SP, #68]
0x1CCA	0x9B10    LDR	R3, [SP, #64]
0x1CCC	0xB21B    SXTH	R3, R3
0x1CCE	0x3301    ADDS	R3, #1
0x1CD0	0x9310    STR	R3, [SP, #64]
;__Lib_Sprintf.c, 721 :: 		
0x1CD2	0x9B0A    LDR	R3, [SP, #40]
0x1CD4	0xB21B    SXTH	R3, R3
0x1CD6	0x1E5B    SUBS	R3, R3, #1
0x1CD8	0xB21B    SXTH	R3, R3
0x1CDA	0x930A    STR	R3, [SP, #40]
0x1CDC	0x2B00    CMP	R3, #0
0x1CDE	0xD1EE    BNE	L___Lib_Sprintf__doprntf295
;__Lib_Sprintf.c, 718 :: 		
L___Lib_Sprintf__doprntf353:
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
0x1CE0	0xF7FEFDEE  BL	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x1CE4	0x9810    LDR	R0, [SP, #64]
0x1CE6	0xB200    SXTH	R0, R0
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x1CE8	0xB016    ADD	SP, SP, #88
0x1CEA	0xBD00    POP	(R15)
0x1CEC	0x08C00000  	#2240
0x1CF0	0x08400000  	#2112
0x1CF4	0x08800000  	#2176
0x1CF8	0x80180000  	__Lib_Sprintf_dpowers+0
0x1CFC	0x80400000  	__Lib_Sprintf_hexpowers+0
0x1D00	0x810F0000  	__Lib_Sprintf_hexb+0
0x1D04	0x81200000  	__Lib_Sprintf_hexs+0
0x1D08	0x7FE80000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x050C	0xB500    PUSH	(R14)
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x050E	0x2839    CMP	R0, #57
0x0510	0xD803    BHI	L_isdigit9
0x0512	0x2830    CMP	R0, #48
0x0514	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0516	0x2101    MOVS	R1, #1
0x0518	0xE000    B	L_isdigit8
L_isdigit9:
0x051A	0x2100    MOVS	R1, #0
L_isdigit8:
0x051C	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x051E	0xBD00    POP	(R15)
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 697 :: 		
0x02C8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 700 :: 		
0x02CA	0xB410    PUSH	(R4)
;__Lib_MathDouble.c, 702 :: 		
0x02CC	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 706 :: 		
0x02CE	0xD023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 711 :: 		
0x02D0	0x4604    MOV	R4, R0
;__Lib_MathDouble.c, 712 :: 		
0x02D2	0x4314    ORRS	R4, R2
;__Lib_MathDouble.c, 713 :: 		
0x02D4	0x0064    LSLS	R4, R4, #1
;__Lib_MathDouble.c, 714 :: 		
0x02D6	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 718 :: 		
0x02D8	0xD01E    BEQ	__me_lab_end
;__Lib_MathDouble.c, 720 :: 		
0x02DA	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 721 :: 		
0x02DC	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 723 :: 		
0x02DE	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 724 :: 		
0x02E0	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 725 :: 		
0x02E2	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 726 :: 		
0x02E4	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 727 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 730 :: 		
0x02E6	0xE017    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ct2_:
;__Lib_MathDouble.c, 733 :: 		
0x02E8	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 734 :: 		
0x02EA	0x0E24    LSRS	R4, R4, #24
;__Lib_MathDouble.c, 735 :: 		
0x02EC	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 736 :: 		
0x02EE	0xD107    BNE	__me_ct1_
;__Lib_MathDouble.c, 737 :: 		
0x02F0	0x0054    LSLS	R4, R2, #1
;__Lib_MathDouble.c, 738 :: 		
0x02F2	0x0E24    LSRS	R4, R4, #24
;__Lib_MathDouble.c, 739 :: 		
0x02F4	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 740 :: 		
0x02F6	0xD103    BNE	__me_ct1_
;__Lib_MathDouble.c, 742 :: 		
0x02F8	0x0FD4    LSRS	R4, R2, #31
;__Lib_MathDouble.c, 744 :: 		
0x02FA	0x0FC1    LSRS	R1, R0, #31
;__Lib_MathDouble.c, 745 :: 		
0x02FC	0x1A64    SUBS	R4, R4, R1
;__Lib_MathDouble.c, 748 :: 		
0x02FE	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 750 :: 		
__me_ct1_:
;__Lib_MathDouble.c, 751 :: 		
0x0300	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 752 :: 		
0x0302	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 754 :: 		
0x0304	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 755 :: 		
0x0306	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 756 :: 		
0x0308	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 757 :: 		
0x030A	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 760 :: 		
0x030C	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 763 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 764 :: 		
0x030E	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 767 :: 		
0x0310	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 769 :: 		
__me_op2_m:
;__Lib_MathDouble.c, 770 :: 		
0x0312	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 774 :: 		
0x0314	0xD500    BPL	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x0316	0x4282    CMP	R2, R0
;__Lib_MathDouble.c, 777 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 778 :: 		
0x0318	0xBC10    POP	(R4)
;__Lib_MathDouble.c, 781 :: 		
L_end__Compare_FP:
0x031A	0xB001    ADD	SP, SP, #4
0x031C	0x4770    BX	LR
; end of __Compare_FP
__Div_32x32_S:
;__Lib_Math.c, 316 :: 		
0x0280	0xB500    PUSH	(R14)
;__Lib_Math.c, 318 :: 		
0x0282	0xB47A    PUSH	(R1, R3, R4, R5, R6)
;__Lib_Math.c, 322 :: 		
0x0284	0x0014    MOVS	R4, R2
;__Lib_Math.c, 323 :: 		
0x0286	0xD105    BNE	_Div_32x32_S_Lab_5
;__Lib_Math.c, 325 :: 		
0x0288	0x0002    MOVS	R2, R0
;__Lib_Math.c, 326 :: 		
0x028A	0xD501    BPL	_Div_32x32_S_Lab_6
;__Lib_Math.c, 328 :: 		
0x028C	0x480B    LDR	R0, [PC, #44]
;__Lib_Math.c, 329 :: 		
0x028E	0xE013    B	_Div_32x32_S_Lab_4
;__Lib_Math.c, 331 :: 		
_Div_32x32_S_Lab_6:
;__Lib_Math.c, 332 :: 		
0x0290	0x480B    LDR	R0, [PC, #44]
;__Lib_Math.c, 333 :: 		
0x0292	0xE011    B	_Div_32x32_S_Lab_4
;__Lib_Math.c, 337 :: 		
_Div_32x32_S_Lab_5:
;__Lib_Math.c, 338 :: 		
0x0294	0x2400    MOVS	R4, #0
;__Lib_Math.c, 339 :: 		
0x0296	0x4625    MOV	R5, R4
;__Lib_Math.c, 340 :: 		
0x0298	0x2800    CMP	R0, #0
;__Lib_Math.c, 341 :: 		
0x029A	0xDA01    BGE	_Div_32x32_S_Lab_1
;__Lib_Math.c, 342 :: 		
0x029C	0x2401    MOVS	R4, #1
;__Lib_Math.c, 343 :: 		
0x029E	0x4240    RSBS	R0, R0, #0
;__Lib_Math.c, 345 :: 		
_Div_32x32_S_Lab_1:
;__Lib_Math.c, 346 :: 		
0x02A0	0x2A00    CMP	R2, #0
;__Lib_Math.c, 347 :: 		
0x02A2	0xDA01    BGE	_Div_32x32_S_Lab_2
;__Lib_Math.c, 348 :: 		
0x02A4	0x2501    MOVS	R5, #1
;__Lib_Math.c, 349 :: 		
0x02A6	0x4252    RSBS	R2, R2, #0
;__Lib_Math.c, 351 :: 		
_Div_32x32_S_Lab_2:
;__Lib_Math.c, 352 :: 		
0x02A8	0xF000F90E  BL	__Div_32x32_U+0
;__Lib_Math.c, 353 :: 		
0x02AC	0x42AC    CMP	R4, R5
;__Lib_Math.c, 354 :: 		
0x02AE	0xD000    BEQ	_Div_32x32_S_Lab_3
;__Lib_Math.c, 355 :: 		
0x02B0	0x4240    RSBS	R0, R0, #0
;__Lib_Math.c, 357 :: 		
_Div_32x32_S_Lab_3:
;__Lib_Math.c, 358 :: 		
0x02B2	0x2C00    CMP	R4, #0
;__Lib_Math.c, 359 :: 		
0x02B4	0xD000    BEQ	_Div_32x32_S_Lab_4
;__Lib_Math.c, 360 :: 		
0x02B6	0x4252    RSBS	R2, R2, #0
;__Lib_Math.c, 361 :: 		
_Div_32x32_S_Lab_4:
;__Lib_Math.c, 362 :: 		
0x02B8	0xBC7A    POP	(R1, R3, R4, R5, R6)
;__Lib_Math.c, 363 :: 		
0x02BA	0xE004    B	#8
0x02BC	0x00008000  	#-2147483648
0x02C0	0xFFFF7FFF  	#2147483647
0x02C4	0xBF00    NOP
;__Lib_Math.c, 364 :: 		
L_end__Div_32x32_S:
0x02C6	0xBD00    POP	(R15)
; end of __Div_32x32_S
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x06EC	0xB500    PUSH	(R14)
0x06EE	0xB081    SUB	SP, SP, #4
0x06F0	0xB247    SXTB	R7, R0
; scl end address is: 0 (R0)
; scl start address is: 28 (R7)
;__Lib_Sprintf.c, 146 :: 		
0x06F2	0x2F00    CMP	R7, #0
0x06F4	0xDA57    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x06F6	0x4279    RSBS	R1, R7, #0
0x06F8	0xB24F    SXTB	R7, R1
;__Lib_Sprintf.c, 148 :: 		
0x06FA	0xB249    SXTB	R1, R1
0x06FC	0x296E    CMP	R1, #110
0x06FE	0xDB2F    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x0700	0x2264    MOVS	R2, #100
0x0702	0xB278    SXTB	R0, R7
0x0704	0xF7FFFDBC  BL	__Div_32x32_S+0
0x0708	0xB240    SXTB	R0, R0
0x070A	0x4601    MOV	R1, R0
0x070C	0x3112    ADDS	R1, #18
0x070E	0xB209    SXTH	R1, R1
0x0710	0x008A    LSLS	R2, R1, #2
0x0712	0x4950    LDR	R1, [PC, #320]
0x0714	0x1889    ADDS	R1, R1, R2
0x0716	0x6809    LDR	R1, [R1, #0]
0x0718	0x9100    STR	R1, [SP, #0]
0x071A	0x2264    MOVS	R2, #100
0x071C	0xB278    SXTB	R0, R7
0x071E	0xF7FFFDAF  BL	__Div_32x32_S+0
0x0722	0x4610    MOV	R0, R2
0x0724	0xB240    SXTB	R0, R0
0x0726	0x220A    MOVS	R2, #10
0x0728	0xF7FFFDAA  BL	__Div_32x32_S+0
0x072C	0xB240    SXTB	R0, R0
0x072E	0x4601    MOV	R1, R0
0x0730	0x3109    ADDS	R1, #9
0x0732	0xB209    SXTH	R1, R1
0x0734	0x008A    LSLS	R2, R1, #2
0x0736	0x4947    LDR	R1, [PC, #284]
0x0738	0x1889    ADDS	R1, R1, R2
0x073A	0x680A    LDR	R2, [R1, #0]
0x073C	0x9800    LDR	R0, [SP, #0]
0x073E	0xF7FFFD5D  BL	__Mul_FP+0
0x0742	0x9000    STR	R0, [SP, #0]
0x0744	0x220A    MOVS	R2, #10
0x0746	0xB278    SXTB	R0, R7
0x0748	0xF7FFFD9A  BL	__Div_32x32_S+0
0x074C	0x4610    MOV	R0, R2
0x074E	0xB240    SXTB	R0, R0
; scl end address is: 28 (R7)
0x0750	0x0082    LSLS	R2, R0, #2
0x0752	0x4940    LDR	R1, [PC, #256]
0x0754	0x1889    ADDS	R1, R1, R2
0x0756	0x680A    LDR	R2, [R1, #0]
0x0758	0x9800    LDR	R0, [SP, #0]
0x075A	0xF7FFFD4F  BL	__Mul_FP+0
0x075E	0xE076    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 28 (R7)
0x0760	0x2F0A    CMP	R7, #10
0x0762	0xDD1A    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x0764	0x220A    MOVS	R2, #10
0x0766	0xB278    SXTB	R0, R7
0x0768	0xF7FFFD8A  BL	__Div_32x32_S+0
0x076C	0xB240    SXTB	R0, R0
0x076E	0x4601    MOV	R1, R0
0x0770	0x3109    ADDS	R1, #9
0x0772	0xB209    SXTH	R1, R1
0x0774	0x008A    LSLS	R2, R1, #2
0x0776	0x4937    LDR	R1, [PC, #220]
0x0778	0x1889    ADDS	R1, R1, R2
0x077A	0x6809    LDR	R1, [R1, #0]
0x077C	0x9100    STR	R1, [SP, #0]
0x077E	0x220A    MOVS	R2, #10
0x0780	0xB278    SXTB	R0, R7
0x0782	0xF7FFFD7D  BL	__Div_32x32_S+0
0x0786	0x4610    MOV	R0, R2
0x0788	0xB240    SXTB	R0, R0
; scl end address is: 28 (R7)
0x078A	0x0082    LSLS	R2, R0, #2
0x078C	0x4931    LDR	R1, [PC, #196]
0x078E	0x1889    ADDS	R1, R1, R2
0x0790	0x680A    LDR	R2, [R1, #0]
0x0792	0x9800    LDR	R0, [SP, #0]
0x0794	0xF7FFFD32  BL	__Mul_FP+0
0x0798	0xE059    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 28 (R7)
0x079A	0x00BA    LSLS	R2, R7, #2
; scl end address is: 28 (R7)
0x079C	0x492D    LDR	R1, [PC, #180]
0x079E	0x1889    ADDS	R1, R1, R2
0x07A0	0x6809    LDR	R1, [R1, #0]
0x07A2	0x4608    MOV	R0, R1
0x07A4	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 28 (R7)
0x07A6	0x2F6E    CMP	R7, #110
0x07A8	0xDB2F    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x07AA	0x2264    MOVS	R2, #100
0x07AC	0xB278    SXTB	R0, R7
0x07AE	0xF7FFFD67  BL	__Div_32x32_S+0
0x07B2	0xB240    SXTB	R0, R0
0x07B4	0x4601    MOV	R1, R0
0x07B6	0x3112    ADDS	R1, #18
0x07B8	0xB209    SXTH	R1, R1
0x07BA	0x008A    LSLS	R2, R1, #2
0x07BC	0x4926    LDR	R1, [PC, #152]
0x07BE	0x1889    ADDS	R1, R1, R2
0x07C0	0x6809    LDR	R1, [R1, #0]
0x07C2	0x9100    STR	R1, [SP, #0]
0x07C4	0x2264    MOVS	R2, #100
0x07C6	0xB278    SXTB	R0, R7
0x07C8	0xF7FFFD5A  BL	__Div_32x32_S+0
0x07CC	0x4610    MOV	R0, R2
0x07CE	0xB240    SXTB	R0, R0
0x07D0	0x220A    MOVS	R2, #10
0x07D2	0xF7FFFD55  BL	__Div_32x32_S+0
0x07D6	0xB240    SXTB	R0, R0
0x07D8	0x4601    MOV	R1, R0
0x07DA	0x3109    ADDS	R1, #9
0x07DC	0xB209    SXTH	R1, R1
0x07DE	0x008A    LSLS	R2, R1, #2
0x07E0	0x491D    LDR	R1, [PC, #116]
0x07E2	0x1889    ADDS	R1, R1, R2
0x07E4	0x680A    LDR	R2, [R1, #0]
0x07E6	0x9800    LDR	R0, [SP, #0]
0x07E8	0xF7FFFD08  BL	__Mul_FP+0
0x07EC	0x9000    STR	R0, [SP, #0]
0x07EE	0x220A    MOVS	R2, #10
0x07F0	0xB278    SXTB	R0, R7
0x07F2	0xF7FFFD45  BL	__Div_32x32_S+0
0x07F6	0x4610    MOV	R0, R2
0x07F8	0xB240    SXTB	R0, R0
; scl end address is: 28 (R7)
0x07FA	0x0082    LSLS	R2, R0, #2
0x07FC	0x4916    LDR	R1, [PC, #88]
0x07FE	0x1889    ADDS	R1, R1, R2
0x0800	0x680A    LDR	R2, [R1, #0]
0x0802	0x9800    LDR	R0, [SP, #0]
0x0804	0xF7FFFCFA  BL	__Mul_FP+0
0x0808	0xE021    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 28 (R7)
0x080A	0x2F0A    CMP	R7, #10
0x080C	0xDD1A    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x080E	0x220A    MOVS	R2, #10
0x0810	0xB278    SXTB	R0, R7
0x0812	0xF7FFFD35  BL	__Div_32x32_S+0
0x0816	0xB240    SXTB	R0, R0
0x0818	0x4601    MOV	R1, R0
0x081A	0x3109    ADDS	R1, #9
0x081C	0xB209    SXTH	R1, R1
0x081E	0x008A    LSLS	R2, R1, #2
0x0820	0x490D    LDR	R1, [PC, #52]
0x0822	0x1889    ADDS	R1, R1, R2
0x0824	0x6809    LDR	R1, [R1, #0]
0x0826	0x9100    STR	R1, [SP, #0]
0x0828	0x220A    MOVS	R2, #10
0x082A	0xB278    SXTB	R0, R7
0x082C	0xF7FFFD28  BL	__Div_32x32_S+0
0x0830	0x4610    MOV	R0, R2
0x0832	0xB240    SXTB	R0, R0
; scl end address is: 28 (R7)
0x0834	0x0082    LSLS	R2, R0, #2
0x0836	0x4908    LDR	R1, [PC, #32]
0x0838	0x1889    ADDS	R1, R1, R2
0x083A	0x680A    LDR	R2, [R1, #0]
0x083C	0x9800    LDR	R0, [SP, #0]
0x083E	0xF7FFFCDD  BL	__Mul_FP+0
0x0842	0xE004    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 28 (R7)
0x0844	0x00BA    LSLS	R2, R7, #2
; scl end address is: 28 (R7)
0x0846	0x4904    LDR	R1, [PC, #16]
0x0848	0x1889    ADDS	R1, R1, R2
0x084A	0x6809    LDR	R1, [R1, #0]
0x084C	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x084E	0xB001    ADD	SP, SP, #4
0x0850	0xBD00    POP	(R15)
0x0852	0xBF00    NOP
0x0854	0x7F800000  	__Lib_Sprintf__npowers_+0
0x0858	0x7FB40000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Mul_FP:
;__Lib_MathDouble.c, 494 :: 		
0x01FC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 496 :: 		
0x01FE	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 498 :: 		
0x0200	0x4602    MOV	R2, R0
;__Lib_MathDouble.c, 499 :: 		
0x0202	0xB470    PUSH	(R4, R5, R6)
;__Lib_MathDouble.c, 500 :: 		
0x0204	0x404A    EORS	R2, R1
;__Lib_MathDouble.c, 501 :: 		
0x0206	0x0FD3    LSRS	R3, R2, #31
;__Lib_MathDouble.c, 502 :: 		
0x0208	0x07DB    LSLS	R3, R3, #31
;__Lib_MathDouble.c, 503 :: 		
0x020A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 504 :: 		
0x020C	0xD034    BEQ	_Mul_FP_Lab_end
;__Lib_MathDouble.c, 505 :: 		
0x020E	0x004A    LSLS	R2, R1, #1
;__Lib_MathDouble.c, 506 :: 		
0x0210	0xD02A    BEQ	_Mul_FP_Lab_1
;__Lib_MathDouble.c, 507 :: 		
0x0212	0x0E01    LSRS	R1, R0, #24
;__Lib_MathDouble.c, 508 :: 		
0x0214	0x0E14    LSRS	R4, R2, #24
;__Lib_MathDouble.c, 509 :: 		
0x0216	0x1909    ADDS	R1, R1, R4
;__Lib_MathDouble.c, 510 :: 		
0x0218	0x0200    LSLS	R0, R0, #8
;__Lib_MathDouble.c, 511 :: 		
0x021A	0x0212    LSLS	R2, R2, #8
;__Lib_MathDouble.c, 512 :: 		
0x021C	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 513 :: 		
0x021E	0x0A52    LSRS	R2, R2, #9
;__Lib_MathDouble.c, 514 :: 		
0x0220	0x1884    ADDS	R4, R0, R2
;__Lib_MathDouble.c, 515 :: 		
0x0222	0x01E5    LSLS	R5, R4, #7
;__Lib_MathDouble.c, 516 :: 		
0x0224	0x4604    MOV	R4, R0
;__Lib_MathDouble.c, 517 :: 		
0x0226	0x4354    MULS	R4, R2, R4
;__Lib_MathDouble.c, 518 :: 		
0x0228	0x0A00    LSRS	R0, R0, #8
;__Lib_MathDouble.c, 519 :: 		
0x022A	0x0A12    LSRS	R2, R2, #8
;__Lib_MathDouble.c, 520 :: 		
0x022C	0x042E    LSLS	R6, R5, #16
;__Lib_MathDouble.c, 521 :: 		
0x022E	0x4350    MULS	R0, R2, R0
;__Lib_MathDouble.c, 522 :: 		
0x0230	0x19A4    ADDS	R4, R4, R6
;__Lib_MathDouble.c, 523 :: 		
0x0232	0x1942    ADDS	R2, R0, R5
;__Lib_MathDouble.c, 524 :: 		
0x0234	0x0C20    LSRS	R0, R4, #16
;__Lib_MathDouble.c, 525 :: 		
0x0236	0x43C5    MVNS	R5, R0
;__Lib_MathDouble.c, 526 :: 		
0x0238	0x18AA    ADDS	R2, R5, R2
;__Lib_MathDouble.c, 527 :: 		
0x023A	0x0C12    LSRS	R2, R2, #16
;__Lib_MathDouble.c, 528 :: 		
0x023C	0x2501    MOVS	R5, #1
;__Lib_MathDouble.c, 529 :: 		
0x023E	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 530 :: 		
0x0240	0x1C52    ADDS	R2, R2, #1
;__Lib_MathDouble.c, 531 :: 		
0x0242	0x03AD    LSLS	R5, R5, #14
;__Lib_MathDouble.c, 532 :: 		
0x0244	0x1952    ADDS	R2, R2, R5
;__Lib_MathDouble.c, 533 :: 		
0x0246	0x0412    LSLS	R2, R2, #16
;__Lib_MathDouble.c, 534 :: 		
0x0248	0x0424    LSLS	R4, R4, #16
;__Lib_MathDouble.c, 535 :: 		
0x024A	0xD000    BEQ	_Mul_FP_Lab_2
;__Lib_MathDouble.c, 536 :: 		
0x024C	0x1C52    ADDS	R2, R2, #1
;__Lib_MathDouble.c, 538 :: 		
_Mul_FP_Lab_2:
;__Lib_MathDouble.c, 539 :: 		
0x024E	0x4310    ORRS	R0, R2
;__Lib_MathDouble.c, 540 :: 		
0x0250	0xD401    BMI	_Mul_FP_Lab_3
;__Lib_MathDouble.c, 541 :: 		
0x0252	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 542 :: 		
0x0254	0x1E49    SUBS	R1, R1, #1
;__Lib_MathDouble.c, 544 :: 		
_Mul_FP_Lab_3:
;__Lib_MathDouble.c, 545 :: 		
0x0256	0xB2C2    UXTB	R2, R0
;__Lib_MathDouble.c, 546 :: 		
0x0258	0x060C    LSLS	R4, R1, #24
;__Lib_MathDouble.c, 547 :: 		
0x025A	0x09C0    LSRS	R0, R0, #7
;__Lib_MathDouble.c, 548 :: 		
0x025C	0x1820    ADDS	R0, R4, R0
;__Lib_MathDouble.c, 549 :: 		
0x025E	0x1C40    ADDS	R0, R0, #1
;__Lib_MathDouble.c, 550 :: 		
0x0260	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 551 :: 		
0x0262	0x2A80    CMP	R2, #128
;__Lib_MathDouble.c, 552 :: 		
0x0264	0xD002    BEQ	_Mul_FP_Lab_4
;__Lib_MathDouble.c, 553 :: 		
0x0266	0xE003    B	_Mul_FP_Lab_5
;__Lib_MathDouble.c, 555 :: 		
_Mul_FP_Lab_1:
;__Lib_MathDouble.c, 556 :: 		
0x0268	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 558 :: 		
0x026A	0xE005    B	_Mul_FP_Lab_end
;__Lib_MathDouble.c, 561 :: 		
_Mul_FP_Lab_4:
;__Lib_MathDouble.c, 562 :: 		
0x026C	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 563 :: 		
0x026E	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 565 :: 		
_Mul_FP_Lab_5:
;__Lib_MathDouble.c, 566 :: 		
0x0270	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 567 :: 		
0x0272	0xDA00    BGE	_Mul_FP_Lab_6
;__Lib_MathDouble.c, 568 :: 		
0x0274	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 570 :: 		
_Mul_FP_Lab_6:
;__Lib_MathDouble.c, 571 :: 		
0x0276	0x4318    ORRS	R0, R3
;__Lib_MathDouble.c, 573 :: 		
_Mul_FP_Lab_end:
;__Lib_MathDouble.c, 574 :: 		
0x0278	0xBC70    POP	(R4, R5, R6)
;__Lib_MathDouble.c, 576 :: 		
L_end__Mul_FP:
0x027A	0xB001    ADD	SP, SP, #4
0x027C	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 582 :: 		
0x0648	0xB500    PUSH	(R14)
;__Lib_MathDouble.c, 584 :: 		
0x064A	0xB470    PUSH	(R4, R5, R6)
;__Lib_MathDouble.c, 588 :: 		
0x064C	0x0014    MOVS	R4, R2
;__Lib_MathDouble.c, 589 :: 		
0x064E	0xD105    BNE	_Div_FP_Lab_10
;__Lib_MathDouble.c, 591 :: 		
0x0650	0x0000    MOVS	R0, R0
;__Lib_MathDouble.c, 592 :: 		
0x0652	0xD501    BPL	_Div_FP_Lab_11
;__Lib_MathDouble.c, 594 :: 		
0x0654	0x4822    LDR	R0, [PC, #136]
;__Lib_MathDouble.c, 595 :: 		
0x0656	0xE040    B	_Div_FP_end
;__Lib_MathDouble.c, 597 :: 		
_Div_FP_Lab_11:
;__Lib_MathDouble.c, 598 :: 		
0x0658	0x4822    LDR	R0, [PC, #136]
;__Lib_MathDouble.c, 599 :: 		
0x065A	0xE03E    B	_Div_FP_end
;__Lib_MathDouble.c, 602 :: 		
_Div_FP_Lab_10:
;__Lib_MathDouble.c, 604 :: 		
0x065C	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 605 :: 		
0x065E	0x4602    MOV	R2, R0
;__Lib_MathDouble.c, 606 :: 		
0x0660	0x404A    EORS	R2, R1
;__Lib_MathDouble.c, 607 :: 		
0x0662	0x0FD5    LSRS	R5, R2, #31
;__Lib_MathDouble.c, 608 :: 		
0x0664	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 609 :: 		
0x0666	0x004A    LSLS	R2, R1, #1
;__Lib_MathDouble.c, 610 :: 		
0x0668	0x07ED    LSLS	R5, R5, #31
;__Lib_MathDouble.c, 611 :: 		
0x066A	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 612 :: 		
0x066C	0x0852    LSRS	R2, R2, #1
;__Lib_MathDouble.c, 613 :: 		
0x066E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 614 :: 		
0x0670	0xD016    BEQ	_Div_FP_Lab_1
;__Lib_MathDouble.c, 615 :: 		
0x0672	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 616 :: 		
0x0674	0xD014    BEQ	_Div_FP_Lab_1
;__Lib_MathDouble.c, 617 :: 		
0x0676	0x0041    LSLS	R1, R0, #1
;__Lib_MathDouble.c, 618 :: 		
0x0678	0x0E0C    LSRS	R4, R1, #24
;__Lib_MathDouble.c, 619 :: 		
0x067A	0x0051    LSLS	R1, R2, #1
;__Lib_MathDouble.c, 620 :: 		
0x067C	0x0E0B    LSRS	R3, R1, #24
;__Lib_MathDouble.c, 621 :: 		
0x067E	0x0241    LSLS	R1, R0, #9
;__Lib_MathDouble.c, 622 :: 		
0x0680	0x2001    MOVS	R0, #1
;__Lib_MathDouble.c, 623 :: 		
0x0682	0x05C0    LSLS	R0, R0, #23
;__Lib_MathDouble.c, 624 :: 		
0x0684	0x0252    LSLS	R2, R2, #9
;__Lib_MathDouble.c, 625 :: 		
0x0686	0x0A49    LSRS	R1, R1, #9
;__Lib_MathDouble.c, 626 :: 		
0x0688	0x0A52    LSRS	R2, R2, #9
;__Lib_MathDouble.c, 627 :: 		
0x068A	0x1AE4    SUBS	R4, R4, R3
;__Lib_MathDouble.c, 628 :: 		
0x068C	0x1809    ADDS	R1, R1, R0
;__Lib_MathDouble.c, 629 :: 		
0x068E	0x1812    ADDS	R2, R2, R0
;__Lib_MathDouble.c, 630 :: 		
0x0690	0x347D    ADDS	R4, #125
;__Lib_MathDouble.c, 631 :: 		
0x0692	0x4291    CMP	R1, R2
;__Lib_MathDouble.c, 632 :: 		
0x0694	0xD301    BCC	_Div_FP_Lab_2
;__Lib_MathDouble.c, 633 :: 		
0x0696	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 634 :: 		
0x0698	0xE000    B	_Div_FP_Lab_3
;__Lib_MathDouble.c, 636 :: 		
_Div_FP_Lab_2:
;__Lib_MathDouble.c, 637 :: 		
0x069A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 639 :: 		
_Div_FP_Lab_3:
;__Lib_MathDouble.c, 640 :: 		
0x069C	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 641 :: 		
0x069E	0xDA01    BGE	_Div_FP_Lab_4
;__Lib_MathDouble.c, 643 :: 		
_Div_FP_Lab_1:
;__Lib_MathDouble.c, 644 :: 		
0x06A0	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 646 :: 		
0x06A2	0xE01A    B	_Div_FP_end
;__Lib_MathDouble.c, 649 :: 		
_Div_FP_Lab_4:
;__Lib_MathDouble.c, 650 :: 		
0x06A4	0x2300    MOVS	R3, #0
;__Lib_MathDouble.c, 652 :: 		
_Div_FP_Lab_6:
;__Lib_MathDouble.c, 653 :: 		
0x06A6	0x4291    CMP	R1, R2
;__Lib_MathDouble.c, 654 :: 		
0x06A8	0xD301    BCC	_Div_FP_Lab_5
;__Lib_MathDouble.c, 655 :: 		
0x06AA	0x1A89    SUBS	R1, R1, R2
;__Lib_MathDouble.c, 656 :: 		
0x06AC	0x4303    ORRS	R3, R0
;__Lib_MathDouble.c, 658 :: 		
_Div_FP_Lab_5:
;__Lib_MathDouble.c, 659 :: 		
0x06AE	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 660 :: 		
0x06B0	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 661 :: 		
0x06B2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 662 :: 		
0x06B4	0xD1F7    BNE	_Div_FP_Lab_6
;__Lib_MathDouble.c, 663 :: 		
0x06B6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 664 :: 		
0x06B8	0xD00A    BEQ	_Div_FP_Lab_7
;__Lib_MathDouble.c, 665 :: 		
0x06BA	0x4291    CMP	R1, R2
;__Lib_MathDouble.c, 666 :: 		
0x06BC	0xD102    BNE	_Div_FP_Lab_8
;__Lib_MathDouble.c, 667 :: 		
0x06BE	0x2101    MOVS	R1, #1
;__Lib_MathDouble.c, 668 :: 		
0x06C0	0x07C9    LSLS	R1, R1, #31
;__Lib_MathDouble.c, 669 :: 		
0x06C2	0xE005    B	_Div_FP_Lab_7
;__Lib_MathDouble.c, 671 :: 		
_Div_FP_Lab_8:
;__Lib_MathDouble.c, 672 :: 		
0x06C4	0x4291    CMP	R1, R2
;__Lib_MathDouble.c, 673 :: 		
0x06C6	0xD201    BCS	_Div_FP_Lab_9
;__Lib_MathDouble.c, 674 :: 		
0x06C8	0x2101    MOVS	R1, #1
;__Lib_MathDouble.c, 675 :: 		
0x06CA	0xE001    B	_Div_FP_Lab_7
;__Lib_MathDouble.c, 677 :: 		
_Div_FP_Lab_9:
;__Lib_MathDouble.c, 678 :: 		
0x06CC	0x2101    MOVS	R1, #1
;__Lib_MathDouble.c, 679 :: 		
0x06CE	0x43C9    MVNS	R1, R1
;__Lib_MathDouble.c, 681 :: 		
_Div_FP_Lab_7:
;__Lib_MathDouble.c, 682 :: 		
0x06D0	0x05E0    LSLS	R0, R4, #23
;__Lib_MathDouble.c, 683 :: 		
0x06D2	0x18C0    ADDS	R0, R0, R3
;__Lib_MathDouble.c, 684 :: 		
0x06D4	0x1940    ADDS	R0, R0, R5
;__Lib_MathDouble.c, 685 :: 		
0x06D6	0xF7FFFD31  BL	__Lib_MathDouble___Fp+0
;__Lib_MathDouble.c, 687 :: 		
_Div_FP_end:
;__Lib_MathDouble.c, 688 :: 		
0x06DA	0xBC70    POP	(R4, R5, R6)
;__Lib_MathDouble.c, 689 :: 		
0x06DC	0xE004    B	#8
0x06DE	0xBF00    NOP
0x06E0	0x0000FF80  	#-8388608
0x06E4	0x00007F80  	#2139095040
;__Lib_MathDouble.c, 690 :: 		
L_end__Div_FP:
0x06E8	0xBD00    POP	(R15)
; end of __Div_FP
__Lib_MathDouble___Fp:
;__Lib_MathDouble.c, 2028 :: 		
0x013C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 2030 :: 		
0x013E	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 2031 :: 		
0x0140	0xDA04    BGE	__Fp_Lab_end
;__Lib_MathDouble.c, 2032 :: 		
0x0142	0x1C40    ADDS	R0, R0, #1
;__Lib_MathDouble.c, 2033 :: 		
0x0144	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 2034 :: 		
0x0146	0xD101    BNE	__Fp_Lab_end
;__Lib_MathDouble.c, 2035 :: 		
0x0148	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 2036 :: 		
0x014A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 2038 :: 		
__Fp_Lab_end:
;__Lib_MathDouble.c, 2040 :: 		
L_end___Fp:
0x014C	0xB001    ADD	SP, SP, #4
0x014E	0x4770    BX	LR
; end of __Lib_MathDouble___Fp
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 62 :: 		
0x085C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 64 :: 		
0x085E	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 65 :: 		
0x0860	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 66 :: 		
0x0862	0x0DC1    LSRS	R1, R0, #23
;__Lib_MathDouble.c, 67 :: 		
0x0864	0x0240    LSLS	R0, R0, #9
;__Lib_MathDouble.c, 68 :: 		
0x0866	0x2201    MOVS	R2, #1
;__Lib_MathDouble.c, 69 :: 		
0x0868	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 70 :: 		
0x086A	0x05D2    LSLS	R2, R2, #23
;__Lib_MathDouble.c, 71 :: 		
0x086C	0x1880    ADDS	R0, R0, R2
;__Lib_MathDouble.c, 72 :: 		
0x086E	0x297F    CMP	R1, #127
;__Lib_MathDouble.c, 73 :: 		
0x0870	0xDA01    BGE	_FloatToUnsignedIntegral_Lab_1
;__Lib_MathDouble.c, 74 :: 		
0x0872	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 75 :: 		
0x0874	0xE007    B	_FloatToUnsignedIntegral_Lab_end
;__Lib_MathDouble.c, 76 :: 		
_FloatToUnsignedIntegral_Lab_1:
;__Lib_MathDouble.c, 77 :: 		
0x0876	0x2996    CMP	R1, #150
;__Lib_MathDouble.c, 78 :: 		
0x0878	0xDC03    BGT	_FloatToUnsignedIntegral_Lab_2
;__Lib_MathDouble.c, 79 :: 		
0x087A	0x2296    MOVS	R2, #150
;__Lib_MathDouble.c, 80 :: 		
0x087C	0x1A51    SUBS	R1, R2, R1
;__Lib_MathDouble.c, 81 :: 		
0x087E	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 82 :: 		
0x0880	0xE001    B	_FloatToUnsignedIntegral_Lab_end
;__Lib_MathDouble.c, 83 :: 		
_FloatToUnsignedIntegral_Lab_2:
;__Lib_MathDouble.c, 84 :: 		
0x0882	0x3996    SUBS	R1, #150
;__Lib_MathDouble.c, 85 :: 		
0x0884	0x4088    LSLS	R0, R1
;__Lib_MathDouble.c, 87 :: 		
_FloatToUnsignedIntegral_Lab_end:
;__Lib_MathDouble.c, 89 :: 		
L_end__FloatToUnsignedIntegral:
0x0886	0xB001    ADD	SP, SP, #4
0x0888	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 249 :: 		
0x0634	0xB500    PUSH	(R14)
;__Lib_MathDouble.c, 251 :: 		
0x0636	0xB410    PUSH	(R4)
;__Lib_MathDouble.c, 252 :: 		
0x0638	0x2200    MOVS	R2, #0
;__Lib_MathDouble.c, 253 :: 		
0x063A	0x2396    MOVS	R3, #150
;__Lib_MathDouble.c, 254 :: 		
0x063C	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 255 :: 		
0x063E	0xF7FFFD3F  BL	__Lib_MathDouble___Float_Aux+0
;__Lib_MathDouble.c, 256 :: 		
0x0642	0xBC10    POP	(R4)
;__Lib_MathDouble.c, 258 :: 		
L_end__UnsignedIntegralToFloat:
0x0644	0xBD00    POP	(R15)
; end of __UnsignedIntegralToFloat
__Lib_MathDouble___Float_Aux:
;__Lib_MathDouble.c, 1764 :: 		
0x00C0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 1766 :: 		
0x00C2	0xB470    PUSH	(R4, R5, R6)
;__Lib_MathDouble.c, 1767 :: 		
0x00C4	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 1768 :: 		
0x00C6	0x0C05    LSRS	R5, R0, #16
;__Lib_MathDouble.c, 1769 :: 		
0x00C8	0xD105    BNE	__Float_Aux_Lab_1
;__Lib_MathDouble.c, 1770 :: 		
0x00CA	0x2410    MOVS	R4, #16
;__Lib_MathDouble.c, 1771 :: 		
0x00CC	0x0400    LSLS	R0, R0, #16
;__Lib_MathDouble.c, 1772 :: 		
0x00CE	0xD102    BNE	__Float_Aux_Lab_1
;__Lib_MathDouble.c, 1773 :: 		
0x00D0	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1774 :: 		
0x00D2	0xD022    BEQ	__Float_Aux_Lab_2
;__Lib_MathDouble.c, 1775 :: 		
0x00D4	0x2411    MOVS	R4, #17
;__Lib_MathDouble.c, 1777 :: 		
__Float_Aux_Lab_1:
;__Lib_MathDouble.c, 1778 :: 		
0x00D6	0x0E05    LSRS	R5, R0, #24
;__Lib_MathDouble.c, 1779 :: 		
0x00D8	0xD101    BNE	__Float_Aux_Lab_3
;__Lib_MathDouble.c, 1780 :: 		
0x00DA	0x3408    ADDS	R4, #8
;__Lib_MathDouble.c, 1781 :: 		
0x00DC	0x0200    LSLS	R0, R0, #8
;__Lib_MathDouble.c, 1783 :: 		
__Float_Aux_Lab_3:
;__Lib_MathDouble.c, 1784 :: 		
0x00DE	0x0F05    LSRS	R5, R0, #28
;__Lib_MathDouble.c, 1785 :: 		
0x00E0	0xD101    BNE	__Float_Aux_Lab_4
;__Lib_MathDouble.c, 1786 :: 		
0x00E2	0x1D24    ADDS	R4, R4, #4
;__Lib_MathDouble.c, 1787 :: 		
0x00E4	0x0100    LSLS	R0, R0, #4
;__Lib_MathDouble.c, 1789 :: 		
__Float_Aux_Lab_4:
;__Lib_MathDouble.c, 1790 :: 		
0x00E6	0x0F85    LSRS	R5, R0, #30
;__Lib_MathDouble.c, 1791 :: 		
0x00E8	0xD101    BNE	__Float_Aux_Lab_5
;__Lib_MathDouble.c, 1792 :: 		
0x00EA	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 1793 :: 		
0x00EC	0x0080    LSLS	R0, R0, #2
;__Lib_MathDouble.c, 1795 :: 		
__Float_Aux_Lab_5:
;__Lib_MathDouble.c, 1796 :: 		
0x00EE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 1797 :: 		
0x00F0	0xDB01    BLT	__Float_Aux_Lab_6
;__Lib_MathDouble.c, 1798 :: 		
0x00F2	0x1C64    ADDS	R4, R4, #1
;__Lib_MathDouble.c, 1799 :: 		
0x00F4	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1801 :: 		
__Float_Aux_Lab_6:
;__Lib_MathDouble.c, 1802 :: 		
0x00F6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1803 :: 		
0x00F8	0xD008    BEQ	__Float_Aux_Lab_7
;__Lib_MathDouble.c, 1804 :: 		
0x00FA	0x2520    MOVS	R5, #32
;__Lib_MathDouble.c, 1805 :: 		
0x00FC	0x1B2E    SUBS	R6, R5, R4
;__Lib_MathDouble.c, 1806 :: 		
0x00FE	0x460D    MOV	R5, R1
;__Lib_MathDouble.c, 1807 :: 		
0x0100	0x40F5    LSRS	R5, R6
;__Lib_MathDouble.c, 1808 :: 		
0x0102	0x40A1    LSLS	R1, R4
;__Lib_MathDouble.c, 1809 :: 		
0x0104	0xD000    BEQ	__Float_Aux_Lab_9
;__Lib_MathDouble.c, 1810 :: 		
0x0106	0x2101    MOVS	R1, #1
;__Lib_MathDouble.c, 1812 :: 		
__Float_Aux_Lab_9:
;__Lib_MathDouble.c, 1813 :: 		
0x0108	0x430D    ORRS	R5, R1
;__Lib_MathDouble.c, 1814 :: 		
0x010A	0x4328    ORRS	R0, R5
;__Lib_MathDouble.c, 1816 :: 		
__Float_Aux_Lab_7:
;__Lib_MathDouble.c, 1817 :: 		
0x010C	0x1B1B    SUBS	R3, R3, R4
;__Lib_MathDouble.c, 1818 :: 		
0x010E	0x0601    LSLS	R1, R0, #24
;__Lib_MathDouble.c, 1819 :: 		
0x0110	0x1DDB    ADDS	R3, R3, #7
;__Lib_MathDouble.c, 1820 :: 		
0x0112	0x0A00    LSRS	R0, R0, #8
;__Lib_MathDouble.c, 1821 :: 		
0x0114	0x2B00    CMP	R3, #0
;__Lib_MathDouble.c, 1822 :: 		
0x0116	0xDA02    BGE	__Float_Aux_Lab_8
;__Lib_MathDouble.c, 1823 :: 		
0x0118	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 1825 :: 		
__Float_Aux_Lab_2:
;__Lib_MathDouble.c, 1826 :: 		
0x011A	0xBC70    POP	(R4, R5, R6)
;__Lib_MathDouble.c, 1828 :: 		
0x011C	0xE00C    B	__Float_Aux_Lab_end
;__Lib_MathDouble.c, 1830 :: 		
__Float_Aux_Lab_8:
;__Lib_MathDouble.c, 1831 :: 		
0x011E	0x05DB    LSLS	R3, R3, #23
;__Lib_MathDouble.c, 1832 :: 		
0x0120	0x1818    ADDS	R0, R3, R0
;__Lib_MathDouble.c, 1833 :: 		
0x0122	0x1880    ADDS	R0, R0, R2
;__Lib_MathDouble.c, 1834 :: 		
0x0124	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 1835 :: 		
0x0126	0xDAF8    BGE	__Float_Aux_Lab_2
;__Lib_MathDouble.c, 1836 :: 		
0x0128	0x1C40    ADDS	R0, R0, #1
;__Lib_MathDouble.c, 1837 :: 		
0x012A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 1838 :: 		
0x012C	0xD1F5    BNE	__Float_Aux_Lab_2
;__Lib_MathDouble.c, 1839 :: 		
0x012E	0xBC70    POP	(R4, R5, R6)
;__Lib_MathDouble.c, 1840 :: 		
0x0130	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 1841 :: 		
0x0132	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 1842 :: 		
0x0134	0xE000    B	__Float_Aux_Lab_end
;__Lib_MathDouble.c, 1843 :: 		
0x0136	0x0000    MOVS	R0, R0
;__Lib_MathDouble.c, 1845 :: 		
__Float_Aux_Lab_end:
;__Lib_MathDouble.c, 1847 :: 		
L_end___Float_Aux:
0x0138	0xB001    ADD	SP, SP, #4
0x013A	0x4770    BX	LR
; end of __Lib_MathDouble___Float_Aux
__Sub_FP:
;__Lib_MathDouble.c, 481 :: 		
0x0520	0xB500    PUSH	(R14)
;__Lib_MathDouble.c, 483 :: 		
0x0522	0x2101    MOVS	R1, #1
;__Lib_MathDouble.c, 484 :: 		
0x0524	0x07C9    LSLS	R1, R1, #31
;__Lib_MathDouble.c, 485 :: 		
0x0526	0x404A    EORS	R2, R1
;__Lib_MathDouble.c, 486 :: 		
0x0528	0xF7FFFE12  BL	__Add_FP+0
;__Lib_MathDouble.c, 488 :: 		
L_end__Sub_FP:
0x052C	0xBD00    POP	(R15)
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 369 :: 		
0x0150	0xB500    PUSH	(R14)
;__Lib_MathDouble.c, 371 :: 		
0x0152	0xB4F8    PUSH	(R3, R4, R5, R6, R7)
;__Lib_MathDouble.c, 373 :: 		
0x0154	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 375 :: 		
0x0156	0x4602    MOV	R2, R0
;__Lib_MathDouble.c, 376 :: 		
0x0158	0x404A    EORS	R2, R1
;__Lib_MathDouble.c, 377 :: 		
0x015A	0x0FD4    LSRS	R4, R2, #31
;__Lib_MathDouble.c, 378 :: 		
0x015C	0x0042    LSLS	R2, R0, #1
;__Lib_MathDouble.c, 379 :: 		
0x015E	0x004B    LSLS	R3, R1, #1
;__Lib_MathDouble.c, 380 :: 		
0x0160	0x0852    LSRS	R2, R2, #1
;__Lib_MathDouble.c, 381 :: 		
0x0162	0x085B    LSRS	R3, R3, #1
;__Lib_MathDouble.c, 382 :: 		
0x0164	0x429A    CMP	R2, R3
;__Lib_MathDouble.c, 383 :: 		
0x0166	0xD202    BCS	_Add_FP_Lab_1
;__Lib_MathDouble.c, 384 :: 		
0x0168	0x4602    MOV	R2, R0
;__Lib_MathDouble.c, 385 :: 		
0x016A	0x4608    MOV	R0, R1
;__Lib_MathDouble.c, 386 :: 		
0x016C	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 388 :: 		
_Add_FP_Lab_1:
;__Lib_MathDouble.c, 389 :: 		
0x016E	0x004A    LSLS	R2, R1, #1
;__Lib_MathDouble.c, 391 :: 		
0x0170	0xD041    BEQ	_Add_FP_Lab_end
;__Lib_MathDouble.c, 392 :: 		
0x0172	0x0DC3    LSRS	R3, R0, #23
;__Lib_MathDouble.c, 393 :: 		
0x0174	0x004A    LSLS	R2, R1, #1
;__Lib_MathDouble.c, 394 :: 		
0x0176	0xB2DD    UXTB	R5, R3
;__Lib_MathDouble.c, 395 :: 		
0x0178	0x0E12    LSRS	R2, R2, #24
;__Lib_MathDouble.c, 396 :: 		
0x017A	0x1AAD    SUBS	R5, R5, R2
;__Lib_MathDouble.c, 397 :: 		
0x017C	0x2D20    CMP	R5, #32
;__Lib_MathDouble.c, 398 :: 		
0x017E	0xDA35    BGE	_Add_FP_Lab_2
;__Lib_MathDouble.c, 399 :: 		
0x0180	0x0249    LSLS	R1, R1, #9
;__Lib_MathDouble.c, 400 :: 		
0x0182	0x2601    MOVS	R6, #1
;__Lib_MathDouble.c, 401 :: 		
0x0184	0x0A49    LSRS	R1, R1, #9
;__Lib_MathDouble.c, 402 :: 		
0x0186	0x05F6    LSLS	R6, R6, #23
;__Lib_MathDouble.c, 403 :: 		
0x0188	0x198A    ADDS	R2, R1, R6
;__Lib_MathDouble.c, 404 :: 		
0x018A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 405 :: 		
0x018C	0xD000    BEQ	_Add_FP_Lab_3
;__Lib_MathDouble.c, 406 :: 		
0x018E	0x4252    RSBS	R2, R2, #0
;__Lib_MathDouble.c, 408 :: 		
_Add_FP_Lab_3:
;__Lib_MathDouble.c, 409 :: 		
0x0190	0x2120    MOVS	R1, #32
;__Lib_MathDouble.c, 410 :: 		
0x0192	0x1B4F    SUBS	R7, R1, R5
;__Lib_MathDouble.c, 411 :: 		
0x0194	0x4611    MOV	R1, R2
;__Lib_MathDouble.c, 412 :: 		
0x0196	0x40B9    LSLS	R1, R7
;__Lib_MathDouble.c, 413 :: 		
0x0198	0x412A    ASRS	R2, R5
;__Lib_MathDouble.c, 414 :: 		
0x019A	0x1810    ADDS	R0, R2, R0
;__Lib_MathDouble.c, 415 :: 		
0x019C	0x0DC2    LSRS	R2, R0, #23
;__Lib_MathDouble.c, 416 :: 		
0x019E	0x429A    CMP	R2, R3
;__Lib_MathDouble.c, 417 :: 		
0x01A0	0xD021    BEQ	_Add_FP_Lab_4
;__Lib_MathDouble.c, 418 :: 		
0x01A2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 419 :: 		
0x01A4	0xD017    BEQ	_Add_FP_Lab_5
;__Lib_MathDouble.c, 420 :: 		
0x01A6	0x2D01    CMP	R5, #1
;__Lib_MathDouble.c, 421 :: 		
0x01A8	0xDC08    BGT	_Add_FP_Lab_6
;__Lib_MathDouble.c, 422 :: 		
0x01AA	0x05DA    LSLS	R2, R3, #23
;__Lib_MathDouble.c, 423 :: 		
0x01AC	0x1A80    SUBS	R0, R0, R2
;__Lib_MathDouble.c, 424 :: 		
0x01AE	0x0FD2    LSRS	R2, R2, #31
;__Lib_MathDouble.c, 425 :: 		
0x01B0	0x1980    ADDS	R0, R0, R6
;__Lib_MathDouble.c, 426 :: 		
0x01B2	0x07D2    LSLS	R2, R2, #31
;__Lib_MathDouble.c, 427 :: 		
0x01B4	0xB2DB    UXTB	R3, R3
;__Lib_MathDouble.c, 428 :: 		
0x01B6	0xF7FFFF83  BL	__Lib_MathDouble___Float_Aux+0
;__Lib_MathDouble.c, 430 :: 		
0x01BA	0xE01C    B	_Add_FP_Lab_end
;__Lib_MathDouble.c, 433 :: 		
_Add_FP_Lab_6:
;__Lib_MathDouble.c, 434 :: 		
0x01BC	0x05DA    LSLS	R2, R3, #23
;__Lib_MathDouble.c, 435 :: 		
0x01BE	0x1A80    SUBS	R0, R0, R2
;__Lib_MathDouble.c, 436 :: 		
0x01C0	0x2301    MOVS	R3, #1
;__Lib_MathDouble.c, 437 :: 		
0x01C2	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 438 :: 		
0x01C4	0x061B    LSLS	R3, R3, #24
;__Lib_MathDouble.c, 439 :: 		
0x01C6	0x18C0    ADDS	R0, R0, R3
;__Lib_MathDouble.c, 440 :: 		
0x01C8	0x1880    ADDS	R0, R0, R2
;__Lib_MathDouble.c, 441 :: 		
0x01CA	0x425A    RSBS	R2, R3, #0
;__Lib_MathDouble.c, 442 :: 		
0x01CC	0x1880    ADDS	R0, R0, R2
;__Lib_MathDouble.c, 443 :: 		
0x01CE	0x0FCA    LSRS	R2, R1, #31
;__Lib_MathDouble.c, 444 :: 		
0x01D0	0x4310    ORRS	R0, R2
;__Lib_MathDouble.c, 445 :: 		
0x01D2	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 446 :: 		
0x01D4	0xE007    B	_Add_FP_Lab_4
;__Lib_MathDouble.c, 448 :: 		
_Add_FP_Lab_5:
;__Lib_MathDouble.c, 449 :: 		
0x01D6	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 450 :: 		
0x01D8	0x07C2    LSLS	R2, R0, #31
;__Lib_MathDouble.c, 451 :: 		
0x01DA	0x4311    ORRS	R1, R2
;__Lib_MathDouble.c, 452 :: 		
0x01DC	0x05DA    LSLS	R2, R3, #23
;__Lib_MathDouble.c, 453 :: 		
0x01DE	0x1A80    SUBS	R0, R0, R2
;__Lib_MathDouble.c, 454 :: 		
0x01E0	0x1980    ADDS	R0, R0, R6
;__Lib_MathDouble.c, 455 :: 		
0x01E2	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 456 :: 		
0x01E4	0x1880    ADDS	R0, R0, R2
;__Lib_MathDouble.c, 458 :: 		
_Add_FP_Lab_4:
;__Lib_MathDouble.c, 459 :: 		
0x01E6	0xF7FFFFA9  BL	__Lib_MathDouble___Fp+0
;__Lib_MathDouble.c, 461 :: 		
0x01EA	0xE004    B	_Add_FP_Lab_end
;__Lib_MathDouble.c, 464 :: 		
_Add_FP_Lab_2:
;__Lib_MathDouble.c, 465 :: 		
0x01EC	0x0061    LSLS	R1, R4, #1
;__Lib_MathDouble.c, 466 :: 		
0x01EE	0x2201    MOVS	R2, #1
;__Lib_MathDouble.c, 467 :: 		
0x01F0	0x1A51    SUBS	R1, R2, R1
;__Lib_MathDouble.c, 468 :: 		
0x01F2	0x1B00    SUBS	R0, R0, R4
;__Lib_MathDouble.c, 469 :: 		
0x01F4	0xE7F7    B	_Add_FP_Lab_4
;__Lib_MathDouble.c, 471 :: 		
_Add_FP_Lab_end:
;__Lib_MathDouble.c, 472 :: 		
0x01F6	0xBCF8    POP	(R3, R4, R5, R6, R7)
;__Lib_MathDouble.c, 474 :: 		
L_end__Add_FP:
0x01F8	0xBD00    POP	(R15)
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0530	0xB500    PUSH	(R14)
0x0532	0xB081    SUB	SP, SP, #4
0x0534	0xB2C7    UXTB	R7, R0
; prec end address is: 0 (R0)
; prec start address is: 28 (R7)
;__Lib_Sprintf.c, 134 :: 		
0x0536	0x2F6E    CMP	R7, #110
0x0538	0xD332    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x053A	0x2264    MOVS	R2, #100
0x053C	0xB2F8    UXTB	R0, R7
0x053E	0xF7FFFFC3  BL	__Div_32x32_U+0
0x0542	0xB2C0    UXTB	R0, R0
0x0544	0x4601    MOV	R1, R0
0x0546	0x3112    ADDS	R1, #18
0x0548	0xB209    SXTH	R1, R1
0x054A	0x008A    LSLS	R2, R1, #2
0x054C	0x4929    LDR	R1, [PC, #164]
0x054E	0x1889    ADDS	R1, R1, R2
0x0550	0x680A    LDR	R2, [R1, #0]
0x0552	0x4829    LDR	R0, [PC, #164]
0x0554	0xF7FFFE52  BL	__Mul_FP+0
0x0558	0x9000    STR	R0, [SP, #0]
0x055A	0x2264    MOVS	R2, #100
0x055C	0xB2F8    UXTB	R0, R7
0x055E	0xF7FFFFB3  BL	__Div_32x32_U+0
0x0562	0x4610    MOV	R0, R2
0x0564	0xB2C0    UXTB	R0, R0
0x0566	0x220A    MOVS	R2, #10
0x0568	0xF7FFFFAE  BL	__Div_32x32_U+0
0x056C	0xB2C0    UXTB	R0, R0
0x056E	0x4601    MOV	R1, R0
0x0570	0x3109    ADDS	R1, #9
0x0572	0xB209    SXTH	R1, R1
0x0574	0x008A    LSLS	R2, R1, #2
0x0576	0x491F    LDR	R1, [PC, #124]
0x0578	0x1889    ADDS	R1, R1, R2
0x057A	0x680A    LDR	R2, [R1, #0]
0x057C	0x9800    LDR	R0, [SP, #0]
0x057E	0xF7FFFE3D  BL	__Mul_FP+0
0x0582	0x9000    STR	R0, [SP, #0]
0x0584	0x220A    MOVS	R2, #10
0x0586	0xB2F8    UXTB	R0, R7
0x0588	0xF7FFFF9E  BL	__Div_32x32_U+0
0x058C	0x4610    MOV	R0, R2
0x058E	0xB2C0    UXTB	R0, R0
; prec end address is: 28 (R7)
0x0590	0x0082    LSLS	R2, R0, #2
0x0592	0x4918    LDR	R1, [PC, #96]
0x0594	0x1889    ADDS	R1, R1, R2
0x0596	0x680A    LDR	R2, [R1, #0]
0x0598	0x9800    LDR	R0, [SP, #0]
0x059A	0xF7FFFE2F  BL	__Mul_FP+0
0x059E	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 28 (R7)
0x05A0	0x2F0A    CMP	R7, #10
0x05A2	0xD91D    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x05A4	0x220A    MOVS	R2, #10
0x05A6	0xB2F8    UXTB	R0, R7
0x05A8	0xF7FFFF8E  BL	__Div_32x32_U+0
0x05AC	0xB2C0    UXTB	R0, R0
0x05AE	0x4601    MOV	R1, R0
0x05B0	0x3109    ADDS	R1, #9
0x05B2	0xB209    SXTH	R1, R1
0x05B4	0x008A    LSLS	R2, R1, #2
0x05B6	0x490F    LDR	R1, [PC, #60]
0x05B8	0x1889    ADDS	R1, R1, R2
0x05BA	0x680A    LDR	R2, [R1, #0]
0x05BC	0x480E    LDR	R0, [PC, #56]
0x05BE	0xF7FFFE1D  BL	__Mul_FP+0
0x05C2	0x9000    STR	R0, [SP, #0]
0x05C4	0x220A    MOVS	R2, #10
0x05C6	0xB2F8    UXTB	R0, R7
0x05C8	0xF7FFFF7E  BL	__Div_32x32_U+0
0x05CC	0x4610    MOV	R0, R2
0x05CE	0xB2C0    UXTB	R0, R0
; prec end address is: 28 (R7)
0x05D0	0x0082    LSLS	R2, R0, #2
0x05D2	0x4908    LDR	R1, [PC, #32]
0x05D4	0x1889    ADDS	R1, R1, R2
0x05D6	0x680A    LDR	R2, [R1, #0]
0x05D8	0x9800    LDR	R0, [SP, #0]
0x05DA	0xF7FFFE0F  BL	__Mul_FP+0
0x05DE	0xE006    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 28 (R7)
0x05E0	0x00BA    LSLS	R2, R7, #2
; prec end address is: 28 (R7)
0x05E2	0x4904    LDR	R1, [PC, #16]
0x05E4	0x1889    ADDS	R1, R1, R2
0x05E6	0x680A    LDR	R2, [R1, #0]
0x05E8	0x4803    LDR	R0, [PC, #12]
0x05EA	0xF7FFFE07  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x05EE	0xB001    ADD	SP, SP, #4
0x05F0	0xBD00    POP	(R15)
0x05F2	0xBF00    NOP
0x05F4	0x7F800000  	__Lib_Sprintf__npowers_+0
0x05F8	0x00003F00  	#1056964608
; end of __Lib_Sprintf_fround
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 22 :: 		
0x05FC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 24 :: 		
0x05FE	0x0FC2    LSRS	R2, R0, #31
;__Lib_MathDouble.c, 25 :: 		
0x0600	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 26 :: 		
0x0602	0x0840    LSRS	R0, R0, #1
;__Lib_MathDouble.c, 27 :: 		
0x0604	0x0DC1    LSRS	R1, R0, #23
;__Lib_MathDouble.c, 28 :: 		
0x0606	0x0240    LSLS	R0, R0, #9
;__Lib_MathDouble.c, 29 :: 		
0x0608	0x2301    MOVS	R3, #1
;__Lib_MathDouble.c, 30 :: 		
0x060A	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 31 :: 		
0x060C	0x05DB    LSLS	R3, R3, #23
;__Lib_MathDouble.c, 32 :: 		
0x060E	0x07D2    LSLS	R2, R2, #31
;__Lib_MathDouble.c, 33 :: 		
0x0610	0x18C0    ADDS	R0, R0, R3
;__Lib_MathDouble.c, 34 :: 		
0x0612	0x297F    CMP	R1, #127
;__Lib_MathDouble.c, 35 :: 		
0x0614	0xDA01    BGE	_FloatToSignedIntegral_Lab_1
;__Lib_MathDouble.c, 36 :: 		
0x0616	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 37 :: 		
0x0618	0xE00A    B	_FloatToSignedIntegral_Lab_end
;__Lib_MathDouble.c, 38 :: 		
_FloatToSignedIntegral_Lab_1:
;__Lib_MathDouble.c, 39 :: 		
0x061A	0x2996    CMP	R1, #150
;__Lib_MathDouble.c, 40 :: 		
0x061C	0xDC03    BGT	_FloatToSignedIntegral_Lab_2
;__Lib_MathDouble.c, 41 :: 		
0x061E	0x2396    MOVS	R3, #150
;__Lib_MathDouble.c, 42 :: 		
0x0620	0x1A59    SUBS	R1, R3, R1
;__Lib_MathDouble.c, 43 :: 		
0x0622	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 44 :: 		
0x0624	0xE001    B	_FloatToSignedIntegral_Lab_3
;__Lib_MathDouble.c, 45 :: 		
_FloatToSignedIntegral_Lab_2:
;__Lib_MathDouble.c, 46 :: 		
0x0626	0x3996    SUBS	R1, #150
;__Lib_MathDouble.c, 47 :: 		
0x0628	0x4088    LSLS	R0, R1
;__Lib_MathDouble.c, 48 :: 		
_FloatToSignedIntegral_Lab_3:
;__Lib_MathDouble.c, 49 :: 		
0x062A	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 50 :: 		
0x062C	0xD000    BEQ	_FloatToSignedIntegral_Lab_end
;__Lib_MathDouble.c, 51 :: 		
0x062E	0x4240    RSBS	R0, R0, #0
;__Lib_MathDouble.c, 53 :: 		
_FloatToSignedIntegral_Lab_end:
;__Lib_MathDouble.c, 56 :: 		
L_end__FloatToSignedIntegral:
0x0630	0xB001    ADD	SP, SP, #4
0x0632	0x4770    BX	LR
; end of __FloatToSignedIntegral
_vRF4463RxInit:
;driverrf4463pro.c, 599 :: 		void vRF4463RxInit( void ) {
0x4C54	0xB500    PUSH	(R14)
;driverrf4463pro.c, 600 :: 		Flag.is_tx = 0;
0x4C56	0x4A0A    LDR	R2, [PC, #40]
0x4C58	0x7810    LDRB	R0, [R2, #0]
0x4C5A	0x2102    MOVS	R1, #2
0x4C5C	0x4388    BICS	R0, R1
0x4C5E	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 601 :: 		vRF4463FifoReset();           // fifo_reset();  // Buffer empty
0x4C60	0xF7FDFED0  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 602 :: 		vRF4463EnableRxInterrupt();   // enable_rx_interrupt();
0x4C64	0xF7FDFEB0  BL	_vRF4463EnableRxInterrupt+0
;driverrf4463pro.c, 603 :: 		vRF4463ClearInterrupts();      // clr_interrupt();  // Clear interrupt factor
0x4C68	0xF7FFFFDC  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 605 :: 		if ( ucRF4463Mode == rx_test_mode ) {
0x4C6C	0x4805    LDR	R0, [PC, #20]
0x4C6E	0x7800    LDRB	R0, [R0, #0]
0x4C70	0x2803    CMP	R0, #3
0x4C72	0xD102    BNE	L_vRF4463RxInit128
;driverrf4463pro.c, 606 :: 		vRF4463RxStartTest();      // rx_start_test();
0x4C74	0xF7FDFCE6  BL	_vRF4463RxStartTest+0
;driverrf4463pro.c, 607 :: 		}
0x4C78	0xE001    B	L_vRF4463RxInit129
L_vRF4463RxInit128:
;driverrf4463pro.c, 609 :: 		vRF4463RxStart();        // rx_start();    // Enter receiving mode, after receiving data, return to Readymode
0x4C7A	0xF7FDFC4D  BL	_vRF4463RxStart+0
;driverrf4463pro.c, 610 :: 		}
L_vRF4463RxInit129:
;driverrf4463pro.c, 611 :: 		}
L_end_vRF4463RxInit:
0x4C7E	0xBD00    POP	(R15)
0x4C80	0x23432000  	_Flag+0
0x4C84	0x232D2000  	_ucRF4463Mode+0
; end of _vRF4463RxInit
_vRF4463FifoReset:
;driverrf4463pro.c, 459 :: 		void vRF4463FifoReset( void ) {
0x2A04	0xB500    PUSH	(R14)
0x2A06	0xB081    SUB	SP, SP, #4
;driverrf4463pro.c, 462 :: 		p[ 0 ] = FIFO_INFO;
0x2A08	0x466A    MOV	R2, SP
0x2A0A	0x2015    MOVS	R0, #21
0x2A0C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 463 :: 		p[ 1 ] = 0x03;   // reset tx ,rx fifo
0x2A0E	0x1C51    ADDS	R1, R2, #1
0x2A10	0x2003    MOVS	R0, #3
0x2A12	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 464 :: 		vSPIWrite( 2, p );
0x2A14	0x4611    MOV	R1, R2
0x2A16	0x2002    MOVS	R0, #2
0x2A18	0xF000F980  BL	_vSPIWrite+0
;driverrf4463pro.c, 465 :: 		}
L_end_vRF4463FifoReset:
0x2A1C	0xB001    ADD	SP, SP, #4
0x2A1E	0xBD00    POP	(R15)
; end of _vRF4463FifoReset
_vRF4463EnableRxInterrupt:
;driverrf4463pro.c, 502 :: 		void vRF4463EnableRxInterrupt( void ) {
0x29C8	0xB500    PUSH	(R14)
0x29CA	0xB082    SUB	SP, SP, #8
;driverrf4463pro.c, 505 :: 		p[ 0 ] = 0x11;
0x29CC	0x466A    MOV	R2, SP
0x29CE	0x2011    MOVS	R0, #17
0x29D0	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 506 :: 		p[ 1 ] = 0x01;            // 0x0100
0x29D2	0x1C51    ADDS	R1, R2, #1
0x29D4	0x2001    MOVS	R0, #1
0x29D6	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 507 :: 		p[ 2 ] = 0x03;            // 3Parameters
0x29D8	0x1C91    ADDS	R1, R2, #2
0x29DA	0x2003    MOVS	R0, #3
0x29DC	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 508 :: 		p[ 3 ] = 0x00;            // 0100
0x29DE	0x1CD1    ADDS	R1, R2, #3
0x29E0	0x2000    MOVS	R0, #0
0x29E2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 509 :: 		p[ 4 ] = 0x03;            // ph, modem int       0x03;
0x29E4	0x1D11    ADDS	R1, R2, #4
0x29E6	0x2003    MOVS	R0, #3
0x29E8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 510 :: 		p[ 5 ] = 0x18;            // 0x10;   // Pack received int
0x29EA	0x1D51    ADDS	R1, R2, #5
0x29EC	0x2018    MOVS	R0, #24
0x29EE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 511 :: 		p[ 6 ] = 0x00;            //preamble int, sync int setting
0x29F0	0x1D91    ADDS	R1, R2, #6
0x29F2	0x2000    MOVS	R0, #0
0x29F4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 512 :: 		vSPIWrite( 0x07, p );     // enable  packet receive interrupt
0x29F6	0x4611    MOV	R1, R2
0x29F8	0x2007    MOVS	R0, #7
0x29FA	0xF000F98F  BL	_vSPIWrite+0
;driverrf4463pro.c, 513 :: 		}
L_end_vRF4463EnableRxInterrupt:
0x29FE	0xB002    ADD	SP, SP, #8
0x2A00	0xBD00    POP	(R15)
; end of _vRF4463EnableRxInterrupt
_vRF4463RxStartTest:
;driverrf4463pro.c, 577 :: 		void vRF4463RxStartTest( void ) {
0x2644	0xB500    PUSH	(R14)
0x2646	0xB082    SUB	SP, SP, #8
;driverrf4463pro.c, 580 :: 		LED_GREEN = 1;
0x2648	0x4A11    LDR	R2, [PC, #68]
0x264A	0x6810    LDR	R0, [R2, #0]
0x264C	0x2140    MOVS	R1, #64
0x264E	0x4308    ORRS	R0, R1
0x2650	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 582 :: 		p[ 0 ] = START_RX;        // start Command
0x2652	0x466A    MOV	R2, SP
0x2654	0x2032    MOVS	R0, #50
0x2656	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 583 :: 		p[ 1 ] = ucRF4463FreqChannel;    // channel 0
0x2658	0x1C51    ADDS	R1, R2, #1
0x265A	0x480E    LDR	R0, [PC, #56]
0x265C	0x7800    LDRB	R0, [R0, #0]
0x265E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 584 :: 		p[ 2 ] = 0x00;            // Enter receiving mode immediately
0x2660	0x1C91    ADDS	R1, R2, #2
0x2662	0x2000    MOVS	R0, #0
0x2664	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 585 :: 		p[ 3 ] = 0;
0x2666	0x1CD1    ADDS	R1, R2, #3
0x2668	0x2000    MOVS	R0, #0
0x266A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 587 :: 		p[ 4 ] = 0;
0x266C	0x1D11    ADDS	R1, R2, #4
0x266E	0x2000    MOVS	R0, #0
0x2670	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 588 :: 		p[ 5 ] = 0;               // unchanged after preamble timeout
0x2672	0x1D51    ADDS	R1, R2, #5
0x2674	0x2000    MOVS	R0, #0
0x2676	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 591 :: 		p[ 6 ] = 0x08;
0x2678	0x1D91    ADDS	R1, R2, #6
0x267A	0x2008    MOVS	R0, #8
0x267C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 592 :: 		p[ 7 ] = 0x08;
0x267E	0x1DD1    ADDS	R1, R2, #7
0x2680	0x2008    MOVS	R0, #8
0x2682	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 593 :: 		vSPIWrite( 8, p );
0x2684	0x4611    MOV	R1, R2
0x2686	0x2008    MOVS	R0, #8
0x2688	0xF000FB48  BL	_vSPIWrite+0
;driverrf4463pro.c, 594 :: 		}
L_end_vRF4463RxStartTest:
0x268C	0xB002    ADD	SP, SP, #8
0x268E	0xBD00    POP	(R15)
0x2690	0x04145000  	GPIOB_ODRbits+0
0x2694	0x014E2000  	_ucRF4463FreqChannel+0
; end of _vRF4463RxStartTest
_vRF4463RxStart:
;driverrf4463pro.c, 558 :: 		void vRF4463RxStart( void ) {
0x2518	0xB500    PUSH	(R14)
0x251A	0xB082    SUB	SP, SP, #8
;driverrf4463pro.c, 561 :: 		p[ 0 ] = START_RX ;              // start Command
0x251C	0x466A    MOV	R2, SP
0x251E	0x2032    MOVS	R0, #50
0x2520	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 562 :: 		p[ 1 ] = ucRF4463FreqChannel;    // channel 0
0x2522	0x1C51    ADDS	R1, R2, #1
0x2524	0x480D    LDR	R0, [PC, #52]
0x2526	0x7800    LDRB	R0, [R0, #0]
0x2528	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 563 :: 		p[ 2 ] = 0x00;                   // Enter receiving mode immediately
0x252A	0x1C91    ADDS	R1, R2, #2
0x252C	0x2000    MOVS	R0, #0
0x252E	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 564 :: 		p[ 3 ] = 0;
0x2530	0x1CD1    ADDS	R1, R2, #3
0x2532	0x2000    MOVS	R0, #0
0x2534	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 565 :: 		p[ 4 ] = 0;                      // payload_length; // Total to receive 10 bytes
0x2536	0x1D11    ADDS	R1, R2, #4
0x2538	0x2000    MOVS	R0, #0
0x253A	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 566 :: 		p[ 5 ] = 1;                      // unchanged after preamble timeout
0x253C	0x1D51    ADDS	R1, R2, #5
0x253E	0x2001    MOVS	R0, #1
0x2540	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 569 :: 		p[ 6 ] = 0x01;
0x2542	0x1D91    ADDS	R1, R2, #6
0x2544	0x2001    MOVS	R0, #1
0x2546	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 570 :: 		p[ 7 ] = 0x08;
0x2548	0x1DD1    ADDS	R1, R2, #7
0x254A	0x2008    MOVS	R0, #8
0x254C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 571 :: 		vSPIWrite( 8, p );
0x254E	0x4611    MOV	R1, R2
0x2550	0x2008    MOVS	R0, #8
0x2552	0xF000FBE3  BL	_vSPIWrite+0
;driverrf4463pro.c, 572 :: 		}
L_end_vRF4463RxStart:
0x2556	0xB002    ADD	SP, SP, #8
0x2558	0xBD00    POP	(R15)
0x255A	0xBF00    NOP
0x255C	0x014E2000  	_ucRF4463FreqChannel+0
; end of _vRF4463RxStart
_vRF4463TxData:
;driverrf4463pro.c, 616 :: 		void vRF4463TxData( void ) {
0x4660	0xB500    PUSH	(R14)
0x4662	0xB085    SUB	SP, SP, #20
;driverrf4463pro.c, 619 :: 		ucRF4463IRQ = 0;
0x4664	0x2100    MOVS	R1, #0
0x4666	0x4836    LDR	R0, [PC, #216]
0x4668	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 621 :: 		Flag.is_tx = 1;
0x466A	0x4A36    LDR	R2, [PC, #216]
0x466C	0x7810    LDRB	R0, [R2, #0]
0x466E	0x2102    MOVS	R1, #2
0x4670	0x4308    ORRS	R0, R1
0x4672	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 622 :: 		LED_RED ^= 1;
0x4674	0x4834    LDR	R0, [PC, #208]
0x4676	0x6800    LDR	R0, [R0, #0]
0x4678	0x2180    MOVS	R1, #128
0x467A	0x4001    ANDS	R1, R0
0x467C	0x09C9    LSRS	R1, R1, #7
0x467E	0x2001    MOVS	R0, #1
0x4680	0x4048    EORS	R0, R1
0x4682	0xB2C3    UXTB	R3, R0
0x4684	0x4A30    LDR	R2, [PC, #192]
0x4686	0x6810    LDR	R0, [R2, #0]
0x4688	0x2101    MOVS	R1, #1
0x468A	0x4019    ANDS	R1, R3
0x468C	0xD002    BEQ	L__vRF4463TxData489
0x468E	0x2180    MOVS	R1, #128
0x4690	0x4308    ORRS	R0, R1
0x4692	0xE001    B	L__vRF4463TxData488
L__vRF4463TxData489:
0x4694	0x2180    MOVS	R1, #128
0x4696	0x4388    BICS	R0, R1
L__vRF4463TxData488:
0x4698	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 623 :: 		Delay_ms( 30 );
0x469A	0x4F02    LDR	R7, [PC, #8]
0x469C	0xBF00    NOP
L_vRF4463TxData130:
0x469E	0x1E7F    SUBS	R7, R7, #1
0x46A0	0xD1FD    BNE	L_vRF4463TxData130
0x46A2	0xE002    B	#4
0x46A4	0xD4BF0001  	#119999
0x46A8	0xBF00    NOP
;driverrf4463pro.c, 624 :: 		LED_RED ^= 1;
0x46AA	0x4827    LDR	R0, [PC, #156]
0x46AC	0x6800    LDR	R0, [R0, #0]
0x46AE	0x2180    MOVS	R1, #128
0x46B0	0x4001    ANDS	R1, R0
0x46B2	0x09C9    LSRS	R1, R1, #7
0x46B4	0x2001    MOVS	R0, #1
0x46B6	0x4048    EORS	R0, R1
0x46B8	0xB2C3    UXTB	R3, R0
0x46BA	0x4A23    LDR	R2, [PC, #140]
0x46BC	0x6810    LDR	R0, [R2, #0]
0x46BE	0x2101    MOVS	R1, #1
0x46C0	0x4019    ANDS	R1, R3
0x46C2	0xD002    BEQ	L__vRF4463TxData491
0x46C4	0x2180    MOVS	R1, #128
0x46C6	0x4308    ORRS	R0, R1
0x46C8	0xE001    B	L__vRF4463TxData490
L__vRF4463TxData491:
0x46CA	0x2180    MOVS	R1, #128
0x46CC	0x4388    BICS	R0, R1
L__vRF4463TxData490:
0x46CE	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 625 :: 		vRF4463FifoReset();            // fifo_reset();  // Buffer empty
0x46D0	0xF7FEF998  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 626 :: 		vSPIWriteFifo();               // Fill the buffer with data
0x46D4	0xF7FDFF78  BL	_vSPIWriteFifo+0
;driverrf4463pro.c, 627 :: 		vRF4463EnableTxInterrupt();    // enable_tx_interrupt();
0x46D8	0xF7FDFF5C  BL	_vRF4463EnableTxInterrupt+0
;driverrf4463pro.c, 628 :: 		vRF4463ClearInterrupts();       // clr_interrupt();  // Clear interrupt factor
0x46DC	0xF000FAA2  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 629 :: 		vRF4463TxStart();              // tx_start();    // Enter launch mode, start launch
0x46E0	0xF7FDFF3E  BL	_vRF4463TxStart+0
;driverrf4463pro.c, 632 :: 		Flag.rf_reach_timeout = 0;
0x46E4	0x4A17    LDR	R2, [PC, #92]
0x46E6	0x7810    LDRB	R0, [R2, #0]
0x46E8	0x2104    MOVS	R1, #4
0x46EA	0x4388    BICS	R0, R1
0x46EC	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 634 :: 		if ( ucRF4463IRQ ) {
0x46EE	0x4814    LDR	R0, [PC, #80]
0x46F0	0x7800    LDRB	R0, [R0, #0]
0x46F2	0x2800    CMP	R0, #0
0x46F4	0xD008    BEQ	L_vRF4463TxData132
;driverrf4463pro.c, 635 :: 		UART1_Write_Text( "[ UART1 ] TX INT\r\n" );
0x46F6	0x466E    MOV	R6, SP
0x46F8	0x2513    MOVS	R5, #19
0x46FA	0x19AD    ADDS	R5, R5, R6
0x46FC	0x4F13    LDR	R7, [PC, #76]
0x46FE	0xF000FAC3  BL	___CC2DW+0
0x4702	0x4668    MOV	R0, SP
0x4704	0xF000F9F2  BL	_UART1_Write_Text+0
;driverrf4463pro.c, 636 :: 		}
L_vRF4463TxData132:
;driverrf4463pro.c, 639 :: 		while ( nIRQ ) {     //nIRQ
L_vRF4463TxData133:
0x4708	0x4811    LDR	R0, [PC, #68]
0x470A	0x6801    LDR	R1, [R0, #0]
0x470C	0x2004    MOVS	R0, #4
0x470E	0x4008    ANDS	R0, R1
0x4710	0x0880    LSRS	R0, R0, #2
0x4712	0x2800    CMP	R0, #0
0x4714	0xD00C    BEQ	L_vRF4463TxData134
;driverrf4463pro.c, 642 :: 		if ( Flag.rf_reach_timeout ) {
0x4716	0x480B    LDR	R0, [PC, #44]
0x4718	0x7801    LDRB	R1, [R0, #0]
0x471A	0x2004    MOVS	R0, #4
0x471C	0x4008    ANDS	R0, R1
0x471E	0x0880    LSRS	R0, R0, #2
0x4720	0x2800    CMP	R0, #0
0x4722	0xD004    BEQ	L_vRF4463TxData135
;driverrf4463pro.c, 643 :: 		vRF4463SDNReset();
0x4724	0xF000F818  BL	_vRF4463SDNReset+0
;driverrf4463pro.c, 644 :: 		vRF4463Init();        //SI4463_init();  // RF Module initialization
0x4728	0xF7FFFB38  BL	_vRF4463Init+0
;driverrf4463pro.c, 645 :: 		break;                // Forced out
0x472C	0xE000    B	L_vRF4463TxData134
;driverrf4463pro.c, 646 :: 		}
L_vRF4463TxData135:
;driverrf4463pro.c, 647 :: 		}
0x472E	0xE7EB    B	L_vRF4463TxData133
L_vRF4463TxData134:
;driverrf4463pro.c, 649 :: 		tx_cnt++;
0x4730	0x4908    LDR	R1, [PC, #32]
0x4732	0x6808    LDR	R0, [R1, #0]
0x4734	0x3001    ADDS	R0, #1
0x4736	0x6008    STR	R0, [R1, #0]
;driverrf4463pro.c, 651 :: 		vRF4463RxInit();          // rx_init();                //rf After the transmission is completed, enter the receiving mode
0x4738	0xF000FA8C  BL	_vRF4463RxInit+0
;driverrf4463pro.c, 652 :: 		}
L_end_vRF4463TxData:
0x473C	0xB005    ADD	SP, SP, #20
0x473E	0xBD00    POP	(R15)
0x4740	0x13092000  	DriverRF4463PROMain_ucRF4463IRQ+0
0x4744	0x23432000  	_Flag+0
0x4748	0x04145000  	GPIOB_ODRbits+0
0x474C	0x80FC0000  	?ICS?lstr1_DriverRF4463PROMain+0
0x4750	0x00105000  	GPIOA_IDRbits+0
0x4754	0x23182000  	_tx_cnt+0
; end of _vRF4463TxData
_vSPIWriteFifo:
;driverrf4463pro.c, 952 :: 		void vSPIWriteFifo( void ) {
0x25C8	0xB500    PUSH	(R14)
;driverrf4463pro.c, 955 :: 		i = 0;
; i start address is: 0 (R0)
0x25CA	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 956 :: 		while ( i != 0xFF ) {
L_vSPIWriteFifo170:
; i start address is: 0 (R0)
0x25CC	0x28FF    CMP	R0, #255
0x25CE	0xD002    BEQ	L_vSPIWriteFifo171
; i end address is: 0 (R0)
;driverrf4463pro.c, 957 :: 		i = ucRF4463CheckCTS();                // Check if you can send Command
0x25D0	0xF7FFFF74  BL	_ucRF4463CheckCTS+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 958 :: 		}
; i end address is: 0 (R0)
0x25D4	0xE7FA    B	L_vSPIWriteFifo170
L_vSPIWriteFifo171:
;driverrf4463pro.c, 960 :: 		nSEL = 1;
0x25D6	0x4A17    LDR	R2, [PC, #92]
0x25D8	0x6810    LDR	R0, [R2, #0]
0x25DA	0x2108    MOVS	R1, #8
0x25DC	0x4308    ORRS	R0, R1
0x25DE	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 961 :: 		nSEL = 0;
0x25E0	0x4A14    LDR	R2, [PC, #80]
0x25E2	0x6810    LDR	R0, [R2, #0]
0x25E4	0x2108    MOVS	R1, #8
0x25E6	0x4388    BICS	R0, R1
0x25E8	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 962 :: 		ucRF4463SPIByte( WRITE_TX_FIFO );
0x25EA	0x2066    MOVS	R0, #102
0x25EC	0xF7FFFBC4  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 964 :: 		if ( ucRF4463Mode == tx_test_mode) {
0x25F0	0x4811    LDR	R0, [PC, #68]
0x25F2	0x7800    LDRB	R0, [R0, #0]
0x25F4	0x2802    CMP	R0, #2
0x25F6	0xD10B    BNE	L_vSPIWriteFifo172
;driverrf4463pro.c, 965 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 20 (R5)
0x25F8	0x2500    MOVS	R5, #0
; i end address is: 20 (R5)
L_vSPIWriteFifo173:
; i start address is: 20 (R5)
0x25FA	0x2D42    CMP	R5, #66
0x25FC	0xD207    BCS	L_vSPIWriteFifo174
;driverrf4463pro.c, 966 :: 		ucRF4463SPIByte( tx_test_aa_data[ i ] );   // Send 10 test data
0x25FE	0x480F    LDR	R0, [PC, #60]
0x2600	0x1940    ADDS	R0, R0, R5
0x2602	0x7800    LDRB	R0, [R0, #0]
0x2604	0xF7FFFBB8  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 965 :: 		for ( i = 0; i < payload_length; i++ ) {
0x2608	0x3501    ADDS	R5, #1
0x260A	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 967 :: 		}
; i end address is: 20 (R5)
0x260C	0xE7F5    B	L_vSPIWriteFifo173
L_vSPIWriteFifo174:
;driverrf4463pro.c, 968 :: 		}
0x260E	0xE00A    B	L_vSPIWriteFifo176
L_vSPIWriteFifo172:
;driverrf4463pro.c, 970 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 20 (R5)
0x2610	0x2500    MOVS	R5, #0
; i end address is: 20 (R5)
L_vSPIWriteFifo177:
; i start address is: 20 (R5)
0x2612	0x2D42    CMP	R5, #66
0x2614	0xD207    BCS	L_vSPIWriteFifo178
;driverrf4463pro.c, 971 :: 		ucRF4463SPIByte( ucRF4463TXdata[ i ] );
0x2616	0x480A    LDR	R0, [PC, #40]
0x2618	0x1940    ADDS	R0, R0, R5
0x261A	0x7800    LDRB	R0, [R0, #0]
0x261C	0xF7FFFBAC  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 970 :: 		for ( i = 0; i < payload_length; i++ ) {
0x2620	0x3501    ADDS	R5, #1
0x2622	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 972 :: 		}
; i end address is: 20 (R5)
0x2624	0xE7F5    B	L_vSPIWriteFifo177
L_vSPIWriteFifo178:
;driverrf4463pro.c, 973 :: 		}
L_vSPIWriteFifo176:
;driverrf4463pro.c, 974 :: 		nSEL = 1;
0x2626	0x4A03    LDR	R2, [PC, #12]
0x2628	0x6810    LDR	R0, [R2, #0]
0x262A	0x2108    MOVS	R1, #8
0x262C	0x4308    ORRS	R0, R1
0x262E	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 975 :: 		}
L_end_vSPIWriteFifo:
0x2630	0xBD00    POP	(R15)
0x2632	0xBF00    NOP
0x2634	0x00145000  	GPIOA_ODRbits+0
0x2638	0x232D2000  	_ucRF4463Mode+0
0x263C	0x81440000  	_tx_test_aa_data+0
0x2640	0x009B2000  	_ucRF4463TXdata+0
; end of _vSPIWriteFifo
_vRF4463EnableTxInterrupt:
;driverrf4463pro.c, 518 :: 		void vRF4463EnableTxInterrupt( void ) {
0x2594	0xB500    PUSH	(R14)
0x2596	0xB082    SUB	SP, SP, #8
;driverrf4463pro.c, 521 :: 		p[ 0 ] = 0x11;
0x2598	0x466A    MOV	R2, SP
0x259A	0x2011    MOVS	R0, #17
0x259C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 522 :: 		p[ 1 ] = 0x01;            // 0x0100
0x259E	0x1C51    ADDS	R1, R2, #1
0x25A0	0x2001    MOVS	R0, #1
0x25A2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 523 :: 		p[ 2 ] = 0x02;            // 2Parameters
0x25A4	0x1C91    ADDS	R1, R2, #2
0x25A6	0x2002    MOVS	R0, #2
0x25A8	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 524 :: 		p[ 3 ] = 0x00;            // 0x0100
0x25AA	0x1CD1    ADDS	R1, R2, #3
0x25AC	0x2000    MOVS	R0, #0
0x25AE	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 525 :: 		p[ 4 ] = 0x01;            // Ph  int
0x25B0	0x1D11    ADDS	R1, R2, #4
0x25B2	0x2001    MOVS	R0, #1
0x25B4	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 526 :: 		p[ 5 ] = 0x20;            //  enable  packet sent interrupt
0x25B6	0x1D51    ADDS	R1, R2, #5
0x25B8	0x2020    MOVS	R0, #32
0x25BA	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 527 :: 		vSPIWrite( 0x06, p );     // enable  packet receive interrupt
0x25BC	0x4611    MOV	R1, R2
0x25BE	0x2006    MOVS	R0, #6
0x25C0	0xF000FBAC  BL	_vSPIWrite+0
;driverrf4463pro.c, 528 :: 		}
L_end_vRF4463EnableTxInterrupt:
0x25C4	0xB002    ADD	SP, SP, #8
0x25C6	0xBD00    POP	(R15)
; end of _vRF4463EnableTxInterrupt
_vRF4463TxStart:
;driverrf4463pro.c, 544 :: 		void vRF4463TxStart( void ) {
0x2560	0xB500    PUSH	(R14)
0x2562	0xB082    SUB	SP, SP, #8
;driverrf4463pro.c, 547 :: 		p[ 0 ] = START_TX ;              // start Command
0x2564	0x466A    MOV	R2, SP
0x2566	0x2031    MOVS	R0, #49
0x2568	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 548 :: 		p[ 1 ] = ucRF4463FreqChannel;    // channel 1 default
0x256A	0x1C51    ADDS	R1, R2, #1
0x256C	0x4808    LDR	R0, [PC, #32]
0x256E	0x7800    LDRB	R0, [R0, #0]
0x2570	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 549 :: 		p[ 2 ] = 0x30;                   // Back after launch Readymode, Do not retransmit, launch immediately
0x2572	0x1C91    ADDS	R1, R2, #2
0x2574	0x2030    MOVS	R0, #48
0x2576	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 550 :: 		p[ 3 ] = 0;
0x2578	0x1CD1    ADDS	R1, R2, #3
0x257A	0x2000    MOVS	R0, #0
0x257C	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 551 :: 		p[ 4 ] = 0;                      // payload_length; // Total to transmit 10 bytes
0x257E	0x1D11    ADDS	R1, R2, #4
0x2580	0x2000    MOVS	R0, #0
0x2582	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 552 :: 		vSPIWrite( 5, p );
0x2584	0x4611    MOV	R1, R2
0x2586	0x2005    MOVS	R0, #5
0x2588	0xF000FBC8  BL	_vSPIWrite+0
;driverrf4463pro.c, 553 :: 		}
L_end_vRF4463TxStart:
0x258C	0xB002    ADD	SP, SP, #8
0x258E	0xBD00    POP	(R15)
0x2590	0x014E2000  	_ucRF4463FreqChannel+0
; end of _vRF4463TxStart
_vRF4463TxCont:
;driverrf4463pro.c, 657 :: 		void vRF4463TxCont( void ) {
0x4A14	0xB500    PUSH	(R14)
;driverrf4463pro.c, 660 :: 		LED_RED = 1;
0x4A16	0x4A10    LDR	R2, [PC, #64]
0x4A18	0x6810    LDR	R0, [R2, #0]
0x4A1A	0x2180    MOVS	R1, #128
0x4A1C	0x4308    ORRS	R0, R1
0x4A1E	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 661 :: 		vRF4463FifoReset();                     //  fifo_reset();  // Buffer empty
0x4A20	0xF7FDFFF0  BL	_vRF4463FifoReset+0
;driverrf4463pro.c, 662 :: 		vSPIWriteFifo();                        // Fill the buffer with data
0x4A24	0xF7FDFDD0  BL	_vSPIWriteFifo+0
;driverrf4463pro.c, 663 :: 		vRF4463EnableTxInterrupt();             //  enable_tx_interrupt();
0x4A28	0xF7FDFDB4  BL	_vRF4463EnableTxInterrupt+0
;driverrf4463pro.c, 664 :: 		vRF4463ClearInterrupts();               //  clr_interrupt();  // Clear interrupt factor
0x4A2C	0xF000F8FA  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 665 :: 		vRF4463TxStart();                       //  tx_start();    // Enter launch mode, start launch
0x4A30	0xF7FDFD96  BL	_vRF4463TxStart+0
;driverrf4463pro.c, 667 :: 		Flag.rf_reach_timeout = 0;
0x4A34	0x4A09    LDR	R2, [PC, #36]
0x4A36	0x7810    LDRB	R0, [R2, #0]
0x4A38	0x2104    MOVS	R1, #4
0x4A3A	0x4388    BICS	R0, R1
0x4A3C	0x7010    STRB	R0, [R2, #0]
;driverrf4463pro.c, 669 :: 		ucRF4463IRQ = 0;
0x4A3E	0x2100    MOVS	R1, #0
0x4A40	0x4807    LDR	R0, [PC, #28]
0x4A42	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 672 :: 		while( nIRQ ) {          //nIRQ ) {
L_vRF4463TxCont136:
0x4A44	0x4807    LDR	R0, [PC, #28]
0x4A46	0x6801    LDR	R1, [R0, #0]
0x4A48	0x2004    MOVS	R0, #4
0x4A4A	0x4008    ANDS	R0, R1
0x4A4C	0x0880    LSRS	R0, R0, #2
0x4A4E	0x2800    CMP	R0, #0
0x4A50	0xD000    BEQ	L_vRF4463TxCont137
;driverrf4463pro.c, 680 :: 		}
0x4A52	0xE7F7    B	L_vRF4463TxCont136
L_vRF4463TxCont137:
;driverrf4463pro.c, 681 :: 		}
L_end_vRF4463TxCont:
0x4A54	0xBD00    POP	(R15)
0x4A56	0xBF00    NOP
0x4A58	0x04145000  	GPIOB_ODRbits+0
0x4A5C	0x23432000  	_Flag+0
0x4A60	0x13092000  	DriverRF4463PROMain_ucRF4463IRQ+0
0x4A64	0x00105000  	GPIOA_IDRbits+0
; end of _vRF4463TxCont
_vRF4463GetIntStatus:
;driverrf4463pro.c, 468 :: 		void vRF4463GetIntStatus( void ) {
0x4A68	0xB500    PUSH	(R14)
0x4A6A	0xB081    SUB	SP, SP, #4
;driverrf4463pro.c, 471 :: 		p[ 0 ] = GET_INT_STATUS;
0x4A6C	0x4669    MOV	R1, SP
0x4A6E	0x2020    MOVS	R0, #32
0x4A70	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 475 :: 		vSPIWrite( 1, p );
0x4A72	0x2001    MOVS	R0, #1
0x4A74	0xF7FEF952  BL	_vSPIWrite+0
;driverrf4463pro.c, 476 :: 		vSPIRead( 9, GET_INT_STATUS );
0x4A78	0x2120    MOVS	R1, #32
0x4A7A	0x2009    MOVS	R0, #9
0x4A7C	0xF7FDFFD0  BL	_vSPIRead+0
;driverrf4463pro.c, 477 :: 		}
L_end_vRF4463GetIntStatus:
0x4A80	0xB001    ADD	SP, SP, #4
0x4A82	0xBD00    POP	(R15)
; end of _vRF4463GetIntStatus
_spi_read_fifo:
;driverrf4463pro.c, 980 :: 		void spi_read_fifo( void ) {
0x4A84	0xB500    PUSH	(R14)
0x4A86	0xB081    SUB	SP, SP, #4
;driverrf4463pro.c, 983 :: 		i = 0;
; i start address is: 0 (R0)
0x4A88	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
;driverrf4463pro.c, 984 :: 		while ( i != 0xFF ) {
L_spi_read_fifo180:
; i start address is: 0 (R0)
0x4A8A	0x28FF    CMP	R0, #255
0x4A8C	0xD002    BEQ	L_spi_read_fifo181
; i end address is: 0 (R0)
;driverrf4463pro.c, 985 :: 		i = ucRF4463CheckCTS();                   // Check if you can send Command
0x4A8E	0xF7FDFD15  BL	_ucRF4463CheckCTS+0
; i start address is: 0 (R0)
;driverrf4463pro.c, 986 :: 		}
; i end address is: 0 (R0)
0x4A92	0xE7FA    B	L_spi_read_fifo180
L_spi_read_fifo181:
;driverrf4463pro.c, 988 :: 		nSEL = 1;
0x4A94	0x4A10    LDR	R2, [PC, #64]
0x4A96	0x6810    LDR	R0, [R2, #0]
0x4A98	0x2108    MOVS	R1, #8
0x4A9A	0x4308    ORRS	R0, R1
0x4A9C	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 989 :: 		nSEL = 0;
0x4A9E	0x4A0E    LDR	R2, [PC, #56]
0x4AA0	0x6810    LDR	R0, [R2, #0]
0x4AA2	0x2108    MOVS	R1, #8
0x4AA4	0x4388    BICS	R0, R1
0x4AA6	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 990 :: 		ucRF4463SPIByte( READ_RX_FIFO );
0x4AA8	0x2077    MOVS	R0, #119
0x4AAA	0xF7FDF965  BL	_ucRF4463SPIByte+0
;driverrf4463pro.c, 991 :: 		for ( i = 0; i < payload_length; i++ ) {
; i start address is: 20 (R5)
0x4AAE	0x2500    MOVS	R5, #0
; i end address is: 20 (R5)
L_spi_read_fifo182:
; i start address is: 20 (R5)
0x4AB0	0x2D42    CMP	R5, #66
0x4AB2	0xD20A    BCS	L_spi_read_fifo183
;driverrf4463pro.c, 992 :: 		rx_buf[ i ] = ucRF4463SPIByte( 0xFF );      // Receive 10 test data
0x4AB4	0x4809    LDR	R0, [PC, #36]
0x4AB6	0x1940    ADDS	R0, R0, R5
0x4AB8	0x9000    STR	R0, [SP, #0]
0x4ABA	0x20FF    MOVS	R0, #255
0x4ABC	0xF7FDF95C  BL	_ucRF4463SPIByte+0
0x4AC0	0x9900    LDR	R1, [SP, #0]
0x4AC2	0x7008    STRB	R0, [R1, #0]
;driverrf4463pro.c, 991 :: 		for ( i = 0; i < payload_length; i++ ) {
0x4AC4	0x3501    ADDS	R5, #1
0x4AC6	0xB2ED    UXTB	R5, R5
;driverrf4463pro.c, 993 :: 		}
; i end address is: 20 (R5)
0x4AC8	0xE7F2    B	L_spi_read_fifo182
L_spi_read_fifo183:
;driverrf4463pro.c, 994 :: 		nSEL = 1;
0x4ACA	0x4A03    LDR	R2, [PC, #12]
0x4ACC	0x6810    LDR	R0, [R2, #0]
0x4ACE	0x2108    MOVS	R1, #8
0x4AD0	0x4308    ORRS	R0, R1
0x4AD2	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 995 :: 		}
L_end_spi_read_fifo:
0x4AD4	0xB001    ADD	SP, SP, #4
0x4AD6	0xBD00    POP	(R15)
0x4AD8	0x00145000  	GPIOA_ODRbits+0
0x4ADC	0x23442000  	_rx_buf+0
; end of _spi_read_fifo
__Lib_System_G0xx_InitialSetUpRCCRCC2:
;__Lib_System_G0xx.c, 416 :: 		
0x4E98	0xB500    PUSH	(R14)
0x4E9A	0xB082    SUB	SP, SP, #8
;__Lib_System_G0xx.c, 426 :: 		
; ulRCC_CR start address is: 16 (R4)
0x4E9C	0x4C18    LDR	R4, [PC, #96]
;__Lib_System_G0xx.c, 427 :: 		
; ulRCC_CFGR start address is: 20 (R5)
0x4E9E	0x4D19    LDR	R5, [PC, #100]
;__Lib_System_G0xx.c, 428 :: 		
; ulRCC_PLLSYSCFGR start address is: 24 (R6)
0x4EA0	0x4E19    LDR	R6, [PC, #100]
;__Lib_System_G0xx.c, 429 :: 		
; ulRCC_CCIPR start address is: 28 (R7)
0x4EA2	0x4F1A    LDR	R7, [PC, #104]
;__Lib_System_G0xx.c, 430 :: 		
; ulRCC_BDCR start address is: 12 (R3)
0x4EA4	0x4B1A    LDR	R3, [PC, #104]
;__Lib_System_G0xx.c, 431 :: 		
0x4EA6	0x481B    LDR	R0, [PC, #108]
0x4EA8	0x9001    STR	R0, [SP, #4]
;__Lib_System_G0xx.c, 432 :: 		
; ulPWR_CR1 start address is: 0 (R0)
0x4EAA	0x481B    LDR	R0, [PC, #108]
;__Lib_System_G0xx.c, 434 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4EAC	0x491B    LDR	R1, [PC, #108]
;__Lib_System_G0xx.c, 436 :: 		
0x4EAE	0x9300    STR	R3, [SP, #0]
; Fosc_kHz end address is: 4 (R1)
; ulPWR_CR1 end address is: 0 (R0)
0x4EB0	0xF7FFFC96  BL	__Lib_System_G0xx_set_core_latency+0
0x4EB4	0x9B00    LDR	R3, [SP, #0]
;__Lib_System_G0xx.c, 438 :: 		
0x4EB6	0x4A1A    LDR	R2, [PC, #104]
0x4EB8	0x6810    LDR	R0, [R2, #0]
0x4EBA	0x2101    MOVS	R1, #1
0x4EBC	0x0209    LSLS	R1, R1, #8
0x4EBE	0x4308    ORRS	R0, R1
0x4EC0	0x6010    STR	R0, [R2, #0]
;__Lib_System_G0xx.c, 440 :: 		
0x4EC2	0xF7FFFD15  BL	__Lib_System_G0xx_SystemClockSetDefault+0
;__Lib_System_G0xx.c, 442 :: 		
0x4EC6	0x4817    LDR	R0, [PC, #92]
0x4EC8	0x6006    STR	R6, [R0, #0]
; ulRCC_PLLSYSCFGR end address is: 24 (R6)
;__Lib_System_G0xx.c, 443 :: 		
0x4ECA	0x4817    LDR	R0, [PC, #92]
0x4ECC	0x6004    STR	R4, [R0, #0]
; ulRCC_CR end address is: 16 (R4)
;__Lib_System_G0xx.c, 444 :: 		
0x4ECE	0x4817    LDR	R0, [PC, #92]
0x4ED0	0x6005    STR	R5, [R0, #0]
;__Lib_System_G0xx.c, 445 :: 		
0x4ED2	0x4817    LDR	R0, [PC, #92]
0x4ED4	0x6003    STR	R3, [R0, #0]
; ulRCC_BDCR end address is: 12 (R3)
;__Lib_System_G0xx.c, 446 :: 		
0x4ED6	0x9901    LDR	R1, [SP, #4]
0x4ED8	0x4816    LDR	R0, [PC, #88]
0x4EDA	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 447 :: 		
0x4EDC	0x4816    LDR	R0, [PC, #88]
0x4EDE	0x6007    STR	R7, [R0, #0]
; ulRCC_CCIPR end address is: 28 (R7)
;__Lib_System_G0xx.c, 449 :: 		
0x4EE0	0xF7FFFD44  BL	_is_clock_stable+0
; ulRCC_CFGR end address is: 20 (R5)
0x4EE4	0x462B    MOV	R3, R5
;__Lib_System_G0xx.c, 451 :: 		
L___Lib_System_G0xx_InitialSetUpRCCRCC259:
; ulRCC_CFGR start address is: 12 (R3)
0x4EE6	0x4811    LDR	R0, [PC, #68]
0x4EE8	0x6801    LDR	R1, [R0, #0]
0x4EEA	0x2038    MOVS	R0, #56
0x4EEC	0x460A    MOV	R2, R1
0x4EEE	0x4002    ANDS	R2, R0
0x4EF0	0x00D9    LSLS	R1, R3, #3
0x4EF2	0x2038    MOVS	R0, #56
0x4EF4	0x4008    ANDS	R0, R1
0x4EF6	0x4282    CMP	R2, R0
0x4EF8	0xD000    BEQ	L___Lib_System_G0xx_InitialSetUpRCCRCC260
;__Lib_System_G0xx.c, 452 :: 		
; ulRCC_CFGR end address is: 12 (R3)
0x4EFA	0xE7F4    B	L___Lib_System_G0xx_InitialSetUpRCCRCC259
L___Lib_System_G0xx_InitialSetUpRCCRCC260:
;__Lib_System_G0xx.c, 453 :: 		
L_end_InitialSetUpRCCRCC2:
0x4EFC	0xB002    ADD	SP, SP, #8
0x4EFE	0xBD00    POP	(R15)
0x4F00	0x01000000  	#256
0x4F04	0x00000000  	#0
0x4F08	0x08022202  	#570558466
0x4F0C	0x00090000  	#9
0x4F10	0x00000000  	#0
0x4F14	0x00000000  	#0
0x4F18	0x02000000  	#512
0x4F1C	0x3E800000  	#16000
0x4F20	0x20004002  	FLASH_ACR+0
0x4F24	0x100C4002  	RCC_PLLSYSCFGR+0
0x4F28	0x10004002  	RCC_CR+0
0x4F2C	0x10084002  	RCC_CFGR+0
0x4F30	0x105C4002  	RCC_BDCR+0
0x4F34	0x10604002  	RCC_CSR+0
0x4F38	0x10544002  	RCC_CCIPR+0
; end of __Lib_System_G0xx_InitialSetUpRCCRCC2
__Lib_System_G0xx_set_core_latency:
;__Lib_System_G0xx.c, 351 :: 		
; hclk_freq start address is: 4 (R1)
; core_voltage_value start address is: 0 (R0)
0x47E0	0xB500    PUSH	(R14)
; hclk_freq end address is: 4 (R1)
; core_voltage_value end address is: 0 (R0)
; core_voltage_value start address is: 0 (R0)
; hclk_freq start address is: 4 (R1)
;__Lib_System_G0xx.c, 353 :: 		
0x47E2	0x4A3B    LDR	R2, [PC, #236]
0x47E4	0x4002    ANDS	R2, R0
0x47E6	0x2A00    CMP	R2, #0
0x47E8	0xD022    BEQ	L___Lib_System_G0xx_set_core_latency23
; core_voltage_value end address is: 0 (R0)
;__Lib_System_G0xx.c, 354 :: 		
0x47EA	0x4A3A    LDR	R2, [PC, #232]
0x47EC	0x4291    CMP	R1, R2
0x47EE	0xD80B    BHI	L___Lib_System_G0xx_set_core_latency24
; hclk_freq end address is: 4 (R1)
;__Lib_System_G0xx.c, 355 :: 		
0x47F0	0x4A39    LDR	R2, [PC, #228]
0x47F2	0x6813    LDR	R3, [R2, #0]
0x47F4	0x4A38    LDR	R2, [PC, #224]
0x47F6	0x6013    STR	R3, [R2, #0]
;__Lib_System_G0xx.c, 356 :: 		
L___Lib_System_G0xx_set_core_latency25:
0x47F8	0x4A37    LDR	R2, [PC, #220]
0x47FA	0x6813    LDR	R3, [R2, #0]
0x47FC	0x2200    MOVS	R2, #0
0x47FE	0x401A    ANDS	R2, R3
0x4800	0x2A00    CMP	R2, #0
0x4802	0xD000    BEQ	L___Lib_System_G0xx_set_core_latency26
0x4804	0xE7F8    B	L___Lib_System_G0xx_set_core_latency25
L___Lib_System_G0xx_set_core_latency26:
;__Lib_System_G0xx.c, 357 :: 		
0x4806	0xE00C    B	L___Lib_System_G0xx_set_core_latency27
L___Lib_System_G0xx_set_core_latency24:
;__Lib_System_G0xx.c, 359 :: 		
0x4808	0x4A33    LDR	R2, [PC, #204]
0x480A	0x6813    LDR	R3, [R2, #0]
0x480C	0x2202    MOVS	R2, #2
0x480E	0x4313    ORRS	R3, R2
0x4810	0x4A31    LDR	R2, [PC, #196]
0x4812	0x6013    STR	R3, [R2, #0]
;__Lib_System_G0xx.c, 360 :: 		
L___Lib_System_G0xx_set_core_latency28:
0x4814	0x4A30    LDR	R2, [PC, #192]
0x4816	0x6813    LDR	R3, [R2, #0]
0x4818	0x2202    MOVS	R2, #2
0x481A	0x401A    ANDS	R2, R3
0x481C	0x2A02    CMP	R2, #2
0x481E	0xD000    BEQ	L___Lib_System_G0xx_set_core_latency29
0x4820	0xE7F8    B	L___Lib_System_G0xx_set_core_latency28
L___Lib_System_G0xx_set_core_latency29:
;__Lib_System_G0xx.c, 361 :: 		
L___Lib_System_G0xx_set_core_latency27:
;__Lib_System_G0xx.c, 362 :: 		
0x4822	0x4A2E    LDR	R2, [PC, #184]
0x4824	0x6813    LDR	R3, [R2, #0]
0x4826	0x4A2A    LDR	R2, [PC, #168]
0x4828	0x4313    ORRS	R3, R2
0x482A	0x4A2C    LDR	R2, [PC, #176]
0x482C	0x6013    STR	R3, [R2, #0]
;__Lib_System_G0xx.c, 363 :: 		
0x482E	0xE04D    B	L___Lib_System_G0xx_set_core_latency30
L___Lib_System_G0xx_set_core_latency23:
;__Lib_System_G0xx.c, 364 :: 		
; hclk_freq start address is: 4 (R1)
; core_voltage_value start address is: 0 (R0)
0x4830	0x4A2B    LDR	R2, [PC, #172]
0x4832	0x4002    ANDS	R2, R0
; core_voltage_value end address is: 0 (R0)
0x4834	0x2A00    CMP	R2, #0
0x4836	0xD100    BNE	#0
0x4838	0xE048    B	L___Lib_System_G0xx_set_core_latency31
;__Lib_System_G0xx.c, 366 :: 		
0x483A	0x4A28    LDR	R2, [PC, #160]
0x483C	0x6813    LDR	R3, [R2, #0]
0x483E	0x4A28    LDR	R2, [PC, #160]
0x4840	0x4313    ORRS	R3, R2
0x4842	0x4A26    LDR	R2, [PC, #152]
0x4844	0x6013    STR	R3, [R2, #0]
; hclk_freq end address is: 4 (R1)
0x4846	0x4608    MOV	R0, R1
;__Lib_System_G0xx.c, 368 :: 		
L___Lib_System_G0xx_set_core_latency32:
; hclk_freq start address is: 0 (R0)
0x4848	0x4A26    LDR	R2, [PC, #152]
0x484A	0x6813    LDR	R3, [R2, #0]
0x484C	0x2201    MOVS	R2, #1
0x484E	0x0292    LSLS	R2, R2, #10
0x4850	0x401A    ANDS	R2, R3
0x4852	0x0A92    LSRS	R2, R2, #10
0x4854	0x2A00    CMP	R2, #0
0x4856	0xD000    BEQ	L___Lib_System_G0xx_set_core_latency33
0x4858	0xE7F6    B	L___Lib_System_G0xx_set_core_latency32
L___Lib_System_G0xx_set_core_latency33:
;__Lib_System_G0xx.c, 370 :: 		
0x485A	0x4A23    LDR	R2, [PC, #140]
0x485C	0x4290    CMP	R0, R2
0x485E	0xD80B    BHI	L___Lib_System_G0xx_set_core_latency34
; hclk_freq end address is: 0 (R0)
;__Lib_System_G0xx.c, 371 :: 		
0x4860	0x4A1D    LDR	R2, [PC, #116]
0x4862	0x6813    LDR	R3, [R2, #0]
0x4864	0x4A1C    LDR	R2, [PC, #112]
0x4866	0x6013    STR	R3, [R2, #0]
;__Lib_System_G0xx.c, 372 :: 		
L___Lib_System_G0xx_set_core_latency35:
0x4868	0x4A1B    LDR	R2, [PC, #108]
0x486A	0x6813    LDR	R3, [R2, #0]
0x486C	0x2200    MOVS	R2, #0
0x486E	0x401A    ANDS	R2, R3
0x4870	0x2A00    CMP	R2, #0
0x4872	0xD000    BEQ	L___Lib_System_G0xx_set_core_latency36
0x4874	0xE7F8    B	L___Lib_System_G0xx_set_core_latency35
L___Lib_System_G0xx_set_core_latency36:
;__Lib_System_G0xx.c, 373 :: 		
0x4876	0xE029    B	L___Lib_System_G0xx_set_core_latency37
L___Lib_System_G0xx_set_core_latency34:
;__Lib_System_G0xx.c, 374 :: 		
; hclk_freq start address is: 0 (R0)
0x4878	0x4A1B    LDR	R2, [PC, #108]
0x487A	0x4290    CMP	R0, R2
0x487C	0xD901    BLS	L___Lib_System_G0xx_set_core_latency80
0x487E	0x2301    MOVS	R3, #1
0x4880	0xE000    B	L___Lib_System_G0xx_set_core_latency81
L___Lib_System_G0xx_set_core_latency80:
0x4882	0x2300    MOVS	R3, #0
L___Lib_System_G0xx_set_core_latency81:
0x4884	0x4A19    LDR	R2, [PC, #100]
0x4886	0x4290    CMP	R0, R2
0x4888	0xD801    BHI	L___Lib_System_G0xx_set_core_latency82
0x488A	0x2201    MOVS	R2, #1
0x488C	0xE000    B	L___Lib_System_G0xx_set_core_latency83
L___Lib_System_G0xx_set_core_latency82:
0x488E	0x2200    MOVS	R2, #0
L___Lib_System_G0xx_set_core_latency83:
; hclk_freq end address is: 0 (R0)
0x4890	0x401A    ANDS	R2, R3
0x4892	0x2A00    CMP	R2, #0
0x4894	0xD00D    BEQ	L___Lib_System_G0xx_set_core_latency38
;__Lib_System_G0xx.c, 375 :: 		
0x4896	0x4A10    LDR	R2, [PC, #64]
0x4898	0x6813    LDR	R3, [R2, #0]
0x489A	0x2202    MOVS	R2, #2
0x489C	0x4313    ORRS	R3, R2
0x489E	0x4A0E    LDR	R2, [PC, #56]
0x48A0	0x6013    STR	R3, [R2, #0]
;__Lib_System_G0xx.c, 376 :: 		
L___Lib_System_G0xx_set_core_latency39:
0x48A2	0x4A0D    LDR	R2, [PC, #52]
0x48A4	0x6813    LDR	R3, [R2, #0]
0x48A6	0x2202    MOVS	R2, #2
0x48A8	0x401A    ANDS	R2, R3
0x48AA	0x2A02    CMP	R2, #2
0x48AC	0xD000    BEQ	L___Lib_System_G0xx_set_core_latency40
0x48AE	0xE7F8    B	L___Lib_System_G0xx_set_core_latency39
L___Lib_System_G0xx_set_core_latency40:
;__Lib_System_G0xx.c, 377 :: 		
0x48B0	0xE00C    B	L___Lib_System_G0xx_set_core_latency41
L___Lib_System_G0xx_set_core_latency38:
;__Lib_System_G0xx.c, 379 :: 		
0x48B2	0x4A09    LDR	R2, [PC, #36]
0x48B4	0x6813    LDR	R3, [R2, #0]
0x48B6	0x2204    MOVS	R2, #4
0x48B8	0x4313    ORRS	R3, R2
0x48BA	0x4A07    LDR	R2, [PC, #28]
0x48BC	0x6013    STR	R3, [R2, #0]
;__Lib_System_G0xx.c, 380 :: 		
L___Lib_System_G0xx_set_core_latency42:
0x48BE	0x4A06    LDR	R2, [PC, #24]
0x48C0	0x6813    LDR	R3, [R2, #0]
0x48C2	0x2204    MOVS	R2, #4
0x48C4	0x401A    ANDS	R2, R3
0x48C6	0x2A04    CMP	R2, #4
0x48C8	0xD000    BEQ	L___Lib_System_G0xx_set_core_latency43
0x48CA	0xE7F8    B	L___Lib_System_G0xx_set_core_latency42
L___Lib_System_G0xx_set_core_latency43:
;__Lib_System_G0xx.c, 381 :: 		
L___Lib_System_G0xx_set_core_latency41:
L___Lib_System_G0xx_set_core_latency37:
;__Lib_System_G0xx.c, 382 :: 		
L___Lib_System_G0xx_set_core_latency31:
L___Lib_System_G0xx_set_core_latency30:
;__Lib_System_G0xx.c, 383 :: 		
L_end_set_core_latency:
0x48CC	0xBD00    POP	(R15)
0x48CE	0xBF00    NOP
0x48D0	0x04000000  	#1024
0x48D4	0x1F400000  	#8000
0x48D8	0x20004002  	FLASH_ACR+0
0x48DC	0x70004000  	PWR_CR1+0
0x48E0	0x02000000  	#512
0x48E4	0x70144000  	PWR_SR2+0
0x48E8	0x5DC00000  	#24000
0x48EC	0xBB800000  	#48000
; end of __Lib_System_G0xx_set_core_latency
__Lib_System_G0xx_SystemClockSetDefault:
;__Lib_System_G0xx.c, 316 :: 		
0x48F0	0xB081    SUB	SP, SP, #4
;__Lib_System_G0xx.c, 318 :: 		
0x48F2	0x4A16    LDR	R2, [PC, #88]
0x48F4	0x6810    LDR	R0, [R2, #0]
0x48F6	0x2101    MOVS	R1, #1
0x48F8	0x0709    LSLS	R1, R1, #28
0x48FA	0x4308    ORRS	R0, R1
0x48FC	0x6010    STR	R0, [R2, #0]
;__Lib_System_G0xx.c, 320 :: 		
0x48FE	0x4A14    LDR	R2, [PC, #80]
0x4900	0x6810    LDR	R0, [R2, #0]
0x4902	0x2101    MOVS	R1, #1
0x4904	0x4308    ORRS	R0, R1
0x4906	0x6010    STR	R0, [R2, #0]
;__Lib_System_G0xx.c, 322 :: 		
0x4908	0x4812    LDR	R0, [PC, #72]
0x490A	0x6801    LDR	R1, [R0, #0]
0x490C	0x2003    MOVS	R0, #3
0x490E	0x4001    ANDS	R1, R0
0x4910	0x4810    LDR	R0, [PC, #64]
0x4912	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 324 :: 		
0x4914	0x4810    LDR	R0, [PC, #64]
0x4916	0x6801    LDR	R1, [R0, #0]
0x4918	0x20FF    MOVS	R0, #255
0x491A	0x3001    ADDS	R0, #1
0x491C	0x4301    ORRS	R1, R0
0x491E	0x480E    LDR	R0, [PC, #56]
0x4920	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 326 :: 		
0x4922	0x480E    LDR	R0, [PC, #56]
0x4924	0x6801    LDR	R1, [R0, #0]
0x4926	0x480E    LDR	R0, [PC, #56]
0x4928	0x4301    ORRS	R1, R0
0x492A	0x480C    LDR	R0, [PC, #48]
0x492C	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 328 :: 		
0x492E	0x480D    LDR	R0, [PC, #52]
0x4930	0x6801    LDR	R1, [R0, #0]
0x4932	0x2038    MOVS	R0, #56
0x4934	0x4001    ANDS	R1, R0
0x4936	0x480B    LDR	R0, [PC, #44]
0x4938	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 330 :: 		
0x493A	0x4807    LDR	R0, [PC, #28]
0x493C	0x6801    LDR	R1, [R0, #0]
0x493E	0x480A    LDR	R0, [PC, #40]
0x4940	0x4001    ANDS	R1, R0
0x4942	0x4805    LDR	R0, [PC, #20]
0x4944	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 331 :: 		
L_end_SystemClockSetDefault:
0x4946	0xB001    ADD	SP, SP, #4
0x4948	0x4770    BX	LR
0x494A	0xBF00    NOP
0x494C	0x103C4002  	RCC_APBENR1+0
0x4950	0x10404002  	RCC_APBENR2+0
0x4954	0x100C4002  	RCC_PLLSYSCFGR+0
0x4958	0x10004002  	RCC_CR+0
0x495C	0x70004000  	PWR_CR1+0
0x4960	0x04000000  	#1024
0x4964	0x10084002  	RCC_CFGR+0
0x4968	0xFFFFFEF2  	#-17629185
; end of __Lib_System_G0xx_SystemClockSetDefault
_is_clock_stable:
;__Lib_System_G0xx.c, 389 :: 		
0x496C	0xB500    PUSH	(R14)
;__Lib_System_G0xx.c, 390 :: 		
0x496E	0x4821    LDR	R0, [PC, #132]
0x4970	0x6801    LDR	R1, [R0, #0]
0x4972	0x20FF    MOVS	R0, #255
0x4974	0x3001    ADDS	R0, #1
0x4976	0x4008    ANDS	R0, R1
0x4978	0x2800    CMP	R0, #0
0x497A	0xD006    BEQ	L_is_clock_stable44
;__Lib_System_G0xx.c, 391 :: 		
L_is_clock_stable45:
0x497C	0x481D    LDR	R0, [PC, #116]
0x497E	0x6801    LDR	R1, [R0, #0]
0x4980	0x481D    LDR	R0, [PC, #116]
0x4982	0x4008    ANDS	R0, R1
0x4984	0x2800    CMP	R0, #0
0x4986	0xD100    BNE	L_is_clock_stable46
;__Lib_System_G0xx.c, 392 :: 		
0x4988	0xE7F8    B	L_is_clock_stable45
L_is_clock_stable46:
;__Lib_System_G0xx.c, 393 :: 		
L_is_clock_stable44:
;__Lib_System_G0xx.c, 394 :: 		
0x498A	0x481A    LDR	R0, [PC, #104]
0x498C	0x6801    LDR	R1, [R0, #0]
0x498E	0x481B    LDR	R0, [PC, #108]
0x4990	0x4008    ANDS	R0, R1
0x4992	0x2800    CMP	R0, #0
0x4994	0xD006    BEQ	L_is_clock_stable47
;__Lib_System_G0xx.c, 395 :: 		
L_is_clock_stable48:
0x4996	0x4817    LDR	R0, [PC, #92]
0x4998	0x6801    LDR	R1, [R0, #0]
0x499A	0x4819    LDR	R0, [PC, #100]
0x499C	0x4008    ANDS	R0, R1
0x499E	0x2800    CMP	R0, #0
0x49A0	0xD100    BNE	L_is_clock_stable49
;__Lib_System_G0xx.c, 396 :: 		
0x49A2	0xE7F8    B	L_is_clock_stable48
L_is_clock_stable49:
;__Lib_System_G0xx.c, 397 :: 		
L_is_clock_stable47:
;__Lib_System_G0xx.c, 398 :: 		
0x49A4	0x4813    LDR	R0, [PC, #76]
0x49A6	0x6801    LDR	R1, [R0, #0]
0x49A8	0x4816    LDR	R0, [PC, #88]
0x49AA	0x4008    ANDS	R0, R1
0x49AC	0x2800    CMP	R0, #0
0x49AE	0xD006    BEQ	L_is_clock_stable50
;__Lib_System_G0xx.c, 399 :: 		
L_is_clock_stable51:
0x49B0	0x4810    LDR	R0, [PC, #64]
0x49B2	0x6801    LDR	R1, [R0, #0]
0x49B4	0x4814    LDR	R0, [PC, #80]
0x49B6	0x4008    ANDS	R0, R1
0x49B8	0x2800    CMP	R0, #0
0x49BA	0xD100    BNE	L_is_clock_stable52
;__Lib_System_G0xx.c, 400 :: 		
0x49BC	0xE7F8    B	L_is_clock_stable51
L_is_clock_stable52:
;__Lib_System_G0xx.c, 401 :: 		
L_is_clock_stable50:
;__Lib_System_G0xx.c, 402 :: 		
0x49BE	0x4813    LDR	R0, [PC, #76]
0x49C0	0x6801    LDR	R1, [R0, #0]
0x49C2	0x2001    MOVS	R0, #1
0x49C4	0x4008    ANDS	R0, R1
0x49C6	0x2800    CMP	R0, #0
0x49C8	0xD006    BEQ	L_is_clock_stable53
;__Lib_System_G0xx.c, 403 :: 		
L_is_clock_stable54:
0x49CA	0x4810    LDR	R0, [PC, #64]
0x49CC	0x6801    LDR	R1, [R0, #0]
0x49CE	0x2002    MOVS	R0, #2
0x49D0	0x4008    ANDS	R0, R1
0x49D2	0x2800    CMP	R0, #0
0x49D4	0xD100    BNE	L_is_clock_stable55
;__Lib_System_G0xx.c, 404 :: 		
0x49D6	0xE7F8    B	L_is_clock_stable54
L_is_clock_stable55:
;__Lib_System_G0xx.c, 405 :: 		
L_is_clock_stable53:
;__Lib_System_G0xx.c, 406 :: 		
0x49D8	0x480D    LDR	R0, [PC, #52]
0x49DA	0x6801    LDR	R1, [R0, #0]
0x49DC	0x2001    MOVS	R0, #1
0x49DE	0x4008    ANDS	R0, R1
0x49E0	0x2800    CMP	R0, #0
0x49E2	0xD006    BEQ	L_is_clock_stable56
;__Lib_System_G0xx.c, 407 :: 		
L_is_clock_stable57:
0x49E4	0x480A    LDR	R0, [PC, #40]
0x49E6	0x6801    LDR	R1, [R0, #0]
0x49E8	0x2002    MOVS	R0, #2
0x49EA	0x4008    ANDS	R0, R1
0x49EC	0x2800    CMP	R0, #0
0x49EE	0xD100    BNE	L_is_clock_stable58
;__Lib_System_G0xx.c, 408 :: 		
0x49F0	0xE7F8    B	L_is_clock_stable57
L_is_clock_stable58:
;__Lib_System_G0xx.c, 409 :: 		
L_is_clock_stable56:
;__Lib_System_G0xx.c, 410 :: 		
L_end_is_clock_stable:
0x49F2	0xBD00    POP	(R15)
0x49F4	0x10004002  	RCC_CR+0
0x49F8	0x04000000  	#1024
0x49FC	0x00000001  	#65536
0x4A00	0x00000002  	#131072
0x4A04	0x00000100  	#16777216
0x4A08	0x00000200  	#33554432
0x4A0C	0x10604002  	RCC_CSR+0
0x4A10	0x105C4002  	RCC_BDCR+0
; end of _is_clock_stable
__Lib_System_G0xx_InitialSetUpFosc:
;__Lib_System_G0xx.c, 459 :: 		
0x5300	0xB081    SUB	SP, SP, #4
;__Lib_System_G0xx.c, 460 :: 		
0x5302	0x4902    LDR	R1, [PC, #8]
0x5304	0x4802    LDR	R0, [PC, #8]
0x5306	0x6001    STR	R1, [R0, #0]
;__Lib_System_G0xx.c, 461 :: 		
L_end_InitialSetUpFosc:
0x5308	0xB001    ADD	SP, SP, #4
0x530A	0x4770    BX	LR
0x530C	0x3E800000  	#16000
0x5310	0x238C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_G0xx_InitialSetUpFosc
___GenExcept:
;__Lib_System_G0xx.c, 267 :: 		
0x52F8	0xB500    PUSH	(R14)
;__Lib_System_G0xx.c, 268 :: 		
L___GenExcept19:
0x52FA	0xE7FE    B	L___GenExcept19
;__Lib_System_G0xx.c, 269 :: 		
L_end___GenExcept:
0x52FC	0xBD00    POP	(R15)
; end of ___GenExcept
0x818C	0xB500    PUSH	(R14)
0x818E	0x4E08    LDR	R6, [PC, #32]
0x8190	0x4D08    LDR	R5, [PC, #32]
0x8192	0x4F09    LDR	R7, [PC, #36]
0x8194	0xF7FCFD78  BL	19592
0x8198	0x4E08    LDR	R6, [PC, #32]
0x819A	0x4D09    LDR	R5, [PC, #36]
0x819C	0x4F09    LDR	R7, [PC, #36]
0x819E	0xF7FCFD73  BL	19592
0x81A2	0x4E09    LDR	R6, [PC, #36]
0x81A4	0x4D09    LDR	R5, [PC, #36]
0x81A6	0x4F0A    LDR	R7, [PC, #40]
0x81A8	0xF7FCFD6E  BL	19592
0x81AC	0xBD00    POP	(R15)
0x81AE	0x4770    BX	LR
0x81B0	0x00002000  	#536870912
0x81B4	0x130A2000  	#536875786
0x81B8	0x53140000  	#21268
0x81BC	0x130C2000  	#536875788
0x81C0	0x23272000  	#536879911
0x81C4	0x66200000  	#26144
0x81C8	0x23282000  	#536879912
0x81CC	0x232C2000  	#536879916
0x81D0	0x81880000  	#33160
0x8244	0xB500    PUSH	(R14)
0x8246	0x4E03    LDR	R6, [PC, #12]
0x8248	0x4D03    LDR	R5, [PC, #12]
0x824A	0xF7FCFD2F  BL	19628
0x824E	0xBD00    POP	(R15)
0x8250	0x4770    BX	LR
0x8252	0xBF00    NOP
0x8254	0x00002000  	#536870912
0x8258	0x23A02000  	#536880032
_vUARTISR:
;uarthandler.c, 206 :: 		void vUARTISR() iv IVT_INT_USART1 ics ICS_AUTO{
0x4E60	0xB081    SUB	SP, SP, #4
;uarthandler.c, 207 :: 		LED_BLUE =~ LED_BLUE;
0x4E62	0x480C    LDR	R0, [PC, #48]
0x4E64	0x6800    LDR	R0, [R0, #0]
0x4E66	0x2101    MOVS	R1, #1
0x4E68	0x0209    LSLS	R1, R1, #8
0x4E6A	0x4001    ANDS	R1, R0
0x4E6C	0x0A09    LSRS	R1, R1, #8
0x4E6E	0x2001    MOVS	R0, #1
0x4E70	0x4048    EORS	R0, R1
0x4E72	0xB2C3    UXTB	R3, R0
0x4E74	0x4A07    LDR	R2, [PC, #28]
0x4E76	0x6810    LDR	R0, [R2, #0]
0x4E78	0x2101    MOVS	R1, #1
0x4E7A	0x4019    ANDS	R1, R3
0x4E7C	0xD003    BEQ	L__vUARTISR513
0x4E7E	0x2101    MOVS	R1, #1
0x4E80	0x0209    LSLS	R1, R1, #8
0x4E82	0x4308    ORRS	R0, R1
0x4E84	0xE002    B	L__vUARTISR512
L__vUARTISR513:
0x4E86	0x2101    MOVS	R1, #1
0x4E88	0x0209    LSLS	R1, R1, #8
0x4E8A	0x4388    BICS	R0, R1
L__vUARTISR512:
0x4E8C	0x6010    STR	R0, [R2, #0]
;uarthandler.c, 242 :: 		}
L_end_vUARTISR:
0x4E8E	0xB001    ADD	SP, SP, #4
0x4E90	0x4770    BX	LR
0x4E92	0xBF00    NOP
0x4E94	0x04145000  	GPIOB_ODRbits+0
; end of _vUARTISR
_Timer2_interrupt:
;DriverRF4463PROMain.c, 125 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
0x4CD8	0xB081    SUB	SP, SP, #4
;DriverRF4463PROMain.c, 126 :: 		TIM2_SR.UIF = 0;
0x4CDA	0x4A08    LDR	R2, [PC, #32]
0x4CDC	0x6810    LDR	R0, [R2, #0]
0x4CDE	0x2101    MOVS	R1, #1
0x4CE0	0x4388    BICS	R0, R1
0x4CE2	0x6010    STR	R0, [R2, #0]
;DriverRF4463PROMain.c, 127 :: 		Flag.rf_reach_timeout = 1;
0x4CE4	0x4A06    LDR	R2, [PC, #24]
0x4CE6	0x7810    LDRB	R0, [R2, #0]
0x4CE8	0x2104    MOVS	R1, #4
0x4CEA	0x4308    ORRS	R0, R1
0x4CEC	0x7010    STRB	R0, [R2, #0]
;DriverRF4463PROMain.c, 128 :: 		Flag.reach_1s = 1;
0x4CEE	0x4A04    LDR	R2, [PC, #16]
0x4CF0	0x7810    LDRB	R0, [R2, #0]
0x4CF2	0x2101    MOVS	R1, #1
0x4CF4	0x4308    ORRS	R0, R1
0x4CF6	0x7010    STRB	R0, [R2, #0]
;DriverRF4463PROMain.c, 129 :: 		}
L_end_Timer2_interrupt:
0x4CF8	0xB001    ADD	SP, SP, #4
0x4CFA	0x4770    BX	LR
0x4CFC	0x00104000  	TIM2_SR+0
0x4D00	0x23432000  	_Flag+0
; end of _Timer2_interrupt
_vRF4463ISR:
;driverrf4463pro.c, 41 :: 		void vRF4463ISR() iv IVT_INT_EXTI2_3 ics ICS_AUTO{
0x4D04	0xB500    PUSH	(R14)
0x4D06	0xB4F0    PUSH	(R4, R5, R6, R7)
;driverrf4463pro.c, 42 :: 		if ( EXTI_FPR1bits.FPIF2 ){
0x4D08	0x4809    LDR	R0, [PC, #36]
0x4D0A	0x6801    LDR	R1, [R0, #0]
0x4D0C	0x2004    MOVS	R0, #4
0x4D0E	0x4008    ANDS	R0, R1
0x4D10	0x0880    LSRS	R0, R0, #2
0x4D12	0x2800    CMP	R0, #0
0x4D14	0xD009    BEQ	L_vRF4463ISR35
;driverrf4463pro.c, 43 :: 		EXTI_FPR1bits.FPIF2 = 1;
0x4D16	0x4A06    LDR	R2, [PC, #24]
0x4D18	0x6810    LDR	R0, [R2, #0]
0x4D1A	0x2104    MOVS	R1, #4
0x4D1C	0x4308    ORRS	R0, R1
0x4D1E	0x6010    STR	R0, [R2, #0]
;driverrf4463pro.c, 44 :: 		vRF4463ClearInterrupts();
0x4D20	0xF7FFFF80  BL	_vRF4463ClearInterrupts+0
;driverrf4463pro.c, 45 :: 		ucRF4463IRQ = 1;
0x4D24	0x2101    MOVS	R1, #1
0x4D26	0x4803    LDR	R0, [PC, #12]
0x4D28	0x7001    STRB	R1, [R0, #0]
;driverrf4463pro.c, 46 :: 		}
L_vRF4463ISR35:
;driverrf4463pro.c, 47 :: 		}
L_end_vRF4463ISR:
0x4D2A	0xBCF0    POP	(R4, R5, R6, R7)
0x4D2C	0xBD00    POP	(R15)
0x4D2E	0xBF00    NOP
0x4D30	0x18104002  	EXTI_FPR1bits+0
0x4D34	0x13092000  	DriverRF4463PROMain_ucRF4463IRQ+0
; end of _vRF4463ISR
_Int_SPI1:
;driverspi.c, 54 :: 		void Int_SPI1() iv IVT_INT_SPI1 ics ICS_AUTO {
0x4D38	0xB500    PUSH	(R14)
;driverspi.c, 56 :: 		if ( SPI1_SRbits.RXNE ) {
0x4D3A	0x480F    LDR	R0, [PC, #60]
0x4D3C	0x6801    LDR	R1, [R0, #0]
0x4D3E	0x2001    MOVS	R0, #1
0x4D40	0x4008    ANDS	R0, R1
0x4D42	0x2800    CMP	R0, #0
0x4D44	0xD016    BEQ	L_Int_SPI10
;driverspi.c, 57 :: 		ucSPI1ByteReceived = ( unsigned char )SPI1_DR;      // lee el Byte recibido
0x4D46	0x480D    LDR	R0, [PC, #52]
0x4D48	0x6801    LDR	R1, [R0, #0]
0x4D4A	0x480D    LDR	R0, [PC, #52]
0x4D4C	0x7001    STRB	R1, [R0, #0]
;driverspi.c, 59 :: 		LED_GREEN = ~LED_GREEN;
0x4D4E	0x480D    LDR	R0, [PC, #52]
0x4D50	0x6800    LDR	R0, [R0, #0]
0x4D52	0x2140    MOVS	R1, #64
0x4D54	0x4001    ANDS	R1, R0
0x4D56	0x0989    LSRS	R1, R1, #6
0x4D58	0x2001    MOVS	R0, #1
0x4D5A	0x4048    EORS	R0, R1
0x4D5C	0xB2C3    UXTB	R3, R0
0x4D5E	0x4A09    LDR	R2, [PC, #36]
0x4D60	0x6810    LDR	R0, [R2, #0]
0x4D62	0x2101    MOVS	R1, #1
0x4D64	0x4019    ANDS	R1, R3
0x4D66	0xD002    BEQ	L__Int_SPI1468
0x4D68	0x2140    MOVS	R1, #64
0x4D6A	0x4308    ORRS	R0, R1
0x4D6C	0xE001    B	L__Int_SPI1467
L__Int_SPI1468:
0x4D6E	0x2140    MOVS	R1, #64
0x4D70	0x4388    BICS	R0, R1
L__Int_SPI1467:
0x4D72	0x6010    STR	R0, [R2, #0]
;driverspi.c, 60 :: 		}
L_Int_SPI10:
;driverspi.c, 61 :: 		}
L_end_Int_SPI1:
0x4D74	0xBD00    POP	(R15)
0x4D76	0xBF00    NOP
0x4D78	0x30084001  	SPI1_SRbits+0
0x4D7C	0x300C4001  	SPI1_DR+0
0x4D80	0x00DD2000  	_ucSPI1ByteReceived+0
0x4D84	0x04145000  	GPIOB_ODRbits+0
; end of _Int_SPI1
_DMACh1_interrupt:
;driverspi.c, 68 :: 		void DMACh1_interrupt() iv IVT_INT_DMA_Channel1 ics ICS_AUTO {
0x4D88	0xB500    PUSH	(R14)
;driverspi.c, 70 :: 		if ( DMA_ISRbits.TEIF3 ) {
0x4D8A	0x4831    LDR	R0, [PC, #196]
0x4D8C	0x6801    LDR	R1, [R0, #0]
0x4D8E	0x2008    MOVS	R0, #8
0x4D90	0x4008    ANDS	R0, R1
0x4D92	0x08C0    LSRS	R0, R0, #3
0x4D94	0x2800    CMP	R0, #0
0x4D96	0xD019    BEQ	L_DMACh1_interrupt1
;driverspi.c, 71 :: 		DMA_IFCRbits.CTEIF3 = 1;
0x4D98	0x4A2E    LDR	R2, [PC, #184]
0x4D9A	0x6810    LDR	R0, [R2, #0]
0x4D9C	0x2108    MOVS	R1, #8
0x4D9E	0x4308    ORRS	R0, R1
0x4DA0	0x6010    STR	R0, [R2, #0]
;driverspi.c, 72 :: 		while ( SPI1_SRbits.BSY );
L_DMACh1_interrupt2:
0x4DA2	0x482D    LDR	R0, [PC, #180]
0x4DA4	0x6801    LDR	R1, [R0, #0]
0x4DA6	0x2080    MOVS	R0, #128
0x4DA8	0x4008    ANDS	R0, R1
0x4DAA	0x09C0    LSRS	R0, R0, #7
0x4DAC	0x2800    CMP	R0, #0
0x4DAE	0xD000    BEQ	L_DMACh1_interrupt3
0x4DB0	0xE7F7    B	L_DMACh1_interrupt2
L_DMACh1_interrupt3:
;driverspi.c, 73 :: 		while ( !SPI1_SRbits.TXE );
L_DMACh1_interrupt4:
0x4DB2	0x4829    LDR	R0, [PC, #164]
0x4DB4	0x6801    LDR	R1, [R0, #0]
0x4DB6	0x2002    MOVS	R0, #2
0x4DB8	0x4008    ANDS	R0, R1
0x4DBA	0x0840    LSRS	R0, R0, #1
0x4DBC	0x2800    CMP	R0, #0
0x4DBE	0xD100    BNE	L_DMACh1_interrupt5
0x4DC0	0xE7F7    B	L_DMACh1_interrupt4
L_DMACh1_interrupt5:
;driverspi.c, 74 :: 		DMA_CCR1bits.EN = 0;
0x4DC2	0x4A26    LDR	R2, [PC, #152]
0x4DC4	0x6810    LDR	R0, [R2, #0]
0x4DC6	0x2101    MOVS	R1, #1
0x4DC8	0x4388    BICS	R0, R1
0x4DCA	0x6010    STR	R0, [R2, #0]
;driverspi.c, 75 :: 		}
L_DMACh1_interrupt1:
;driverspi.c, 77 :: 		if ( DMA_ISRbits.TCIF1 ) {     // TRANSFER COMPLETE INTERRUPT FLAG = envio el frame completo
0x4DCC	0x4820    LDR	R0, [PC, #128]
0x4DCE	0x6801    LDR	R1, [R0, #0]
0x4DD0	0x2002    MOVS	R0, #2
0x4DD2	0x4008    ANDS	R0, R1
0x4DD4	0x0840    LSRS	R0, R0, #1
0x4DD6	0x2800    CMP	R0, #0
0x4DD8	0xD019    BEQ	L_DMACh1_interrupt6
;driverspi.c, 78 :: 		DMA_IFCRbits.CGIF0 = 1;        // limpia TODOS LOS FLAGS DE DMA
0x4DDA	0x4A1E    LDR	R2, [PC, #120]
0x4DDC	0x6810    LDR	R0, [R2, #0]
0x4DDE	0x2101    MOVS	R1, #1
0x4DE0	0x4308    ORRS	R0, R1
0x4DE2	0x6010    STR	R0, [R2, #0]
;driverspi.c, 79 :: 		while ( SPI1_SRbits.BSY );
L_DMACh1_interrupt7:
0x4DE4	0x481C    LDR	R0, [PC, #112]
0x4DE6	0x6801    LDR	R1, [R0, #0]
0x4DE8	0x2080    MOVS	R0, #128
0x4DEA	0x4008    ANDS	R0, R1
0x4DEC	0x09C0    LSRS	R0, R0, #7
0x4DEE	0x2800    CMP	R0, #0
0x4DF0	0xD000    BEQ	L_DMACh1_interrupt8
0x4DF2	0xE7F7    B	L_DMACh1_interrupt7
L_DMACh1_interrupt8:
;driverspi.c, 80 :: 		while ( !SPI1_SRbits.TXE );
L_DMACh1_interrupt9:
0x4DF4	0x4818    LDR	R0, [PC, #96]
0x4DF6	0x6801    LDR	R1, [R0, #0]
0x4DF8	0x2002    MOVS	R0, #2
0x4DFA	0x4008    ANDS	R0, R1
0x4DFC	0x0840    LSRS	R0, R0, #1
0x4DFE	0x2800    CMP	R0, #0
0x4E00	0xD100    BNE	L_DMACh1_interrupt10
0x4E02	0xE7F7    B	L_DMACh1_interrupt9
L_DMACh1_interrupt10:
;driverspi.c, 81 :: 		DMA_CCR1bits.EN = 0;
0x4E04	0x4A15    LDR	R2, [PC, #84]
0x4E06	0x6810    LDR	R0, [R2, #0]
0x4E08	0x2101    MOVS	R1, #1
0x4E0A	0x4388    BICS	R0, R1
0x4E0C	0x6010    STR	R0, [R2, #0]
;driverspi.c, 82 :: 		}
L_DMACh1_interrupt6:
;driverspi.c, 84 :: 		if ( DMA_ISRbits.GIF0 ) {
0x4E0E	0x4810    LDR	R0, [PC, #64]
0x4E10	0x6801    LDR	R1, [R0, #0]
0x4E12	0x2001    MOVS	R0, #1
0x4E14	0x4008    ANDS	R0, R1
0x4E16	0x2800    CMP	R0, #0
0x4E18	0xD019    BEQ	L_DMACh1_interrupt11
;driverspi.c, 85 :: 		DMA_IFCRbits.CGIF0 = 1;
0x4E1A	0x4A0E    LDR	R2, [PC, #56]
0x4E1C	0x6810    LDR	R0, [R2, #0]
0x4E1E	0x2101    MOVS	R1, #1
0x4E20	0x4308    ORRS	R0, R1
0x4E22	0x6010    STR	R0, [R2, #0]
;driverspi.c, 86 :: 		while ( SPI1_SRbits.BSY );
L_DMACh1_interrupt12:
0x4E24	0x480C    LDR	R0, [PC, #48]
0x4E26	0x6801    LDR	R1, [R0, #0]
0x4E28	0x2080    MOVS	R0, #128
0x4E2A	0x4008    ANDS	R0, R1
0x4E2C	0x09C0    LSRS	R0, R0, #7
0x4E2E	0x2800    CMP	R0, #0
0x4E30	0xD000    BEQ	L_DMACh1_interrupt13
0x4E32	0xE7F7    B	L_DMACh1_interrupt12
L_DMACh1_interrupt13:
;driverspi.c, 87 :: 		while ( !SPI1_SRbits.TXE );
L_DMACh1_interrupt14:
0x4E34	0x4808    LDR	R0, [PC, #32]
0x4E36	0x6801    LDR	R1, [R0, #0]
0x4E38	0x2002    MOVS	R0, #2
0x4E3A	0x4008    ANDS	R0, R1
0x4E3C	0x0840    LSRS	R0, R0, #1
0x4E3E	0x2800    CMP	R0, #0
0x4E40	0xD100    BNE	L_DMACh1_interrupt15
0x4E42	0xE7F7    B	L_DMACh1_interrupt14
L_DMACh1_interrupt15:
;driverspi.c, 88 :: 		DMA_CCR1bits.EN = 0;
0x4E44	0x4A05    LDR	R2, [PC, #20]
0x4E46	0x6810    LDR	R0, [R2, #0]
0x4E48	0x2101    MOVS	R1, #1
0x4E4A	0x4388    BICS	R0, R1
0x4E4C	0x6010    STR	R0, [R2, #0]
;driverspi.c, 89 :: 		}
L_DMACh1_interrupt11:
;driverspi.c, 90 :: 		}
L_end_DMACh1_interrupt:
0x4E4E	0xBD00    POP	(R15)
0x4E50	0x00004002  	DMA_ISRbits+0
0x4E54	0x00044002  	DMA_IFCRbits+0
0x4E58	0x30084001  	SPI1_SRbits+0
0x4E5C	0x00084002  	DMA_CCR1bits+0
; end of _DMACh1_interrupt
;DriverRF4463PROMain.c,0 :: ?ICS_ulRF4463Step [4]
0x5314	0x000000FA ;?ICS_ulRF4463Step+0
; end of ?ICS_ulRF4463Step
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_MOD_TYPE_12_data [16]
0x5318	0x000C2011 ;?ICS_RF_MODEM_MOD_TYPE_12_data+0
0x531C	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+4
0x5320	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+8
0x5324	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+12
; end of ?ICS_RF_MODEM_MOD_TYPE_12_data
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data [12]
0x5328	0x18082011 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x532C	0x00000000 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+4
0x5330	0x00000000 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+8
; end of ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
;,0 :: _initBlock_3 [28]
; Containing: ?ICS_RF_MODEM_AFC_GEAR_7_data [13]
;             ?ICS_RF_MODEM_OOK_CNT1_11_data [15]
0x5334	0x2C072011 ;_initBlock_3+0 : ?ICS_RF_MODEM_AFC_GEAR_7_data at 0x5334
0x5338	0x00000000 ;_initBlock_3+4
0x533C	0x00000000 ;_initBlock_3+8
0x5340	0x0B201100 ;_initBlock_3+12 : ?ICS_RF_MODEM_OOK_CNT1_11_data at 0x5341
0x5344	0x00000042 ;_initBlock_3+16
0x5348	0x00000000 ;_initBlock_3+20
0x534C	0x00000000 ;_initBlock_3+24
; end of _initBlock_3
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data [16]
0x5350	0x000C2111 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x5354	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+4
0x5358	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+8
0x535C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data [16]
0x5360	0x0C0C2111 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x5364	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+4
0x5368	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+8
0x536C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
;DriverRF4463PROMain.c,0 :: ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data [16]
0x5370	0x180C2111 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x5374	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+4
0x5378	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+8
0x537C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
;,0 :: _initBlock_7 [26]
; Containing: ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data [13]
;             ?ICS_RF_MODEM_BCR_OSR_1_9_data [13]
0x5380	0x38092011 ;_initBlock_7+0 : ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data at 0x5380
0x5384	0x00000000 ;_initBlock_7+4
0x5388	0x00000000 ;_initBlock_7+8
0x538C	0x09201100 ;_initBlock_7+12 : ?ICS_RF_MODEM_BCR_OSR_1_9_data at 0x538D
0x5390	0x00000022 ;_initBlock_7+16
0x5394	0x00000000 ;_initBlock_7+20
0x5398	0x0000 ;_initBlock_7+24
; end of _initBlock_7
;,0 :: _initBlock_8 [12]
; Containing: ?ICS_RF_SYNTH_PFDCP_CPFF_7_data [11]
;             ?ICS_ucRF4463MatchEnabled [1]
0x539A	0x00072311 ;_initBlock_8+0 : ?ICS_RF_SYNTH_PFDCP_CPFF_7_data at 0x539A
0x539E	0x00000000 ;_initBlock_8+4
0x53A2	0x01000000 ;_initBlock_8+8 : ?ICS_ucRF4463MatchEnabled at 0x53A5
; end of _initBlock_8
;,0 :: _initBlock_9 [2]
; Containing: ?ICS_ucRF4463ByteMatch1 [1]
;             ?ICS_ucRF4463ByteMask1 [1]
0x53A6	0xFF01 ;_initBlock_9+0 : ?ICS_ucRF4463ByteMatch1 at 0x53A6 : ?ICS_ucRF4463ByteMask1 at 0x53A7
; end of _initBlock_9
;,0 :: _initBlock_10 [2]
; Containing: ?ICS_ucRF4463MatchEnableReg [1]
;             ?ICS_ucRF4463ByteMatch2 [1]
0x53A8	0x0140 ;_initBlock_10+0 : ?ICS_ucRF4463MatchEnableReg at 0x53A8 : ?ICS_ucRF4463ByteMatch2 at 0x53A9
; end of _initBlock_10
;,0 :: _initBlock_11 [2]
; Containing: ?ICS_ucRF4463ByteMask2 [1]
;             ?ICS_ucRF4463ByteMatch3 [1]
0x53AA	0x01FF ;_initBlock_11+0 : ?ICS_ucRF4463ByteMask2 at 0x53AA : ?ICS_ucRF4463ByteMatch3 at 0x53AB
; end of _initBlock_11
;,0 :: _initBlock_12 [2]
; Containing: ?ICS_ucRF4463ByteMask3 [1]
;             ?ICS_ucRF4463ByteMatch4 [1]
0x53AC	0x01FF ;_initBlock_12+0 : ?ICS_ucRF4463ByteMask3 at 0x53AC : ?ICS_ucRF4463ByteMatch4 at 0x53AD
; end of _initBlock_12
;,0 :: _initBlock_13 [68]
; Containing: ?ICS_ucRF4463ByteMask4 [1]
;             ?ICS_ucRF4463TXdata [66]
;             ?ICS_ucSPI1ByteReceived [1]
0x53AE	0x000000FF ;_initBlock_13+0 : ?ICS_ucRF4463ByteMask4 at 0x53AE : ?ICS_ucRF4463TXdata at 0x53AF
0x53B2	0x43424100 ;_initBlock_13+4
0x53B6	0x47464544 ;_initBlock_13+8
0x53BA	0x4B4A4948 ;_initBlock_13+12
0x53BE	0x4F4E4D4C ;_initBlock_13+16
0x53C2	0x53525150 ;_initBlock_13+20
0x53C6	0x57565554 ;_initBlock_13+24
0x53CA	0x415A5958 ;_initBlock_13+28
0x53CE	0x45444342 ;_initBlock_13+32
0x53D2	0x49484746 ;_initBlock_13+36
0x53D6	0x4D4C4B4A ;_initBlock_13+40
0x53DA	0x51504F4E ;_initBlock_13+44
0x53DE	0x55545352 ;_initBlock_13+48
0x53E2	0x59585756 ;_initBlock_13+52
0x53E6	0x4342415A ;_initBlock_13+56
0x53EA	0x47464544 ;_initBlock_13+60
0x53EE	0x00F31148 ;_initBlock_13+64 : ?ICS_ucSPI1ByteReceived at 0x53F1
; end of _initBlock_13
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_POWER_SET [10]
0x53F2	0x5F544553 ;?ICS_CMD_RADIO_POWER_SET+0
0x53F6	0x45574F50 ;?ICS_CMD_RADIO_POWER_SET+4
0x53FA	0x0052 ;?ICS_CMD_RADIO_POWER_SET+8
; end of ?ICS_CMD_RADIO_POWER_SET
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_VALUE_ACCEPTED [40]
0x53FC	0x4F43205B ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+0
0x5400	0x4E414D4D ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+4
0x5404	0x205D2044 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+8
0x5408	0x554C4156 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+12
0x540C	0x43412045 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+16
0x5410	0x54504543 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+20
0x5414	0x41204445 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+24
0x5418	0x4120444E ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+28
0x541C	0x494C5050 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+32
0x5420	0x000D4445 ;?ICS_ANS_COMMAND_VALUE_ACCEPTED+36
; end of ?ICS_ANS_COMMAND_VALUE_ACCEPTED
;DriverRF4463PROMain.c,0 :: ?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE [32]
0x5424	0x4F43205B ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+0
0x5428	0x4E414D4D ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+4
0x542C	0x205D2044 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+8
0x5430	0x554C4156 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+12
0x5434	0x554F2045 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+16
0x5438	0x464F2054 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+20
0x543C	0x4E415220 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+24
0x5440	0x000D4547 ;?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE+28
; end of ?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE
;,0 :: _initBlock_17 [18]
; Containing: ?ICS_CMD_RADIO_BAND_SET [9]
;             ?ICS_CMD_RADIO_RATE_SET [9]
0x5444	0x5F544553 ;_initBlock_17+0 : ?ICS_CMD_RADIO_BAND_SET at 0x5444
0x5448	0x444E4142 ;_initBlock_17+4
0x544C	0x54455300 ;_initBlock_17+8 : ?ICS_CMD_RADIO_RATE_SET at 0x544D
0x5450	0x5441525F ;_initBlock_17+12
0x5454	0x0045 ;_initBlock_17+16
; end of _initBlock_17
;DriverRF4463PROMain.c,0 :: ?ICS_CMD_RADIO_CHANNEL_SET [12]
0x5456	0x5F544553 ;?ICS_CMD_RADIO_CHANNEL_SET+0
0x545A	0x4E414843 ;?ICS_CMD_RADIO_CHANNEL_SET+4
0x545E	0x004C454E ;?ICS_CMD_RADIO_CHANNEL_SET+8
; end of ?ICS_CMD_RADIO_CHANNEL_SET
;,0 :: _initBlock_19 [8]
; Containing: ?ICS_ucRF4463FreqChannel [1]
;             ?ICS_CMD_RADIO_BW_SET [7]
0x5462	0x54455301 ;_initBlock_19+0 : ?ICS_ucRF4463FreqChannel at 0x5462 : ?ICS_CMD_RADIO_BW_SET at 0x5463
0x5466	0x0057425F ;_initBlock_19+4
; end of _initBlock_19
;,0 :: _initBlock_20 [10]
; Containing: ?ICS_CMD_RADIO_MODE_SET [9]
;             ?ICS_ucUSARTNull [1]
0x546A	0x5F544553 ;_initBlock_20+0 : ?ICS_CMD_RADIO_MODE_SET at 0x546A
0x546E	0x45444F4D ;_initBlock_20+4
0x5472	0x0000 ;_initBlock_20+8 : ?ICS_ucUSARTNull at 0x5473
; end of _initBlock_20
;,0 :: _initBlock_21 [178]
; Containing: ?ICS_ARG_RADIO_MODE_STBY [5]
;             ?ICS_ANS_COMMAND_MODE_STBY [34]
;             ?ICS_ARG_RADIO_MODE_TX_CONT [8]
;             ?ICS_ANS_COMMAND_MODE_TX_CONT [34]
;             ?ICS_ARG_RADIO_MODE_RX_CONT [8]
;             ?ICS_ANS_COMMAND_MODE_RX_CONT [34]
;             ?ICS_ARG_RADIO_MODE_TX_MASTER [10]
;             ?ICS_ANS_COMMAND_MODE_TX_MASTER [36]
;             ?ICS_ARG_RADIO_MODE_RX_SLAVE [9]
0x5474	0x59425453 ;_initBlock_21+0 : ?ICS_ARG_RADIO_MODE_STBY at 0x5474
0x5478	0x43205B00 ;_initBlock_21+4 : ?ICS_ANS_COMMAND_MODE_STBY at 0x5479
0x547C	0x414D4D4F ;_initBlock_21+8
0x5480	0x5D20444E ;_initBlock_21+12
0x5484	0x444F4D20 ;_initBlock_21+16
0x5488	0x43412045 ;_initBlock_21+20
0x548C	0x45564954 ;_initBlock_21+24
0x5490	0x5453203A ;_initBlock_21+28
0x5494	0x42444E41 ;_initBlock_21+32
0x5498	0x54000D59 ;_initBlock_21+36 : ?ICS_ARG_RADIO_MODE_TX_CONT at 0x549B
0x549C	0x4F435F58 ;_initBlock_21+40
0x54A0	0x5B00544E ;_initBlock_21+44 : ?ICS_ANS_COMMAND_MODE_TX_CONT at 0x54A3
0x54A4	0x4D4F4320 ;_initBlock_21+48
0x54A8	0x444E414D ;_initBlock_21+52
0x54AC	0x4D205D20 ;_initBlock_21+56
0x54B0	0x2045444F ;_initBlock_21+60
0x54B4	0x49544341 ;_initBlock_21+64
0x54B8	0x203A4556 ;_initBlock_21+68
0x54BC	0x43205854 ;_initBlock_21+72
0x54C0	0x0D544E4F ;_initBlock_21+76
0x54C4	0x5F585200 ;_initBlock_21+80 : ?ICS_ARG_RADIO_MODE_RX_CONT at 0x54C5
0x54C8	0x544E4F43 ;_initBlock_21+84
0x54CC	0x43205B00 ;_initBlock_21+88 : ?ICS_ANS_COMMAND_MODE_RX_CONT at 0x54CD
0x54D0	0x414D4D4F ;_initBlock_21+92
0x54D4	0x5D20444E ;_initBlock_21+96
0x54D8	0x444F4D20 ;_initBlock_21+100
0x54DC	0x43412045 ;_initBlock_21+104
0x54E0	0x45564954 ;_initBlock_21+108
0x54E4	0x5852203A ;_initBlock_21+112
0x54E8	0x4E4F4320 ;_initBlock_21+116
0x54EC	0x54000D54 ;_initBlock_21+120 : ?ICS_ARG_RADIO_MODE_TX_MASTER at 0x54EF
0x54F0	0x414D5F58 ;_initBlock_21+124
0x54F4	0x52455453 ;_initBlock_21+128
0x54F8	0x43205B00 ;_initBlock_21+132 : ?ICS_ANS_COMMAND_MODE_TX_MASTER at 0x54F9
0x54FC	0x414D4D4F ;_initBlock_21+136
0x5500	0x5D20444E ;_initBlock_21+140
0x5504	0x444F4D20 ;_initBlock_21+144
0x5508	0x43412045 ;_initBlock_21+148
0x550C	0x45564954 ;_initBlock_21+152
0x5510	0x5854203A ;_initBlock_21+156
0x5514	0x53414D20 ;_initBlock_21+160
0x5518	0x0D524554 ;_initBlock_21+164
0x551C	0x5F585200 ;_initBlock_21+168 : ?ICS_ARG_RADIO_MODE_RX_SLAVE at 0x551D
0x5520	0x56414C53 ;_initBlock_21+172
0x5524	0x0045 ;_initBlock_21+176
; end of _initBlock_21
;,0 :: _initBlock_22 [48]
; Containing: ?ICS_ANS_COMMAND_MODE_RX_SLAVE [35]
;             ?ICS_CMD_RADIO_PACKET_SEND [12]
;             ?ICS_ucRF4463SendMessage [1]
0x5526	0x4F43205B ;_initBlock_22+0 : ?ICS_ANS_COMMAND_MODE_RX_SLAVE at 0x5526
0x552A	0x4E414D4D ;_initBlock_22+4
0x552E	0x205D2044 ;_initBlock_22+8
0x5532	0x45444F4D ;_initBlock_22+12
0x5536	0x54434120 ;_initBlock_22+16
0x553A	0x3A455649 ;_initBlock_22+20
0x553E	0x20585220 ;_initBlock_22+24
0x5542	0x56414C53 ;_initBlock_22+28
0x5546	0x53000D45 ;_initBlock_22+32 : ?ICS_CMD_RADIO_PACKET_SEND at 0x5549
0x554A	0x5F444E45 ;_initBlock_22+36
0x554E	0x4B434150 ;_initBlock_22+40
0x5552	0x00005445 ;_initBlock_22+44 : ?ICS_ucRF4463SendMessage at 0x5555
; end of _initBlock_22
;,0 :: _initBlock_23 [36]
; Containing: ?ICS_ANS_COMMAND_WRONG_MODE [25]
;             ?ICS_CMD_RADIO_GET_STATUS [11]
0x5556	0x4F43205B ;_initBlock_23+0 : ?ICS_ANS_COMMAND_WRONG_MODE at 0x5556
0x555A	0x4E414D4D ;_initBlock_23+4
0x555E	0x205D2044 ;_initBlock_23+8
0x5562	0x4E4F5257 ;_initBlock_23+12
0x5566	0x4F4D2047 ;_initBlock_23+16
0x556A	0x0D214544 ;_initBlock_23+20
0x556E	0x54454700 ;_initBlock_23+24 : ?ICS_CMD_RADIO_GET_STATUS at 0x556F
0x5572	0x4154535F ;_initBlock_23+28
0x5576	0x00535554 ;_initBlock_23+32
; end of _initBlock_23
;,0 :: _initBlock_24 [96]
; Containing: ?ICS_ANS_STATUS_REPORT [37]
;             ?ICS_CMD_RADIO_MATCH_BYTE_1_SET [12]
;             ?ICS_CMD_RADIO_MATCH_BYTE_2_SET [12]
;             ?ICS_CMD_RADIO_MATCH_BYTE_3_SET [12]
;             ?ICS_CMD_RADIO_MATCH_BYTE_4_SET [12]
;             ?ICS_CMD_RADIO_MATCH_MASK_1_SET [11]
0x557A	0x5453205B ;_initBlock_24+0 : ?ICS_ANS_STATUS_REPORT at 0x557A
0x557E	0x53555441 ;_initBlock_24+4
0x5582	0x43205D20 ;_initBlock_24+8
0x5586	0x45525255 ;_initBlock_24+12
0x558A	0x5320544E ;_initBlock_24+16
0x558E	0x55544154 ;_initBlock_24+20
0x5592	0x2D2D2D53 ;_initBlock_24+24
0x5596	0x2D2D2D2D ;_initBlock_24+28
0x559A	0x0D2D2D2D ;_initBlock_24+32
0x559E	0x54455300 ;_initBlock_24+36 : ?ICS_CMD_RADIO_MATCH_BYTE_1_SET at 0x559F
0x55A2	0x54414D5F ;_initBlock_24+40
0x55A6	0x315F4843 ;_initBlock_24+44
0x55AA	0x54455300 ;_initBlock_24+48 : ?ICS_CMD_RADIO_MATCH_BYTE_2_SET at 0x55AB
0x55AE	0x54414D5F ;_initBlock_24+52
0x55B2	0x325F4843 ;_initBlock_24+56
0x55B6	0x54455300 ;_initBlock_24+60 : ?ICS_CMD_RADIO_MATCH_BYTE_3_SET at 0x55B7
0x55BA	0x54414D5F ;_initBlock_24+64
0x55BE	0x335F4843 ;_initBlock_24+68
0x55C2	0x54455300 ;_initBlock_24+72 : ?ICS_CMD_RADIO_MATCH_BYTE_4_SET at 0x55C3
0x55C6	0x54414D5F ;_initBlock_24+76
0x55CA	0x345F4843 ;_initBlock_24+80
0x55CE	0x54455300 ;_initBlock_24+84 : ?ICS_CMD_RADIO_MATCH_MASK_1_SET at 0x55CF
0x55D2	0x53414D5F ;_initBlock_24+88
0x55D6	0x00315F4B ;_initBlock_24+92
; end of _initBlock_24
;,0 :: _initBlock_25 [22]
; Containing: ?ICS_CMD_RADIO_MATCH_MASK_2_SET [11]
;             ?ICS_CMD_RADIO_MATCH_MASK_3_SET [11]
0x55DA	0x5F544553 ;_initBlock_25+0 : ?ICS_CMD_RADIO_MATCH_MASK_2_SET at 0x55DA
0x55DE	0x4B53414D ;_initBlock_25+4
0x55E2	0x5300325F ;_initBlock_25+8 : ?ICS_CMD_RADIO_MATCH_MASK_3_SET at 0x55E5
0x55E6	0x4D5F5445 ;_initBlock_25+12
0x55EA	0x5F4B5341 ;_initBlock_25+16
0x55EE	0x0033 ;_initBlock_25+20
; end of _initBlock_25
;,0 :: _initBlock_26 [4142]
; Containing: ?ICS_CMD_RADIO_MATCH_MASK_4_SET [11]
;             ?ICS_CMD_RADIO_MATCH_UNSET [12]
;             ?ICS_ANS_DEBUG_COMMAND_UNKNOWN [22]
;             ?ICS_ucUSARTActiveBuffer1 [4096]
;             ?ICSDriverRF4463PROMain_ucRF4463IRQ [1]
0x55F0	0x5F544553 ;_initBlock_26+0 : ?ICS_CMD_RADIO_MATCH_MASK_4_SET at 0x55F0
0x55F4	0x4B53414D ;_initBlock_26+4
0x55F8	0x5500345F ;_initBlock_26+8 : ?ICS_CMD_RADIO_MATCH_UNSET at 0x55FB
0x55FC	0x5445534E ;_initBlock_26+12
0x5600	0x54414D5F ;_initBlock_26+16
0x5604	0x5B004843 ;_initBlock_26+20 : ?ICS_ANS_DEBUG_COMMAND_UNKNOWN at 0x5607
0x5608	0x4D4F4320 ;_initBlock_26+24
0x560C	0x444E414D ;_initBlock_26+28
0x5610	0x55205D20 ;_initBlock_26+32
0x5614	0x4F4E4B4E ;_initBlock_26+36
0x5618	0x203A4E57 ;_initBlock_26+40
0x561C	0x00000000 ;_initBlock_26+44 : ?ICS_ucUSARTActiveBuffer1 at 0x561D
0x5620	0x00000000 ;_initBlock_26+48
0x5624	0x00000000 ;_initBlock_26+52
0x5628	0x00000000 ;_initBlock_26+56
0x562C	0x00000000 ;_initBlock_26+60
0x5630	0x00000000 ;_initBlock_26+64
0x5634	0x00000000 ;_initBlock_26+68
0x5638	0x00000000 ;_initBlock_26+72
0x563C	0x00000000 ;_initBlock_26+76
0x5640	0x00000000 ;_initBlock_26+80
0x5644	0x00000000 ;_initBlock_26+84
0x5648	0x00000000 ;_initBlock_26+88
0x564C	0x00000000 ;_initBlock_26+92
0x5650	0x00000000 ;_initBlock_26+96
0x5654	0x00000000 ;_initBlock_26+100
0x5658	0x00000000 ;_initBlock_26+104
0x565C	0x00000000 ;_initBlock_26+108
0x5660	0x00000000 ;_initBlock_26+112
0x5664	0x00000000 ;_initBlock_26+116
0x5668	0x00000000 ;_initBlock_26+120
0x566C	0x00000000 ;_initBlock_26+124
0x5670	0x00000000 ;_initBlock_26+128
0x5674	0x00000000 ;_initBlock_26+132
0x5678	0x00000000 ;_initBlock_26+136
0x567C	0x00000000 ;_initBlock_26+140
0x5680	0x00000000 ;_initBlock_26+144
0x5684	0x00000000 ;_initBlock_26+148
0x5688	0x00000000 ;_initBlock_26+152
0x568C	0x00000000 ;_initBlock_26+156
0x5690	0x00000000 ;_initBlock_26+160
0x5694	0x00000000 ;_initBlock_26+164
0x5698	0x00000000 ;_initBlock_26+168
0x569C	0x00000000 ;_initBlock_26+172
0x56A0	0x00000000 ;_initBlock_26+176
0x56A4	0x00000000 ;_initBlock_26+180
0x56A8	0x00000000 ;_initBlock_26+184
0x56AC	0x00000000 ;_initBlock_26+188
0x56B0	0x00000000 ;_initBlock_26+192
0x56B4	0x00000000 ;_initBlock_26+196
0x56B8	0x00000000 ;_initBlock_26+200
0x56BC	0x00000000 ;_initBlock_26+204
0x56C0	0x00000000 ;_initBlock_26+208
0x56C4	0x00000000 ;_initBlock_26+212
0x56C8	0x00000000 ;_initBlock_26+216
0x56CC	0x00000000 ;_initBlock_26+220
0x56D0	0x00000000 ;_initBlock_26+224
0x56D4	0x00000000 ;_initBlock_26+228
0x56D8	0x00000000 ;_initBlock_26+232
0x56DC	0x00000000 ;_initBlock_26+236
0x56E0	0x00000000 ;_initBlock_26+240
0x56E4	0x00000000 ;_initBlock_26+244
0x56E8	0x00000000 ;_initBlock_26+248
0x56EC	0x00000000 ;_initBlock_26+252
0x56F0	0x00000000 ;_initBlock_26+256
0x56F4	0x00000000 ;_initBlock_26+260
0x56F8	0x00000000 ;_initBlock_26+264
0x56FC	0x00000000 ;_initBlock_26+268
0x5700	0x00000000 ;_initBlock_26+272
0x5704	0x00000000 ;_initBlock_26+276
0x5708	0x00000000 ;_initBlock_26+280
0x570C	0x00000000 ;_initBlock_26+284
0x5710	0x00000000 ;_initBlock_26+288
0x5714	0x00000000 ;_initBlock_26+292
0x5718	0x00000000 ;_initBlock_26+296
0x571C	0x00000000 ;_initBlock_26+300
0x5720	0x00000000 ;_initBlock_26+304
0x5724	0x00000000 ;_initBlock_26+308
0x5728	0x00000000 ;_initBlock_26+312
0x572C	0x00000000 ;_initBlock_26+316
0x5730	0x00000000 ;_initBlock_26+320
0x5734	0x00000000 ;_initBlock_26+324
0x5738	0x00000000 ;_initBlock_26+328
0x573C	0x00000000 ;_initBlock_26+332
0x5740	0x00000000 ;_initBlock_26+336
0x5744	0x00000000 ;_initBlock_26+340
0x5748	0x00000000 ;_initBlock_26+344
0x574C	0x00000000 ;_initBlock_26+348
0x5750	0x00000000 ;_initBlock_26+352
0x5754	0x00000000 ;_initBlock_26+356
0x5758	0x00000000 ;_initBlock_26+360
0x575C	0x00000000 ;_initBlock_26+364
0x5760	0x00000000 ;_initBlock_26+368
0x5764	0x00000000 ;_initBlock_26+372
0x5768	0x00000000 ;_initBlock_26+376
0x576C	0x00000000 ;_initBlock_26+380
0x5770	0x00000000 ;_initBlock_26+384
0x5774	0x00000000 ;_initBlock_26+388
0x5778	0x00000000 ;_initBlock_26+392
0x577C	0x00000000 ;_initBlock_26+396
0x5780	0x00000000 ;_initBlock_26+400
0x5784	0x00000000 ;_initBlock_26+404
0x5788	0x00000000 ;_initBlock_26+408
0x578C	0x00000000 ;_initBlock_26+412
0x5790	0x00000000 ;_initBlock_26+416
0x5794	0x00000000 ;_initBlock_26+420
0x5798	0x00000000 ;_initBlock_26+424
0x579C	0x00000000 ;_initBlock_26+428
0x57A0	0x00000000 ;_initBlock_26+432
0x57A4	0x00000000 ;_initBlock_26+436
0x57A8	0x00000000 ;_initBlock_26+440
0x57AC	0x00000000 ;_initBlock_26+444
0x57B0	0x00000000 ;_initBlock_26+448
0x57B4	0x00000000 ;_initBlock_26+452
0x57B8	0x00000000 ;_initBlock_26+456
0x57BC	0x00000000 ;_initBlock_26+460
0x57C0	0x00000000 ;_initBlock_26+464
0x57C4	0x00000000 ;_initBlock_26+468
0x57C8	0x00000000 ;_initBlock_26+472
0x57CC	0x00000000 ;_initBlock_26+476
0x57D0	0x00000000 ;_initBlock_26+480
0x57D4	0x00000000 ;_initBlock_26+484
0x57D8	0x00000000 ;_initBlock_26+488
0x57DC	0x00000000 ;_initBlock_26+492
0x57E0	0x00000000 ;_initBlock_26+496
0x57E4	0x00000000 ;_initBlock_26+500
0x57E8	0x00000000 ;_initBlock_26+504
0x57EC	0x00000000 ;_initBlock_26+508
0x57F0	0x00000000 ;_initBlock_26+512
0x57F4	0x00000000 ;_initBlock_26+516
0x57F8	0x00000000 ;_initBlock_26+520
0x57FC	0x00000000 ;_initBlock_26+524
0x5800	0x00000000 ;_initBlock_26+528
0x5804	0x00000000 ;_initBlock_26+532
0x5808	0x00000000 ;_initBlock_26+536
0x580C	0x00000000 ;_initBlock_26+540
0x5810	0x00000000 ;_initBlock_26+544
0x5814	0x00000000 ;_initBlock_26+548
0x5818	0x00000000 ;_initBlock_26+552
0x581C	0x00000000 ;_initBlock_26+556
0x5820	0x00000000 ;_initBlock_26+560
0x5824	0x00000000 ;_initBlock_26+564
0x5828	0x00000000 ;_initBlock_26+568
0x582C	0x00000000 ;_initBlock_26+572
0x5830	0x00000000 ;_initBlock_26+576
0x5834	0x00000000 ;_initBlock_26+580
0x5838	0x00000000 ;_initBlock_26+584
0x583C	0x00000000 ;_initBlock_26+588
0x5840	0x00000000 ;_initBlock_26+592
0x5844	0x00000000 ;_initBlock_26+596
0x5848	0x00000000 ;_initBlock_26+600
0x584C	0x00000000 ;_initBlock_26+604
0x5850	0x00000000 ;_initBlock_26+608
0x5854	0x00000000 ;_initBlock_26+612
0x5858	0x00000000 ;_initBlock_26+616
0x585C	0x00000000 ;_initBlock_26+620
0x5860	0x00000000 ;_initBlock_26+624
0x5864	0x00000000 ;_initBlock_26+628
0x5868	0x00000000 ;_initBlock_26+632
0x586C	0x00000000 ;_initBlock_26+636
0x5870	0x00000000 ;_initBlock_26+640
0x5874	0x00000000 ;_initBlock_26+644
0x5878	0x00000000 ;_initBlock_26+648
0x587C	0x00000000 ;_initBlock_26+652
0x5880	0x00000000 ;_initBlock_26+656
0x5884	0x00000000 ;_initBlock_26+660
0x5888	0x00000000 ;_initBlock_26+664
0x588C	0x00000000 ;_initBlock_26+668
0x5890	0x00000000 ;_initBlock_26+672
0x5894	0x00000000 ;_initBlock_26+676
0x5898	0x00000000 ;_initBlock_26+680
0x589C	0x00000000 ;_initBlock_26+684
0x58A0	0x00000000 ;_initBlock_26+688
0x58A4	0x00000000 ;_initBlock_26+692
0x58A8	0x00000000 ;_initBlock_26+696
0x58AC	0x00000000 ;_initBlock_26+700
0x58B0	0x00000000 ;_initBlock_26+704
0x58B4	0x00000000 ;_initBlock_26+708
0x58B8	0x00000000 ;_initBlock_26+712
0x58BC	0x00000000 ;_initBlock_26+716
0x58C0	0x00000000 ;_initBlock_26+720
0x58C4	0x00000000 ;_initBlock_26+724
0x58C8	0x00000000 ;_initBlock_26+728
0x58CC	0x00000000 ;_initBlock_26+732
0x58D0	0x00000000 ;_initBlock_26+736
0x58D4	0x00000000 ;_initBlock_26+740
0x58D8	0x00000000 ;_initBlock_26+744
0x58DC	0x00000000 ;_initBlock_26+748
0x58E0	0x00000000 ;_initBlock_26+752
0x58E4	0x00000000 ;_initBlock_26+756
0x58E8	0x00000000 ;_initBlock_26+760
0x58EC	0x00000000 ;_initBlock_26+764
0x58F0	0x00000000 ;_initBlock_26+768
0x58F4	0x00000000 ;_initBlock_26+772
0x58F8	0x00000000 ;_initBlock_26+776
0x58FC	0x00000000 ;_initBlock_26+780
0x5900	0x00000000 ;_initBlock_26+784
0x5904	0x00000000 ;_initBlock_26+788
0x5908	0x00000000 ;_initBlock_26+792
0x590C	0x00000000 ;_initBlock_26+796
0x5910	0x00000000 ;_initBlock_26+800
0x5914	0x00000000 ;_initBlock_26+804
0x5918	0x00000000 ;_initBlock_26+808
0x591C	0x00000000 ;_initBlock_26+812
0x5920	0x00000000 ;_initBlock_26+816
0x5924	0x00000000 ;_initBlock_26+820
0x5928	0x00000000 ;_initBlock_26+824
0x592C	0x00000000 ;_initBlock_26+828
0x5930	0x00000000 ;_initBlock_26+832
0x5934	0x00000000 ;_initBlock_26+836
0x5938	0x00000000 ;_initBlock_26+840
0x593C	0x00000000 ;_initBlock_26+844
0x5940	0x00000000 ;_initBlock_26+848
0x5944	0x00000000 ;_initBlock_26+852
0x5948	0x00000000 ;_initBlock_26+856
0x594C	0x00000000 ;_initBlock_26+860
0x5950	0x00000000 ;_initBlock_26+864
0x5954	0x00000000 ;_initBlock_26+868
0x5958	0x00000000 ;_initBlock_26+872
0x595C	0x00000000 ;_initBlock_26+876
0x5960	0x00000000 ;_initBlock_26+880
0x5964	0x00000000 ;_initBlock_26+884
0x5968	0x00000000 ;_initBlock_26+888
0x596C	0x00000000 ;_initBlock_26+892
0x5970	0x00000000 ;_initBlock_26+896
0x5974	0x00000000 ;_initBlock_26+900
0x5978	0x00000000 ;_initBlock_26+904
0x597C	0x00000000 ;_initBlock_26+908
0x5980	0x00000000 ;_initBlock_26+912
0x5984	0x00000000 ;_initBlock_26+916
0x5988	0x00000000 ;_initBlock_26+920
0x598C	0x00000000 ;_initBlock_26+924
0x5990	0x00000000 ;_initBlock_26+928
0x5994	0x00000000 ;_initBlock_26+932
0x5998	0x00000000 ;_initBlock_26+936
0x599C	0x00000000 ;_initBlock_26+940
0x59A0	0x00000000 ;_initBlock_26+944
0x59A4	0x00000000 ;_initBlock_26+948
0x59A8	0x00000000 ;_initBlock_26+952
0x59AC	0x00000000 ;_initBlock_26+956
0x59B0	0x00000000 ;_initBlock_26+960
0x59B4	0x00000000 ;_initBlock_26+964
0x59B8	0x00000000 ;_initBlock_26+968
0x59BC	0x00000000 ;_initBlock_26+972
0x59C0	0x00000000 ;_initBlock_26+976
0x59C4	0x00000000 ;_initBlock_26+980
0x59C8	0x00000000 ;_initBlock_26+984
0x59CC	0x00000000 ;_initBlock_26+988
0x59D0	0x00000000 ;_initBlock_26+992
0x59D4	0x00000000 ;_initBlock_26+996
0x59D8	0x00000000 ;_initBlock_26+1000
0x59DC	0x00000000 ;_initBlock_26+1004
0x59E0	0x00000000 ;_initBlock_26+1008
0x59E4	0x00000000 ;_initBlock_26+1012
0x59E8	0x00000000 ;_initBlock_26+1016
0x59EC	0x00000000 ;_initBlock_26+1020
0x59F0	0x00000000 ;_initBlock_26+1024
0x59F4	0x00000000 ;_initBlock_26+1028
0x59F8	0x00000000 ;_initBlock_26+1032
0x59FC	0x00000000 ;_initBlock_26+1036
0x5A00	0x00000000 ;_initBlock_26+1040
0x5A04	0x00000000 ;_initBlock_26+1044
0x5A08	0x00000000 ;_initBlock_26+1048
0x5A0C	0x00000000 ;_initBlock_26+1052
0x5A10	0x00000000 ;_initBlock_26+1056
0x5A14	0x00000000 ;_initBlock_26+1060
0x5A18	0x00000000 ;_initBlock_26+1064
0x5A1C	0x00000000 ;_initBlock_26+1068
0x5A20	0x00000000 ;_initBlock_26+1072
0x5A24	0x00000000 ;_initBlock_26+1076
0x5A28	0x00000000 ;_initBlock_26+1080
0x5A2C	0x00000000 ;_initBlock_26+1084
0x5A30	0x00000000 ;_initBlock_26+1088
0x5A34	0x00000000 ;_initBlock_26+1092
0x5A38	0x00000000 ;_initBlock_26+1096
0x5A3C	0x00000000 ;_initBlock_26+1100
0x5A40	0x00000000 ;_initBlock_26+1104
0x5A44	0x00000000 ;_initBlock_26+1108
0x5A48	0x00000000 ;_initBlock_26+1112
0x5A4C	0x00000000 ;_initBlock_26+1116
0x5A50	0x00000000 ;_initBlock_26+1120
0x5A54	0x00000000 ;_initBlock_26+1124
0x5A58	0x00000000 ;_initBlock_26+1128
0x5A5C	0x00000000 ;_initBlock_26+1132
0x5A60	0x00000000 ;_initBlock_26+1136
0x5A64	0x00000000 ;_initBlock_26+1140
0x5A68	0x00000000 ;_initBlock_26+1144
0x5A6C	0x00000000 ;_initBlock_26+1148
0x5A70	0x00000000 ;_initBlock_26+1152
0x5A74	0x00000000 ;_initBlock_26+1156
0x5A78	0x00000000 ;_initBlock_26+1160
0x5A7C	0x00000000 ;_initBlock_26+1164
0x5A80	0x00000000 ;_initBlock_26+1168
0x5A84	0x00000000 ;_initBlock_26+1172
0x5A88	0x00000000 ;_initBlock_26+1176
0x5A8C	0x00000000 ;_initBlock_26+1180
0x5A90	0x00000000 ;_initBlock_26+1184
0x5A94	0x00000000 ;_initBlock_26+1188
0x5A98	0x00000000 ;_initBlock_26+1192
0x5A9C	0x00000000 ;_initBlock_26+1196
0x5AA0	0x00000000 ;_initBlock_26+1200
0x5AA4	0x00000000 ;_initBlock_26+1204
0x5AA8	0x00000000 ;_initBlock_26+1208
0x5AAC	0x00000000 ;_initBlock_26+1212
0x5AB0	0x00000000 ;_initBlock_26+1216
0x5AB4	0x00000000 ;_initBlock_26+1220
0x5AB8	0x00000000 ;_initBlock_26+1224
0x5ABC	0x00000000 ;_initBlock_26+1228
0x5AC0	0x00000000 ;_initBlock_26+1232
0x5AC4	0x00000000 ;_initBlock_26+1236
0x5AC8	0x00000000 ;_initBlock_26+1240
0x5ACC	0x00000000 ;_initBlock_26+1244
0x5AD0	0x00000000 ;_initBlock_26+1248
0x5AD4	0x00000000 ;_initBlock_26+1252
0x5AD8	0x00000000 ;_initBlock_26+1256
0x5ADC	0x00000000 ;_initBlock_26+1260
0x5AE0	0x00000000 ;_initBlock_26+1264
0x5AE4	0x00000000 ;_initBlock_26+1268
0x5AE8	0x00000000 ;_initBlock_26+1272
0x5AEC	0x00000000 ;_initBlock_26+1276
0x5AF0	0x00000000 ;_initBlock_26+1280
0x5AF4	0x00000000 ;_initBlock_26+1284
0x5AF8	0x00000000 ;_initBlock_26+1288
0x5AFC	0x00000000 ;_initBlock_26+1292
0x5B00	0x00000000 ;_initBlock_26+1296
0x5B04	0x00000000 ;_initBlock_26+1300
0x5B08	0x00000000 ;_initBlock_26+1304
0x5B0C	0x00000000 ;_initBlock_26+1308
0x5B10	0x00000000 ;_initBlock_26+1312
0x5B14	0x00000000 ;_initBlock_26+1316
0x5B18	0x00000000 ;_initBlock_26+1320
0x5B1C	0x00000000 ;_initBlock_26+1324
0x5B20	0x00000000 ;_initBlock_26+1328
0x5B24	0x00000000 ;_initBlock_26+1332
0x5B28	0x00000000 ;_initBlock_26+1336
0x5B2C	0x00000000 ;_initBlock_26+1340
0x5B30	0x00000000 ;_initBlock_26+1344
0x5B34	0x00000000 ;_initBlock_26+1348
0x5B38	0x00000000 ;_initBlock_26+1352
0x5B3C	0x00000000 ;_initBlock_26+1356
0x5B40	0x00000000 ;_initBlock_26+1360
0x5B44	0x00000000 ;_initBlock_26+1364
0x5B48	0x00000000 ;_initBlock_26+1368
0x5B4C	0x00000000 ;_initBlock_26+1372
0x5B50	0x00000000 ;_initBlock_26+1376
0x5B54	0x00000000 ;_initBlock_26+1380
0x5B58	0x00000000 ;_initBlock_26+1384
0x5B5C	0x00000000 ;_initBlock_26+1388
0x5B60	0x00000000 ;_initBlock_26+1392
0x5B64	0x00000000 ;_initBlock_26+1396
0x5B68	0x00000000 ;_initBlock_26+1400
0x5B6C	0x00000000 ;_initBlock_26+1404
0x5B70	0x00000000 ;_initBlock_26+1408
0x5B74	0x00000000 ;_initBlock_26+1412
0x5B78	0x00000000 ;_initBlock_26+1416
0x5B7C	0x00000000 ;_initBlock_26+1420
0x5B80	0x00000000 ;_initBlock_26+1424
0x5B84	0x00000000 ;_initBlock_26+1428
0x5B88	0x00000000 ;_initBlock_26+1432
0x5B8C	0x00000000 ;_initBlock_26+1436
0x5B90	0x00000000 ;_initBlock_26+1440
0x5B94	0x00000000 ;_initBlock_26+1444
0x5B98	0x00000000 ;_initBlock_26+1448
0x5B9C	0x00000000 ;_initBlock_26+1452
0x5BA0	0x00000000 ;_initBlock_26+1456
0x5BA4	0x00000000 ;_initBlock_26+1460
0x5BA8	0x00000000 ;_initBlock_26+1464
0x5BAC	0x00000000 ;_initBlock_26+1468
0x5BB0	0x00000000 ;_initBlock_26+1472
0x5BB4	0x00000000 ;_initBlock_26+1476
0x5BB8	0x00000000 ;_initBlock_26+1480
0x5BBC	0x00000000 ;_initBlock_26+1484
0x5BC0	0x00000000 ;_initBlock_26+1488
0x5BC4	0x00000000 ;_initBlock_26+1492
0x5BC8	0x00000000 ;_initBlock_26+1496
0x5BCC	0x00000000 ;_initBlock_26+1500
0x5BD0	0x00000000 ;_initBlock_26+1504
0x5BD4	0x00000000 ;_initBlock_26+1508
0x5BD8	0x00000000 ;_initBlock_26+1512
0x5BDC	0x00000000 ;_initBlock_26+1516
0x5BE0	0x00000000 ;_initBlock_26+1520
0x5BE4	0x00000000 ;_initBlock_26+1524
0x5BE8	0x00000000 ;_initBlock_26+1528
0x5BEC	0x00000000 ;_initBlock_26+1532
0x5BF0	0x00000000 ;_initBlock_26+1536
0x5BF4	0x00000000 ;_initBlock_26+1540
0x5BF8	0x00000000 ;_initBlock_26+1544
0x5BFC	0x00000000 ;_initBlock_26+1548
0x5C00	0x00000000 ;_initBlock_26+1552
0x5C04	0x00000000 ;_initBlock_26+1556
0x5C08	0x00000000 ;_initBlock_26+1560
0x5C0C	0x00000000 ;_initBlock_26+1564
0x5C10	0x00000000 ;_initBlock_26+1568
0x5C14	0x00000000 ;_initBlock_26+1572
0x5C18	0x00000000 ;_initBlock_26+1576
0x5C1C	0x00000000 ;_initBlock_26+1580
0x5C20	0x00000000 ;_initBlock_26+1584
0x5C24	0x00000000 ;_initBlock_26+1588
0x5C28	0x00000000 ;_initBlock_26+1592
0x5C2C	0x00000000 ;_initBlock_26+1596
0x5C30	0x00000000 ;_initBlock_26+1600
0x5C34	0x00000000 ;_initBlock_26+1604
0x5C38	0x00000000 ;_initBlock_26+1608
0x5C3C	0x00000000 ;_initBlock_26+1612
0x5C40	0x00000000 ;_initBlock_26+1616
0x5C44	0x00000000 ;_initBlock_26+1620
0x5C48	0x00000000 ;_initBlock_26+1624
0x5C4C	0x00000000 ;_initBlock_26+1628
0x5C50	0x00000000 ;_initBlock_26+1632
0x5C54	0x00000000 ;_initBlock_26+1636
0x5C58	0x00000000 ;_initBlock_26+1640
0x5C5C	0x00000000 ;_initBlock_26+1644
0x5C60	0x00000000 ;_initBlock_26+1648
0x5C64	0x00000000 ;_initBlock_26+1652
0x5C68	0x00000000 ;_initBlock_26+1656
0x5C6C	0x00000000 ;_initBlock_26+1660
0x5C70	0x00000000 ;_initBlock_26+1664
0x5C74	0x00000000 ;_initBlock_26+1668
0x5C78	0x00000000 ;_initBlock_26+1672
0x5C7C	0x00000000 ;_initBlock_26+1676
0x5C80	0x00000000 ;_initBlock_26+1680
0x5C84	0x00000000 ;_initBlock_26+1684
0x5C88	0x00000000 ;_initBlock_26+1688
0x5C8C	0x00000000 ;_initBlock_26+1692
0x5C90	0x00000000 ;_initBlock_26+1696
0x5C94	0x00000000 ;_initBlock_26+1700
0x5C98	0x00000000 ;_initBlock_26+1704
0x5C9C	0x00000000 ;_initBlock_26+1708
0x5CA0	0x00000000 ;_initBlock_26+1712
0x5CA4	0x00000000 ;_initBlock_26+1716
0x5CA8	0x00000000 ;_initBlock_26+1720
0x5CAC	0x00000000 ;_initBlock_26+1724
0x5CB0	0x00000000 ;_initBlock_26+1728
0x5CB4	0x00000000 ;_initBlock_26+1732
0x5CB8	0x00000000 ;_initBlock_26+1736
0x5CBC	0x00000000 ;_initBlock_26+1740
0x5CC0	0x00000000 ;_initBlock_26+1744
0x5CC4	0x00000000 ;_initBlock_26+1748
0x5CC8	0x00000000 ;_initBlock_26+1752
0x5CCC	0x00000000 ;_initBlock_26+1756
0x5CD0	0x00000000 ;_initBlock_26+1760
0x5CD4	0x00000000 ;_initBlock_26+1764
0x5CD8	0x00000000 ;_initBlock_26+1768
0x5CDC	0x00000000 ;_initBlock_26+1772
0x5CE0	0x00000000 ;_initBlock_26+1776
0x5CE4	0x00000000 ;_initBlock_26+1780
0x5CE8	0x00000000 ;_initBlock_26+1784
0x5CEC	0x00000000 ;_initBlock_26+1788
0x5CF0	0x00000000 ;_initBlock_26+1792
0x5CF4	0x00000000 ;_initBlock_26+1796
0x5CF8	0x00000000 ;_initBlock_26+1800
0x5CFC	0x00000000 ;_initBlock_26+1804
0x5D00	0x00000000 ;_initBlock_26+1808
0x5D04	0x00000000 ;_initBlock_26+1812
0x5D08	0x00000000 ;_initBlock_26+1816
0x5D0C	0x00000000 ;_initBlock_26+1820
0x5D10	0x00000000 ;_initBlock_26+1824
0x5D14	0x00000000 ;_initBlock_26+1828
0x5D18	0x00000000 ;_initBlock_26+1832
0x5D1C	0x00000000 ;_initBlock_26+1836
0x5D20	0x00000000 ;_initBlock_26+1840
0x5D24	0x00000000 ;_initBlock_26+1844
0x5D28	0x00000000 ;_initBlock_26+1848
0x5D2C	0x00000000 ;_initBlock_26+1852
0x5D30	0x00000000 ;_initBlock_26+1856
0x5D34	0x00000000 ;_initBlock_26+1860
0x5D38	0x00000000 ;_initBlock_26+1864
0x5D3C	0x00000000 ;_initBlock_26+1868
0x5D40	0x00000000 ;_initBlock_26+1872
0x5D44	0x00000000 ;_initBlock_26+1876
0x5D48	0x00000000 ;_initBlock_26+1880
0x5D4C	0x00000000 ;_initBlock_26+1884
0x5D50	0x00000000 ;_initBlock_26+1888
0x5D54	0x00000000 ;_initBlock_26+1892
0x5D58	0x00000000 ;_initBlock_26+1896
0x5D5C	0x00000000 ;_initBlock_26+1900
0x5D60	0x00000000 ;_initBlock_26+1904
0x5D64	0x00000000 ;_initBlock_26+1908
0x5D68	0x00000000 ;_initBlock_26+1912
0x5D6C	0x00000000 ;_initBlock_26+1916
0x5D70	0x00000000 ;_initBlock_26+1920
0x5D74	0x00000000 ;_initBlock_26+1924
0x5D78	0x00000000 ;_initBlock_26+1928
0x5D7C	0x00000000 ;_initBlock_26+1932
0x5D80	0x00000000 ;_initBlock_26+1936
0x5D84	0x00000000 ;_initBlock_26+1940
0x5D88	0x00000000 ;_initBlock_26+1944
0x5D8C	0x00000000 ;_initBlock_26+1948
0x5D90	0x00000000 ;_initBlock_26+1952
0x5D94	0x00000000 ;_initBlock_26+1956
0x5D98	0x00000000 ;_initBlock_26+1960
0x5D9C	0x00000000 ;_initBlock_26+1964
0x5DA0	0x00000000 ;_initBlock_26+1968
0x5DA4	0x00000000 ;_initBlock_26+1972
0x5DA8	0x00000000 ;_initBlock_26+1976
0x5DAC	0x00000000 ;_initBlock_26+1980
0x5DB0	0x00000000 ;_initBlock_26+1984
0x5DB4	0x00000000 ;_initBlock_26+1988
0x5DB8	0x00000000 ;_initBlock_26+1992
0x5DBC	0x00000000 ;_initBlock_26+1996
0x5DC0	0x00000000 ;_initBlock_26+2000
0x5DC4	0x00000000 ;_initBlock_26+2004
0x5DC8	0x00000000 ;_initBlock_26+2008
0x5DCC	0x00000000 ;_initBlock_26+2012
0x5DD0	0x00000000 ;_initBlock_26+2016
0x5DD4	0x00000000 ;_initBlock_26+2020
0x5DD8	0x00000000 ;_initBlock_26+2024
0x5DDC	0x00000000 ;_initBlock_26+2028
0x5DE0	0x00000000 ;_initBlock_26+2032
0x5DE4	0x00000000 ;_initBlock_26+2036
0x5DE8	0x00000000 ;_initBlock_26+2040
0x5DEC	0x00000000 ;_initBlock_26+2044
0x5DF0	0x00000000 ;_initBlock_26+2048
0x5DF4	0x00000000 ;_initBlock_26+2052
0x5DF8	0x00000000 ;_initBlock_26+2056
0x5DFC	0x00000000 ;_initBlock_26+2060
0x5E00	0x00000000 ;_initBlock_26+2064
0x5E04	0x00000000 ;_initBlock_26+2068
0x5E08	0x00000000 ;_initBlock_26+2072
0x5E0C	0x00000000 ;_initBlock_26+2076
0x5E10	0x00000000 ;_initBlock_26+2080
0x5E14	0x00000000 ;_initBlock_26+2084
0x5E18	0x00000000 ;_initBlock_26+2088
0x5E1C	0x00000000 ;_initBlock_26+2092
0x5E20	0x00000000 ;_initBlock_26+2096
0x5E24	0x00000000 ;_initBlock_26+2100
0x5E28	0x00000000 ;_initBlock_26+2104
0x5E2C	0x00000000 ;_initBlock_26+2108
0x5E30	0x00000000 ;_initBlock_26+2112
0x5E34	0x00000000 ;_initBlock_26+2116
0x5E38	0x00000000 ;_initBlock_26+2120
0x5E3C	0x00000000 ;_initBlock_26+2124
0x5E40	0x00000000 ;_initBlock_26+2128
0x5E44	0x00000000 ;_initBlock_26+2132
0x5E48	0x00000000 ;_initBlock_26+2136
0x5E4C	0x00000000 ;_initBlock_26+2140
0x5E50	0x00000000 ;_initBlock_26+2144
0x5E54	0x00000000 ;_initBlock_26+2148
0x5E58	0x00000000 ;_initBlock_26+2152
0x5E5C	0x00000000 ;_initBlock_26+2156
0x5E60	0x00000000 ;_initBlock_26+2160
0x5E64	0x00000000 ;_initBlock_26+2164
0x5E68	0x00000000 ;_initBlock_26+2168
0x5E6C	0x00000000 ;_initBlock_26+2172
0x5E70	0x00000000 ;_initBlock_26+2176
0x5E74	0x00000000 ;_initBlock_26+2180
0x5E78	0x00000000 ;_initBlock_26+2184
0x5E7C	0x00000000 ;_initBlock_26+2188
0x5E80	0x00000000 ;_initBlock_26+2192
0x5E84	0x00000000 ;_initBlock_26+2196
0x5E88	0x00000000 ;_initBlock_26+2200
0x5E8C	0x00000000 ;_initBlock_26+2204
0x5E90	0x00000000 ;_initBlock_26+2208
0x5E94	0x00000000 ;_initBlock_26+2212
0x5E98	0x00000000 ;_initBlock_26+2216
0x5E9C	0x00000000 ;_initBlock_26+2220
0x5EA0	0x00000000 ;_initBlock_26+2224
0x5EA4	0x00000000 ;_initBlock_26+2228
0x5EA8	0x00000000 ;_initBlock_26+2232
0x5EAC	0x00000000 ;_initBlock_26+2236
0x5EB0	0x00000000 ;_initBlock_26+2240
0x5EB4	0x00000000 ;_initBlock_26+2244
0x5EB8	0x00000000 ;_initBlock_26+2248
0x5EBC	0x00000000 ;_initBlock_26+2252
0x5EC0	0x00000000 ;_initBlock_26+2256
0x5EC4	0x00000000 ;_initBlock_26+2260
0x5EC8	0x00000000 ;_initBlock_26+2264
0x5ECC	0x00000000 ;_initBlock_26+2268
0x5ED0	0x00000000 ;_initBlock_26+2272
0x5ED4	0x00000000 ;_initBlock_26+2276
0x5ED8	0x00000000 ;_initBlock_26+2280
0x5EDC	0x00000000 ;_initBlock_26+2284
0x5EE0	0x00000000 ;_initBlock_26+2288
0x5EE4	0x00000000 ;_initBlock_26+2292
0x5EE8	0x00000000 ;_initBlock_26+2296
0x5EEC	0x00000000 ;_initBlock_26+2300
0x5EF0	0x00000000 ;_initBlock_26+2304
0x5EF4	0x00000000 ;_initBlock_26+2308
0x5EF8	0x00000000 ;_initBlock_26+2312
0x5EFC	0x00000000 ;_initBlock_26+2316
0x5F00	0x00000000 ;_initBlock_26+2320
0x5F04	0x00000000 ;_initBlock_26+2324
0x5F08	0x00000000 ;_initBlock_26+2328
0x5F0C	0x00000000 ;_initBlock_26+2332
0x5F10	0x00000000 ;_initBlock_26+2336
0x5F14	0x00000000 ;_initBlock_26+2340
0x5F18	0x00000000 ;_initBlock_26+2344
0x5F1C	0x00000000 ;_initBlock_26+2348
0x5F20	0x00000000 ;_initBlock_26+2352
0x5F24	0x00000000 ;_initBlock_26+2356
0x5F28	0x00000000 ;_initBlock_26+2360
0x5F2C	0x00000000 ;_initBlock_26+2364
0x5F30	0x00000000 ;_initBlock_26+2368
0x5F34	0x00000000 ;_initBlock_26+2372
0x5F38	0x00000000 ;_initBlock_26+2376
0x5F3C	0x00000000 ;_initBlock_26+2380
0x5F40	0x00000000 ;_initBlock_26+2384
0x5F44	0x00000000 ;_initBlock_26+2388
0x5F48	0x00000000 ;_initBlock_26+2392
0x5F4C	0x00000000 ;_initBlock_26+2396
0x5F50	0x00000000 ;_initBlock_26+2400
0x5F54	0x00000000 ;_initBlock_26+2404
0x5F58	0x00000000 ;_initBlock_26+2408
0x5F5C	0x00000000 ;_initBlock_26+2412
0x5F60	0x00000000 ;_initBlock_26+2416
0x5F64	0x00000000 ;_initBlock_26+2420
0x5F68	0x00000000 ;_initBlock_26+2424
0x5F6C	0x00000000 ;_initBlock_26+2428
0x5F70	0x00000000 ;_initBlock_26+2432
0x5F74	0x00000000 ;_initBlock_26+2436
0x5F78	0x00000000 ;_initBlock_26+2440
0x5F7C	0x00000000 ;_initBlock_26+2444
0x5F80	0x00000000 ;_initBlock_26+2448
0x5F84	0x00000000 ;_initBlock_26+2452
0x5F88	0x00000000 ;_initBlock_26+2456
0x5F8C	0x00000000 ;_initBlock_26+2460
0x5F90	0x00000000 ;_initBlock_26+2464
0x5F94	0x00000000 ;_initBlock_26+2468
0x5F98	0x00000000 ;_initBlock_26+2472
0x5F9C	0x00000000 ;_initBlock_26+2476
0x5FA0	0x00000000 ;_initBlock_26+2480
0x5FA4	0x00000000 ;_initBlock_26+2484
0x5FA8	0x00000000 ;_initBlock_26+2488
0x5FAC	0x00000000 ;_initBlock_26+2492
0x5FB0	0x00000000 ;_initBlock_26+2496
0x5FB4	0x00000000 ;_initBlock_26+2500
0x5FB8	0x00000000 ;_initBlock_26+2504
0x5FBC	0x00000000 ;_initBlock_26+2508
0x5FC0	0x00000000 ;_initBlock_26+2512
0x5FC4	0x00000000 ;_initBlock_26+2516
0x5FC8	0x00000000 ;_initBlock_26+2520
0x5FCC	0x00000000 ;_initBlock_26+2524
0x5FD0	0x00000000 ;_initBlock_26+2528
0x5FD4	0x00000000 ;_initBlock_26+2532
0x5FD8	0x00000000 ;_initBlock_26+2536
0x5FDC	0x00000000 ;_initBlock_26+2540
0x5FE0	0x00000000 ;_initBlock_26+2544
0x5FE4	0x00000000 ;_initBlock_26+2548
0x5FE8	0x00000000 ;_initBlock_26+2552
0x5FEC	0x00000000 ;_initBlock_26+2556
0x5FF0	0x00000000 ;_initBlock_26+2560
0x5FF4	0x00000000 ;_initBlock_26+2564
0x5FF8	0x00000000 ;_initBlock_26+2568
0x5FFC	0x00000000 ;_initBlock_26+2572
0x6000	0x00000000 ;_initBlock_26+2576
0x6004	0x00000000 ;_initBlock_26+2580
0x6008	0x00000000 ;_initBlock_26+2584
0x600C	0x00000000 ;_initBlock_26+2588
0x6010	0x00000000 ;_initBlock_26+2592
0x6014	0x00000000 ;_initBlock_26+2596
0x6018	0x00000000 ;_initBlock_26+2600
0x601C	0x00000000 ;_initBlock_26+2604
0x6020	0x00000000 ;_initBlock_26+2608
0x6024	0x00000000 ;_initBlock_26+2612
0x6028	0x00000000 ;_initBlock_26+2616
0x602C	0x00000000 ;_initBlock_26+2620
0x6030	0x00000000 ;_initBlock_26+2624
0x6034	0x00000000 ;_initBlock_26+2628
0x6038	0x00000000 ;_initBlock_26+2632
0x603C	0x00000000 ;_initBlock_26+2636
0x6040	0x00000000 ;_initBlock_26+2640
0x6044	0x00000000 ;_initBlock_26+2644
0x6048	0x00000000 ;_initBlock_26+2648
0x604C	0x00000000 ;_initBlock_26+2652
0x6050	0x00000000 ;_initBlock_26+2656
0x6054	0x00000000 ;_initBlock_26+2660
0x6058	0x00000000 ;_initBlock_26+2664
0x605C	0x00000000 ;_initBlock_26+2668
0x6060	0x00000000 ;_initBlock_26+2672
0x6064	0x00000000 ;_initBlock_26+2676
0x6068	0x00000000 ;_initBlock_26+2680
0x606C	0x00000000 ;_initBlock_26+2684
0x6070	0x00000000 ;_initBlock_26+2688
0x6074	0x00000000 ;_initBlock_26+2692
0x6078	0x00000000 ;_initBlock_26+2696
0x607C	0x00000000 ;_initBlock_26+2700
0x6080	0x00000000 ;_initBlock_26+2704
0x6084	0x00000000 ;_initBlock_26+2708
0x6088	0x00000000 ;_initBlock_26+2712
0x608C	0x00000000 ;_initBlock_26+2716
0x6090	0x00000000 ;_initBlock_26+2720
0x6094	0x00000000 ;_initBlock_26+2724
0x6098	0x00000000 ;_initBlock_26+2728
0x609C	0x00000000 ;_initBlock_26+2732
0x60A0	0x00000000 ;_initBlock_26+2736
0x60A4	0x00000000 ;_initBlock_26+2740
0x60A8	0x00000000 ;_initBlock_26+2744
0x60AC	0x00000000 ;_initBlock_26+2748
0x60B0	0x00000000 ;_initBlock_26+2752
0x60B4	0x00000000 ;_initBlock_26+2756
0x60B8	0x00000000 ;_initBlock_26+2760
0x60BC	0x00000000 ;_initBlock_26+2764
0x60C0	0x00000000 ;_initBlock_26+2768
0x60C4	0x00000000 ;_initBlock_26+2772
0x60C8	0x00000000 ;_initBlock_26+2776
0x60CC	0x00000000 ;_initBlock_26+2780
0x60D0	0x00000000 ;_initBlock_26+2784
0x60D4	0x00000000 ;_initBlock_26+2788
0x60D8	0x00000000 ;_initBlock_26+2792
0x60DC	0x00000000 ;_initBlock_26+2796
0x60E0	0x00000000 ;_initBlock_26+2800
0x60E4	0x00000000 ;_initBlock_26+2804
0x60E8	0x00000000 ;_initBlock_26+2808
0x60EC	0x00000000 ;_initBlock_26+2812
0x60F0	0x00000000 ;_initBlock_26+2816
0x60F4	0x00000000 ;_initBlock_26+2820
0x60F8	0x00000000 ;_initBlock_26+2824
0x60FC	0x00000000 ;_initBlock_26+2828
0x6100	0x00000000 ;_initBlock_26+2832
0x6104	0x00000000 ;_initBlock_26+2836
0x6108	0x00000000 ;_initBlock_26+2840
0x610C	0x00000000 ;_initBlock_26+2844
0x6110	0x00000000 ;_initBlock_26+2848
0x6114	0x00000000 ;_initBlock_26+2852
0x6118	0x00000000 ;_initBlock_26+2856
0x611C	0x00000000 ;_initBlock_26+2860
0x6120	0x00000000 ;_initBlock_26+2864
0x6124	0x00000000 ;_initBlock_26+2868
0x6128	0x00000000 ;_initBlock_26+2872
0x612C	0x00000000 ;_initBlock_26+2876
0x6130	0x00000000 ;_initBlock_26+2880
0x6134	0x00000000 ;_initBlock_26+2884
0x6138	0x00000000 ;_initBlock_26+2888
0x613C	0x00000000 ;_initBlock_26+2892
0x6140	0x00000000 ;_initBlock_26+2896
0x6144	0x00000000 ;_initBlock_26+2900
0x6148	0x00000000 ;_initBlock_26+2904
0x614C	0x00000000 ;_initBlock_26+2908
0x6150	0x00000000 ;_initBlock_26+2912
0x6154	0x00000000 ;_initBlock_26+2916
0x6158	0x00000000 ;_initBlock_26+2920
0x615C	0x00000000 ;_initBlock_26+2924
0x6160	0x00000000 ;_initBlock_26+2928
0x6164	0x00000000 ;_initBlock_26+2932
0x6168	0x00000000 ;_initBlock_26+2936
0x616C	0x00000000 ;_initBlock_26+2940
0x6170	0x00000000 ;_initBlock_26+2944
0x6174	0x00000000 ;_initBlock_26+2948
0x6178	0x00000000 ;_initBlock_26+2952
0x617C	0x00000000 ;_initBlock_26+2956
0x6180	0x00000000 ;_initBlock_26+2960
0x6184	0x00000000 ;_initBlock_26+2964
0x6188	0x00000000 ;_initBlock_26+2968
0x618C	0x00000000 ;_initBlock_26+2972
0x6190	0x00000000 ;_initBlock_26+2976
0x6194	0x00000000 ;_initBlock_26+2980
0x6198	0x00000000 ;_initBlock_26+2984
0x619C	0x00000000 ;_initBlock_26+2988
0x61A0	0x00000000 ;_initBlock_26+2992
0x61A4	0x00000000 ;_initBlock_26+2996
0x61A8	0x00000000 ;_initBlock_26+3000
0x61AC	0x00000000 ;_initBlock_26+3004
0x61B0	0x00000000 ;_initBlock_26+3008
0x61B4	0x00000000 ;_initBlock_26+3012
0x61B8	0x00000000 ;_initBlock_26+3016
0x61BC	0x00000000 ;_initBlock_26+3020
0x61C0	0x00000000 ;_initBlock_26+3024
0x61C4	0x00000000 ;_initBlock_26+3028
0x61C8	0x00000000 ;_initBlock_26+3032
0x61CC	0x00000000 ;_initBlock_26+3036
0x61D0	0x00000000 ;_initBlock_26+3040
0x61D4	0x00000000 ;_initBlock_26+3044
0x61D8	0x00000000 ;_initBlock_26+3048
0x61DC	0x00000000 ;_initBlock_26+3052
0x61E0	0x00000000 ;_initBlock_26+3056
0x61E4	0x00000000 ;_initBlock_26+3060
0x61E8	0x00000000 ;_initBlock_26+3064
0x61EC	0x00000000 ;_initBlock_26+3068
0x61F0	0x00000000 ;_initBlock_26+3072
0x61F4	0x00000000 ;_initBlock_26+3076
0x61F8	0x00000000 ;_initBlock_26+3080
0x61FC	0x00000000 ;_initBlock_26+3084
0x6200	0x00000000 ;_initBlock_26+3088
0x6204	0x00000000 ;_initBlock_26+3092
0x6208	0x00000000 ;_initBlock_26+3096
0x620C	0x00000000 ;_initBlock_26+3100
0x6210	0x00000000 ;_initBlock_26+3104
0x6214	0x00000000 ;_initBlock_26+3108
0x6218	0x00000000 ;_initBlock_26+3112
0x621C	0x00000000 ;_initBlock_26+3116
0x6220	0x00000000 ;_initBlock_26+3120
0x6224	0x00000000 ;_initBlock_26+3124
0x6228	0x00000000 ;_initBlock_26+3128
0x622C	0x00000000 ;_initBlock_26+3132
0x6230	0x00000000 ;_initBlock_26+3136
0x6234	0x00000000 ;_initBlock_26+3140
0x6238	0x00000000 ;_initBlock_26+3144
0x623C	0x00000000 ;_initBlock_26+3148
0x6240	0x00000000 ;_initBlock_26+3152
0x6244	0x00000000 ;_initBlock_26+3156
0x6248	0x00000000 ;_initBlock_26+3160
0x624C	0x00000000 ;_initBlock_26+3164
0x6250	0x00000000 ;_initBlock_26+3168
0x6254	0x00000000 ;_initBlock_26+3172
0x6258	0x00000000 ;_initBlock_26+3176
0x625C	0x00000000 ;_initBlock_26+3180
0x6260	0x00000000 ;_initBlock_26+3184
0x6264	0x00000000 ;_initBlock_26+3188
0x6268	0x00000000 ;_initBlock_26+3192
0x626C	0x00000000 ;_initBlock_26+3196
0x6270	0x00000000 ;_initBlock_26+3200
0x6274	0x00000000 ;_initBlock_26+3204
0x6278	0x00000000 ;_initBlock_26+3208
0x627C	0x00000000 ;_initBlock_26+3212
0x6280	0x00000000 ;_initBlock_26+3216
0x6284	0x00000000 ;_initBlock_26+3220
0x6288	0x00000000 ;_initBlock_26+3224
0x628C	0x00000000 ;_initBlock_26+3228
0x6290	0x00000000 ;_initBlock_26+3232
0x6294	0x00000000 ;_initBlock_26+3236
0x6298	0x00000000 ;_initBlock_26+3240
0x629C	0x00000000 ;_initBlock_26+3244
0x62A0	0x00000000 ;_initBlock_26+3248
0x62A4	0x00000000 ;_initBlock_26+3252
0x62A8	0x00000000 ;_initBlock_26+3256
0x62AC	0x00000000 ;_initBlock_26+3260
0x62B0	0x00000000 ;_initBlock_26+3264
0x62B4	0x00000000 ;_initBlock_26+3268
0x62B8	0x00000000 ;_initBlock_26+3272
0x62BC	0x00000000 ;_initBlock_26+3276
0x62C0	0x00000000 ;_initBlock_26+3280
0x62C4	0x00000000 ;_initBlock_26+3284
0x62C8	0x00000000 ;_initBlock_26+3288
0x62CC	0x00000000 ;_initBlock_26+3292
0x62D0	0x00000000 ;_initBlock_26+3296
0x62D4	0x00000000 ;_initBlock_26+3300
0x62D8	0x00000000 ;_initBlock_26+3304
0x62DC	0x00000000 ;_initBlock_26+3308
0x62E0	0x00000000 ;_initBlock_26+3312
0x62E4	0x00000000 ;_initBlock_26+3316
0x62E8	0x00000000 ;_initBlock_26+3320
0x62EC	0x00000000 ;_initBlock_26+3324
0x62F0	0x00000000 ;_initBlock_26+3328
0x62F4	0x00000000 ;_initBlock_26+3332
0x62F8	0x00000000 ;_initBlock_26+3336
0x62FC	0x00000000 ;_initBlock_26+3340
0x6300	0x00000000 ;_initBlock_26+3344
0x6304	0x00000000 ;_initBlock_26+3348
0x6308	0x00000000 ;_initBlock_26+3352
0x630C	0x00000000 ;_initBlock_26+3356
0x6310	0x00000000 ;_initBlock_26+3360
0x6314	0x00000000 ;_initBlock_26+3364
0x6318	0x00000000 ;_initBlock_26+3368
0x631C	0x00000000 ;_initBlock_26+3372
0x6320	0x00000000 ;_initBlock_26+3376
0x6324	0x00000000 ;_initBlock_26+3380
0x6328	0x00000000 ;_initBlock_26+3384
0x632C	0x00000000 ;_initBlock_26+3388
0x6330	0x00000000 ;_initBlock_26+3392
0x6334	0x00000000 ;_initBlock_26+3396
0x6338	0x00000000 ;_initBlock_26+3400
0x633C	0x00000000 ;_initBlock_26+3404
0x6340	0x00000000 ;_initBlock_26+3408
0x6344	0x00000000 ;_initBlock_26+3412
0x6348	0x00000000 ;_initBlock_26+3416
0x634C	0x00000000 ;_initBlock_26+3420
0x6350	0x00000000 ;_initBlock_26+3424
0x6354	0x00000000 ;_initBlock_26+3428
0x6358	0x00000000 ;_initBlock_26+3432
0x635C	0x00000000 ;_initBlock_26+3436
0x6360	0x00000000 ;_initBlock_26+3440
0x6364	0x00000000 ;_initBlock_26+3444
0x6368	0x00000000 ;_initBlock_26+3448
0x636C	0x00000000 ;_initBlock_26+3452
0x6370	0x00000000 ;_initBlock_26+3456
0x6374	0x00000000 ;_initBlock_26+3460
0x6378	0x00000000 ;_initBlock_26+3464
0x637C	0x00000000 ;_initBlock_26+3468
0x6380	0x00000000 ;_initBlock_26+3472
0x6384	0x00000000 ;_initBlock_26+3476
0x6388	0x00000000 ;_initBlock_26+3480
0x638C	0x00000000 ;_initBlock_26+3484
0x6390	0x00000000 ;_initBlock_26+3488
0x6394	0x00000000 ;_initBlock_26+3492
0x6398	0x00000000 ;_initBlock_26+3496
0x639C	0x00000000 ;_initBlock_26+3500
0x63A0	0x00000000 ;_initBlock_26+3504
0x63A4	0x00000000 ;_initBlock_26+3508
0x63A8	0x00000000 ;_initBlock_26+3512
0x63AC	0x00000000 ;_initBlock_26+3516
0x63B0	0x00000000 ;_initBlock_26+3520
0x63B4	0x00000000 ;_initBlock_26+3524
0x63B8	0x00000000 ;_initBlock_26+3528
0x63BC	0x00000000 ;_initBlock_26+3532
0x63C0	0x00000000 ;_initBlock_26+3536
0x63C4	0x00000000 ;_initBlock_26+3540
0x63C8	0x00000000 ;_initBlock_26+3544
0x63CC	0x00000000 ;_initBlock_26+3548
0x63D0	0x00000000 ;_initBlock_26+3552
0x63D4	0x00000000 ;_initBlock_26+3556
0x63D8	0x00000000 ;_initBlock_26+3560
0x63DC	0x00000000 ;_initBlock_26+3564
0x63E0	0x00000000 ;_initBlock_26+3568
0x63E4	0x00000000 ;_initBlock_26+3572
0x63E8	0x00000000 ;_initBlock_26+3576
0x63EC	0x00000000 ;_initBlock_26+3580
0x63F0	0x00000000 ;_initBlock_26+3584
0x63F4	0x00000000 ;_initBlock_26+3588
0x63F8	0x00000000 ;_initBlock_26+3592
0x63FC	0x00000000 ;_initBlock_26+3596
0x6400	0x00000000 ;_initBlock_26+3600
0x6404	0x00000000 ;_initBlock_26+3604
0x6408	0x00000000 ;_initBlock_26+3608
0x640C	0x00000000 ;_initBlock_26+3612
0x6410	0x00000000 ;_initBlock_26+3616
0x6414	0x00000000 ;_initBlock_26+3620
0x6418	0x00000000 ;_initBlock_26+3624
0x641C	0x00000000 ;_initBlock_26+3628
0x6420	0x00000000 ;_initBlock_26+3632
0x6424	0x00000000 ;_initBlock_26+3636
0x6428	0x00000000 ;_initBlock_26+3640
0x642C	0x00000000 ;_initBlock_26+3644
0x6430	0x00000000 ;_initBlock_26+3648
0x6434	0x00000000 ;_initBlock_26+3652
0x6438	0x00000000 ;_initBlock_26+3656
0x643C	0x00000000 ;_initBlock_26+3660
0x6440	0x00000000 ;_initBlock_26+3664
0x6444	0x00000000 ;_initBlock_26+3668
0x6448	0x00000000 ;_initBlock_26+3672
0x644C	0x00000000 ;_initBlock_26+3676
0x6450	0x00000000 ;_initBlock_26+3680
0x6454	0x00000000 ;_initBlock_26+3684
0x6458	0x00000000 ;_initBlock_26+3688
0x645C	0x00000000 ;_initBlock_26+3692
0x6460	0x00000000 ;_initBlock_26+3696
0x6464	0x00000000 ;_initBlock_26+3700
0x6468	0x00000000 ;_initBlock_26+3704
0x646C	0x00000000 ;_initBlock_26+3708
0x6470	0x00000000 ;_initBlock_26+3712
0x6474	0x00000000 ;_initBlock_26+3716
0x6478	0x00000000 ;_initBlock_26+3720
0x647C	0x00000000 ;_initBlock_26+3724
0x6480	0x00000000 ;_initBlock_26+3728
0x6484	0x00000000 ;_initBlock_26+3732
0x6488	0x00000000 ;_initBlock_26+3736
0x648C	0x00000000 ;_initBlock_26+3740
0x6490	0x00000000 ;_initBlock_26+3744
0x6494	0x00000000 ;_initBlock_26+3748
0x6498	0x00000000 ;_initBlock_26+3752
0x649C	0x00000000 ;_initBlock_26+3756
0x64A0	0x00000000 ;_initBlock_26+3760
0x64A4	0x00000000 ;_initBlock_26+3764
0x64A8	0x00000000 ;_initBlock_26+3768
0x64AC	0x00000000 ;_initBlock_26+3772
0x64B0	0x00000000 ;_initBlock_26+3776
0x64B4	0x00000000 ;_initBlock_26+3780
0x64B8	0x00000000 ;_initBlock_26+3784
0x64BC	0x00000000 ;_initBlock_26+3788
0x64C0	0x00000000 ;_initBlock_26+3792
0x64C4	0x00000000 ;_initBlock_26+3796
0x64C8	0x00000000 ;_initBlock_26+3800
0x64CC	0x00000000 ;_initBlock_26+3804
0x64D0	0x00000000 ;_initBlock_26+3808
0x64D4	0x00000000 ;_initBlock_26+3812
0x64D8	0x00000000 ;_initBlock_26+3816
0x64DC	0x00000000 ;_initBlock_26+3820
0x64E0	0x00000000 ;_initBlock_26+3824
0x64E4	0x00000000 ;_initBlock_26+3828
0x64E8	0x00000000 ;_initBlock_26+3832
0x64EC	0x00000000 ;_initBlock_26+3836
0x64F0	0x00000000 ;_initBlock_26+3840
0x64F4	0x00000000 ;_initBlock_26+3844
0x64F8	0x00000000 ;_initBlock_26+3848
0x64FC	0x00000000 ;_initBlock_26+3852
0x6500	0x00000000 ;_initBlock_26+3856
0x6504	0x00000000 ;_initBlock_26+3860
0x6508	0x00000000 ;_initBlock_26+3864
0x650C	0x00000000 ;_initBlock_26+3868
0x6510	0x00000000 ;_initBlock_26+3872
0x6514	0x00000000 ;_initBlock_26+3876
0x6518	0x00000000 ;_initBlock_26+3880
0x651C	0x00000000 ;_initBlock_26+3884
0x6520	0x00000000 ;_initBlock_26+3888
0x6524	0x00000000 ;_initBlock_26+3892
0x6528	0x00000000 ;_initBlock_26+3896
0x652C	0x00000000 ;_initBlock_26+3900
0x6530	0x00000000 ;_initBlock_26+3904
0x6534	0x00000000 ;_initBlock_26+3908
0x6538	0x00000000 ;_initBlock_26+3912
0x653C	0x00000000 ;_initBlock_26+3916
0x6540	0x00000000 ;_initBlock_26+3920
0x6544	0x00000000 ;_initBlock_26+3924
0x6548	0x00000000 ;_initBlock_26+3928
0x654C	0x00000000 ;_initBlock_26+3932
0x6550	0x00000000 ;_initBlock_26+3936
0x6554	0x00000000 ;_initBlock_26+3940
0x6558	0x00000000 ;_initBlock_26+3944
0x655C	0x00000000 ;_initBlock_26+3948
0x6560	0x00000000 ;_initBlock_26+3952
0x6564	0x00000000 ;_initBlock_26+3956
0x6568	0x00000000 ;_initBlock_26+3960
0x656C	0x00000000 ;_initBlock_26+3964
0x6570	0x00000000 ;_initBlock_26+3968
0x6574	0x00000000 ;_initBlock_26+3972
0x6578	0x00000000 ;_initBlock_26+3976
0x657C	0x00000000 ;_initBlock_26+3980
0x6580	0x00000000 ;_initBlock_26+3984
0x6584	0x00000000 ;_initBlock_26+3988
0x6588	0x00000000 ;_initBlock_26+3992
0x658C	0x00000000 ;_initBlock_26+3996
0x6590	0x00000000 ;_initBlock_26+4000
0x6594	0x00000000 ;_initBlock_26+4004
0x6598	0x00000000 ;_initBlock_26+4008
0x659C	0x00000000 ;_initBlock_26+4012
0x65A0	0x00000000 ;_initBlock_26+4016
0x65A4	0x00000000 ;_initBlock_26+4020
0x65A8	0x00000000 ;_initBlock_26+4024
0x65AC	0x00000000 ;_initBlock_26+4028
0x65B0	0x00000000 ;_initBlock_26+4032
0x65B4	0x00000000 ;_initBlock_26+4036
0x65B8	0x00000000 ;_initBlock_26+4040
0x65BC	0x00000000 ;_initBlock_26+4044
0x65C0	0x00000000 ;_initBlock_26+4048
0x65C4	0x00000000 ;_initBlock_26+4052
0x65C8	0x00000000 ;_initBlock_26+4056
0x65CC	0x00000000 ;_initBlock_26+4060
0x65D0	0x00000000 ;_initBlock_26+4064
0x65D4	0x00000000 ;_initBlock_26+4068
0x65D8	0x00000000 ;_initBlock_26+4072
0x65DC	0x00000000 ;_initBlock_26+4076
0x65E0	0x00000000 ;_initBlock_26+4080
0x65E4	0x00000000 ;_initBlock_26+4084
0x65E8	0x00000000 ;_initBlock_26+4088
0x65EC	0x00000000 ;_initBlock_26+4092
0x65F0	0x00000000 ;_initBlock_26+4096
0x65F4	0x00000000 ;_initBlock_26+4100
0x65F8	0x00000000 ;_initBlock_26+4104
0x65FC	0x00000000 ;_initBlock_26+4108
0x6600	0x00000000 ;_initBlock_26+4112
0x6604	0x00000000 ;_initBlock_26+4116
0x6608	0x00000000 ;_initBlock_26+4120
0x660C	0x00000000 ;_initBlock_26+4124
0x6610	0x00000000 ;_initBlock_26+4128
0x6614	0x00000000 ;_initBlock_26+4132
0x6618	0x00000000 ;_initBlock_26+4136
0x661C	0x0000 ;_initBlock_26+4140 : ?ICSDriverRF4463PROMain_ucRF4463IRQ at 0x661D
; end of _initBlock_26
;DriverRF4463PROMain.c,0 :: ?ICS_ulUSARTActiveBuffer1BytesReceived [4]
0x6620	0x00000000 ;?ICS_ulUSARTActiveBuffer1BytesReceived+0
; end of ?ICS_ulUSARTActiveBuffer1BytesReceived
;DriverRF4463PROMain.c,0 :: ?ICS_ucUSART1RXBuffer [4096]
0x6624	0x00000000 ;?ICS_ucUSART1RXBuffer+0
0x6628	0x00000000 ;?ICS_ucUSART1RXBuffer+4
0x662C	0x00000000 ;?ICS_ucUSART1RXBuffer+8
0x6630	0x00000000 ;?ICS_ucUSART1RXBuffer+12
0x6634	0x00000000 ;?ICS_ucUSART1RXBuffer+16
0x6638	0x00000000 ;?ICS_ucUSART1RXBuffer+20
0x663C	0x00000000 ;?ICS_ucUSART1RXBuffer+24
0x6640	0x00000000 ;?ICS_ucUSART1RXBuffer+28
0x6644	0x00000000 ;?ICS_ucUSART1RXBuffer+32
0x6648	0x00000000 ;?ICS_ucUSART1RXBuffer+36
0x664C	0x00000000 ;?ICS_ucUSART1RXBuffer+40
0x6650	0x00000000 ;?ICS_ucUSART1RXBuffer+44
0x6654	0x00000000 ;?ICS_ucUSART1RXBuffer+48
0x6658	0x00000000 ;?ICS_ucUSART1RXBuffer+52
0x665C	0x00000000 ;?ICS_ucUSART1RXBuffer+56
0x6660	0x00000000 ;?ICS_ucUSART1RXBuffer+60
0x6664	0x00000000 ;?ICS_ucUSART1RXBuffer+64
0x6668	0x00000000 ;?ICS_ucUSART1RXBuffer+68
0x666C	0x00000000 ;?ICS_ucUSART1RXBuffer+72
0x6670	0x00000000 ;?ICS_ucUSART1RXBuffer+76
0x6674	0x00000000 ;?ICS_ucUSART1RXBuffer+80
0x6678	0x00000000 ;?ICS_ucUSART1RXBuffer+84
0x667C	0x00000000 ;?ICS_ucUSART1RXBuffer+88
0x6680	0x00000000 ;?ICS_ucUSART1RXBuffer+92
0x6684	0x00000000 ;?ICS_ucUSART1RXBuffer+96
0x6688	0x00000000 ;?ICS_ucUSART1RXBuffer+100
0x668C	0x00000000 ;?ICS_ucUSART1RXBuffer+104
0x6690	0x00000000 ;?ICS_ucUSART1RXBuffer+108
0x6694	0x00000000 ;?ICS_ucUSART1RXBuffer+112
0x6698	0x00000000 ;?ICS_ucUSART1RXBuffer+116
0x669C	0x00000000 ;?ICS_ucUSART1RXBuffer+120
0x66A0	0x00000000 ;?ICS_ucUSART1RXBuffer+124
0x66A4	0x00000000 ;?ICS_ucUSART1RXBuffer+128
0x66A8	0x00000000 ;?ICS_ucUSART1RXBuffer+132
0x66AC	0x00000000 ;?ICS_ucUSART1RXBuffer+136
0x66B0	0x00000000 ;?ICS_ucUSART1RXBuffer+140
0x66B4	0x00000000 ;?ICS_ucUSART1RXBuffer+144
0x66B8	0x00000000 ;?ICS_ucUSART1RXBuffer+148
0x66BC	0x00000000 ;?ICS_ucUSART1RXBuffer+152
0x66C0	0x00000000 ;?ICS_ucUSART1RXBuffer+156
0x66C4	0x00000000 ;?ICS_ucUSART1RXBuffer+160
0x66C8	0x00000000 ;?ICS_ucUSART1RXBuffer+164
0x66CC	0x00000000 ;?ICS_ucUSART1RXBuffer+168
0x66D0	0x00000000 ;?ICS_ucUSART1RXBuffer+172
0x66D4	0x00000000 ;?ICS_ucUSART1RXBuffer+176
0x66D8	0x00000000 ;?ICS_ucUSART1RXBuffer+180
0x66DC	0x00000000 ;?ICS_ucUSART1RXBuffer+184
0x66E0	0x00000000 ;?ICS_ucUSART1RXBuffer+188
0x66E4	0x00000000 ;?ICS_ucUSART1RXBuffer+192
0x66E8	0x00000000 ;?ICS_ucUSART1RXBuffer+196
0x66EC	0x00000000 ;?ICS_ucUSART1RXBuffer+200
0x66F0	0x00000000 ;?ICS_ucUSART1RXBuffer+204
0x66F4	0x00000000 ;?ICS_ucUSART1RXBuffer+208
0x66F8	0x00000000 ;?ICS_ucUSART1RXBuffer+212
0x66FC	0x00000000 ;?ICS_ucUSART1RXBuffer+216
0x6700	0x00000000 ;?ICS_ucUSART1RXBuffer+220
0x6704	0x00000000 ;?ICS_ucUSART1RXBuffer+224
0x6708	0x00000000 ;?ICS_ucUSART1RXBuffer+228
0x670C	0x00000000 ;?ICS_ucUSART1RXBuffer+232
0x6710	0x00000000 ;?ICS_ucUSART1RXBuffer+236
0x6714	0x00000000 ;?ICS_ucUSART1RXBuffer+240
0x6718	0x00000000 ;?ICS_ucUSART1RXBuffer+244
0x671C	0x00000000 ;?ICS_ucUSART1RXBuffer+248
0x6720	0x00000000 ;?ICS_ucUSART1RXBuffer+252
0x6724	0x00000000 ;?ICS_ucUSART1RXBuffer+256
0x6728	0x00000000 ;?ICS_ucUSART1RXBuffer+260
0x672C	0x00000000 ;?ICS_ucUSART1RXBuffer+264
0x6730	0x00000000 ;?ICS_ucUSART1RXBuffer+268
0x6734	0x00000000 ;?ICS_ucUSART1RXBuffer+272
0x6738	0x00000000 ;?ICS_ucUSART1RXBuffer+276
0x673C	0x00000000 ;?ICS_ucUSART1RXBuffer+280
0x6740	0x00000000 ;?ICS_ucUSART1RXBuffer+284
0x6744	0x00000000 ;?ICS_ucUSART1RXBuffer+288
0x6748	0x00000000 ;?ICS_ucUSART1RXBuffer+292
0x674C	0x00000000 ;?ICS_ucUSART1RXBuffer+296
0x6750	0x00000000 ;?ICS_ucUSART1RXBuffer+300
0x6754	0x00000000 ;?ICS_ucUSART1RXBuffer+304
0x6758	0x00000000 ;?ICS_ucUSART1RXBuffer+308
0x675C	0x00000000 ;?ICS_ucUSART1RXBuffer+312
0x6760	0x00000000 ;?ICS_ucUSART1RXBuffer+316
0x6764	0x00000000 ;?ICS_ucUSART1RXBuffer+320
0x6768	0x00000000 ;?ICS_ucUSART1RXBuffer+324
0x676C	0x00000000 ;?ICS_ucUSART1RXBuffer+328
0x6770	0x00000000 ;?ICS_ucUSART1RXBuffer+332
0x6774	0x00000000 ;?ICS_ucUSART1RXBuffer+336
0x6778	0x00000000 ;?ICS_ucUSART1RXBuffer+340
0x677C	0x00000000 ;?ICS_ucUSART1RXBuffer+344
0x6780	0x00000000 ;?ICS_ucUSART1RXBuffer+348
0x6784	0x00000000 ;?ICS_ucUSART1RXBuffer+352
0x6788	0x00000000 ;?ICS_ucUSART1RXBuffer+356
0x678C	0x00000000 ;?ICS_ucUSART1RXBuffer+360
0x6790	0x00000000 ;?ICS_ucUSART1RXBuffer+364
0x6794	0x00000000 ;?ICS_ucUSART1RXBuffer+368
0x6798	0x00000000 ;?ICS_ucUSART1RXBuffer+372
0x679C	0x00000000 ;?ICS_ucUSART1RXBuffer+376
0x67A0	0x00000000 ;?ICS_ucUSART1RXBuffer+380
0x67A4	0x00000000 ;?ICS_ucUSART1RXBuffer+384
0x67A8	0x00000000 ;?ICS_ucUSART1RXBuffer+388
0x67AC	0x00000000 ;?ICS_ucUSART1RXBuffer+392
0x67B0	0x00000000 ;?ICS_ucUSART1RXBuffer+396
0x67B4	0x00000000 ;?ICS_ucUSART1RXBuffer+400
0x67B8	0x00000000 ;?ICS_ucUSART1RXBuffer+404
0x67BC	0x00000000 ;?ICS_ucUSART1RXBuffer+408
0x67C0	0x00000000 ;?ICS_ucUSART1RXBuffer+412
0x67C4	0x00000000 ;?ICS_ucUSART1RXBuffer+416
0x67C8	0x00000000 ;?ICS_ucUSART1RXBuffer+420
0x67CC	0x00000000 ;?ICS_ucUSART1RXBuffer+424
0x67D0	0x00000000 ;?ICS_ucUSART1RXBuffer+428
0x67D4	0x00000000 ;?ICS_ucUSART1RXBuffer+432
0x67D8	0x00000000 ;?ICS_ucUSART1RXBuffer+436
0x67DC	0x00000000 ;?ICS_ucUSART1RXBuffer+440
0x67E0	0x00000000 ;?ICS_ucUSART1RXBuffer+444
0x67E4	0x00000000 ;?ICS_ucUSART1RXBuffer+448
0x67E8	0x00000000 ;?ICS_ucUSART1RXBuffer+452
0x67EC	0x00000000 ;?ICS_ucUSART1RXBuffer+456
0x67F0	0x00000000 ;?ICS_ucUSART1RXBuffer+460
0x67F4	0x00000000 ;?ICS_ucUSART1RXBuffer+464
0x67F8	0x00000000 ;?ICS_ucUSART1RXBuffer+468
0x67FC	0x00000000 ;?ICS_ucUSART1RXBuffer+472
0x6800	0x00000000 ;?ICS_ucUSART1RXBuffer+476
0x6804	0x00000000 ;?ICS_ucUSART1RXBuffer+480
0x6808	0x00000000 ;?ICS_ucUSART1RXBuffer+484
0x680C	0x00000000 ;?ICS_ucUSART1RXBuffer+488
0x6810	0x00000000 ;?ICS_ucUSART1RXBuffer+492
0x6814	0x00000000 ;?ICS_ucUSART1RXBuffer+496
0x6818	0x00000000 ;?ICS_ucUSART1RXBuffer+500
0x681C	0x00000000 ;?ICS_ucUSART1RXBuffer+504
0x6820	0x00000000 ;?ICS_ucUSART1RXBuffer+508
0x6824	0x00000000 ;?ICS_ucUSART1RXBuffer+512
0x6828	0x00000000 ;?ICS_ucUSART1RXBuffer+516
0x682C	0x00000000 ;?ICS_ucUSART1RXBuffer+520
0x6830	0x00000000 ;?ICS_ucUSART1RXBuffer+524
0x6834	0x00000000 ;?ICS_ucUSART1RXBuffer+528
0x6838	0x00000000 ;?ICS_ucUSART1RXBuffer+532
0x683C	0x00000000 ;?ICS_ucUSART1RXBuffer+536
0x6840	0x00000000 ;?ICS_ucUSART1RXBuffer+540
0x6844	0x00000000 ;?ICS_ucUSART1RXBuffer+544
0x6848	0x00000000 ;?ICS_ucUSART1RXBuffer+548
0x684C	0x00000000 ;?ICS_ucUSART1RXBuffer+552
0x6850	0x00000000 ;?ICS_ucUSART1RXBuffer+556
0x6854	0x00000000 ;?ICS_ucUSART1RXBuffer+560
0x6858	0x00000000 ;?ICS_ucUSART1RXBuffer+564
0x685C	0x00000000 ;?ICS_ucUSART1RXBuffer+568
0x6860	0x00000000 ;?ICS_ucUSART1RXBuffer+572
0x6864	0x00000000 ;?ICS_ucUSART1RXBuffer+576
0x6868	0x00000000 ;?ICS_ucUSART1RXBuffer+580
0x686C	0x00000000 ;?ICS_ucUSART1RXBuffer+584
0x6870	0x00000000 ;?ICS_ucUSART1RXBuffer+588
0x6874	0x00000000 ;?ICS_ucUSART1RXBuffer+592
0x6878	0x00000000 ;?ICS_ucUSART1RXBuffer+596
0x687C	0x00000000 ;?ICS_ucUSART1RXBuffer+600
0x6880	0x00000000 ;?ICS_ucUSART1RXBuffer+604
0x6884	0x00000000 ;?ICS_ucUSART1RXBuffer+608
0x6888	0x00000000 ;?ICS_ucUSART1RXBuffer+612
0x688C	0x00000000 ;?ICS_ucUSART1RXBuffer+616
0x6890	0x00000000 ;?ICS_ucUSART1RXBuffer+620
0x6894	0x00000000 ;?ICS_ucUSART1RXBuffer+624
0x6898	0x00000000 ;?ICS_ucUSART1RXBuffer+628
0x689C	0x00000000 ;?ICS_ucUSART1RXBuffer+632
0x68A0	0x00000000 ;?ICS_ucUSART1RXBuffer+636
0x68A4	0x00000000 ;?ICS_ucUSART1RXBuffer+640
0x68A8	0x00000000 ;?ICS_ucUSART1RXBuffer+644
0x68AC	0x00000000 ;?ICS_ucUSART1RXBuffer+648
0x68B0	0x00000000 ;?ICS_ucUSART1RXBuffer+652
0x68B4	0x00000000 ;?ICS_ucUSART1RXBuffer+656
0x68B8	0x00000000 ;?ICS_ucUSART1RXBuffer+660
0x68BC	0x00000000 ;?ICS_ucUSART1RXBuffer+664
0x68C0	0x00000000 ;?ICS_ucUSART1RXBuffer+668
0x68C4	0x00000000 ;?ICS_ucUSART1RXBuffer+672
0x68C8	0x00000000 ;?ICS_ucUSART1RXBuffer+676
0x68CC	0x00000000 ;?ICS_ucUSART1RXBuffer+680
0x68D0	0x00000000 ;?ICS_ucUSART1RXBuffer+684
0x68D4	0x00000000 ;?ICS_ucUSART1RXBuffer+688
0x68D8	0x00000000 ;?ICS_ucUSART1RXBuffer+692
0x68DC	0x00000000 ;?ICS_ucUSART1RXBuffer+696
0x68E0	0x00000000 ;?ICS_ucUSART1RXBuffer+700
0x68E4	0x00000000 ;?ICS_ucUSART1RXBuffer+704
0x68E8	0x00000000 ;?ICS_ucUSART1RXBuffer+708
0x68EC	0x00000000 ;?ICS_ucUSART1RXBuffer+712
0x68F0	0x00000000 ;?ICS_ucUSART1RXBuffer+716
0x68F4	0x00000000 ;?ICS_ucUSART1RXBuffer+720
0x68F8	0x00000000 ;?ICS_ucUSART1RXBuffer+724
0x68FC	0x00000000 ;?ICS_ucUSART1RXBuffer+728
0x6900	0x00000000 ;?ICS_ucUSART1RXBuffer+732
0x6904	0x00000000 ;?ICS_ucUSART1RXBuffer+736
0x6908	0x00000000 ;?ICS_ucUSART1RXBuffer+740
0x690C	0x00000000 ;?ICS_ucUSART1RXBuffer+744
0x6910	0x00000000 ;?ICS_ucUSART1RXBuffer+748
0x6914	0x00000000 ;?ICS_ucUSART1RXBuffer+752
0x6918	0x00000000 ;?ICS_ucUSART1RXBuffer+756
0x691C	0x00000000 ;?ICS_ucUSART1RXBuffer+760
0x6920	0x00000000 ;?ICS_ucUSART1RXBuffer+764
0x6924	0x00000000 ;?ICS_ucUSART1RXBuffer+768
0x6928	0x00000000 ;?ICS_ucUSART1RXBuffer+772
0x692C	0x00000000 ;?ICS_ucUSART1RXBuffer+776
0x6930	0x00000000 ;?ICS_ucUSART1RXBuffer+780
0x6934	0x00000000 ;?ICS_ucUSART1RXBuffer+784
0x6938	0x00000000 ;?ICS_ucUSART1RXBuffer+788
0x693C	0x00000000 ;?ICS_ucUSART1RXBuffer+792
0x6940	0x00000000 ;?ICS_ucUSART1RXBuffer+796
0x6944	0x00000000 ;?ICS_ucUSART1RXBuffer+800
0x6948	0x00000000 ;?ICS_ucUSART1RXBuffer+804
0x694C	0x00000000 ;?ICS_ucUSART1RXBuffer+808
0x6950	0x00000000 ;?ICS_ucUSART1RXBuffer+812
0x6954	0x00000000 ;?ICS_ucUSART1RXBuffer+816
0x6958	0x00000000 ;?ICS_ucUSART1RXBuffer+820
0x695C	0x00000000 ;?ICS_ucUSART1RXBuffer+824
0x6960	0x00000000 ;?ICS_ucUSART1RXBuffer+828
0x6964	0x00000000 ;?ICS_ucUSART1RXBuffer+832
0x6968	0x00000000 ;?ICS_ucUSART1RXBuffer+836
0x696C	0x00000000 ;?ICS_ucUSART1RXBuffer+840
0x6970	0x00000000 ;?ICS_ucUSART1RXBuffer+844
0x6974	0x00000000 ;?ICS_ucUSART1RXBuffer+848
0x6978	0x00000000 ;?ICS_ucUSART1RXBuffer+852
0x697C	0x00000000 ;?ICS_ucUSART1RXBuffer+856
0x6980	0x00000000 ;?ICS_ucUSART1RXBuffer+860
0x6984	0x00000000 ;?ICS_ucUSART1RXBuffer+864
0x6988	0x00000000 ;?ICS_ucUSART1RXBuffer+868
0x698C	0x00000000 ;?ICS_ucUSART1RXBuffer+872
0x6990	0x00000000 ;?ICS_ucUSART1RXBuffer+876
0x6994	0x00000000 ;?ICS_ucUSART1RXBuffer+880
0x6998	0x00000000 ;?ICS_ucUSART1RXBuffer+884
0x699C	0x00000000 ;?ICS_ucUSART1RXBuffer+888
0x69A0	0x00000000 ;?ICS_ucUSART1RXBuffer+892
0x69A4	0x00000000 ;?ICS_ucUSART1RXBuffer+896
0x69A8	0x00000000 ;?ICS_ucUSART1RXBuffer+900
0x69AC	0x00000000 ;?ICS_ucUSART1RXBuffer+904
0x69B0	0x00000000 ;?ICS_ucUSART1RXBuffer+908
0x69B4	0x00000000 ;?ICS_ucUSART1RXBuffer+912
0x69B8	0x00000000 ;?ICS_ucUSART1RXBuffer+916
0x69BC	0x00000000 ;?ICS_ucUSART1RXBuffer+920
0x69C0	0x00000000 ;?ICS_ucUSART1RXBuffer+924
0x69C4	0x00000000 ;?ICS_ucUSART1RXBuffer+928
0x69C8	0x00000000 ;?ICS_ucUSART1RXBuffer+932
0x69CC	0x00000000 ;?ICS_ucUSART1RXBuffer+936
0x69D0	0x00000000 ;?ICS_ucUSART1RXBuffer+940
0x69D4	0x00000000 ;?ICS_ucUSART1RXBuffer+944
0x69D8	0x00000000 ;?ICS_ucUSART1RXBuffer+948
0x69DC	0x00000000 ;?ICS_ucUSART1RXBuffer+952
0x69E0	0x00000000 ;?ICS_ucUSART1RXBuffer+956
0x69E4	0x00000000 ;?ICS_ucUSART1RXBuffer+960
0x69E8	0x00000000 ;?ICS_ucUSART1RXBuffer+964
0x69EC	0x00000000 ;?ICS_ucUSART1RXBuffer+968
0x69F0	0x00000000 ;?ICS_ucUSART1RXBuffer+972
0x69F4	0x00000000 ;?ICS_ucUSART1RXBuffer+976
0x69F8	0x00000000 ;?ICS_ucUSART1RXBuffer+980
0x69FC	0x00000000 ;?ICS_ucUSART1RXBuffer+984
0x6A00	0x00000000 ;?ICS_ucUSART1RXBuffer+988
0x6A04	0x00000000 ;?ICS_ucUSART1RXBuffer+992
0x6A08	0x00000000 ;?ICS_ucUSART1RXBuffer+996
0x6A0C	0x00000000 ;?ICS_ucUSART1RXBuffer+1000
0x6A10	0x00000000 ;?ICS_ucUSART1RXBuffer+1004
0x6A14	0x00000000 ;?ICS_ucUSART1RXBuffer+1008
0x6A18	0x00000000 ;?ICS_ucUSART1RXBuffer+1012
0x6A1C	0x00000000 ;?ICS_ucUSART1RXBuffer+1016
0x6A20	0x00000000 ;?ICS_ucUSART1RXBuffer+1020
0x6A24	0x00000000 ;?ICS_ucUSART1RXBuffer+1024
0x6A28	0x00000000 ;?ICS_ucUSART1RXBuffer+1028
0x6A2C	0x00000000 ;?ICS_ucUSART1RXBuffer+1032
0x6A30	0x00000000 ;?ICS_ucUSART1RXBuffer+1036
0x6A34	0x00000000 ;?ICS_ucUSART1RXBuffer+1040
0x6A38	0x00000000 ;?ICS_ucUSART1RXBuffer+1044
0x6A3C	0x00000000 ;?ICS_ucUSART1RXBuffer+1048
0x6A40	0x00000000 ;?ICS_ucUSART1RXBuffer+1052
0x6A44	0x00000000 ;?ICS_ucUSART1RXBuffer+1056
0x6A48	0x00000000 ;?ICS_ucUSART1RXBuffer+1060
0x6A4C	0x00000000 ;?ICS_ucUSART1RXBuffer+1064
0x6A50	0x00000000 ;?ICS_ucUSART1RXBuffer+1068
0x6A54	0x00000000 ;?ICS_ucUSART1RXBuffer+1072
0x6A58	0x00000000 ;?ICS_ucUSART1RXBuffer+1076
0x6A5C	0x00000000 ;?ICS_ucUSART1RXBuffer+1080
0x6A60	0x00000000 ;?ICS_ucUSART1RXBuffer+1084
0x6A64	0x00000000 ;?ICS_ucUSART1RXBuffer+1088
0x6A68	0x00000000 ;?ICS_ucUSART1RXBuffer+1092
0x6A6C	0x00000000 ;?ICS_ucUSART1RXBuffer+1096
0x6A70	0x00000000 ;?ICS_ucUSART1RXBuffer+1100
0x6A74	0x00000000 ;?ICS_ucUSART1RXBuffer+1104
0x6A78	0x00000000 ;?ICS_ucUSART1RXBuffer+1108
0x6A7C	0x00000000 ;?ICS_ucUSART1RXBuffer+1112
0x6A80	0x00000000 ;?ICS_ucUSART1RXBuffer+1116
0x6A84	0x00000000 ;?ICS_ucUSART1RXBuffer+1120
0x6A88	0x00000000 ;?ICS_ucUSART1RXBuffer+1124
0x6A8C	0x00000000 ;?ICS_ucUSART1RXBuffer+1128
0x6A90	0x00000000 ;?ICS_ucUSART1RXBuffer+1132
0x6A94	0x00000000 ;?ICS_ucUSART1RXBuffer+1136
0x6A98	0x00000000 ;?ICS_ucUSART1RXBuffer+1140
0x6A9C	0x00000000 ;?ICS_ucUSART1RXBuffer+1144
0x6AA0	0x00000000 ;?ICS_ucUSART1RXBuffer+1148
0x6AA4	0x00000000 ;?ICS_ucUSART1RXBuffer+1152
0x6AA8	0x00000000 ;?ICS_ucUSART1RXBuffer+1156
0x6AAC	0x00000000 ;?ICS_ucUSART1RXBuffer+1160
0x6AB0	0x00000000 ;?ICS_ucUSART1RXBuffer+1164
0x6AB4	0x00000000 ;?ICS_ucUSART1RXBuffer+1168
0x6AB8	0x00000000 ;?ICS_ucUSART1RXBuffer+1172
0x6ABC	0x00000000 ;?ICS_ucUSART1RXBuffer+1176
0x6AC0	0x00000000 ;?ICS_ucUSART1RXBuffer+1180
0x6AC4	0x00000000 ;?ICS_ucUSART1RXBuffer+1184
0x6AC8	0x00000000 ;?ICS_ucUSART1RXBuffer+1188
0x6ACC	0x00000000 ;?ICS_ucUSART1RXBuffer+1192
0x6AD0	0x00000000 ;?ICS_ucUSART1RXBuffer+1196
0x6AD4	0x00000000 ;?ICS_ucUSART1RXBuffer+1200
0x6AD8	0x00000000 ;?ICS_ucUSART1RXBuffer+1204
0x6ADC	0x00000000 ;?ICS_ucUSART1RXBuffer+1208
0x6AE0	0x00000000 ;?ICS_ucUSART1RXBuffer+1212
0x6AE4	0x00000000 ;?ICS_ucUSART1RXBuffer+1216
0x6AE8	0x00000000 ;?ICS_ucUSART1RXBuffer+1220
0x6AEC	0x00000000 ;?ICS_ucUSART1RXBuffer+1224
0x6AF0	0x00000000 ;?ICS_ucUSART1RXBuffer+1228
0x6AF4	0x00000000 ;?ICS_ucUSART1RXBuffer+1232
0x6AF8	0x00000000 ;?ICS_ucUSART1RXBuffer+1236
0x6AFC	0x00000000 ;?ICS_ucUSART1RXBuffer+1240
0x6B00	0x00000000 ;?ICS_ucUSART1RXBuffer+1244
0x6B04	0x00000000 ;?ICS_ucUSART1RXBuffer+1248
0x6B08	0x00000000 ;?ICS_ucUSART1RXBuffer+1252
0x6B0C	0x00000000 ;?ICS_ucUSART1RXBuffer+1256
0x6B10	0x00000000 ;?ICS_ucUSART1RXBuffer+1260
0x6B14	0x00000000 ;?ICS_ucUSART1RXBuffer+1264
0x6B18	0x00000000 ;?ICS_ucUSART1RXBuffer+1268
0x6B1C	0x00000000 ;?ICS_ucUSART1RXBuffer+1272
0x6B20	0x00000000 ;?ICS_ucUSART1RXBuffer+1276
0x6B24	0x00000000 ;?ICS_ucUSART1RXBuffer+1280
0x6B28	0x00000000 ;?ICS_ucUSART1RXBuffer+1284
0x6B2C	0x00000000 ;?ICS_ucUSART1RXBuffer+1288
0x6B30	0x00000000 ;?ICS_ucUSART1RXBuffer+1292
0x6B34	0x00000000 ;?ICS_ucUSART1RXBuffer+1296
0x6B38	0x00000000 ;?ICS_ucUSART1RXBuffer+1300
0x6B3C	0x00000000 ;?ICS_ucUSART1RXBuffer+1304
0x6B40	0x00000000 ;?ICS_ucUSART1RXBuffer+1308
0x6B44	0x00000000 ;?ICS_ucUSART1RXBuffer+1312
0x6B48	0x00000000 ;?ICS_ucUSART1RXBuffer+1316
0x6B4C	0x00000000 ;?ICS_ucUSART1RXBuffer+1320
0x6B50	0x00000000 ;?ICS_ucUSART1RXBuffer+1324
0x6B54	0x00000000 ;?ICS_ucUSART1RXBuffer+1328
0x6B58	0x00000000 ;?ICS_ucUSART1RXBuffer+1332
0x6B5C	0x00000000 ;?ICS_ucUSART1RXBuffer+1336
0x6B60	0x00000000 ;?ICS_ucUSART1RXBuffer+1340
0x6B64	0x00000000 ;?ICS_ucUSART1RXBuffer+1344
0x6B68	0x00000000 ;?ICS_ucUSART1RXBuffer+1348
0x6B6C	0x00000000 ;?ICS_ucUSART1RXBuffer+1352
0x6B70	0x00000000 ;?ICS_ucUSART1RXBuffer+1356
0x6B74	0x00000000 ;?ICS_ucUSART1RXBuffer+1360
0x6B78	0x00000000 ;?ICS_ucUSART1RXBuffer+1364
0x6B7C	0x00000000 ;?ICS_ucUSART1RXBuffer+1368
0x6B80	0x00000000 ;?ICS_ucUSART1RXBuffer+1372
0x6B84	0x00000000 ;?ICS_ucUSART1RXBuffer+1376
0x6B88	0x00000000 ;?ICS_ucUSART1RXBuffer+1380
0x6B8C	0x00000000 ;?ICS_ucUSART1RXBuffer+1384
0x6B90	0x00000000 ;?ICS_ucUSART1RXBuffer+1388
0x6B94	0x00000000 ;?ICS_ucUSART1RXBuffer+1392
0x6B98	0x00000000 ;?ICS_ucUSART1RXBuffer+1396
0x6B9C	0x00000000 ;?ICS_ucUSART1RXBuffer+1400
0x6BA0	0x00000000 ;?ICS_ucUSART1RXBuffer+1404
0x6BA4	0x00000000 ;?ICS_ucUSART1RXBuffer+1408
0x6BA8	0x00000000 ;?ICS_ucUSART1RXBuffer+1412
0x6BAC	0x00000000 ;?ICS_ucUSART1RXBuffer+1416
0x6BB0	0x00000000 ;?ICS_ucUSART1RXBuffer+1420
0x6BB4	0x00000000 ;?ICS_ucUSART1RXBuffer+1424
0x6BB8	0x00000000 ;?ICS_ucUSART1RXBuffer+1428
0x6BBC	0x00000000 ;?ICS_ucUSART1RXBuffer+1432
0x6BC0	0x00000000 ;?ICS_ucUSART1RXBuffer+1436
0x6BC4	0x00000000 ;?ICS_ucUSART1RXBuffer+1440
0x6BC8	0x00000000 ;?ICS_ucUSART1RXBuffer+1444
0x6BCC	0x00000000 ;?ICS_ucUSART1RXBuffer+1448
0x6BD0	0x00000000 ;?ICS_ucUSART1RXBuffer+1452
0x6BD4	0x00000000 ;?ICS_ucUSART1RXBuffer+1456
0x6BD8	0x00000000 ;?ICS_ucUSART1RXBuffer+1460
0x6BDC	0x00000000 ;?ICS_ucUSART1RXBuffer+1464
0x6BE0	0x00000000 ;?ICS_ucUSART1RXBuffer+1468
0x6BE4	0x00000000 ;?ICS_ucUSART1RXBuffer+1472
0x6BE8	0x00000000 ;?ICS_ucUSART1RXBuffer+1476
0x6BEC	0x00000000 ;?ICS_ucUSART1RXBuffer+1480
0x6BF0	0x00000000 ;?ICS_ucUSART1RXBuffer+1484
0x6BF4	0x00000000 ;?ICS_ucUSART1RXBuffer+1488
0x6BF8	0x00000000 ;?ICS_ucUSART1RXBuffer+1492
0x6BFC	0x00000000 ;?ICS_ucUSART1RXBuffer+1496
0x6C00	0x00000000 ;?ICS_ucUSART1RXBuffer+1500
0x6C04	0x00000000 ;?ICS_ucUSART1RXBuffer+1504
0x6C08	0x00000000 ;?ICS_ucUSART1RXBuffer+1508
0x6C0C	0x00000000 ;?ICS_ucUSART1RXBuffer+1512
0x6C10	0x00000000 ;?ICS_ucUSART1RXBuffer+1516
0x6C14	0x00000000 ;?ICS_ucUSART1RXBuffer+1520
0x6C18	0x00000000 ;?ICS_ucUSART1RXBuffer+1524
0x6C1C	0x00000000 ;?ICS_ucUSART1RXBuffer+1528
0x6C20	0x00000000 ;?ICS_ucUSART1RXBuffer+1532
0x6C24	0x00000000 ;?ICS_ucUSART1RXBuffer+1536
0x6C28	0x00000000 ;?ICS_ucUSART1RXBuffer+1540
0x6C2C	0x00000000 ;?ICS_ucUSART1RXBuffer+1544
0x6C30	0x00000000 ;?ICS_ucUSART1RXBuffer+1548
0x6C34	0x00000000 ;?ICS_ucUSART1RXBuffer+1552
0x6C38	0x00000000 ;?ICS_ucUSART1RXBuffer+1556
0x6C3C	0x00000000 ;?ICS_ucUSART1RXBuffer+1560
0x6C40	0x00000000 ;?ICS_ucUSART1RXBuffer+1564
0x6C44	0x00000000 ;?ICS_ucUSART1RXBuffer+1568
0x6C48	0x00000000 ;?ICS_ucUSART1RXBuffer+1572
0x6C4C	0x00000000 ;?ICS_ucUSART1RXBuffer+1576
0x6C50	0x00000000 ;?ICS_ucUSART1RXBuffer+1580
0x6C54	0x00000000 ;?ICS_ucUSART1RXBuffer+1584
0x6C58	0x00000000 ;?ICS_ucUSART1RXBuffer+1588
0x6C5C	0x00000000 ;?ICS_ucUSART1RXBuffer+1592
0x6C60	0x00000000 ;?ICS_ucUSART1RXBuffer+1596
0x6C64	0x00000000 ;?ICS_ucUSART1RXBuffer+1600
0x6C68	0x00000000 ;?ICS_ucUSART1RXBuffer+1604
0x6C6C	0x00000000 ;?ICS_ucUSART1RXBuffer+1608
0x6C70	0x00000000 ;?ICS_ucUSART1RXBuffer+1612
0x6C74	0x00000000 ;?ICS_ucUSART1RXBuffer+1616
0x6C78	0x00000000 ;?ICS_ucUSART1RXBuffer+1620
0x6C7C	0x00000000 ;?ICS_ucUSART1RXBuffer+1624
0x6C80	0x00000000 ;?ICS_ucUSART1RXBuffer+1628
0x6C84	0x00000000 ;?ICS_ucUSART1RXBuffer+1632
0x6C88	0x00000000 ;?ICS_ucUSART1RXBuffer+1636
0x6C8C	0x00000000 ;?ICS_ucUSART1RXBuffer+1640
0x6C90	0x00000000 ;?ICS_ucUSART1RXBuffer+1644
0x6C94	0x00000000 ;?ICS_ucUSART1RXBuffer+1648
0x6C98	0x00000000 ;?ICS_ucUSART1RXBuffer+1652
0x6C9C	0x00000000 ;?ICS_ucUSART1RXBuffer+1656
0x6CA0	0x00000000 ;?ICS_ucUSART1RXBuffer+1660
0x6CA4	0x00000000 ;?ICS_ucUSART1RXBuffer+1664
0x6CA8	0x00000000 ;?ICS_ucUSART1RXBuffer+1668
0x6CAC	0x00000000 ;?ICS_ucUSART1RXBuffer+1672
0x6CB0	0x00000000 ;?ICS_ucUSART1RXBuffer+1676
0x6CB4	0x00000000 ;?ICS_ucUSART1RXBuffer+1680
0x6CB8	0x00000000 ;?ICS_ucUSART1RXBuffer+1684
0x6CBC	0x00000000 ;?ICS_ucUSART1RXBuffer+1688
0x6CC0	0x00000000 ;?ICS_ucUSART1RXBuffer+1692
0x6CC4	0x00000000 ;?ICS_ucUSART1RXBuffer+1696
0x6CC8	0x00000000 ;?ICS_ucUSART1RXBuffer+1700
0x6CCC	0x00000000 ;?ICS_ucUSART1RXBuffer+1704
0x6CD0	0x00000000 ;?ICS_ucUSART1RXBuffer+1708
0x6CD4	0x00000000 ;?ICS_ucUSART1RXBuffer+1712
0x6CD8	0x00000000 ;?ICS_ucUSART1RXBuffer+1716
0x6CDC	0x00000000 ;?ICS_ucUSART1RXBuffer+1720
0x6CE0	0x00000000 ;?ICS_ucUSART1RXBuffer+1724
0x6CE4	0x00000000 ;?ICS_ucUSART1RXBuffer+1728
0x6CE8	0x00000000 ;?ICS_ucUSART1RXBuffer+1732
0x6CEC	0x00000000 ;?ICS_ucUSART1RXBuffer+1736
0x6CF0	0x00000000 ;?ICS_ucUSART1RXBuffer+1740
0x6CF4	0x00000000 ;?ICS_ucUSART1RXBuffer+1744
0x6CF8	0x00000000 ;?ICS_ucUSART1RXBuffer+1748
0x6CFC	0x00000000 ;?ICS_ucUSART1RXBuffer+1752
0x6D00	0x00000000 ;?ICS_ucUSART1RXBuffer+1756
0x6D04	0x00000000 ;?ICS_ucUSART1RXBuffer+1760
0x6D08	0x00000000 ;?ICS_ucUSART1RXBuffer+1764
0x6D0C	0x00000000 ;?ICS_ucUSART1RXBuffer+1768
0x6D10	0x00000000 ;?ICS_ucUSART1RXBuffer+1772
0x6D14	0x00000000 ;?ICS_ucUSART1RXBuffer+1776
0x6D18	0x00000000 ;?ICS_ucUSART1RXBuffer+1780
0x6D1C	0x00000000 ;?ICS_ucUSART1RXBuffer+1784
0x6D20	0x00000000 ;?ICS_ucUSART1RXBuffer+1788
0x6D24	0x00000000 ;?ICS_ucUSART1RXBuffer+1792
0x6D28	0x00000000 ;?ICS_ucUSART1RXBuffer+1796
0x6D2C	0x00000000 ;?ICS_ucUSART1RXBuffer+1800
0x6D30	0x00000000 ;?ICS_ucUSART1RXBuffer+1804
0x6D34	0x00000000 ;?ICS_ucUSART1RXBuffer+1808
0x6D38	0x00000000 ;?ICS_ucUSART1RXBuffer+1812
0x6D3C	0x00000000 ;?ICS_ucUSART1RXBuffer+1816
0x6D40	0x00000000 ;?ICS_ucUSART1RXBuffer+1820
0x6D44	0x00000000 ;?ICS_ucUSART1RXBuffer+1824
0x6D48	0x00000000 ;?ICS_ucUSART1RXBuffer+1828
0x6D4C	0x00000000 ;?ICS_ucUSART1RXBuffer+1832
0x6D50	0x00000000 ;?ICS_ucUSART1RXBuffer+1836
0x6D54	0x00000000 ;?ICS_ucUSART1RXBuffer+1840
0x6D58	0x00000000 ;?ICS_ucUSART1RXBuffer+1844
0x6D5C	0x00000000 ;?ICS_ucUSART1RXBuffer+1848
0x6D60	0x00000000 ;?ICS_ucUSART1RXBuffer+1852
0x6D64	0x00000000 ;?ICS_ucUSART1RXBuffer+1856
0x6D68	0x00000000 ;?ICS_ucUSART1RXBuffer+1860
0x6D6C	0x00000000 ;?ICS_ucUSART1RXBuffer+1864
0x6D70	0x00000000 ;?ICS_ucUSART1RXBuffer+1868
0x6D74	0x00000000 ;?ICS_ucUSART1RXBuffer+1872
0x6D78	0x00000000 ;?ICS_ucUSART1RXBuffer+1876
0x6D7C	0x00000000 ;?ICS_ucUSART1RXBuffer+1880
0x6D80	0x00000000 ;?ICS_ucUSART1RXBuffer+1884
0x6D84	0x00000000 ;?ICS_ucUSART1RXBuffer+1888
0x6D88	0x00000000 ;?ICS_ucUSART1RXBuffer+1892
0x6D8C	0x00000000 ;?ICS_ucUSART1RXBuffer+1896
0x6D90	0x00000000 ;?ICS_ucUSART1RXBuffer+1900
0x6D94	0x00000000 ;?ICS_ucUSART1RXBuffer+1904
0x6D98	0x00000000 ;?ICS_ucUSART1RXBuffer+1908
0x6D9C	0x00000000 ;?ICS_ucUSART1RXBuffer+1912
0x6DA0	0x00000000 ;?ICS_ucUSART1RXBuffer+1916
0x6DA4	0x00000000 ;?ICS_ucUSART1RXBuffer+1920
0x6DA8	0x00000000 ;?ICS_ucUSART1RXBuffer+1924
0x6DAC	0x00000000 ;?ICS_ucUSART1RXBuffer+1928
0x6DB0	0x00000000 ;?ICS_ucUSART1RXBuffer+1932
0x6DB4	0x00000000 ;?ICS_ucUSART1RXBuffer+1936
0x6DB8	0x00000000 ;?ICS_ucUSART1RXBuffer+1940
0x6DBC	0x00000000 ;?ICS_ucUSART1RXBuffer+1944
0x6DC0	0x00000000 ;?ICS_ucUSART1RXBuffer+1948
0x6DC4	0x00000000 ;?ICS_ucUSART1RXBuffer+1952
0x6DC8	0x00000000 ;?ICS_ucUSART1RXBuffer+1956
0x6DCC	0x00000000 ;?ICS_ucUSART1RXBuffer+1960
0x6DD0	0x00000000 ;?ICS_ucUSART1RXBuffer+1964
0x6DD4	0x00000000 ;?ICS_ucUSART1RXBuffer+1968
0x6DD8	0x00000000 ;?ICS_ucUSART1RXBuffer+1972
0x6DDC	0x00000000 ;?ICS_ucUSART1RXBuffer+1976
0x6DE0	0x00000000 ;?ICS_ucUSART1RXBuffer+1980
0x6DE4	0x00000000 ;?ICS_ucUSART1RXBuffer+1984
0x6DE8	0x00000000 ;?ICS_ucUSART1RXBuffer+1988
0x6DEC	0x00000000 ;?ICS_ucUSART1RXBuffer+1992
0x6DF0	0x00000000 ;?ICS_ucUSART1RXBuffer+1996
0x6DF4	0x00000000 ;?ICS_ucUSART1RXBuffer+2000
0x6DF8	0x00000000 ;?ICS_ucUSART1RXBuffer+2004
0x6DFC	0x00000000 ;?ICS_ucUSART1RXBuffer+2008
0x6E00	0x00000000 ;?ICS_ucUSART1RXBuffer+2012
0x6E04	0x00000000 ;?ICS_ucUSART1RXBuffer+2016
0x6E08	0x00000000 ;?ICS_ucUSART1RXBuffer+2020
0x6E0C	0x00000000 ;?ICS_ucUSART1RXBuffer+2024
0x6E10	0x00000000 ;?ICS_ucUSART1RXBuffer+2028
0x6E14	0x00000000 ;?ICS_ucUSART1RXBuffer+2032
0x6E18	0x00000000 ;?ICS_ucUSART1RXBuffer+2036
0x6E1C	0x00000000 ;?ICS_ucUSART1RXBuffer+2040
0x6E20	0x00000000 ;?ICS_ucUSART1RXBuffer+2044
0x6E24	0x00000000 ;?ICS_ucUSART1RXBuffer+2048
0x6E28	0x00000000 ;?ICS_ucUSART1RXBuffer+2052
0x6E2C	0x00000000 ;?ICS_ucUSART1RXBuffer+2056
0x6E30	0x00000000 ;?ICS_ucUSART1RXBuffer+2060
0x6E34	0x00000000 ;?ICS_ucUSART1RXBuffer+2064
0x6E38	0x00000000 ;?ICS_ucUSART1RXBuffer+2068
0x6E3C	0x00000000 ;?ICS_ucUSART1RXBuffer+2072
0x6E40	0x00000000 ;?ICS_ucUSART1RXBuffer+2076
0x6E44	0x00000000 ;?ICS_ucUSART1RXBuffer+2080
0x6E48	0x00000000 ;?ICS_ucUSART1RXBuffer+2084
0x6E4C	0x00000000 ;?ICS_ucUSART1RXBuffer+2088
0x6E50	0x00000000 ;?ICS_ucUSART1RXBuffer+2092
0x6E54	0x00000000 ;?ICS_ucUSART1RXBuffer+2096
0x6E58	0x00000000 ;?ICS_ucUSART1RXBuffer+2100
0x6E5C	0x00000000 ;?ICS_ucUSART1RXBuffer+2104
0x6E60	0x00000000 ;?ICS_ucUSART1RXBuffer+2108
0x6E64	0x00000000 ;?ICS_ucUSART1RXBuffer+2112
0x6E68	0x00000000 ;?ICS_ucUSART1RXBuffer+2116
0x6E6C	0x00000000 ;?ICS_ucUSART1RXBuffer+2120
0x6E70	0x00000000 ;?ICS_ucUSART1RXBuffer+2124
0x6E74	0x00000000 ;?ICS_ucUSART1RXBuffer+2128
0x6E78	0x00000000 ;?ICS_ucUSART1RXBuffer+2132
0x6E7C	0x00000000 ;?ICS_ucUSART1RXBuffer+2136
0x6E80	0x00000000 ;?ICS_ucUSART1RXBuffer+2140
0x6E84	0x00000000 ;?ICS_ucUSART1RXBuffer+2144
0x6E88	0x00000000 ;?ICS_ucUSART1RXBuffer+2148
0x6E8C	0x00000000 ;?ICS_ucUSART1RXBuffer+2152
0x6E90	0x00000000 ;?ICS_ucUSART1RXBuffer+2156
0x6E94	0x00000000 ;?ICS_ucUSART1RXBuffer+2160
0x6E98	0x00000000 ;?ICS_ucUSART1RXBuffer+2164
0x6E9C	0x00000000 ;?ICS_ucUSART1RXBuffer+2168
0x6EA0	0x00000000 ;?ICS_ucUSART1RXBuffer+2172
0x6EA4	0x00000000 ;?ICS_ucUSART1RXBuffer+2176
0x6EA8	0x00000000 ;?ICS_ucUSART1RXBuffer+2180
0x6EAC	0x00000000 ;?ICS_ucUSART1RXBuffer+2184
0x6EB0	0x00000000 ;?ICS_ucUSART1RXBuffer+2188
0x6EB4	0x00000000 ;?ICS_ucUSART1RXBuffer+2192
0x6EB8	0x00000000 ;?ICS_ucUSART1RXBuffer+2196
0x6EBC	0x00000000 ;?ICS_ucUSART1RXBuffer+2200
0x6EC0	0x00000000 ;?ICS_ucUSART1RXBuffer+2204
0x6EC4	0x00000000 ;?ICS_ucUSART1RXBuffer+2208
0x6EC8	0x00000000 ;?ICS_ucUSART1RXBuffer+2212
0x6ECC	0x00000000 ;?ICS_ucUSART1RXBuffer+2216
0x6ED0	0x00000000 ;?ICS_ucUSART1RXBuffer+2220
0x6ED4	0x00000000 ;?ICS_ucUSART1RXBuffer+2224
0x6ED8	0x00000000 ;?ICS_ucUSART1RXBuffer+2228
0x6EDC	0x00000000 ;?ICS_ucUSART1RXBuffer+2232
0x6EE0	0x00000000 ;?ICS_ucUSART1RXBuffer+2236
0x6EE4	0x00000000 ;?ICS_ucUSART1RXBuffer+2240
0x6EE8	0x00000000 ;?ICS_ucUSART1RXBuffer+2244
0x6EEC	0x00000000 ;?ICS_ucUSART1RXBuffer+2248
0x6EF0	0x00000000 ;?ICS_ucUSART1RXBuffer+2252
0x6EF4	0x00000000 ;?ICS_ucUSART1RXBuffer+2256
0x6EF8	0x00000000 ;?ICS_ucUSART1RXBuffer+2260
0x6EFC	0x00000000 ;?ICS_ucUSART1RXBuffer+2264
0x6F00	0x00000000 ;?ICS_ucUSART1RXBuffer+2268
0x6F04	0x00000000 ;?ICS_ucUSART1RXBuffer+2272
0x6F08	0x00000000 ;?ICS_ucUSART1RXBuffer+2276
0x6F0C	0x00000000 ;?ICS_ucUSART1RXBuffer+2280
0x6F10	0x00000000 ;?ICS_ucUSART1RXBuffer+2284
0x6F14	0x00000000 ;?ICS_ucUSART1RXBuffer+2288
0x6F18	0x00000000 ;?ICS_ucUSART1RXBuffer+2292
0x6F1C	0x00000000 ;?ICS_ucUSART1RXBuffer+2296
0x6F20	0x00000000 ;?ICS_ucUSART1RXBuffer+2300
0x6F24	0x00000000 ;?ICS_ucUSART1RXBuffer+2304
0x6F28	0x00000000 ;?ICS_ucUSART1RXBuffer+2308
0x6F2C	0x00000000 ;?ICS_ucUSART1RXBuffer+2312
0x6F30	0x00000000 ;?ICS_ucUSART1RXBuffer+2316
0x6F34	0x00000000 ;?ICS_ucUSART1RXBuffer+2320
0x6F38	0x00000000 ;?ICS_ucUSART1RXBuffer+2324
0x6F3C	0x00000000 ;?ICS_ucUSART1RXBuffer+2328
0x6F40	0x00000000 ;?ICS_ucUSART1RXBuffer+2332
0x6F44	0x00000000 ;?ICS_ucUSART1RXBuffer+2336
0x6F48	0x00000000 ;?ICS_ucUSART1RXBuffer+2340
0x6F4C	0x00000000 ;?ICS_ucUSART1RXBuffer+2344
0x6F50	0x00000000 ;?ICS_ucUSART1RXBuffer+2348
0x6F54	0x00000000 ;?ICS_ucUSART1RXBuffer+2352
0x6F58	0x00000000 ;?ICS_ucUSART1RXBuffer+2356
0x6F5C	0x00000000 ;?ICS_ucUSART1RXBuffer+2360
0x6F60	0x00000000 ;?ICS_ucUSART1RXBuffer+2364
0x6F64	0x00000000 ;?ICS_ucUSART1RXBuffer+2368
0x6F68	0x00000000 ;?ICS_ucUSART1RXBuffer+2372
0x6F6C	0x00000000 ;?ICS_ucUSART1RXBuffer+2376
0x6F70	0x00000000 ;?ICS_ucUSART1RXBuffer+2380
0x6F74	0x00000000 ;?ICS_ucUSART1RXBuffer+2384
0x6F78	0x00000000 ;?ICS_ucUSART1RXBuffer+2388
0x6F7C	0x00000000 ;?ICS_ucUSART1RXBuffer+2392
0x6F80	0x00000000 ;?ICS_ucUSART1RXBuffer+2396
0x6F84	0x00000000 ;?ICS_ucUSART1RXBuffer+2400
0x6F88	0x00000000 ;?ICS_ucUSART1RXBuffer+2404
0x6F8C	0x00000000 ;?ICS_ucUSART1RXBuffer+2408
0x6F90	0x00000000 ;?ICS_ucUSART1RXBuffer+2412
0x6F94	0x00000000 ;?ICS_ucUSART1RXBuffer+2416
0x6F98	0x00000000 ;?ICS_ucUSART1RXBuffer+2420
0x6F9C	0x00000000 ;?ICS_ucUSART1RXBuffer+2424
0x6FA0	0x00000000 ;?ICS_ucUSART1RXBuffer+2428
0x6FA4	0x00000000 ;?ICS_ucUSART1RXBuffer+2432
0x6FA8	0x00000000 ;?ICS_ucUSART1RXBuffer+2436
0x6FAC	0x00000000 ;?ICS_ucUSART1RXBuffer+2440
0x6FB0	0x00000000 ;?ICS_ucUSART1RXBuffer+2444
0x6FB4	0x00000000 ;?ICS_ucUSART1RXBuffer+2448
0x6FB8	0x00000000 ;?ICS_ucUSART1RXBuffer+2452
0x6FBC	0x00000000 ;?ICS_ucUSART1RXBuffer+2456
0x6FC0	0x00000000 ;?ICS_ucUSART1RXBuffer+2460
0x6FC4	0x00000000 ;?ICS_ucUSART1RXBuffer+2464
0x6FC8	0x00000000 ;?ICS_ucUSART1RXBuffer+2468
0x6FCC	0x00000000 ;?ICS_ucUSART1RXBuffer+2472
0x6FD0	0x00000000 ;?ICS_ucUSART1RXBuffer+2476
0x6FD4	0x00000000 ;?ICS_ucUSART1RXBuffer+2480
0x6FD8	0x00000000 ;?ICS_ucUSART1RXBuffer+2484
0x6FDC	0x00000000 ;?ICS_ucUSART1RXBuffer+2488
0x6FE0	0x00000000 ;?ICS_ucUSART1RXBuffer+2492
0x6FE4	0x00000000 ;?ICS_ucUSART1RXBuffer+2496
0x6FE8	0x00000000 ;?ICS_ucUSART1RXBuffer+2500
0x6FEC	0x00000000 ;?ICS_ucUSART1RXBuffer+2504
0x6FF0	0x00000000 ;?ICS_ucUSART1RXBuffer+2508
0x6FF4	0x00000000 ;?ICS_ucUSART1RXBuffer+2512
0x6FF8	0x00000000 ;?ICS_ucUSART1RXBuffer+2516
0x6FFC	0x00000000 ;?ICS_ucUSART1RXBuffer+2520
0x7000	0x00000000 ;?ICS_ucUSART1RXBuffer+2524
0x7004	0x00000000 ;?ICS_ucUSART1RXBuffer+2528
0x7008	0x00000000 ;?ICS_ucUSART1RXBuffer+2532
0x700C	0x00000000 ;?ICS_ucUSART1RXBuffer+2536
0x7010	0x00000000 ;?ICS_ucUSART1RXBuffer+2540
0x7014	0x00000000 ;?ICS_ucUSART1RXBuffer+2544
0x7018	0x00000000 ;?ICS_ucUSART1RXBuffer+2548
0x701C	0x00000000 ;?ICS_ucUSART1RXBuffer+2552
0x7020	0x00000000 ;?ICS_ucUSART1RXBuffer+2556
0x7024	0x00000000 ;?ICS_ucUSART1RXBuffer+2560
0x7028	0x00000000 ;?ICS_ucUSART1RXBuffer+2564
0x702C	0x00000000 ;?ICS_ucUSART1RXBuffer+2568
0x7030	0x00000000 ;?ICS_ucUSART1RXBuffer+2572
0x7034	0x00000000 ;?ICS_ucUSART1RXBuffer+2576
0x7038	0x00000000 ;?ICS_ucUSART1RXBuffer+2580
0x703C	0x00000000 ;?ICS_ucUSART1RXBuffer+2584
0x7040	0x00000000 ;?ICS_ucUSART1RXBuffer+2588
0x7044	0x00000000 ;?ICS_ucUSART1RXBuffer+2592
0x7048	0x00000000 ;?ICS_ucUSART1RXBuffer+2596
0x704C	0x00000000 ;?ICS_ucUSART1RXBuffer+2600
0x7050	0x00000000 ;?ICS_ucUSART1RXBuffer+2604
0x7054	0x00000000 ;?ICS_ucUSART1RXBuffer+2608
0x7058	0x00000000 ;?ICS_ucUSART1RXBuffer+2612
0x705C	0x00000000 ;?ICS_ucUSART1RXBuffer+2616
0x7060	0x00000000 ;?ICS_ucUSART1RXBuffer+2620
0x7064	0x00000000 ;?ICS_ucUSART1RXBuffer+2624
0x7068	0x00000000 ;?ICS_ucUSART1RXBuffer+2628
0x706C	0x00000000 ;?ICS_ucUSART1RXBuffer+2632
0x7070	0x00000000 ;?ICS_ucUSART1RXBuffer+2636
0x7074	0x00000000 ;?ICS_ucUSART1RXBuffer+2640
0x7078	0x00000000 ;?ICS_ucUSART1RXBuffer+2644
0x707C	0x00000000 ;?ICS_ucUSART1RXBuffer+2648
0x7080	0x00000000 ;?ICS_ucUSART1RXBuffer+2652
0x7084	0x00000000 ;?ICS_ucUSART1RXBuffer+2656
0x7088	0x00000000 ;?ICS_ucUSART1RXBuffer+2660
0x708C	0x00000000 ;?ICS_ucUSART1RXBuffer+2664
0x7090	0x00000000 ;?ICS_ucUSART1RXBuffer+2668
0x7094	0x00000000 ;?ICS_ucUSART1RXBuffer+2672
0x7098	0x00000000 ;?ICS_ucUSART1RXBuffer+2676
0x709C	0x00000000 ;?ICS_ucUSART1RXBuffer+2680
0x70A0	0x00000000 ;?ICS_ucUSART1RXBuffer+2684
0x70A4	0x00000000 ;?ICS_ucUSART1RXBuffer+2688
0x70A8	0x00000000 ;?ICS_ucUSART1RXBuffer+2692
0x70AC	0x00000000 ;?ICS_ucUSART1RXBuffer+2696
0x70B0	0x00000000 ;?ICS_ucUSART1RXBuffer+2700
0x70B4	0x00000000 ;?ICS_ucUSART1RXBuffer+2704
0x70B8	0x00000000 ;?ICS_ucUSART1RXBuffer+2708
0x70BC	0x00000000 ;?ICS_ucUSART1RXBuffer+2712
0x70C0	0x00000000 ;?ICS_ucUSART1RXBuffer+2716
0x70C4	0x00000000 ;?ICS_ucUSART1RXBuffer+2720
0x70C8	0x00000000 ;?ICS_ucUSART1RXBuffer+2724
0x70CC	0x00000000 ;?ICS_ucUSART1RXBuffer+2728
0x70D0	0x00000000 ;?ICS_ucUSART1RXBuffer+2732
0x70D4	0x00000000 ;?ICS_ucUSART1RXBuffer+2736
0x70D8	0x00000000 ;?ICS_ucUSART1RXBuffer+2740
0x70DC	0x00000000 ;?ICS_ucUSART1RXBuffer+2744
0x70E0	0x00000000 ;?ICS_ucUSART1RXBuffer+2748
0x70E4	0x00000000 ;?ICS_ucUSART1RXBuffer+2752
0x70E8	0x00000000 ;?ICS_ucUSART1RXBuffer+2756
0x70EC	0x00000000 ;?ICS_ucUSART1RXBuffer+2760
0x70F0	0x00000000 ;?ICS_ucUSART1RXBuffer+2764
0x70F4	0x00000000 ;?ICS_ucUSART1RXBuffer+2768
0x70F8	0x00000000 ;?ICS_ucUSART1RXBuffer+2772
0x70FC	0x00000000 ;?ICS_ucUSART1RXBuffer+2776
0x7100	0x00000000 ;?ICS_ucUSART1RXBuffer+2780
0x7104	0x00000000 ;?ICS_ucUSART1RXBuffer+2784
0x7108	0x00000000 ;?ICS_ucUSART1RXBuffer+2788
0x710C	0x00000000 ;?ICS_ucUSART1RXBuffer+2792
0x7110	0x00000000 ;?ICS_ucUSART1RXBuffer+2796
0x7114	0x00000000 ;?ICS_ucUSART1RXBuffer+2800
0x7118	0x00000000 ;?ICS_ucUSART1RXBuffer+2804
0x711C	0x00000000 ;?ICS_ucUSART1RXBuffer+2808
0x7120	0x00000000 ;?ICS_ucUSART1RXBuffer+2812
0x7124	0x00000000 ;?ICS_ucUSART1RXBuffer+2816
0x7128	0x00000000 ;?ICS_ucUSART1RXBuffer+2820
0x712C	0x00000000 ;?ICS_ucUSART1RXBuffer+2824
0x7130	0x00000000 ;?ICS_ucUSART1RXBuffer+2828
0x7134	0x00000000 ;?ICS_ucUSART1RXBuffer+2832
0x7138	0x00000000 ;?ICS_ucUSART1RXBuffer+2836
0x713C	0x00000000 ;?ICS_ucUSART1RXBuffer+2840
0x7140	0x00000000 ;?ICS_ucUSART1RXBuffer+2844
0x7144	0x00000000 ;?ICS_ucUSART1RXBuffer+2848
0x7148	0x00000000 ;?ICS_ucUSART1RXBuffer+2852
0x714C	0x00000000 ;?ICS_ucUSART1RXBuffer+2856
0x7150	0x00000000 ;?ICS_ucUSART1RXBuffer+2860
0x7154	0x00000000 ;?ICS_ucUSART1RXBuffer+2864
0x7158	0x00000000 ;?ICS_ucUSART1RXBuffer+2868
0x715C	0x00000000 ;?ICS_ucUSART1RXBuffer+2872
0x7160	0x00000000 ;?ICS_ucUSART1RXBuffer+2876
0x7164	0x00000000 ;?ICS_ucUSART1RXBuffer+2880
0x7168	0x00000000 ;?ICS_ucUSART1RXBuffer+2884
0x716C	0x00000000 ;?ICS_ucUSART1RXBuffer+2888
0x7170	0x00000000 ;?ICS_ucUSART1RXBuffer+2892
0x7174	0x00000000 ;?ICS_ucUSART1RXBuffer+2896
0x7178	0x00000000 ;?ICS_ucUSART1RXBuffer+2900
0x717C	0x00000000 ;?ICS_ucUSART1RXBuffer+2904
0x7180	0x00000000 ;?ICS_ucUSART1RXBuffer+2908
0x7184	0x00000000 ;?ICS_ucUSART1RXBuffer+2912
0x7188	0x00000000 ;?ICS_ucUSART1RXBuffer+2916
0x718C	0x00000000 ;?ICS_ucUSART1RXBuffer+2920
0x7190	0x00000000 ;?ICS_ucUSART1RXBuffer+2924
0x7194	0x00000000 ;?ICS_ucUSART1RXBuffer+2928
0x7198	0x00000000 ;?ICS_ucUSART1RXBuffer+2932
0x719C	0x00000000 ;?ICS_ucUSART1RXBuffer+2936
0x71A0	0x00000000 ;?ICS_ucUSART1RXBuffer+2940
0x71A4	0x00000000 ;?ICS_ucUSART1RXBuffer+2944
0x71A8	0x00000000 ;?ICS_ucUSART1RXBuffer+2948
0x71AC	0x00000000 ;?ICS_ucUSART1RXBuffer+2952
0x71B0	0x00000000 ;?ICS_ucUSART1RXBuffer+2956
0x71B4	0x00000000 ;?ICS_ucUSART1RXBuffer+2960
0x71B8	0x00000000 ;?ICS_ucUSART1RXBuffer+2964
0x71BC	0x00000000 ;?ICS_ucUSART1RXBuffer+2968
0x71C0	0x00000000 ;?ICS_ucUSART1RXBuffer+2972
0x71C4	0x00000000 ;?ICS_ucUSART1RXBuffer+2976
0x71C8	0x00000000 ;?ICS_ucUSART1RXBuffer+2980
0x71CC	0x00000000 ;?ICS_ucUSART1RXBuffer+2984
0x71D0	0x00000000 ;?ICS_ucUSART1RXBuffer+2988
0x71D4	0x00000000 ;?ICS_ucUSART1RXBuffer+2992
0x71D8	0x00000000 ;?ICS_ucUSART1RXBuffer+2996
0x71DC	0x00000000 ;?ICS_ucUSART1RXBuffer+3000
0x71E0	0x00000000 ;?ICS_ucUSART1RXBuffer+3004
0x71E4	0x00000000 ;?ICS_ucUSART1RXBuffer+3008
0x71E8	0x00000000 ;?ICS_ucUSART1RXBuffer+3012
0x71EC	0x00000000 ;?ICS_ucUSART1RXBuffer+3016
0x71F0	0x00000000 ;?ICS_ucUSART1RXBuffer+3020
0x71F4	0x00000000 ;?ICS_ucUSART1RXBuffer+3024
0x71F8	0x00000000 ;?ICS_ucUSART1RXBuffer+3028
0x71FC	0x00000000 ;?ICS_ucUSART1RXBuffer+3032
0x7200	0x00000000 ;?ICS_ucUSART1RXBuffer+3036
0x7204	0x00000000 ;?ICS_ucUSART1RXBuffer+3040
0x7208	0x00000000 ;?ICS_ucUSART1RXBuffer+3044
0x720C	0x00000000 ;?ICS_ucUSART1RXBuffer+3048
0x7210	0x00000000 ;?ICS_ucUSART1RXBuffer+3052
0x7214	0x00000000 ;?ICS_ucUSART1RXBuffer+3056
0x7218	0x00000000 ;?ICS_ucUSART1RXBuffer+3060
0x721C	0x00000000 ;?ICS_ucUSART1RXBuffer+3064
0x7220	0x00000000 ;?ICS_ucUSART1RXBuffer+3068
0x7224	0x00000000 ;?ICS_ucUSART1RXBuffer+3072
0x7228	0x00000000 ;?ICS_ucUSART1RXBuffer+3076
0x722C	0x00000000 ;?ICS_ucUSART1RXBuffer+3080
0x7230	0x00000000 ;?ICS_ucUSART1RXBuffer+3084
0x7234	0x00000000 ;?ICS_ucUSART1RXBuffer+3088
0x7238	0x00000000 ;?ICS_ucUSART1RXBuffer+3092
0x723C	0x00000000 ;?ICS_ucUSART1RXBuffer+3096
0x7240	0x00000000 ;?ICS_ucUSART1RXBuffer+3100
0x7244	0x00000000 ;?ICS_ucUSART1RXBuffer+3104
0x7248	0x00000000 ;?ICS_ucUSART1RXBuffer+3108
0x724C	0x00000000 ;?ICS_ucUSART1RXBuffer+3112
0x7250	0x00000000 ;?ICS_ucUSART1RXBuffer+3116
0x7254	0x00000000 ;?ICS_ucUSART1RXBuffer+3120
0x7258	0x00000000 ;?ICS_ucUSART1RXBuffer+3124
0x725C	0x00000000 ;?ICS_ucUSART1RXBuffer+3128
0x7260	0x00000000 ;?ICS_ucUSART1RXBuffer+3132
0x7264	0x00000000 ;?ICS_ucUSART1RXBuffer+3136
0x7268	0x00000000 ;?ICS_ucUSART1RXBuffer+3140
0x726C	0x00000000 ;?ICS_ucUSART1RXBuffer+3144
0x7270	0x00000000 ;?ICS_ucUSART1RXBuffer+3148
0x7274	0x00000000 ;?ICS_ucUSART1RXBuffer+3152
0x7278	0x00000000 ;?ICS_ucUSART1RXBuffer+3156
0x727C	0x00000000 ;?ICS_ucUSART1RXBuffer+3160
0x7280	0x00000000 ;?ICS_ucUSART1RXBuffer+3164
0x7284	0x00000000 ;?ICS_ucUSART1RXBuffer+3168
0x7288	0x00000000 ;?ICS_ucUSART1RXBuffer+3172
0x728C	0x00000000 ;?ICS_ucUSART1RXBuffer+3176
0x7290	0x00000000 ;?ICS_ucUSART1RXBuffer+3180
0x7294	0x00000000 ;?ICS_ucUSART1RXBuffer+3184
0x7298	0x00000000 ;?ICS_ucUSART1RXBuffer+3188
0x729C	0x00000000 ;?ICS_ucUSART1RXBuffer+3192
0x72A0	0x00000000 ;?ICS_ucUSART1RXBuffer+3196
0x72A4	0x00000000 ;?ICS_ucUSART1RXBuffer+3200
0x72A8	0x00000000 ;?ICS_ucUSART1RXBuffer+3204
0x72AC	0x00000000 ;?ICS_ucUSART1RXBuffer+3208
0x72B0	0x00000000 ;?ICS_ucUSART1RXBuffer+3212
0x72B4	0x00000000 ;?ICS_ucUSART1RXBuffer+3216
0x72B8	0x00000000 ;?ICS_ucUSART1RXBuffer+3220
0x72BC	0x00000000 ;?ICS_ucUSART1RXBuffer+3224
0x72C0	0x00000000 ;?ICS_ucUSART1RXBuffer+3228
0x72C4	0x00000000 ;?ICS_ucUSART1RXBuffer+3232
0x72C8	0x00000000 ;?ICS_ucUSART1RXBuffer+3236
0x72CC	0x00000000 ;?ICS_ucUSART1RXBuffer+3240
0x72D0	0x00000000 ;?ICS_ucUSART1RXBuffer+3244
0x72D4	0x00000000 ;?ICS_ucUSART1RXBuffer+3248
0x72D8	0x00000000 ;?ICS_ucUSART1RXBuffer+3252
0x72DC	0x00000000 ;?ICS_ucUSART1RXBuffer+3256
0x72E0	0x00000000 ;?ICS_ucUSART1RXBuffer+3260
0x72E4	0x00000000 ;?ICS_ucUSART1RXBuffer+3264
0x72E8	0x00000000 ;?ICS_ucUSART1RXBuffer+3268
0x72EC	0x00000000 ;?ICS_ucUSART1RXBuffer+3272
0x72F0	0x00000000 ;?ICS_ucUSART1RXBuffer+3276
0x72F4	0x00000000 ;?ICS_ucUSART1RXBuffer+3280
0x72F8	0x00000000 ;?ICS_ucUSART1RXBuffer+3284
0x72FC	0x00000000 ;?ICS_ucUSART1RXBuffer+3288
0x7300	0x00000000 ;?ICS_ucUSART1RXBuffer+3292
0x7304	0x00000000 ;?ICS_ucUSART1RXBuffer+3296
0x7308	0x00000000 ;?ICS_ucUSART1RXBuffer+3300
0x730C	0x00000000 ;?ICS_ucUSART1RXBuffer+3304
0x7310	0x00000000 ;?ICS_ucUSART1RXBuffer+3308
0x7314	0x00000000 ;?ICS_ucUSART1RXBuffer+3312
0x7318	0x00000000 ;?ICS_ucUSART1RXBuffer+3316
0x731C	0x00000000 ;?ICS_ucUSART1RXBuffer+3320
0x7320	0x00000000 ;?ICS_ucUSART1RXBuffer+3324
0x7324	0x00000000 ;?ICS_ucUSART1RXBuffer+3328
0x7328	0x00000000 ;?ICS_ucUSART1RXBuffer+3332
0x732C	0x00000000 ;?ICS_ucUSART1RXBuffer+3336
0x7330	0x00000000 ;?ICS_ucUSART1RXBuffer+3340
0x7334	0x00000000 ;?ICS_ucUSART1RXBuffer+3344
0x7338	0x00000000 ;?ICS_ucUSART1RXBuffer+3348
0x733C	0x00000000 ;?ICS_ucUSART1RXBuffer+3352
0x7340	0x00000000 ;?ICS_ucUSART1RXBuffer+3356
0x7344	0x00000000 ;?ICS_ucUSART1RXBuffer+3360
0x7348	0x00000000 ;?ICS_ucUSART1RXBuffer+3364
0x734C	0x00000000 ;?ICS_ucUSART1RXBuffer+3368
0x7350	0x00000000 ;?ICS_ucUSART1RXBuffer+3372
0x7354	0x00000000 ;?ICS_ucUSART1RXBuffer+3376
0x7358	0x00000000 ;?ICS_ucUSART1RXBuffer+3380
0x735C	0x00000000 ;?ICS_ucUSART1RXBuffer+3384
0x7360	0x00000000 ;?ICS_ucUSART1RXBuffer+3388
0x7364	0x00000000 ;?ICS_ucUSART1RXBuffer+3392
0x7368	0x00000000 ;?ICS_ucUSART1RXBuffer+3396
0x736C	0x00000000 ;?ICS_ucUSART1RXBuffer+3400
0x7370	0x00000000 ;?ICS_ucUSART1RXBuffer+3404
0x7374	0x00000000 ;?ICS_ucUSART1RXBuffer+3408
0x7378	0x00000000 ;?ICS_ucUSART1RXBuffer+3412
0x737C	0x00000000 ;?ICS_ucUSART1RXBuffer+3416
0x7380	0x00000000 ;?ICS_ucUSART1RXBuffer+3420
0x7384	0x00000000 ;?ICS_ucUSART1RXBuffer+3424
0x7388	0x00000000 ;?ICS_ucUSART1RXBuffer+3428
0x738C	0x00000000 ;?ICS_ucUSART1RXBuffer+3432
0x7390	0x00000000 ;?ICS_ucUSART1RXBuffer+3436
0x7394	0x00000000 ;?ICS_ucUSART1RXBuffer+3440
0x7398	0x00000000 ;?ICS_ucUSART1RXBuffer+3444
0x739C	0x00000000 ;?ICS_ucUSART1RXBuffer+3448
0x73A0	0x00000000 ;?ICS_ucUSART1RXBuffer+3452
0x73A4	0x00000000 ;?ICS_ucUSART1RXBuffer+3456
0x73A8	0x00000000 ;?ICS_ucUSART1RXBuffer+3460
0x73AC	0x00000000 ;?ICS_ucUSART1RXBuffer+3464
0x73B0	0x00000000 ;?ICS_ucUSART1RXBuffer+3468
0x73B4	0x00000000 ;?ICS_ucUSART1RXBuffer+3472
0x73B8	0x00000000 ;?ICS_ucUSART1RXBuffer+3476
0x73BC	0x00000000 ;?ICS_ucUSART1RXBuffer+3480
0x73C0	0x00000000 ;?ICS_ucUSART1RXBuffer+3484
0x73C4	0x00000000 ;?ICS_ucUSART1RXBuffer+3488
0x73C8	0x00000000 ;?ICS_ucUSART1RXBuffer+3492
0x73CC	0x00000000 ;?ICS_ucUSART1RXBuffer+3496
0x73D0	0x00000000 ;?ICS_ucUSART1RXBuffer+3500
0x73D4	0x00000000 ;?ICS_ucUSART1RXBuffer+3504
0x73D8	0x00000000 ;?ICS_ucUSART1RXBuffer+3508
0x73DC	0x00000000 ;?ICS_ucUSART1RXBuffer+3512
0x73E0	0x00000000 ;?ICS_ucUSART1RXBuffer+3516
0x73E4	0x00000000 ;?ICS_ucUSART1RXBuffer+3520
0x73E8	0x00000000 ;?ICS_ucUSART1RXBuffer+3524
0x73EC	0x00000000 ;?ICS_ucUSART1RXBuffer+3528
0x73F0	0x00000000 ;?ICS_ucUSART1RXBuffer+3532
0x73F4	0x00000000 ;?ICS_ucUSART1RXBuffer+3536
0x73F8	0x00000000 ;?ICS_ucUSART1RXBuffer+3540
0x73FC	0x00000000 ;?ICS_ucUSART1RXBuffer+3544
0x7400	0x00000000 ;?ICS_ucUSART1RXBuffer+3548
0x7404	0x00000000 ;?ICS_ucUSART1RXBuffer+3552
0x7408	0x00000000 ;?ICS_ucUSART1RXBuffer+3556
0x740C	0x00000000 ;?ICS_ucUSART1RXBuffer+3560
0x7410	0x00000000 ;?ICS_ucUSART1RXBuffer+3564
0x7414	0x00000000 ;?ICS_ucUSART1RXBuffer+3568
0x7418	0x00000000 ;?ICS_ucUSART1RXBuffer+3572
0x741C	0x00000000 ;?ICS_ucUSART1RXBuffer+3576
0x7420	0x00000000 ;?ICS_ucUSART1RXBuffer+3580
0x7424	0x00000000 ;?ICS_ucUSART1RXBuffer+3584
0x7428	0x00000000 ;?ICS_ucUSART1RXBuffer+3588
0x742C	0x00000000 ;?ICS_ucUSART1RXBuffer+3592
0x7430	0x00000000 ;?ICS_ucUSART1RXBuffer+3596
0x7434	0x00000000 ;?ICS_ucUSART1RXBuffer+3600
0x7438	0x00000000 ;?ICS_ucUSART1RXBuffer+3604
0x743C	0x00000000 ;?ICS_ucUSART1RXBuffer+3608
0x7440	0x00000000 ;?ICS_ucUSART1RXBuffer+3612
0x7444	0x00000000 ;?ICS_ucUSART1RXBuffer+3616
0x7448	0x00000000 ;?ICS_ucUSART1RXBuffer+3620
0x744C	0x00000000 ;?ICS_ucUSART1RXBuffer+3624
0x7450	0x00000000 ;?ICS_ucUSART1RXBuffer+3628
0x7454	0x00000000 ;?ICS_ucUSART1RXBuffer+3632
0x7458	0x00000000 ;?ICS_ucUSART1RXBuffer+3636
0x745C	0x00000000 ;?ICS_ucUSART1RXBuffer+3640
0x7460	0x00000000 ;?ICS_ucUSART1RXBuffer+3644
0x7464	0x00000000 ;?ICS_ucUSART1RXBuffer+3648
0x7468	0x00000000 ;?ICS_ucUSART1RXBuffer+3652
0x746C	0x00000000 ;?ICS_ucUSART1RXBuffer+3656
0x7470	0x00000000 ;?ICS_ucUSART1RXBuffer+3660
0x7474	0x00000000 ;?ICS_ucUSART1RXBuffer+3664
0x7478	0x00000000 ;?ICS_ucUSART1RXBuffer+3668
0x747C	0x00000000 ;?ICS_ucUSART1RXBuffer+3672
0x7480	0x00000000 ;?ICS_ucUSART1RXBuffer+3676
0x7484	0x00000000 ;?ICS_ucUSART1RXBuffer+3680
0x7488	0x00000000 ;?ICS_ucUSART1RXBuffer+3684
0x748C	0x00000000 ;?ICS_ucUSART1RXBuffer+3688
0x7490	0x00000000 ;?ICS_ucUSART1RXBuffer+3692
0x7494	0x00000000 ;?ICS_ucUSART1RXBuffer+3696
0x7498	0x00000000 ;?ICS_ucUSART1RXBuffer+3700
0x749C	0x00000000 ;?ICS_ucUSART1RXBuffer+3704
0x74A0	0x00000000 ;?ICS_ucUSART1RXBuffer+3708
0x74A4	0x00000000 ;?ICS_ucUSART1RXBuffer+3712
0x74A8	0x00000000 ;?ICS_ucUSART1RXBuffer+3716
0x74AC	0x00000000 ;?ICS_ucUSART1RXBuffer+3720
0x74B0	0x00000000 ;?ICS_ucUSART1RXBuffer+3724
0x74B4	0x00000000 ;?ICS_ucUSART1RXBuffer+3728
0x74B8	0x00000000 ;?ICS_ucUSART1RXBuffer+3732
0x74BC	0x00000000 ;?ICS_ucUSART1RXBuffer+3736
0x74C0	0x00000000 ;?ICS_ucUSART1RXBuffer+3740
0x74C4	0x00000000 ;?ICS_ucUSART1RXBuffer+3744
0x74C8	0x00000000 ;?ICS_ucUSART1RXBuffer+3748
0x74CC	0x00000000 ;?ICS_ucUSART1RXBuffer+3752
0x74D0	0x00000000 ;?ICS_ucUSART1RXBuffer+3756
0x74D4	0x00000000 ;?ICS_ucUSART1RXBuffer+3760
0x74D8	0x00000000 ;?ICS_ucUSART1RXBuffer+3764
0x74DC	0x00000000 ;?ICS_ucUSART1RXBuffer+3768
0x74E0	0x00000000 ;?ICS_ucUSART1RXBuffer+3772
0x74E4	0x00000000 ;?ICS_ucUSART1RXBuffer+3776
0x74E8	0x00000000 ;?ICS_ucUSART1RXBuffer+3780
0x74EC	0x00000000 ;?ICS_ucUSART1RXBuffer+3784
0x74F0	0x00000000 ;?ICS_ucUSART1RXBuffer+3788
0x74F4	0x00000000 ;?ICS_ucUSART1RXBuffer+3792
0x74F8	0x00000000 ;?ICS_ucUSART1RXBuffer+3796
0x74FC	0x00000000 ;?ICS_ucUSART1RXBuffer+3800
0x7500	0x00000000 ;?ICS_ucUSART1RXBuffer+3804
0x7504	0x00000000 ;?ICS_ucUSART1RXBuffer+3808
0x7508	0x00000000 ;?ICS_ucUSART1RXBuffer+3812
0x750C	0x00000000 ;?ICS_ucUSART1RXBuffer+3816
0x7510	0x00000000 ;?ICS_ucUSART1RXBuffer+3820
0x7514	0x00000000 ;?ICS_ucUSART1RXBuffer+3824
0x7518	0x00000000 ;?ICS_ucUSART1RXBuffer+3828
0x751C	0x00000000 ;?ICS_ucUSART1RXBuffer+3832
0x7520	0x00000000 ;?ICS_ucUSART1RXBuffer+3836
0x7524	0x00000000 ;?ICS_ucUSART1RXBuffer+3840
0x7528	0x00000000 ;?ICS_ucUSART1RXBuffer+3844
0x752C	0x00000000 ;?ICS_ucUSART1RXBuffer+3848
0x7530	0x00000000 ;?ICS_ucUSART1RXBuffer+3852
0x7534	0x00000000 ;?ICS_ucUSART1RXBuffer+3856
0x7538	0x00000000 ;?ICS_ucUSART1RXBuffer+3860
0x753C	0x00000000 ;?ICS_ucUSART1RXBuffer+3864
0x7540	0x00000000 ;?ICS_ucUSART1RXBuffer+3868
0x7544	0x00000000 ;?ICS_ucUSART1RXBuffer+3872
0x7548	0x00000000 ;?ICS_ucUSART1RXBuffer+3876
0x754C	0x00000000 ;?ICS_ucUSART1RXBuffer+3880
0x7550	0x00000000 ;?ICS_ucUSART1RXBuffer+3884
0x7554	0x00000000 ;?ICS_ucUSART1RXBuffer+3888
0x7558	0x00000000 ;?ICS_ucUSART1RXBuffer+3892
0x755C	0x00000000 ;?ICS_ucUSART1RXBuffer+3896
0x7560	0x00000000 ;?ICS_ucUSART1RXBuffer+3900
0x7564	0x00000000 ;?ICS_ucUSART1RXBuffer+3904
0x7568	0x00000000 ;?ICS_ucUSART1RXBuffer+3908
0x756C	0x00000000 ;?ICS_ucUSART1RXBuffer+3912
0x7570	0x00000000 ;?ICS_ucUSART1RXBuffer+3916
0x7574	0x00000000 ;?ICS_ucUSART1RXBuffer+3920
0x7578	0x00000000 ;?ICS_ucUSART1RXBuffer+3924
0x757C	0x00000000 ;?ICS_ucUSART1RXBuffer+3928
0x7580	0x00000000 ;?ICS_ucUSART1RXBuffer+3932
0x7584	0x00000000 ;?ICS_ucUSART1RXBuffer+3936
0x7588	0x00000000 ;?ICS_ucUSART1RXBuffer+3940
0x758C	0x00000000 ;?ICS_ucUSART1RXBuffer+3944
0x7590	0x00000000 ;?ICS_ucUSART1RXBuffer+3948
0x7594	0x00000000 ;?ICS_ucUSART1RXBuffer+3952
0x7598	0x00000000 ;?ICS_ucUSART1RXBuffer+3956
0x759C	0x00000000 ;?ICS_ucUSART1RXBuffer+3960
0x75A0	0x00000000 ;?ICS_ucUSART1RXBuffer+3964
0x75A4	0x00000000 ;?ICS_ucUSART1RXBuffer+3968
0x75A8	0x00000000 ;?ICS_ucUSART1RXBuffer+3972
0x75AC	0x00000000 ;?ICS_ucUSART1RXBuffer+3976
0x75B0	0x00000000 ;?ICS_ucUSART1RXBuffer+3980
0x75B4	0x00000000 ;?ICS_ucUSART1RXBuffer+3984
0x75B8	0x00000000 ;?ICS_ucUSART1RXBuffer+3988
0x75BC	0x00000000 ;?ICS_ucUSART1RXBuffer+3992
0x75C0	0x00000000 ;?ICS_ucUSART1RXBuffer+3996
0x75C4	0x00000000 ;?ICS_ucUSART1RXBuffer+4000
0x75C8	0x00000000 ;?ICS_ucUSART1RXBuffer+4004
0x75CC	0x00000000 ;?ICS_ucUSART1RXBuffer+4008
0x75D0	0x00000000 ;?ICS_ucUSART1RXBuffer+4012
0x75D4	0x00000000 ;?ICS_ucUSART1RXBuffer+4016
0x75D8	0x00000000 ;?ICS_ucUSART1RXBuffer+4020
0x75DC	0x00000000 ;?ICS_ucUSART1RXBuffer+4024
0x75E0	0x00000000 ;?ICS_ucUSART1RXBuffer+4028
0x75E4	0x00000000 ;?ICS_ucUSART1RXBuffer+4032
0x75E8	0x00000000 ;?ICS_ucUSART1RXBuffer+4036
0x75EC	0x00000000 ;?ICS_ucUSART1RXBuffer+4040
0x75F0	0x00000000 ;?ICS_ucUSART1RXBuffer+4044
0x75F4	0x00000000 ;?ICS_ucUSART1RXBuffer+4048
0x75F8	0x00000000 ;?ICS_ucUSART1RXBuffer+4052
0x75FC	0x00000000 ;?ICS_ucUSART1RXBuffer+4056
0x7600	0x00000000 ;?ICS_ucUSART1RXBuffer+4060
0x7604	0x00000000 ;?ICS_ucUSART1RXBuffer+4064
0x7608	0x00000000 ;?ICS_ucUSART1RXBuffer+4068
0x760C	0x00000000 ;?ICS_ucUSART1RXBuffer+4072
0x7610	0x00000000 ;?ICS_ucUSART1RXBuffer+4076
0x7614	0x00000000 ;?ICS_ucUSART1RXBuffer+4080
0x7618	0x00000000 ;?ICS_ucUSART1RXBuffer+4084
0x761C	0x00000000 ;?ICS_ucUSART1RXBuffer+4088
0x7620	0x00000000 ;?ICS_ucUSART1RXBuffer+4092
; end of ?ICS_ucUSART1RXBuffer
;DriverRF4463PROMain.c,0 :: ?ICS_ulUSART1ByteReceived [4]
0x7624	0x00000000 ;?ICS_ulUSART1ByteReceived+0
; end of ?ICS_ulUSART1ByteReceived
;DriverRF4463PROMain.c,0 :: ?ICS_fUSART1Buffer [4]
0x7628	0x00000000 ;?ICS_fUSART1Buffer+0
; end of ?ICS_fUSART1Buffer
;DriverRF4463PROMain.c,0 :: ?ICS_tx_cnt [4]
0x762C	0x00000000 ;?ICS_tx_cnt+0
; end of ?ICS_tx_cnt
;DriverRF4463PROMain.c,0 :: ?ICS_rx_cnt [4]
0x7630	0x00000000 ;?ICS_rx_cnt+0
; end of ?ICS_rx_cnt
;__Lib_Sprintf.c,0 :: ?ICS?lstr1___Lib_Sprintf [7]
0x7634	0x6C756E28 ;?ICS?lstr1___Lib_Sprintf+0
0x7638	0x00296C ;?ICS?lstr1___Lib_Sprintf+4
; end of ?ICS?lstr1___Lib_Sprintf
;DriverRF4463PROMain.c,0 :: ?ICS?lstr8_DriverRF4463PROMain [18]
0x763C	0x5453205B ;?ICS?lstr8_DriverRF4463PROMain+0
0x7640	0x53555441 ;?ICS?lstr8_DriverRF4463PROMain+4
0x7644	0x4D205D20 ;?ICS?lstr8_DriverRF4463PROMain+8
0x7648	0x3A45444F ;?ICS?lstr8_DriverRF4463PROMain+12
0x764C	0x0020 ;?ICS?lstr8_DriverRF4463PROMain+16
; end of ?ICS?lstr8_DriverRF4463PROMain
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucCommand_L0 [32]
0x7650	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+0
0x7654	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+4
0x7658	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+8
0x765C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+12
0x7660	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+16
0x7664	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+20
0x7668	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+24
0x766C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCommand_L0+28
; end of ?ICSvRF4463MainCommandProcessor_ucCommand_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucLongArgument_L0 [64]
0x7670	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+0
0x7674	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+4
0x7678	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+8
0x767C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+12
0x7680	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+16
0x7684	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+20
0x7688	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+24
0x768C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+28
0x7690	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+32
0x7694	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+36
0x7698	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+40
0x769C	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+44
0x76A0	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+48
0x76A4	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+52
0x76A8	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+56
0x76AC	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucLongArgument_L0+60
; end of ?ICSvRF4463MainCommandProcessor_ucLongArgument_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0 [4]
0x76B0	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0+0
; end of ?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0 [4]
0x76B4	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0+0
; end of ?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0 [4]
0x76B8	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0+0
; end of ?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ucTXT_L0 [64]
0x76BC	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+0
0x76C0	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+4
0x76C4	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+8
0x76C8	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+12
0x76CC	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+16
0x76D0	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+20
0x76D4	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+24
0x76D8	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+28
0x76DC	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+32
0x76E0	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+36
0x76E4	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+40
0x76E8	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+44
0x76EC	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+48
0x76F0	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+52
0x76F4	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+56
0x76F8	0x00000000 ;?ICSvRF4463MainCommandProcessor_ucTXT_L0+60
; end of ?ICSvRF4463MainCommandProcessor_ucTXT_L0
;DriverRF4463PROMain.c,265 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850 [132]
0x76FC	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+0
0x7700	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+4
0x7704	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+8
0x7708	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+12
0x770C	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+16
0x7710	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+20
0x7714	0x510FBAFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+24
0x7718	0xFCC9A9CF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+28
0x771C	0x010F1E1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+32
0x7720	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+36
0x7724	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+40
0x7728	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+44
0x772C	0x510FBAFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+48
0x7730	0xFCC9A9CF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+52
0x7734	0x010F1E1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+56
0x7738	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+60
0x773C	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+64
0x7740	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+68
0x7744	0xBA1B647E ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+72
0x7748	0xCEDD0B58 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+76
0x774C	0x00F6E6D6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+80
0x7750	0xBA1B647E ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+84
0x7754	0xCEDD0B58 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+88
0x7758	0x00F6E6D6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+92
0x775C	0xC3002B39 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+96
0x7760	0xEC0C3F7F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+100
0x7764	0xEDE3DCDC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+104
0x7768	0xAF2681A2 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+108
0x776C	0xC7C8EE3F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+112
0x7770	0x0802F2DB ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+116
0x7774	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+120
0x7778	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+124
0x777C	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850
;DriverRF4463PROMain.c,301 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850 [132]
0x7780	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+0
0x7784	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+4
0x7788	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+8
0x778C	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+12
0x7790	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+16
0x7794	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+20
0x7798	0xFF15FDFC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+24
0x779C	0xBAFF0F00 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+28
0x77A0	0xA9CF510F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+32
0x77A4	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+36
0x77A8	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+40
0x77AC	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+44
0x77B0	0xFF15FDFC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+48
0x77B4	0xBAFF0F00 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+52
0x77B8	0xA9CF510F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+56
0x77BC	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+60
0x77C0	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+64
0x77C4	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+68
0x77C8	0xF0150303 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+72
0x77CC	0x647E003F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+76
0x77D0	0x0B58BA1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+80
0x77D4	0xC015FDF6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+84
0x77D8	0x2B390FFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+88
0x77DC	0x3F7FC300 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+92
0x77E0	0xFC150307 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+96
0x77E4	0x81A2000F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+100
0x77E8	0xEE3FAF26 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+104
0x77EC	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+108
0x77F0	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+112
0x77F4	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+116
0x77F8	0x00000000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+120
0x77FC	0x00000000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+124
0x7800	0x00000000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850
;DriverRF4463PROMain.c,336 :: _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850 [132]
0x7804	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+0
0x7808	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+4
0x780C	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+8
0x7810	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+12
0x7814	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+16
0x7818	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+20
0x781C	0x1E1BFCC9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+24
0x7820	0xFDFC010F ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+28
0x7824	0x0F00FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+32
0x7828	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+36
0x782C	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+40
0x7830	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+44
0x7834	0x1E1BFCC9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+48
0x7838	0xFDFC010F ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+52
0x783C	0x0F00FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+56
0x7840	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+60
0x7844	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+64
0x7848	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+68
0x784C	0xE6D6CEDD ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+72
0x7850	0x030300F6 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+76
0x7854	0x003FF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+80
0x7858	0xF0150303 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+84
0x785C	0x647E003F ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+88
0x7860	0x0B58BA1B ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+92
0x7864	0xDCDCEC0C ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+96
0x7868	0xFDF6EDE3 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+100
0x786C	0x0FFFC015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+104
0x7870	0xF2DBC7C8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+108
0x7874	0x03070802 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+112
0x7878	0x000FFC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+116
0x787C	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+120
0x7880	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+124
0x7884	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+128
; end of _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850
;DriverRF4463PROMain.c,322 :: _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433 [132]
0x7888	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+0
0x788C	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+4
0x7890	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+8
0x7894	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+12
0x7898	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+16
0x789C	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+20
0x78A0	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+24
0x78A4	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+28
0x78A8	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+32
0x78AC	0x1705DEB8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+36
0x78B0	0x00030C16 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+40
0x78B4	0x0000FF15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+44
0x78B8	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+48
0x78BC	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+52
0x78C0	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+56
0x78C4	0xE6D6CEDD ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+60
0x78C8	0x030300F6 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+64
0x78CC	0x003FF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+68
0x78D0	0xDFD6DBF4 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+72
0x78D4	0x01FEF7EC ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+76
0x78D8	0x03FFF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+80
0x78DC	0xDFD6DBF4 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+84
0x78E0	0x01FEF7EC ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+88
0x78E4	0x03FFF015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+92
0x78E8	0xDCDCEC0C ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+96
0x78EC	0xFDF6EDE3 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+100
0x78F0	0x0FFFC015 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+104
0x78F4	0xF2DBC7C8 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+108
0x78F8	0x03070802 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+112
0x78FC	0x000FFC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+116
0x7900	0x05EAC9B9 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+120
0x7904	0x040A1112 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+124
0x7908	0x0003FC15 ;_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+128
; end of _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433
;DriverRF4463PROMain.c,287 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433 [132]
0x790C	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+0
0x7910	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+4
0x7914	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+8
0x7918	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+12
0x791C	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+16
0x7920	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+20
0x7924	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+24
0x7928	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+28
0x792C	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+32
0x7930	0xFF150003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+36
0x7934	0xC4FF0000 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+40
0x7938	0xB5F57F30 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+44
0x793C	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+48
0x7940	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+52
0x7944	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+56
0x7948	0xF0150303 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+60
0x794C	0x647E003F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+64
0x7950	0x0B58BA1B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+68
0x7954	0xF01501FE ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+72
0x7958	0x475B03FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+76
0x795C	0x256DC00F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+80
0x7960	0xF01501FE ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+84
0x7964	0x475B03FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+88
0x7968	0x256DC00F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+92
0x796C	0xC015FDF6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+96
0x7970	0x2B390FFF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+100
0x7974	0x3F7FC300 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+104
0x7978	0xFC150307 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+108
0x797C	0x81A2000F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+112
0x7980	0xEE3FAF26 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+116
0x7984	0xFC15040A ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+120
0x7988	0xA1CC0003 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+124
0x798C	0xD121A030 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433
;DriverRF4463PROMain.c,251 :: _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433 [132]
0x7990	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+0
0x7994	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+4
0x7998	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+8
0x799C	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+12
0x79A0	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+16
0x79A4	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+20
0x79A8	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+24
0x79AC	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+28
0x79B0	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+32
0x79B4	0x7F30C4FF ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+36
0x79B8	0xDEB8B5F5 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+40
0x79BC	0x0C161705 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+44
0x79C0	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+48
0x79C4	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+52
0x79C8	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+56
0x79CC	0xBA1B647E ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+60
0x79D0	0xCEDD0B58 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+64
0x79D4	0x00F6E6D6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+68
0x79D8	0xC00F475B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+72
0x79DC	0xDBF4256D ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+76
0x79E0	0xF7ECDFD6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+80
0x79E4	0xC00F475B ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+84
0x79E8	0xDBF4256D ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+88
0x79EC	0xF7ECDFD6 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+92
0x79F0	0xC3002B39 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+96
0x79F4	0xEC0C3F7F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+100
0x79F8	0xEDE3DCDC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+104
0x79FC	0xAF2681A2 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+108
0x7A00	0xC7C8EE3F ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+112
0x7A04	0x0802F2DB ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+116
0x7A08	0xA030A1CC ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+120
0x7A0C	0xC9B9D121 ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+124
0x7A10	0x111205EA ;_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+128
; end of _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433
;DriverRF4463PROMain.c,59 :: _RF_MODEM_MOD_TYPE_12 [132]
0x7A14	0x00070003 ;_RF_MODEM_MOD_TYPE_12+0
0x7A18	0x2D04C012 ;_RF_MODEM_MOD_TYPE_12+4
0x7A1C	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+8
0x7A20	0x00070003 ;_RF_MODEM_MOD_TYPE_12+12
0x7A24	0x2D048025 ;_RF_MODEM_MOD_TYPE_12+16
0x7A28	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+20
0x7A2C	0x00070003 ;_RF_MODEM_MOD_TYPE_12+24
0x7A30	0x2D04004B ;_RF_MODEM_MOD_TYPE_12+28
0x7A34	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+32
0x7A38	0x00070003 ;_RF_MODEM_MOD_TYPE_12+36
0x7A3C	0x2D040096 ;_RF_MODEM_MOD_TYPE_12+40
0x7A40	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+44
0x7A44	0x01070003 ;_RF_MODEM_MOD_TYPE_12+48
0x7A48	0x2D04002C ;_RF_MODEM_MOD_TYPE_12+52
0x7A4C	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+56
0x7A50	0x01070003 ;_RF_MODEM_MOD_TYPE_12+60
0x7A54	0x2D08002C ;_RF_MODEM_MOD_TYPE_12+64
0x7A58	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+68
0x7A5C	0x02070003 ;_RF_MODEM_MOD_TYPE_12+72
0x7A60	0x2D080058 ;_RF_MODEM_MOD_TYPE_12+76
0x7A64	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+80
0x7A68	0x03070003 ;_RF_MODEM_MOD_TYPE_12+84
0x7A6C	0x2D080084 ;_RF_MODEM_MOD_TYPE_12+88
0x7A70	0x0100C0C6 ;_RF_MODEM_MOD_TYPE_12+92
0x7A74	0x27070003 ;_RF_MODEM_MOD_TYPE_12+96
0x7A78	0xC9010010 ;_RF_MODEM_MOD_TYPE_12+100
0x7A7C	0x010080C3 ;_RF_MODEM_MOD_TYPE_12+104
0x7A80	0x4C070003 ;_RF_MODEM_MOD_TYPE_12+108
0x7A84	0xC901404B ;_RF_MODEM_MOD_TYPE_12+112
0x7A88	0x1B0080C3 ;_RF_MODEM_MOD_TYPE_12+116
0x7A8C	0x00070003 ;_RF_MODEM_MOD_TYPE_12+120
0x7A90	0x2D04D007 ;_RF_MODEM_MOD_TYPE_12+124
0x7A94	0x0000C0C6 ;_RF_MODEM_MOD_TYPE_12+128
; end of _RF_MODEM_MOD_TYPE_12
;,0 :: _initBlock_48 [242]
; Containing: RF_MODEM_OOK_CNT1_11_433 [121]
;             RF_MODEM_OOK_CNT1_11_850 [121]
0x7A98	0x83D602A4 ;_initBlock_48+0 : RF_MODEM_OOK_CNT1_11_433 at 0x7A98
0x7A9C	0x8001AD00 ;_initBlock_48+4
0x7AA0	0xA4000CFF ;_initBlock_48+8
0x7AA4	0x0083D602 ;_initBlock_48+12
0x7AA8	0xFF8001AD ;_initBlock_48+16
0x7AAC	0x03A4000C ;_initBlock_48+20
0x7AB0	0xCC0003D6 ;_initBlock_48+24
0x7AB4	0x0CFF8001 ;_initBlock_48+28
0x7AB8	0xD603A400 ;_initBlock_48+32
0x7ABC	0x01CC0003 ;_initBlock_48+36
0x7AC0	0x000CFF80 ;_initBlock_48+40
0x7AC4	0x03D603A4 ;_initBlock_48+44
0x7AC8	0x80010001 ;_initBlock_48+48
0x7ACC	0xA4000CFF ;_initBlock_48+52
0x7AD0	0x0003D603 ;_initBlock_48+56
0x7AD4	0xFF800180 ;_initBlock_48+60
0x7AD8	0x03A4000C ;_initBlock_48+64
0x7ADC	0x400003D6 ;_initBlock_48+68
0x7AE0	0x0CFF8001 ;_initBlock_48+72
0x7AE4	0xD603A400 ;_initBlock_48+76
0x7AE8	0x012B0003 ;_initBlock_48+80
0x7AEC	0x000CFF80 ;_initBlock_48+84
0x7AF0	0x03D603A4 ;_initBlock_48+88
0x7AF4	0x8001D500 ;_initBlock_48+92
0x7AF8	0xA4000CFF ;_initBlock_48+96
0x7AFC	0x0003D603 ;_initBlock_48+100
0x7B00	0xFF8001D5 ;_initBlock_48+104
0x7B04	0x02A4000C ;_initBlock_48+108
0x7B08	0xB40281D6 ;_initBlock_48+112
0x7B0C	0x0CFF8001 ;_initBlock_48+116
0x7B10	0xD602A400 ;_initBlock_48+120 : RF_MODEM_OOK_CNT1_11_850 at 0x7B11
0x7B14	0x019B0381 ;_initBlock_48+124
0x7B18	0x020CFF80 ;_initBlock_48+128
0x7B1C	0x83D602A4 ;_initBlock_48+132
0x7B20	0x8001E700 ;_initBlock_48+136
0x7B24	0xA4020CFF ;_initBlock_48+140
0x7B28	0x0083D602 ;_initBlock_48+144
0x7B2C	0xFF8001E7 ;_initBlock_48+148
0x7B30	0x03A4020C ;_initBlock_48+152
0x7B34	0x110103D6 ;_initBlock_48+156
0x7B38	0x0CFF8001 ;_initBlock_48+160
0x7B3C	0xD603A402 ;_initBlock_48+164
0x7B40	0x01550103 ;_initBlock_48+168
0x7B44	0x020CFF80 ;_initBlock_48+172
0x7B48	0x03D603A4 ;_initBlock_48+176
0x7B4C	0x80010001 ;_initBlock_48+180
0x7B50	0xA4020CFF ;_initBlock_48+184
0x7B54	0x0003D603 ;_initBlock_48+188
0x7B58	0xFF800180 ;_initBlock_48+192
0x7B5C	0x03A4020C ;_initBlock_48+196
0x7B60	0x800003D6 ;_initBlock_48+200
0x7B64	0x0CFF8001 ;_initBlock_48+204
0x7B68	0xD603A402 ;_initBlock_48+208
0x7B6C	0x01D50003 ;_initBlock_48+212
0x7B70	0x020CFF80 ;_initBlock_48+216
0x7B74	0x03D603A4 ;_initBlock_48+220
0x7B78	0x8001D500 ;_initBlock_48+224
0x7B7C	0xA4020CFF ;_initBlock_48+228
0x7B80	0x0281D602 ;_initBlock_48+232
0x7B84	0xFF8001B4 ;_initBlock_48+236
0x7B88	0x020C ;_initBlock_48+240
; end of _initBlock_48
;__Lib_GPIO_G0xx_Defs.c,417 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x7B8C	0x00000109 ;__GPIO_MODULE_USART1_PA9_10+0
0x7B90	0x0000010A ;__GPIO_MODULE_USART1_PA9_10+4
0x7B94	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x7B98	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x7B9C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x7BA0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x7BA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x7BA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x7BAC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x7BB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x7BB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x7BB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x7BBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x7BC0	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x7BC4	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+56
0x7BC8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x7BCC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x7BD0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x7BD4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x7BD8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x7BDC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x7BE0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x7BE4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x7BE8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x7BEC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x7BF0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x7BF4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;DriverRF4463PROMain.c,121 :: _RF_MODEM_BCR_OSR_1_9_850 [99]
0x7BF8	0xA7000D03 ;_RF_MODEM_BCR_OSR_1_9_850+0
0x7BFC	0x025400C6 ;_RF_MODEM_BCR_OSR_1_9_850+4
0x7C00	0x000D03C2 ;_RF_MODEM_BCR_OSR_1_9_850+8
0x7C04	0x5400C6A7 ;_RF_MODEM_BCR_OSR_1_9_850+12
0x7C08	0x8701C202 ;_RF_MODEM_BCR_OSR_1_9_850+16
0x7C0C	0x008B4F01 ;_RF_MODEM_BCR_OSR_1_9_850+20
0x7C10	0x00C202A8 ;_RF_MODEM_BCR_OSR_1_9_850+24
0x7C14	0x179F02C3 ;_RF_MODEM_BCR_OSR_1_9_850+28
0x7C18	0x00029301 ;_RF_MODEM_BCR_OSR_1_9_850+32
0x7C1C	0x3E056200 ;_RF_MODEM_BCR_OSR_1_9_850+36
0x7C20	0x0204052D ;_RF_MODEM_BCR_OSR_1_9_850+40
0x7C24	0x07410000 ;_RF_MODEM_BCR_OSR_1_9_850+44
0x7C28	0xFF0744DD ;_RF_MODEM_BCR_OSR_1_9_850+48
0x7C2C	0x41000002 ;_RF_MODEM_BCR_OSR_1_9_850+52
0x7C30	0x0744DD07 ;_RF_MODEM_BCR_OSR_1_9_850+56
0x7C34	0x000002FF ;_RF_MODEM_BCR_OSR_1_9_850+60
0x7C38	0x44DD0741 ;_RF_MODEM_BCR_OSR_1_9_850+64
0x7C3C	0x0002FF07 ;_RF_MODEM_BCR_OSR_1_9_850+68
0x7C40	0x5E047500 ;_RF_MODEM_BCR_OSR_1_9_850+72
0x7C44	0x029A057B ;_RF_MODEM_BCR_OSR_1_9_850+76
0x7C48	0x083C0000 ;_RF_MODEM_BCR_OSR_1_9_850+80
0x7C4C	0xFF078988 ;_RF_MODEM_BCR_OSR_1_9_850+84
0x7C50	0xAA030002 ;_RF_MODEM_BCR_OSR_1_9_850+88
0x7C54	0x00CF8B00 ;_RF_MODEM_BCR_OSR_1_9_850+92
0x7C58	0xC20246 ;_RF_MODEM_BCR_OSR_1_9_850+96
; end of _RF_MODEM_BCR_OSR_1_9_850
;DriverRF4463PROMain.c,0 :: ?ICS?lstr9_DriverRF4463PROMain [30]
0x7C5C	0x5953205B ;?ICS?lstr9_DriverRF4463PROMain+0
0x7C60	0x54532053 ;?ICS?lstr9_DriverRF4463PROMain+4
0x7C64	0x4732334D ;?ICS?lstr9_DriverRF4463PROMain+8
0x7C68	0x52205D20 ;?ICS?lstr9_DriverRF4463PROMain+12
0x7C6C	0x61522046 ;?ICS?lstr9_DriverRF4463PROMain+16
0x7C70	0x206F6964 ;?ICS?lstr9_DriverRF4463PROMain+20
0x7C74	0x64616572 ;?ICS?lstr9_DriverRF4463PROMain+24
0x7C78	0x0079 ;?ICS?lstr9_DriverRF4463PROMain+28
; end of ?ICS?lstr9_DriverRF4463PROMain
;DriverRF4463PROMain.c,0 :: ?ICS?lstr10_DriverRF4463PROMain [32]
0x7C7C	0x5953205B ;?ICS?lstr10_DriverRF4463PROMain+0
0x7C80	0x54532053 ;?ICS?lstr10_DriverRF4463PROMain+4
0x7C84	0x4732334D ;?ICS?lstr10_DriverRF4463PROMain+8
0x7C88	0x52205D20 ;?ICS?lstr10_DriverRF4463PROMain+12
0x7C8C	0x61522046 ;?ICS?lstr10_DriverRF4463PROMain+16
0x7C90	0x206F6964 ;?ICS?lstr10_DriverRF4463PROMain+20
0x7C94	0x64616572 ;?ICS?lstr10_DriverRF4463PROMain+24
0x7C98	0x000A0D79 ;?ICS?lstr10_DriverRF4463PROMain+28
; end of ?ICS?lstr10_DriverRF4463PROMain
;DriverRF4463PROMain.c,0 :: ?ICS?lstr11_DriverRF4463PROMain [14]
0x7C9C	0x5854205B ;?ICS?lstr11_DriverRF4463PROMain+0
0x7CA0	0x44205D20 ;?ICS?lstr11_DriverRF4463PROMain+4
0x7CA4	0x0D454E4F ;?ICS?lstr11_DriverRF4463PROMain+8
0x7CA8	0x000A ;?ICS?lstr11_DriverRF4463PROMain+12
; end of ?ICS?lstr11_DriverRF4463PROMain
;DriverRF4463PROMain.c,0 :: ?ICS?lstr12_DriverRF4463PROMain [3]
0x7CAC	0x000A0D ;?ICS?lstr12_DriverRF4463PROMain+0
; end of ?ICS?lstr12_DriverRF4463PROMain
;,0 :: _initBlock_55 [114]
; Containing: ?ICS?lstr13_DriverRF4463PROMain [15]
;             RF_MODEM_AGC_WINDOW_SIZE_9_433 [99]
0x7CB0	0x5243205B ;_initBlock_55+0 : ?ICS?lstr13_DriverRF4463PROMain at 0x7CB0
0x7CB4	0x205D2043 ;_initBlock_55+4
0x7CB8	0x6C696146 ;_initBlock_55+8
0x7CBC	0x11000A0D ;_initBlock_55+12 : RF_MODEM_AGC_WINDOW_SIZE_9_433 at 0x7CBF
0x7CC0	0x1A00ABAB ;_initBlock_55+16
0x7CC4	0x2B000014 ;_initBlock_55+20
0x7CC8	0x00565611 ;_initBlock_55+24
0x7CCC	0x0000A01A ;_initBlock_55+28
0x7CD0	0x2B2B112A ;_initBlock_55+32
0x7CD4	0x00501A00 ;_initBlock_55+36
0x7CD8	0x15112900 ;_initBlock_55+40
0x7CDC	0x281A0015 ;_initBlock_55+44
0x7CE0	0x11280000 ;_initBlock_55+48
0x7CE4	0x1A000E0E ;_initBlock_55+52
0x7CE8	0x28005521 ;_initBlock_55+56
0x7CEC	0x000E0E11 ;_initBlock_55+60
0x7CF0	0x00AB101A ;_initBlock_55+64
0x7CF4	0x0E0E1128 ;_initBlock_55+68
0x7CF8	0x55081A00 ;_initBlock_55+72
0x7CFC	0x0E112800 ;_initBlock_55+76
0x7D00	0x051A000E ;_initBlock_55+80
0x7D04	0x2228008E ;_initBlock_55+84
0x7D08	0x1A000D0D ;_initBlock_55+88
0x7D0C	0x28000032 ;_initBlock_55+92
0x7D10	0x00070722 ;_initBlock_55+96
0x7D14	0x009A191A ;_initBlock_55+100
0x7D18	0xCDCD1127 ;_initBlock_55+104
0x7D1C	0x00301A00 ;_initBlock_55+108
0x7D20	0x2B00 ;_initBlock_55+112
; end of _initBlock_55
;,0 :: _initBlock_56 [198]
; Containing: RF_MODEM_BCR_OSR_1_9_433 [99]
;             RF_MODEM_AGC_WINDOW_SIZE_9_850 [99]
0x7D22	0xA7000D03 ;_initBlock_56+0 : RF_MODEM_BCR_OSR_1_9_433 at 0x7D22
0x7D26	0x025400C6 ;_initBlock_56+4
0x7D2A	0x018701C2 ;_initBlock_56+8
0x7D2E	0xA8008B4F ;_initBlock_56+12
0x7D32	0xC300C202 ;_initBlock_56+16
0x7D36	0x02179F02 ;_initBlock_56+20
0x7D3A	0x0000021A ;_initBlock_56+24
0x7D3E	0x2D3E0562 ;_initBlock_56+28
0x7D42	0x0002FF07 ;_initBlock_56+32
0x7D46	0xDD074100 ;_initBlock_56+36
0x7D4A	0x02FF0744 ;_initBlock_56+40
0x7D4E	0x07410000 ;_initBlock_56+44
0x7D52	0xFF0744DD ;_initBlock_56+48
0x7D56	0x41000002 ;_initBlock_56+52
0x7D5A	0x0744DD07 ;_initBlock_56+56
0x7D5E	0x000002FF ;_initBlock_56+60
0x7D62	0x44DD0741 ;_initBlock_56+64
0x7D66	0x0002FF07 ;_initBlock_56+68
0x7D6A	0x5E047500 ;_initBlock_56+72
0x7D6E	0x029A057B ;_initBlock_56+76
0x7D72	0x083C0000 ;_initBlock_56+80
0x7D76	0xFF078988 ;_initBlock_56+84
0x7D7A	0xAA030002 ;_initBlock_56+88
0x7D7E	0x00CF8B00 ;_initBlock_56+92
0x7D82	0x11C20246 ;_initBlock_56+96 : RF_MODEM_AGC_WINDOW_SIZE_9_850 at 0x7D85
0x7D86	0x0200ABAB ;_initBlock_56+100
0x7D8A	0x2B00FFFF ;_initBlock_56+104
0x7D8E	0x00ABAB11 ;_initBlock_56+108
0x7D92	0x00FFFF02 ;_initBlock_56+112
0x7D96	0x5656112B ;_initBlock_56+116
0x7D9A	0x55D50200 ;_initBlock_56+120
0x7D9E	0x2B112A00 ;_initBlock_56+124
0x7DA2	0x6A02002B ;_initBlock_56+128
0x7DA6	0x112900AB ;_initBlock_56+132
0x7DAA	0x02001515 ;_initBlock_56+136
0x7DAE	0x2800AB42 ;_initBlock_56+140
0x7DB2	0x000E0E11 ;_initBlock_56+144
0x7DB6	0x00552102 ;_initBlock_56+148
0x7DBA	0x0E0E1128 ;_initBlock_56+152
0x7DBE	0xAB100200 ;_initBlock_56+156
0x7DC2	0x0E112800 ;_initBlock_56+160
0x7DC6	0x1002000E ;_initBlock_56+164
0x7DCA	0x222800AB ;_initBlock_56+168
0x7DCE	0x1A000D0D ;_initBlock_56+172
0x7DD2	0x28000032 ;_initBlock_56+176
0x7DD6	0x00070722 ;_initBlock_56+180
0x7DDA	0x009A191A ;_initBlock_56+184
0x7DDE	0xCDCD1127 ;_initBlock_56+188
0x7DE2	0x00301A00 ;_initBlock_56+192
0x7DE6	0x2B00 ;_initBlock_56+196
; end of _initBlock_56
;DriverRF4463PROMain.c,88 :: _RF_MODEM_TX_RAMP_DELAY_8_850 [88]
0x7DE8	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x7DEC	0x203200C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+4
0x7DF0	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+8
0x7DF4	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+12
0x7DF8	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+16
0x7DFC	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+20
0x7E00	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+24
0x7E04	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+28
0x7E08	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+32
0x7E0C	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+36
0x7E10	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+40
0x7E14	0x102000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+44
0x7E18	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+48
0x7E1C	0x101000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+52
0x7E20	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+56
0x7E24	0x201000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+60
0x7E28	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+64
0x7E2C	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+68
0x7E30	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+72
0x7E34	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+76
0x7E38	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+80
0x7E3C	0x21720080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+84
; end of _RF_MODEM_TX_RAMP_DELAY_8_850
;DriverRF4463PROMain.c,74 :: _RF_MODEM_TX_RAMP_DELAY_8_433 [88]
0x7E40	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x7E44	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+4
0x7E48	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+8
0x7E4C	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+12
0x7E50	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+16
0x7E54	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+20
0x7E58	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+24
0x7E5C	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+28
0x7E60	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+32
0x7E64	0x10300080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+36
0x7E68	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+40
0x7E6C	0x10200080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+44
0x7E70	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+48
0x7E74	0x10100080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+52
0x7E78	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+56
0x7E7C	0x20100080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+60
0x7E80	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+64
0x7E84	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+68
0x7E88	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+72
0x7E8C	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+76
0x7E90	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+80
0x7E94	0x21720080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+84
; end of _RF_MODEM_TX_RAMP_DELAY_8_433
;,0 :: _initBlock_59 [154]
; Containing: RF_SYNTH_PFDCP_CPFF_7 [77]
;             RF_MODEM_AFC_GEAR_7_850 [77]
0x7E98	0x040B0E2C ;_initBlock_59+0 : RF_SYNTH_PFDCP_CPFF_7 at 0x7E98
0x7E9C	0x2C03730C ;_initBlock_59+4
0x7EA0	0x0C040B0E ;_initBlock_59+8
0x7EA4	0x0E2C0373 ;_initBlock_59+12
0x7EA8	0x730C040B ;_initBlock_59+16
0x7EAC	0x0B0E2C03 ;_initBlock_59+20
0x7EB0	0x03730C04 ;_initBlock_59+24
0x7EB4	0x040B0E2C ;_initBlock_59+28
0x7EB8	0x2C03730C ;_initBlock_59+32
0x7EBC	0x0C040B0E ;_initBlock_59+36
0x7EC0	0x04340373 ;_initBlock_59+40
0x7EC4	0x7007040B ;_initBlock_59+44
0x7EC8	0x0B043403 ;_initBlock_59+48
0x7ECC	0x03700704 ;_initBlock_59+52
0x7ED0	0x050B0501 ;_initBlock_59+56
0x7ED4	0x01030002 ;_initBlock_59+60
0x7ED8	0x02050B05 ;_initBlock_59+64
0x7EDC	0x0E2C0300 ;_initBlock_59+68
0x7EE0	0x730C040B ;_initBlock_59+72
0x7EE4	0x80360403 ;_initBlock_59+76 : RF_MODEM_AFC_GEAR_7_850 at 0x7EE5
0x7EE8	0x80305201 ;_initBlock_59+80
0x7EEC	0x03803604 ;_initBlock_59+84
0x7EF0	0x04807F30 ;_initBlock_59+88
0x7EF4	0x17078036 ;_initBlock_59+92
0x7EF8	0x12008010 ;_initBlock_59+96
0x7EFC	0xB1042A80 ;_initBlock_59+100
0x7F00	0x801200A0 ;_initBlock_59+104
0x7F04	0xA09A0254 ;_initBlock_59+108
0x7F08	0xA8801200 ;_initBlock_59+112
0x7F0C	0x00A08F01 ;_initBlock_59+116
0x7F10	0x01508112 ;_initBlock_59+120
0x7F14	0x2300A01F ;_initBlock_59+124
0x7F18	0x8400EF83 ;_initBlock_59+128
0x7F1C	0x8F2300A0 ;_initBlock_59+132
0x7F20	0xE0C900FF ;_initBlock_59+136
0x7F24	0xFF8F2300 ;_initBlock_59+140
0x7F28	0x04E02301 ;_initBlock_59+144
0x7F2C	0x50018036 ;_initBlock_59+148
0x7F30	0x8069 ;_initBlock_59+152
; end of _initBlock_59
;DriverRF4463PROMain.c,143 :: _RF_MODEM_AFC_GEAR_7_433 [77]
0x7F32	0x03803604 ;_RF_MODEM_AFC_GEAR_7_433+0
0x7F36	0x0480AF30 ;_RF_MODEM_AFC_GEAR_7_433+4
0x7F3A	0x14078036 ;_RF_MODEM_AFC_GEAR_7_433+8
0x7F3E	0x120080DD ;_RF_MODEM_AFC_GEAR_7_433+12
0x7F42	0x3A042A80 ;_RF_MODEM_AFC_GEAR_7_433+16
0x7F46	0x801200A0 ;_RF_MODEM_AFC_GEAR_7_433+20
0x7F4A	0xA05A0254 ;_RF_MODEM_AFC_GEAR_7_433+24
0x7F4E	0xA8801200 ;_RF_MODEM_AFC_GEAR_7_433+28
0x7F52	0x00E06801 ;_RF_MODEM_AFC_GEAR_7_433+32
0x7F56	0x01508112 ;_RF_MODEM_AFC_GEAR_7_433+36
0x7F5A	0x1200E020 ;_RF_MODEM_AFC_GEAR_7_433+40
0x7F5E	0x03019F82 ;_RF_MODEM_AFC_GEAR_7_433+44
0x7F62	0x872300E0 ;_RF_MODEM_AFC_GEAR_7_433+48
0x7F66	0xE07700DD ;_RF_MODEM_AFC_GEAR_7_433+52
0x7F6A	0xFF8F2300 ;_RF_MODEM_AFC_GEAR_7_433+56
0x7F6E	0x00E0C900 ;_RF_MODEM_AFC_GEAR_7_433+60
0x7F72	0x01FF8F23 ;_RF_MODEM_AFC_GEAR_7_433+64
0x7F76	0x3604E023 ;_RF_MODEM_AFC_GEAR_7_433+68
0x7F7A	0x69500180 ;_RF_MODEM_AFC_GEAR_7_433+72
0x7F7E	0x80 ;_RF_MODEM_AFC_GEAR_7_433+76
; end of _RF_MODEM_AFC_GEAR_7_433
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x7F80	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x7F84	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x7F88	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x7F8C	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x7F90	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x7F94	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x7F98	0x358637BD ;__Lib_Sprintf__npowers_+24
0x7F9C	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x7FA0	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x7FA4	0x3089705F ;__Lib_Sprintf__npowers_+36
0x7FA8	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x7FAC	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x7FB0	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x7FB4	0x3F800000 ;__Lib_Sprintf__powers_+0
0x7FB8	0x41200000 ;__Lib_Sprintf__powers_+4
0x7FBC	0x42C80000 ;__Lib_Sprintf__powers_+8
0x7FC0	0x447A0000 ;__Lib_Sprintf__powers_+12
0x7FC4	0x461C4000 ;__Lib_Sprintf__powers_+16
0x7FC8	0x47C35000 ;__Lib_Sprintf__powers_+20
0x7FCC	0x49742400 ;__Lib_Sprintf__powers_+24
0x7FD0	0x4B189680 ;__Lib_Sprintf__powers_+28
0x7FD4	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x7FD8	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x7FDC	0x501502F9 ;__Lib_Sprintf__powers_+40
0x7FE0	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x7FE4	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x7FE8	0x00000001 ;__Lib_Sprintf_octpowers+0
0x7FEC	0x00000008 ;__Lib_Sprintf_octpowers+4
0x7FF0	0x00000040 ;__Lib_Sprintf_octpowers+8
0x7FF4	0x00000200 ;__Lib_Sprintf_octpowers+12
0x7FF8	0x00001000 ;__Lib_Sprintf_octpowers+16
0x7FFC	0x00008000 ;__Lib_Sprintf_octpowers+20
0x8000	0x00040000 ;__Lib_Sprintf_octpowers+24
0x8004	0x00200000 ;__Lib_Sprintf_octpowers+28
0x8008	0x01000000 ;__Lib_Sprintf_octpowers+32
0x800C	0x08000000 ;__Lib_Sprintf_octpowers+36
0x8010	0x40000000 ;__Lib_Sprintf_octpowers+40
0x8014	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x8018	0x00000001 ;__Lib_Sprintf_dpowers+0
0x801C	0x0000000A ;__Lib_Sprintf_dpowers+4
0x8020	0x00000064 ;__Lib_Sprintf_dpowers+8
0x8024	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x8028	0x00002710 ;__Lib_Sprintf_dpowers+16
0x802C	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x8030	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x8034	0x00989680 ;__Lib_Sprintf_dpowers+28
0x8038	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x803C	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x8040	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x8044	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x8048	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x804C	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x8050	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x8054	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x8058	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x805C	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_66 [86]
; Containing: ?lstr_3_DriverRF4463PROMain [31]
;             ?lstr_5_DriverRF4463PROMain [28]
;             ?lstr_4_DriverRF4463PROMain [27]
0x8060	0x5453205B ;_initBlock_66+0 : ?lstr_3_DriverRF4463PROMain at 0x8060
0x8064	0x53555441 ;_initBlock_66+4
0x8068	0x44205D20 ;_initBlock_66+8
0x806C	0x4D494345 ;_initBlock_66+12
0x8070	0x50204C41 ;_initBlock_66+16
0x8074	0x5245574F ;_initBlock_66+20
0x8078	0x6425203A ;_initBlock_66+24
0x807C	0x5B000A0D ;_initBlock_66+28 : ?lstr_5_DriverRF4463PROMain at 0x807F
0x8080	0x41545320 ;_initBlock_66+32
0x8084	0x20535554 ;_initBlock_66+36
0x8088	0x4144205D ;_initBlock_66+40
0x808C	0x52204154 ;_initBlock_66+44
0x8090	0x3A455441 ;_initBlock_66+48
0x8094	0x756C2520 ;_initBlock_66+52
0x8098	0x5B000A0D ;_initBlock_66+56 : ?lstr_4_DriverRF4463PROMain at 0x809B
0x809C	0x41545320 ;_initBlock_66+60
0x80A0	0x20535554 ;_initBlock_66+64
0x80A4	0x4142205D ;_initBlock_66+68
0x80A8	0x203A444E ;_initBlock_66+72
0x80AC	0x20756C25 ;_initBlock_66+76
0x80B0	0x0D7A484B ;_initBlock_66+80
0x80B4	0x000A ;_initBlock_66+84
; end of _initBlock_66
;,0 :: _initBlock_67 [50]
; Containing: ?lstr_6_DriverRF4463PROMain [25]
;             ?lstr_7_DriverRF4463PROMain [25]
0x80B6	0x5453205B ;_initBlock_67+0 : ?lstr_6_DriverRF4463PROMain at 0x80B6
0x80BA	0x53555441 ;_initBlock_67+4
0x80BE	0x43205D20 ;_initBlock_67+8
0x80C2	0x4E4E4148 ;_initBlock_67+12
0x80C6	0x203A4C45 ;_initBlock_67+16
0x80CA	0x0A0D6425 ;_initBlock_67+20
0x80CE	0x53205B00 ;_initBlock_67+24 : ?lstr_7_DriverRF4463PROMain at 0x80CF
0x80D2	0x55544154 ;_initBlock_67+28
0x80D6	0x205D2053 ;_initBlock_67+32
0x80DA	0x203A5742 ;_initBlock_67+36
0x80DE	0x20756C25 ;_initBlock_67+40
0x80E2	0x0D7A484B ;_initBlock_67+44
0x80E6	0x000A ;_initBlock_67+48
; end of _initBlock_67
;__Lib_Conversions.c,0 :: ?ICSStrToLong_counter_L0 [4]
0x80E8	0x00000000 ;?ICSStrToLong_counter_L0+0
; end of ?ICSStrToLong_counter_L0
;__Lib_Conversions.c,0 :: ?ICSStrToLong_buf_str_L0 [10]
0x80EC	0x00000000 ;?ICSStrToLong_buf_str_L0+0
0x80F0	0x00000000 ;?ICSStrToLong_buf_str_L0+4
0x80F4	0x0000 ;?ICSStrToLong_buf_str_L0+8
; end of ?ICSStrToLong_buf_str_L0
;__Lib_Conversions.c,0 :: ?ICSStrToLong_result_L0 [4]
0x80F8	0x00000000 ;?ICSStrToLong_result_L0+0
; end of ?ICSStrToLong_result_L0
;,0 :: _initBlock_71 [36]
; Containing: ?ICS?lstr1_DriverRF4463PROMain [19]
;             hexb [17]
0x80FC	0x4155205B ;_initBlock_71+0 : ?ICS?lstr1_DriverRF4463PROMain at 0x80FC
0x8100	0x20315452 ;_initBlock_71+4
0x8104	0x5854205D ;_initBlock_71+8
0x8108	0x544E4920 ;_initBlock_71+12
0x810C	0x30000A0D ;_initBlock_71+16 : hexb at 0x810F
0x8110	0x34333231 ;_initBlock_71+20
0x8114	0x38373635 ;_initBlock_71+24
0x8118	0x43424139 ;_initBlock_71+28
0x811C	0x00464544 ;_initBlock_71+32
; end of _initBlock_71
;__Lib_Sprintf.c,101 :: __Lib_Sprintf_hexs [17]
0x8120	0x33323130 ;__Lib_Sprintf_hexs+0
0x8124	0x37363534 ;__Lib_Sprintf_hexs+4
0x8128	0x62613938 ;__Lib_Sprintf_hexs+8
0x812C	0x66656463 ;__Lib_Sprintf_hexs+12
0x8130	0x00 ;__Lib_Sprintf_hexs+16
; end of __Lib_Sprintf_hexs
;__Lib_Conversions.c,0 :: ?ICSStrToInt_counter_L0 [4]
0x8134	0x00000000 ;?ICSStrToInt_counter_L0+0
; end of ?ICSStrToInt_counter_L0
;__Lib_Conversions.c,0 :: ?ICSStrToInt_buf_str2_L0 [6]
0x8138	0x00000000 ;?ICSStrToInt_buf_str2_L0+0
0x813C	0x0000 ;?ICSStrToInt_buf_str2_L0+4
; end of ?ICSStrToInt_buf_str2_L0
;__Lib_Conversions.c,0 :: ?ICSStrToInt_result_L0 [4]
0x8140	0x00000000 ;?ICSStrToInt_result_L0+0
; end of ?ICSStrToInt_result_L0
;DriverRF4463PROMain.c,390 :: _tx_test_aa_data [14]
0x8144	0xAAAAAAAA ;_tx_test_aa_data+0
0x8148	0xAAAAAAAA ;_tx_test_aa_data+4
0x814C	0xAAAAAAAA ;_tx_test_aa_data+8
0x8150	0xAAAA ;_tx_test_aa_data+12
; end of _tx_test_aa_data
;__Lib_Conversions.c,0 :: ?ICSStrToShort_counter_L0 [4]
0x8154	0x00000000 ;?ICSStrToShort_counter_L0+0
; end of ?ICSStrToShort_counter_L0
;__Lib_Conversions.c,0 :: ?ICSStrToShort_buf_str2_L0 [4]
0x8158	0x00000000 ;?ICSStrToShort_buf_str2_L0+0
; end of ?ICSStrToShort_buf_str2_L0
;__Lib_Conversions.c,0 :: ?ICSStrToShort_result_L0 [4]
0x815C	0x00000000 ;?ICSStrToShort_result_L0+0
; end of ?ICSStrToShort_result_L0
;DriverRF4463PROMain.c,375 :: _RF_FRR_CTL_A_MODE_4_data [8]
0x8160	0x00040211 ;_RF_FRR_CTL_A_MODE_4_data+0
0x8164	0x00000000 ;_RF_FRR_CTL_A_MODE_4_data+4
; end of _RF_FRR_CTL_A_MODE_4_data
;__Lib_System_G0xx.c,467 :: __Lib_System_G0xx_AHBPrescTable [8]
0x8168	0x08040201 ;__Lib_System_G0xx_AHBPrescTable+0
0x816C	0x00804020 ;__Lib_System_G0xx_AHBPrescTable+4
; end of __Lib_System_G0xx_AHBPrescTable
;,0 :: _initBlock_82 [12]
; Containing: RF_POWER_UP_data [7]
;             RF_MODEM_AGC_CONTROL_1_data [5]
0x8170	0x01000102 ;_initBlock_82+0 : RF_POWER_UP_data at 0x8170
0x8174	0x1180C3C9 ;_initBlock_82+4 : RF_MODEM_AGC_CONTROL_1_data at 0x8177
0x8178	0xE2350120 ;_initBlock_82+8
; end of _initBlock_82
;__Lib_Sprintf.c,0 :: ?ICS__Lib_Sprintf__doprntf_ccnt_L0 [4]
0x817C	0x00000000 ;?ICS__Lib_Sprintf__doprntf_ccnt_L0+0
; end of ?ICS__Lib_Sprintf__doprntf_ccnt_L0
;__Lib_System_G0xx.c,468 :: __Lib_System_G0xx_APBPrescTable [4]
0x8180	0x10080402 ;__Lib_System_G0xx_APBPrescTable+0
; end of __Lib_System_G0xx_APBPrescTable
;__Lib_Conversions.c,0 :: ?ICS__Lib_Conversions_Forward_Input_multiplier_L0 [4]
0x8184	0x00000001 ;?ICS__Lib_Conversions_Forward_Input_multiplier_L0+0
; end of ?ICS__Lib_Conversions_Forward_Input_multiplier_L0
;DriverRF4463PROMain.c,0 :: ?ICSvRF4463MainCommandProcessor_ulArgument_L0 [4]
0x8188	0x00000000 ;?ICSvRF4463MainCommandProcessor_ulArgument_L0+0
; end of ?ICSvRF4463MainCommandProcessor_ulArgument_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x00C0     [124]    __Lib_MathDouble___Float_Aux
0x013C      [20]    __Lib_MathDouble___Fp
0x0150     [170]    __Add_FP
0x01FC     [130]    __Mul_FP
0x0280      [72]    __Div_32x32_S
0x02C8      [86]    __Compare_FP
0x0320      [12]    _Get_Fosc_kHz
0x032C     [172]    __Lib_GPIO_G0xx_GPIO_Config_Pin_Alternate_Function
0x03D8     [240]    _vRF4463SpiBufferTX
0x04C8      [68]    __Div_32x32_U
0x050C      [20]    _isdigit
0x0520      [14]    __Sub_FP
0x0530     [204]    __Lib_Sprintf_fround
0x05FC      [56]    __FloatToSignedIntegral
0x0634      [18]    __UnsignedIntegralToFloat
0x0648     [162]    __Div_FP
0x06EC     [368]    __Lib_Sprintf_scale
0x085C      [46]    __FloatToUnsignedIntegral
0x088C      [28]    _strlen
0x08A8    [5220]    __Lib_Sprintf__doprntf
0x1D0C     [106]    __Lib_Conversions_Forward_Input
0x1D78      [52]    _ucRF4463SPIByte
0x1DAC      [68]    _GPIO_Alternate_Function_Enable
0x1DF0     [100]    __Lib_UART_G0xx_1234_get_usart_clock
0x1E54     [168]    _RCC_GetClocksFrequency
0x1EFC      [26]    _toupper
0x1F18      [52]    _memcmp
0x1F4C     [132]    _StrToLong
0x1FD0       [6]    _vUSARTStartMEMtoMEMZero
0x1FD8      [28]    _ucRF4463ChecksumGenerator
0x1FF4      [16]    _vRF4463MainApplyChanges
0x2004       [6]    _vUSART1Start_TX
0x200C      [50]    _sprintf
0x2040     [260]    _StrToShort
0x2144     [260]    _StrToInt
0x2248     [520]    __Lib_UART_G0xx_1234_UARTx_Init_Advanced
0x2450     [108]    _GPIO_Clk_Enable
0x24BC      [52]    _ucRF4463CheckCTS
0x24F0      [40]    __Lib_UART_G0xx_1234_UARTx_Write
0x2518      [72]    _vRF4463RxStart
0x2560      [52]    _vRF4463TxStart
0x2594      [52]    _vRF4463EnableTxInterrupt
0x25C8     [124]    _vSPIWriteFifo
0x2644      [84]    _vRF4463RxStartTest
0x2698      [60]    _NVIC_IntEnable
0x26D4      [32]    _UART1_Init_Advanced
0x26F4     [724]    _GPIO_Config
0x29C8      [58]    _vRF4463EnableRxInterrupt
0x2A04      [28]    _vRF4463FifoReset
0x2A20     [124]    _vSPIRead
0x2A9C      [42]    __Lib_UART_G0xx_1234_UARTx_Write_Text
0x2AC8     [460]    _vRF4463InitFreq
0x2C94     [134]    _vRF4463GPIO_SET
0x2D1C      [80]    _vSPIWrite
0x2D6C       [8]    _vUSARTCleanBuffer
0x2D74       [6]    _vUSARTStartMEMtoMEM
0x2D7C    [3400]    _vRF4463MainCommandProcessor
0x3AC4     [728]    _vSPI1Init
0x3D9C    [2172]    _vRF4463Init
0x4618      [72]    _vRF4463MainSetTXString
0x4660     [248]    _vRF4463TxData
0x4758     [136]    _vRF4463SDNReset
0x47E0     [272]    __Lib_System_G0xx_set_core_latency
0x48F0     [124]    __Lib_System_G0xx_SystemClockSetDefault
0x496C     [168]    _is_clock_stable
0x4A14      [84]    _vRF4463TxCont
0x4A68      [28]    _vRF4463GetIntStatus
0x4A84      [92]    _spi_read_fifo
0x4AE0      [12]    _GPIO_Digital_Input
0x4AEC      [16]    _UART1_Write_Text
0x4AFC      [28]    _vRF4463PartInfo
0x4B18      [88]    _vUSARTReceivedFromUSART1
0x4B70      [92]    _vUSARTConfigUSART1
0x4BCC      [88]    _InitTimer2
0x4C24      [48]    _vRF4463ClearInterrupts
0x4C54      [52]    _vRF4463RxInit
0x4C88      [18]    ___CC2DW
0x4C9C      [16]    _GPIO_Digital_Output
0x4CAC      [42]    ___FillZeros
0x4CD8      [44]    _Timer2_interrupt
0x4D04      [52]    _vRF4463ISR
0x4D38      [80]    _Int_SPI1
0x4D88     [216]    _DMACh1_interrupt
0x4E60      [56]    _vUARTISR
0x4E98     [164]    __Lib_System_G0xx_InitialSetUpRCCRCC2
0x4F3C     [956]    _main
0x52F8       [6]    ___GenExcept
0x5300      [20]    __Lib_System_G0xx_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _ulRF4463Step
0x20000004      [16]    _RF_MODEM_MOD_TYPE_12_data
0x20000014      [12]    _RF_MODEM_TX_RAMP_DELAY_8_data
0x20000020      [13]    _RF_MODEM_AFC_GEAR_7_data
0x2000002D      [15]    _RF_MODEM_OOK_CNT1_11_data
0x2000003C      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x2000004C      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x2000005C      [16]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x2000006C      [13]    _RF_MODEM_AGC_WINDOW_SIZE_9_data
0x20000079      [13]    _RF_MODEM_BCR_OSR_1_9_data
0x20000086      [11]    _RF_SYNTH_PFDCP_CPFF_7_data
0x20000091       [1]    _ucRF4463MatchEnabled
0x20000092       [1]    _ucRF4463ByteMatch1
0x20000093       [1]    _ucRF4463ByteMask1
0x20000094       [1]    _ucRF4463MatchEnableReg
0x20000095       [1]    _ucRF4463ByteMatch2
0x20000096       [1]    _ucRF4463ByteMask2
0x20000097       [1]    _ucRF4463ByteMatch3
0x20000098       [1]    _ucRF4463ByteMask3
0x20000099       [1]    _ucRF4463ByteMatch4
0x2000009A       [1]    _ucRF4463ByteMask4
0x2000009B      [66]    _ucRF4463TXdata
0x200000DD       [1]    _ucSPI1ByteReceived
0x200000DE      [10]    _CMD_RADIO_POWER_SET
0x200000E8      [40]    _ANS_COMMAND_VALUE_ACCEPTED
0x20000110      [32]    _ANS_COMMAND_VALUE_OUT_OF_RANGE
0x20000130       [9]    _CMD_RADIO_BAND_SET
0x20000139       [9]    _CMD_RADIO_RATE_SET
0x20000142      [12]    _CMD_RADIO_CHANNEL_SET
0x2000014E       [1]    _ucRF4463FreqChannel
0x2000014F       [7]    _CMD_RADIO_BW_SET
0x20000156       [9]    _CMD_RADIO_MODE_SET
0x2000015F       [1]    _ucUSARTNull
0x20000160       [5]    _ARG_RADIO_MODE_STBY
0x20000165      [34]    _ANS_COMMAND_MODE_STBY
0x20000187       [8]    _ARG_RADIO_MODE_TX_CONT
0x2000018F      [34]    _ANS_COMMAND_MODE_TX_CONT
0x200001B1       [8]    _ARG_RADIO_MODE_RX_CONT
0x200001B9      [34]    _ANS_COMMAND_MODE_RX_CONT
0x200001DB      [10]    _ARG_RADIO_MODE_TX_MASTER
0x200001E5      [36]    _ANS_COMMAND_MODE_TX_MASTER
0x20000209       [9]    _ARG_RADIO_MODE_RX_SLAVE
0x20000212      [35]    _ANS_COMMAND_MODE_RX_SLAVE
0x20000235      [12]    _CMD_RADIO_PACKET_SEND
0x20000241       [1]    _ucRF4463SendMessage
0x20000242      [25]    _ANS_COMMAND_WRONG_MODE
0x2000025B      [11]    _CMD_RADIO_GET_STATUS
0x20000266      [37]    _ANS_STATUS_REPORT
0x2000028B      [12]    _CMD_RADIO_MATCH_BYTE_1_SET
0x20000297      [12]    _CMD_RADIO_MATCH_BYTE_2_SET
0x200002A3      [12]    _CMD_RADIO_MATCH_BYTE_3_SET
0x200002AF      [12]    _CMD_RADIO_MATCH_BYTE_4_SET
0x200002BB      [11]    _CMD_RADIO_MATCH_MASK_1_SET
0x200002C6      [11]    _CMD_RADIO_MATCH_MASK_2_SET
0x200002D1      [11]    _CMD_RADIO_MATCH_MASK_3_SET
0x200002DC      [11]    _CMD_RADIO_MATCH_MASK_4_SET
0x200002E7      [12]    _CMD_RADIO_MATCH_UNSET
0x200002F3      [22]    _ANS_DEBUG_COMMAND_UNKNOWN
0x20000309    [4096]    _ucUSARTActiveBuffer1
0x20001309       [1]    DriverRF4463PROMain_ucRF4463IRQ
0x2000130A       [1]    _ucRF4463Freq3
0x2000130B       [1]    _ucRF4463Freq2
0x2000130C       [4]    _ulUSARTActiveBuffer1BytesReceived
0x20001310    [4096]    _ucUSART1RXBuffer
0x20002310       [4]    _ulUSART1ByteReceived
0x20002314       [4]    _fUSART1Buffer
0x20002318       [4]    _tx_cnt
0x2000231C       [4]    _rx_cnt
0x20002320       [7]    ?lstr1___Lib_Sprintf
0x20002327       [1]    _ucRF4463Freq1
0x20002328       [4]    vRF4463MainCommandProcessor_ulArgument_L0
0x2000232C       [1]    _ucRF4463Rate
0x2000232D       [1]    _ucRF4463Mode
0x2000232E       [1]    _ucRF4463Power
0x2000232F      [20]    _spi_read_buf
0x20002343       [1]    _Flag
0x20002344      [66]    _rx_buf
0x20002386       [1]    _reset_mode
0x20002388       [4]    _ulClk
0x2000238C       [4]    ___System_CLOCK_IN_KHZ
0x20002390       [4]    _UART_Wr_Ptr
0x20002394       [4]    _UART_Rd_Ptr
0x20002398       [4]    _UART_Rdy_Ptr
0x2000239C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x5314       [4]    ?ICS_ulRF4463Step
0x5318      [16]    ?ICS_RF_MODEM_MOD_TYPE_12_data
0x5328      [12]    ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
0x5334      [13]    ?ICS_RF_MODEM_AFC_GEAR_7_data
0x5341      [15]    ?ICS_RF_MODEM_OOK_CNT1_11_data
0x5350      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x5360      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x5370      [16]    ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x5380      [13]    ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data
0x538D      [13]    ?ICS_RF_MODEM_BCR_OSR_1_9_data
0x539A      [11]    ?ICS_RF_SYNTH_PFDCP_CPFF_7_data
0x53A5       [1]    ?ICS_ucRF4463MatchEnabled
0x53A6       [1]    ?ICS_ucRF4463ByteMatch1
0x53A7       [1]    ?ICS_ucRF4463ByteMask1
0x53A8       [1]    ?ICS_ucRF4463MatchEnableReg
0x53A9       [1]    ?ICS_ucRF4463ByteMatch2
0x53AA       [1]    ?ICS_ucRF4463ByteMask2
0x53AB       [1]    ?ICS_ucRF4463ByteMatch3
0x53AC       [1]    ?ICS_ucRF4463ByteMask3
0x53AD       [1]    ?ICS_ucRF4463ByteMatch4
0x53AE       [1]    ?ICS_ucRF4463ByteMask4
0x53AF      [66]    ?ICS_ucRF4463TXdata
0x53F1       [1]    ?ICS_ucSPI1ByteReceived
0x53F2      [10]    ?ICS_CMD_RADIO_POWER_SET
0x53FC      [40]    ?ICS_ANS_COMMAND_VALUE_ACCEPTED
0x5424      [32]    ?ICS_ANS_COMMAND_VALUE_OUT_OF_RANGE
0x5444       [9]    ?ICS_CMD_RADIO_BAND_SET
0x544D       [9]    ?ICS_CMD_RADIO_RATE_SET
0x5456      [12]    ?ICS_CMD_RADIO_CHANNEL_SET
0x5462       [1]    ?ICS_ucRF4463FreqChannel
0x5463       [7]    ?ICS_CMD_RADIO_BW_SET
0x546A       [9]    ?ICS_CMD_RADIO_MODE_SET
0x5473       [1]    ?ICS_ucUSARTNull
0x5474       [5]    ?ICS_ARG_RADIO_MODE_STBY
0x5479      [34]    ?ICS_ANS_COMMAND_MODE_STBY
0x549B       [8]    ?ICS_ARG_RADIO_MODE_TX_CONT
0x54A3      [34]    ?ICS_ANS_COMMAND_MODE_TX_CONT
0x54C5       [8]    ?ICS_ARG_RADIO_MODE_RX_CONT
0x54CD      [34]    ?ICS_ANS_COMMAND_MODE_RX_CONT
0x54EF      [10]    ?ICS_ARG_RADIO_MODE_TX_MASTER
0x54F9      [36]    ?ICS_ANS_COMMAND_MODE_TX_MASTER
0x551D       [9]    ?ICS_ARG_RADIO_MODE_RX_SLAVE
0x5526      [35]    ?ICS_ANS_COMMAND_MODE_RX_SLAVE
0x5549      [12]    ?ICS_CMD_RADIO_PACKET_SEND
0x5555       [1]    ?ICS_ucRF4463SendMessage
0x5556      [25]    ?ICS_ANS_COMMAND_WRONG_MODE
0x556F      [11]    ?ICS_CMD_RADIO_GET_STATUS
0x557A      [37]    ?ICS_ANS_STATUS_REPORT
0x559F      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_1_SET
0x55AB      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_2_SET
0x55B7      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_3_SET
0x55C3      [12]    ?ICS_CMD_RADIO_MATCH_BYTE_4_SET
0x55CF      [11]    ?ICS_CMD_RADIO_MATCH_MASK_1_SET
0x55DA      [11]    ?ICS_CMD_RADIO_MATCH_MASK_2_SET
0x55E5      [11]    ?ICS_CMD_RADIO_MATCH_MASK_3_SET
0x55F0      [11]    ?ICS_CMD_RADIO_MATCH_MASK_4_SET
0x55FB      [12]    ?ICS_CMD_RADIO_MATCH_UNSET
0x5607      [22]    ?ICS_ANS_DEBUG_COMMAND_UNKNOWN
0x561D    [4096]    ?ICS_ucUSARTActiveBuffer1
0x661D       [1]    ?ICSDriverRF4463PROMain_ucRF4463IRQ
0x6620       [4]    ?ICS_ulUSARTActiveBuffer1BytesReceived
0x6624    [4096]    ?ICS_ucUSART1RXBuffer
0x7624       [4]    ?ICS_ulUSART1ByteReceived
0x7628       [4]    ?ICS_fUSART1Buffer
0x762C       [4]    ?ICS_tx_cnt
0x7630       [4]    ?ICS_rx_cnt
0x7634       [7]    ?ICS?lstr1___Lib_Sprintf
0x763C      [18]    ?ICS?lstr8_DriverRF4463PROMain
0x7650      [32]    ?ICSvRF4463MainCommandProcessor_ucCommand_L0
0x7670      [64]    ?ICSvRF4463MainCommandProcessor_ucLongArgument_L0
0x76B0       [4]    ?ICSvRF4463MainCommandProcessor_ucCounterBuffer_L0
0x76B4       [4]    ?ICSvRF4463MainCommandProcessor_ucCounterCommand_L0
0x76B8       [4]    ?ICSvRF4463MainCommandProcessor_ucCounterLongArgument_L0
0x76BC      [64]    ?ICSvRF4463MainCommandProcessor_ucTXT_L0
0x76FC     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850
0x7780     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850
0x7804     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850
0x7888     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433
0x790C     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433
0x7990     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433
0x7A14     [132]    _RF_MODEM_MOD_TYPE_12
0x7A98     [121]    _RF_MODEM_OOK_CNT1_11_433
0x7B11     [121]    _RF_MODEM_OOK_CNT1_11_850
0x7B8C     [108]    __GPIO_MODULE_USART1_PA9_10
0x7BF8      [99]    _RF_MODEM_BCR_OSR_1_9_850
0x7C5C      [30]    ?ICS?lstr9_DriverRF4463PROMain
0x7C7C      [32]    ?ICS?lstr10_DriverRF4463PROMain
0x7C9C      [14]    ?ICS?lstr11_DriverRF4463PROMain
0x7CAC       [3]    ?ICS?lstr12_DriverRF4463PROMain
0x7CB0      [15]    ?ICS?lstr13_DriverRF4463PROMain
0x7CBF      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_433
0x7D22      [99]    _RF_MODEM_BCR_OSR_1_9_433
0x7D85      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_850
0x7DE8      [88]    _RF_MODEM_TX_RAMP_DELAY_8_850
0x7E40      [88]    _RF_MODEM_TX_RAMP_DELAY_8_433
0x7E98      [77]    _RF_SYNTH_PFDCP_CPFF_7
0x7EE5      [77]    _RF_MODEM_AFC_GEAR_7_850
0x7F32      [77]    _RF_MODEM_AFC_GEAR_7_433
0x7F80      [52]    __Lib_Sprintf__npowers_
0x7FB4      [52]    __Lib_Sprintf__powers_
0x7FE8      [48]    __Lib_Sprintf_octpowers
0x8018      [40]    __Lib_Sprintf_dpowers
0x8040      [32]    __Lib_Sprintf_hexpowers
0x8060      [31]    ?lstr_3_DriverRF4463PROMain
0x807F      [28]    ?lstr_5_DriverRF4463PROMain
0x809B      [27]    ?lstr_4_DriverRF4463PROMain
0x80B6      [25]    ?lstr_6_DriverRF4463PROMain
0x80CF      [25]    ?lstr_7_DriverRF4463PROMain
0x80E8       [4]    ?ICSStrToLong_counter_L0
0x80EC      [10]    ?ICSStrToLong_buf_str_L0
0x80F8       [4]    ?ICSStrToLong_result_L0
0x80FC      [19]    ?ICS?lstr1_DriverRF4463PROMain
0x810F      [17]    __Lib_Sprintf_hexb
0x8120      [17]    __Lib_Sprintf_hexs
0x8134       [4]    ?ICSStrToInt_counter_L0
0x8138       [6]    ?ICSStrToInt_buf_str2_L0
0x8140       [4]    ?ICSStrToInt_result_L0
0x8144      [14]    _tx_test_aa_data
0x8154       [4]    ?ICSStrToShort_counter_L0
0x8158       [4]    ?ICSStrToShort_buf_str2_L0
0x815C       [4]    ?ICSStrToShort_result_L0
0x8160       [8]    _RF_FRR_CTL_A_MODE_4_data
0x8168       [8]    __Lib_System_G0xx_AHBPrescTable
0x8170       [7]    _RF_POWER_UP_data
0x8177       [5]    _RF_MODEM_AGC_CONTROL_1_data
0x817C       [4]    ?ICS__Lib_Sprintf__doprntf_ccnt_L0
0x8180       [4]    __Lib_System_G0xx_APBPrescTable
0x8184       [4]    ?ICS__Lib_Conversions_Forward_Input_multiplier_L0
0x8188       [4]    ?ICSvRF4463MainCommandProcessor_ulArgument_L0
