;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN <127, @106
	DJN -1, @-20
	ADD 210, 30
	SLT 270, 60
	SUB @127, 106
	ADD 220, 60
	SPL @72, #202
	JMN 0, #2
	ADD 210, 30
	JMP -27, @-23
	SUB 12, @10
	ADD 10, 8
	SUB #12, @200
	DJN -1, @-20
	DJN 270, 64
	ADD 212, @10
	SUB 912, @464
	SUB @127, 101
	SUB @127, 101
	SUB @127, 101
	SUB 300, 90
	ADD 212, @10
	SLT -7, <-20
	JMN 0, #2
	SUB <0, @2
	SUB @121, 103
	SUB @121, 103
	ADD 210, 30
	SUB #72, @202
	MOV -2, <-20
	MOV -27, <-23
	SUB 12, @410
	SUB 300, 90
	ADD @72, @-200
	ADD 270, 60
	ADD 10, 8
	ADD 10, 8
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	ADD 210, 30
	CMP -207, <-125
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	SLT 270, 60
