# Verilog-ADPLL

Lab04b (DCO&PFD) & Lab04c (Controller) 是Verilog

Lab05b (DCO) & Lab05d (PFD) 是Hspice

![image](https://user-images.githubusercontent.com/64843338/159724339-f836c951-9a2f-4573-9ca7-57cad3e9b70a.png)

![image](https://user-images.githubusercontent.com/64843338/159725853-ed5c9e43-1537-4c58-a182-0bdbed34fa80.png)

------------------------------------------------------------------------
# 延伸閱讀 Read-Around
# Verilog-base
20180327 - Half Adder & Full Sub、Multiplier

20180403 - Assign Adder & Assign Multiplier & 2-1 Multiplexer & 1-4 Multiplexer & Full Adder

20180410 - if-else & case

20180417 - 2's complement & 1-4 、 4-1 Mulplexer

20180508 - up counter & down counter & trigger counter

20180515 - SISO & SIPO

20180522 - Divider-10 & Ring counter

20180529 - Divider & PWM-40% Duty Cycle & PWM-70% Duty Cycle &

20180605 - Detector

20180612 - Detector & x^7+x^3+x+1 & Marquee

https://github.com/Tsai-Cheng-Hong/Verilog-Basic

------------------------------------------------------------------------
# Verilog-Normal:

OR & NOR gate-Layout & schematic 

RPA & CLA-Spice 

Shortest Path Faster Algorithm (SPFA)-Verilog

Square root-Verilog

https://github.com/Tsai-Cheng-Hong/Verilog-Normal

------------------------------------------------------------------------
# Verilog-Advanced:
4-bits Booth Multiplier (4bits布斯乘法器)

Skyline

Incenter of a Triangle

Kmeans Clustering Algorithm

https://github.com/Tsai-Cheng-Hong/Verilog-Advanced

------------------------------------------------------------------------
# IEEE 754 Standard(64-bits Floating point multiplication)
完成階段:Post-Layout

![image](https://user-images.githubusercontent.com/64843338/163710361-a4a93d62-96b6-4035-92c6-b38395f956e9.png)

https://github.com/Tsai-Cheng-Hong/IEEE-754-Standard-64-bits-Floating-point-multiplication-#ieee-754-standard-64-bits-floating-point-multiplication-

------------------------------------------------------------------------
# Verilog-ADPLL
完成階段:Synthesis
![image](https://user-images.githubusercontent.com/64843338/163710354-7e092efc-7f58-4bc0-a020-49e2c4188705.png)

https://github.com/Tsai-Cheng-Hong/Verilog-ADPLL

------------------------------------------------------------------------
# Verilog-TSRI(CIC)-Lab
![image](https://user-images.githubusercontent.com/64843338/163716714-2537e798-eb5e-41e9-91f8-99a5c5a8033c.png)

Lab01-FA

Lab02-MUX

Lab03-ALU

Lab04-Modeling Delay

Lab05-Testbench of ALU

Lab06-Memory

Lab07-FSM

Lab08-Sequence Controller

https://github.com/Tsai-Cheng-Hong/Verilog-TSRI_Lab

------------------------------------------------------------------------
# FPGA-Based-System-Design
![image](https://user-images.githubusercontent.com/64843338/163716731-8a25f75b-3d49-4e7e-b304-cff5a26e0491.png)

專題1自動上下數 Auto Counter

專題2手動上下數 Switch Counter

專題3霹靂燈 Marquee

專題4移動蛇 Snake Light

專題5紅綠燈 Traffic Light

專題6亂數產生器 Random

專題7密碼鎖 Combination Lock

專題8電子琴 Buzzer

專題9萬年曆 Perpetual Calendar

https://github.com/Tsai-Cheng-Hong/FPGA-Based-System-Design

------------------------------------------------------------------------
# Transmission-System-Circuit-Design-and-Simulation
E2Frame Format 

DS3 Signal Format G.752

https://github.com/Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation

------------------------------------------------------------------------
# Communication-Network-Integrated-Circuit-Design
https://github.com/Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design

------------------------------------------------------------------------
# Undergraduate senior project : PWM-power-Regulator-smart-air-purifier
![image](https://user-images.githubusercontent.com/64843338/163710372-dfe51c12-0147-4f44-90d3-60a1f15ad5f7.png)

https://github.com/Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier
