{"vcs1":{"timestamp_begin":1678599102.592418875, "rt":0.28, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1678599102.900855601, "rt":0.25, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1678599103.172901527, "rt":0.24, "ut":0.09, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678599102.384692983}
{"VCS_COMP_START_TIME": 1678599102.384692983}
{"VCS_COMP_END_TIME": 1678599103.448080138}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv"}
{"vcs1": {"peak_mem": 336208}}
{"stitch_vcselab": {"peak_mem": 222568}}
