{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701445574736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701445574736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 09:46:14 2023 " "Processing started: Fri Dec  1 09:46:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701445574736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445574736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445574736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701445575138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701445575138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/NIOS2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOS2/synthesis/NIOS2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOS2-rtl " "Found design unit 1: NIOS2-rtl" {  } { { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580114 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOS2 " "Found entity 1: NIOS2" {  } { { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/nios2_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOS2/synthesis/nios2_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_rst_controller-rtl " "Found design unit 1: nios2_rst_controller-rtl" {  } { { "NIOS2/synthesis/nios2_rst_controller.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580114 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_rst_controller " "Found entity 1: nios2_rst_controller" {  } { { "NIOS2/synthesis/nios2_rst_controller.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/nios2_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NIOS2/synthesis/nios2_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_rst_controller_001-rtl " "Found design unit 1: nios2_rst_controller_001-rtl" {  } { { "NIOS2/synthesis/nios2_rst_controller_001.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580115 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_rst_controller_001 " "Found entity 1: nios2_rst_controller_001" {  } { { "NIOS2/synthesis/nios2_rst_controller_001.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_irq_mapper " "Found entity 1: NIOS2_irq_mapper" {  } { { "NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0 " "Found entity 1: NIOS2_mm_interconnect_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS2_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS2_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580130 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS2_mm_interconnect_0_rsp_mux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS2_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS2_mm_interconnect_0_rsp_demux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS2_mm_interconnect_0_cmd_mux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS2_mm_interconnect_0_cmd_mux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS2_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS2_mm_interconnect_0_cmd_demux" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580136 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580139 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router_003 " "Found entity 2: NIOS2_mm_interconnect_0_router_003" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580139 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router_002 " "Found entity 2: NIOS2_mm_interconnect_0_router_002" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580140 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router_001 " "Found entity 2: NIOS2_mm_interconnect_0_router_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701445580141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS2_mm_interconnect_0_router_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580141 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_mm_interconnect_0_router " "Found entity 2: NIOS2_mm_interconnect_0_router" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_onchip_memory2_0 " "Found entity 1: NIOS2_onchip_memory2_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0 " "Found entity 1: NIOS2_nios2_gen2_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_mult_cell " "Found entity 1: NIOS2_nios2_gen2_0_cpu_mult_cell" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: NIOS2_nios2_gen2_0_cpu_ic_data_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: NIOS2_nios2_gen2_0_cpu_ic_tag_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_nios2_gen2_0_cpu_bht_module " "Found entity 3: NIOS2_nios2_gen2_0_cpu_bht_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: NIOS2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: NIOS2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS2_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: NIOS2_nios2_gen2_0_cpu_dc_tag_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS2_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: NIOS2_nios2_gen2_0_cpu_dc_data_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS2_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: NIOS2_nios2_gen2_0_cpu_dc_victim_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: NIOS2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: NIOS2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: NIOS2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: NIOS2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOS2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: NIOS2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOS2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: NIOS2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOS2_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: NIOS2_nios2_gen2_0_cpu_nios2_oci" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOS2_nios2_gen2_0_cpu " "Found entity 27: NIOS2_nios2_gen2_0_cpu" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS2_nios2_gen2_0_cpu_test_bench" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOS2_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580248 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_jtag_uart_0_scfifo_w " "Found entity 2: NIOS2_jtag_uart_0_scfifo_w" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580248 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOS2_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580248 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_jtag_uart_0_scfifo_r " "Found entity 4: NIOS2_jtag_uart_0_scfifo_r" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580248 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_jtag_uart_0 " "Found entity 5: NIOS2_jtag_uart_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_TX_START.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_TX_START.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_TX_START " "Found entity 1: NIOS2_UART_TX_START" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_TX_START.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_TX_START.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_TX_DATA_REG " "Found entity 1: NIOS2_UART_TX_DATA_REG" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_TX_DATA_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_RX_STATUS_REG " "Found entity 1: NIOS2_UART_RX_STATUS_REG" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_RX_STATUS_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_RX_32_PO " "Found entity 1: NIOS2_UART_RX_32_PO" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_RX_32_PO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_UART_RX.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_UART_RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_UART_RX " "Found entity 1: NIOS2_UART_RX" {  } { { "NIOS2/synthesis/submodules/NIOS2_UART_RX.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_UART_RX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Status_LEDS_PIO " "Found entity 1: NIOS2_Status_LEDS_PIO" {  } { { "NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_Status_LEDS_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_ParsedLoop_IRQ " "Found entity 1: NIOS2_ParsedLoop_IRQ" {  } { { "NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_ParsedLoop_IRQ.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_DIP_TX_Data_PIO " "Found entity 1: NIOS2_DIP_TX_Data_PIO" {  } { { "NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_DIP_TX_Data_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2/synthesis/submodules/NIOS2_Control_PIO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2/synthesis/submodules/NIOS2_Control_PIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Control_PIO " "Found entity 1: NIOS2_Control_PIO" {  } { { "NIOS2/synthesis/submodules/NIOS2_Control_PIO.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_Control_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CARACTERES_ESPECIALES_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CARACTERES_ESPECIALES_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580253 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COMANDOS_LCD_REVC.vhd 2 0 " "Found 2 design units, including 0 entities, in source file COMANDOS_LCD_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROCESADOR_LCD_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROCESADOR_LCD_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580255 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexToAscii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HexToAscii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexToAscii-rtl " "Found design unit 1: HexToAscii-rtl" {  } { { "HexToAscii.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/HexToAscii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580255 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexToAscii " "Found entity 1: HexToAscii" {  } { { "HexToAscii.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/HexToAscii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-rtl " "Found design unit 1: UART-rtl" {  } { { "UART.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580256 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_PR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_PR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PR-rtl " "Found design unit 1: UART_PR-rtl" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580257 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PR " "Found entity 1: UART_PR" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_PR " "Elaborating entity \"UART_PR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701445580348 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "INST\[29..128\] UART_PR.vhd(33) " "Using initial value X (don't care) for net \"INST\[29..128\]\" at UART_PR.vhd(33)" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580364 "|UART_PR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVC PROCESADOR_LCD_REVC:u_PROCESADOR " "Elaborating entity \"PROCESADOR_LCD_REVC\" for hierarchy \"PROCESADOR_LCD_REVC:u_PROCESADOR\"" {  } { { "UART_PR.vhd" "u_PROCESADOR" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC_S_CHAR PROCESADOR_LCD_REVC.vhd(48) " "Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object \"VEC_S_CHAR\" assigned a value but never read" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701445580388 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(789) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(791) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(793) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(808) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(809) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(811) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(812) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(814) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(815) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(817) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(818) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(826) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(827) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(830) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(831) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(834) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(835) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(838) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(839) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(842) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(843) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580401 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(846) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(847) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(850) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(851) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(854) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(855) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(858) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(859) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(862) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(863) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_A PROCESADOR_LCD_REVC.vhd(866) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal \"DATA_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701445580402 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_A PROCESADOR_LCD_REVC.vhd(786) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable \"DATA_A\", which holds its previous value in one or more paths through the process" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701445580403 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[0\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[0\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580413 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[1\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[1\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580413 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[2\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[2\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580413 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[3\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[3\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580413 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[4\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[4\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580414 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[5\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[5\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580414 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[6\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[6\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580414 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[7\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[7\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580414 "|UART_PR|PROCESADOR_LCD_REVC:u_PROCESADOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVC CARACTERES_ESPECIALES_REVC:u_CARACTERES " "Elaborating entity \"CARACTERES_ESPECIALES_REVC\" for hierarchy \"CARACTERES_ESPECIALES_REVC:u_CARACTERES\"" {  } { { "UART_PR.vhd" "u_CARACTERES" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2 NIOS2:U_SoftProcessor " "Elaborating entity \"NIOS2\" for hierarchy \"NIOS2:U_SoftProcessor\"" {  } { { "UART_PR.vhd" "U_SoftProcessor" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Control_PIO NIOS2:U_SoftProcessor\|NIOS2_Control_PIO:control_pio " "Elaborating entity \"NIOS2_Control_PIO\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_Control_PIO:control_pio\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "control_pio" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_DIP_TX_Data_PIO NIOS2:U_SoftProcessor\|NIOS2_DIP_TX_Data_PIO:dip_tx_data_pio " "Elaborating entity \"NIOS2_DIP_TX_Data_PIO\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_DIP_TX_Data_PIO:dip_tx_data_pio\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "dip_tx_data_pio" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_ParsedLoop_IRQ NIOS2:U_SoftProcessor\|NIOS2_ParsedLoop_IRQ:parsedloop_irq " "Elaborating entity \"NIOS2_ParsedLoop_IRQ\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_ParsedLoop_IRQ:parsedloop_irq\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "parsedloop_irq" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Status_LEDS_PIO NIOS2:U_SoftProcessor\|NIOS2_Status_LEDS_PIO:status_leds_pio " "Elaborating entity \"NIOS2_Status_LEDS_PIO\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_Status_LEDS_PIO:status_leds_pio\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "status_leds_pio" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_UART_RX NIOS2:U_SoftProcessor\|NIOS2_UART_RX:uart_rx " "Elaborating entity \"NIOS2_UART_RX\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_UART_RX:uart_rx\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "uart_rx" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_UART_RX_32_PO NIOS2:U_SoftProcessor\|NIOS2_UART_RX_32_PO:uart_rx_32_po " "Elaborating entity \"NIOS2_UART_RX_32_PO\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_UART_RX_32_PO:uart_rx_32_po\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "uart_rx_32_po" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_UART_RX_STATUS_REG NIOS2:U_SoftProcessor\|NIOS2_UART_RX_STATUS_REG:uart_rx_status_reg " "Elaborating entity \"NIOS2_UART_RX_STATUS_REG\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_UART_RX_STATUS_REG:uart_rx_status_reg\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "uart_rx_status_reg" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_UART_TX_DATA_REG NIOS2:U_SoftProcessor\|NIOS2_UART_TX_DATA_REG:uart_tx_data_reg " "Elaborating entity \"NIOS2_UART_TX_DATA_REG\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_UART_TX_DATA_REG:uart_tx_data_reg\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "uart_tx_data_reg" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_UART_TX_START NIOS2:U_SoftProcessor\|NIOS2_UART_TX_START:uart_tx_start " "Elaborating entity \"NIOS2_UART_TX_START\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_UART_TX_START:uart_tx_start\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "uart_tx_start" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_jtag_uart_0 NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOS2_jtag_uart_0\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "jtag_uart_0" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_jtag_uart_0_scfifo_w NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOS2_jtag_uart_0_scfifo_w\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "the_NIOS2_jtag_uart_0_scfifo_w" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "wfifo" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445580744 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445580744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445580884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445580884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_jtag_uart_0_scfifo_r NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_r:the_NIOS2_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOS2_jtag_uart_0_scfifo_r\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_r:the_NIOS2_jtag_uart_0_scfifo_r\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "the_NIOS2_jtag_uart_0_scfifo_r" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445580889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "NIOS2_jtag_uart_0_alt_jtag_atlantic" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581098 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOS2_nios2_gen2_0\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "nios2_gen2_0" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" "cpu" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_test_bench NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_test_bench:the_NIOS2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_test_bench:the_NIOS2_nios2_gen2_0_cpu_test_bench\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_test_bench" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_ic_data_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_ic_data" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581638 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445581669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445581669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_data_module:NIOS2_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_ic_tag_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_ic_tag" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581694 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_5ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445581723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445581723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_ic_tag_module:NIOS2_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_bht_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_bht_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_bht" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581740 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445581768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445581768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_bht_module:NIOS2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_register_bank_a_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_register_bank_a" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 8185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581784 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445581815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445581815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_a_module:NIOS2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_register_bank_b_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_b_module:NIOS2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_register_bank_b_module:NIOS2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_register_bank_b" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 8203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_mult_cell NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_mult_cell" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 8660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581852 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445581882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445581882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445581949 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445581949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445581995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_dc_tag_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_dc_tag" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 9082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 7 " "Parameter \"width_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582473 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445582473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfc1 " "Found entity 1: altsyncram_vfc1" {  } { { "db/altsyncram_vfc1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445582501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445582501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vfc1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vfc1:auto_generated " "Elaborating entity \"altsyncram_vfc1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_tag_module:NIOS2_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_dc_data_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_dc_data" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 9148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582520 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445582520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445582555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445582555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_data_module:NIOS2_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_dc_victim_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_dc_victim" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 9260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582581 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445582581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445582612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445582612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_dc_victim_module:NIOS2_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 9839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 10148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_debug NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582787 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445582787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_break NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOS2_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_pib NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_oci_im NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_nios2_ocimem NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "NIOS2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445582939 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445582939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445582969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445582969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS2_nios2_gen2_0_cpu_nios2_ocimem\|NIOS2_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_debug_slave_tck NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS2_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS2_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS2_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOS2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445582999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOS2_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583016 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445583016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_nios2_oci:the_NIOS2_nios2_gen2_0_cpu_nios2_oci\|NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_onchip_memory2_0 NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOS2_onchip_memory2_0\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "onchip_memory2_0" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "the_altsyncram" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOS2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445583041 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445583041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsg1 " "Found entity 1: altsyncram_vsg1" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445583073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445583073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsg1 NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated " "Elaborating entity \"altsyncram_vsg1\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS2_mm_interconnect_0\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "mm_interconnect_0" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_tx_32_po_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_tx_32_po_s1_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "uart_tx_32_po_s1_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_tx_start_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_tx_start_s1_translator\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "uart_tx_start_s1_translator" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router:router " "Elaborating entity \"NIOS2_mm_interconnect_0_router\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router:router\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "router" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_default_decode NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router:router\|NIOS2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS2_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router:router\|NIOS2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_001 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS2_mm_interconnect_0_router_001\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "router_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_001_default_decode NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_001:router_001\|NIOS2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_001:router_001\|NIOS2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_001.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_002 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS2_mm_interconnect_0_router_002\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "router_002" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_002_default_decode NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_002:router_002\|NIOS2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_002:router_002\|NIOS2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_003 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS2_mm_interconnect_0_router_003\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "router_003" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_router_003_default_decode NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_003:router_003\|NIOS2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_router_003:router_003\|NIOS2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_cmd_demux NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS2_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "cmd_demux" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_cmd_demux_001 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_cmd_mux NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS2_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "cmd_mux" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_cmd_mux_001 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 4926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_rsp_demux NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS2_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "rsp_demux" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 5242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_rsp_demux_001 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS2_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 5265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_rsp_mux NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS2_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "rsp_mux" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_rsp_mux_001 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 5760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_rsp_mux_001.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_avalon_st_adapter NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0.v" 5789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_mm_interconnect_0:mm_interconnect_0\|NIOS2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445583987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_irq_mapper NIOS2:U_SoftProcessor\|NIOS2_irq_mapper:irq_mapper " "Elaborating entity \"NIOS2_irq_mapper\" for hierarchy \"NIOS2:U_SoftProcessor\|NIOS2_irq_mapper:irq_mapper\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "irq_mapper" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rst_controller NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller " "Elaborating entity \"nios2_rst_controller\" for hierarchy \"NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "rst_controller" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2/synthesis/nios2_rst_controller.vhd" "rst_controller" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2:U_SoftProcessor\|nios2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rst_controller_001 NIOS2:U_SoftProcessor\|nios2_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios2_rst_controller_001\" for hierarchy \"NIOS2:U_SoftProcessor\|nios2_rst_controller_001:rst_controller_001\"" {  } { { "NIOS2/synthesis/NIOS2.vhd" "rst_controller_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584028 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at nios2_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS2/synthesis/nios2_rst_controller_001.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701445584029 "|UART_PR|NIOS2:U_SoftProcessor|nios2_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS2:U_SoftProcessor\|nios2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS2:U_SoftProcessor\|nios2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "NIOS2/synthesis/nios2_rst_controller_001.vhd" "rst_controller_001" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/nios2_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"UART:U_UART\"" {  } { { "UART_PR.vhd" "U_UART" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToAscii HexToAscii:tx1 " "Elaborating entity \"HexToAscii\" for hierarchy \"HexToAscii:tx1\"" {  } { { "UART_PR.vhd" "tx1" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445584052 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701445586880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.01.09:46:28 Progress: Loading sld758db477/alt_sld_fab_wrapper_hw.tcl " "2023.12.01.09:46:28 Progress: Loading sld758db477/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445588536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445589520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445589587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445590246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445590341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445590440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445590555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445590560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445590560 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701445591215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld758db477/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld758db477/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld758db477/alt_sld_fab.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445591445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445591535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445591536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445591601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591687 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445591687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/ip/sld758db477/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445591757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445591757 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART:U_UART\|r_RX_Parity_Value " "Converted tri-state buffer \"UART:U_UART\|r_RX_Parity_Value\" feeding internal logic into a wire" {  } { { "UART.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701445593919 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701445593919 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445597874 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445597874 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445597874 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701445597874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445597905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597905 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445597905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445597933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445597933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445597942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_nios2_gen2_0:nios2_gen2_0\|NIOS2_nios2_gen2_0_cpu:cpu\|NIOS2_nios2_gen2_0_cpu_mult_cell:the_NIOS2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445597942 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445597942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445597969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445597969 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a0 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a16 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a8 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a24 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a1 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a2 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a3 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a4 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a5 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a27 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a28 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a29 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a30 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a31 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a22 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a23 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a25 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a26 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a14 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a11 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a13 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a15 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a12 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a20 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a21 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a19 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a18 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a10 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a17 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a9 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a7 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""} { "Info" "IBAL_BAL_RAM_SLICE" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a6 " "RAM block slice \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 69 0 0 } } { "NIOS2/synthesis/NIOS2.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/NIOS2.vhd" 729 0 0 } } { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 197 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1701445598110 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1701445598110 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1701445598110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445598137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"NIOS2:U_SoftProcessor\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vsg1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2560 " "Parameter \"NUMWORDS_A\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE NIOS2_onchip_memory2_0.hex " "Parameter \"INIT_FILE\" = \"NIOS2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701445598137 ""}  } { { "db/altsyncram_vsg1.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_vsg1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701445598137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugd3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugd3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugd3 " "Found entity 1: altsyncram_ugd3" {  } { { "db/altsyncram_ugd3.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/altsyncram_ugd3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445598176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445598176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445598296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445598296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445598324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445598324 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1701445599006 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701445599006 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701445599056 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1701445599056 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1701445599056 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701445599056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701445599078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[0\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599201 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[1\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599201 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[2\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599201 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[3\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599201 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[4\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599201 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[5\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599201 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[6\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599202 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[7\] " "Latch PROCESADOR_LCD_REVC:u_PROCESADOR\|DATA_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:u_PROCESADOR\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701445599202 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701445599202 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 352 -1 0 } } { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 7650 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 398 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 5902 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 7659 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 2639 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/NIOS2/synthesis/submodules/NIOS2_nios2_gen2_0_cpu.v" 4053 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701445599216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701445599217 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "UART_PR.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/UART_PR.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701445607143 "|UART_PR|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701445607143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445607424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701445611627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445611884 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/22.1.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701445612161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701445612161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445612283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/output_files/UART.map.smsg " "Generated suppressed messages file /home/lord448/Documentos/TEC/9no/Hardware/Repo/Practica3/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445612991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701445615663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445615663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6039 " "Implemented 6039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701445616200 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701445616200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5672 " "Implemented 5672 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701445616200 ""} { "Info" "ICUT_CUT_TM_RAMS" "325 " "Implemented 325 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701445616200 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701445616200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701445616200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701445616279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 09:46:56 2023 " "Processing ended: Fri Dec  1 09:46:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701445616279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701445616279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701445616279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445616279 ""}
