# ğŸ§ª CMPå¯¾å¿œã®ãƒ€ãƒŸãƒ¼ãƒ‘ã‚¿ãƒ¼ãƒ³ã¨å‡ä¸€åŒ–è¨­è¨ˆ  
# ğŸ§ª CMP-Compatible Dummy Pattern and Density Equalization Design

---

## ğŸ“˜ æ¦‚è¦ | Overview

CMPï¼ˆChemical Mechanical Polishingï¼‰ã¯ã€**é‡‘å±å±¤ã‚„çµ¶ç¸å±¤ã®å¹³å¦åŒ–ï¼ˆplanarizationï¼‰**ã‚’ç›®çš„ã¨ã—ãŸå·¥ç¨‹ã§ã€  
ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã«ãŠã‘ã‚‹**ãƒ‘ã‚¿ãƒ¼ãƒ³å¯†åº¦ã®å‡ä¸€æ€§**ãŒå“è³ªã«ç›´çµã—ã¾ã™ã€‚  
CMP (Chemical Mechanical Polishing) is a **planarization process** for metal and dielectric layers,  
where **layout density uniformity** directly affects manufacturing quality.

æœ¬ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã§ã¯ã€CMPéå‡ä¸€æ€§ã«ã‚ˆã‚‹ä¸å…·åˆã¨ã€**Metal Fillï¼ˆãƒ€ãƒŸãƒ¼ãƒ‘ã‚¿ãƒ¼ãƒ³ï¼‰**ã«ã‚ˆã‚‹å¯¾å¿œæŠ€è¡“ã‚’å­¦ã³ã¾ã™ã€‚  
This section covers CMP-related issues and the use of **metal fill (dummy patterns)** to address them.

---

## ğŸ§© CMPã¨ã¯ | What is CMP?

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|--------------------|
| **ç›®çš„<br>Purpose** | å±¤é–“ã®æ®µå·®ã‚’ãªãã—ã€è¡¨é¢ã‚’å¹³å¦ã«ä¿ã¤<br>Eliminates step differences between layers for planar surfaces |
| **å·¥æ³•<br>Method** | ã‚¹ãƒ©ãƒªãƒ¼ï¼‹ãƒ‘ãƒƒãƒ‰ã§ã®æ©Ÿæ¢°çš„ãƒ»åŒ–å­¦çš„ç ”ç£¨<br>Mechanical + chemical polishing using slurry and pad |
| **é©ç”¨å±¤<br>Target Layers** | ãƒ¡ã‚¿ãƒ«å±¤é–“ã€STIã€ILD ãªã©<br>Metal layers, STI, interlayer dielectrics |
| **å•é¡Œç‚¹<br>Issues** | ãƒ‘ã‚¿ãƒ¼ãƒ³å¯†åº¦ã«ä¾å­˜ã—ã¦ç ”ç£¨é‡ã«å·® â†’ **ã‚ªãƒ¼ãƒãƒ¼ç ”ç£¨ï¼ã‚¢ãƒ³ãƒ€ãƒ¼ç ”ç£¨**<br>Polishing rate varies with pattern density â†’ **Over- or under-polishing** |

---

## âš ï¸ CMPéå‡ä¸€æ€§ã®å•é¡Œ | Issues from CMP Non-Uniformity

- âš¡ **é…ç·šå¯†åº¦ãŒé«˜ã„éƒ¨åˆ†ã¯ç ”ç£¨ä¸è¶³ã€ä½å¯†åº¦éƒ¨åˆ†ã¯éç ”ç£¨**  
  High-density areas are under-polished, while low-density areas are over-polished
- ğŸ§¨ ãã®çµæœï¼š
  - **Viaéœ²å‡ºä¸è¶³ / Via Contact Failure**
  - **Metalæ–­ç·šãƒ»çŸ­çµ¡ / Open or Short in Metal Lines**
  - **èª˜é›»è†œåšã®ä¸å‡ä¸€ â†’ ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ä¸Šæ˜‡ / Non-uniform dielectric thickness â†’ Crosstalk increase**

---

## ğŸ§± Metal Fillï¼ˆãƒ€ãƒŸãƒ¼ãƒ‘ã‚¿ãƒ¼ãƒ³ï¼‰ã®ç¨®é¡ | Types of Dummy Patterns

| ç¨®é¡ / Type | ç”¨é€” / Purpose | é…æ…®ç‚¹ / Considerations |
|-------------|----------------|--------------------------|
| **Dummy Metal** | ç©ºç™½é ˜åŸŸã‚’é‡‘å±ã§åŸ‹ã‚ã¦å¯†åº¦å‡ä¸€åŒ–<br>Fills empty areas to equalize density | ä¿¡å·ã¨ã®ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°æŠ‘åˆ¶è·é›¢ã‚’ç¢ºä¿<br>Maintain spacing to minimize coupling |
| **Dummy Via** | Viaå¯†åº¦å‡ä¸€åŒ–ã€æ§‹é€ å¯¾ç§°æ€§å‘ä¸Š<br>Equalize via density, improve symmetry | å±¤é–“æ¥ç¶šã¸ã®å½±éŸ¿ã‚’æœ€å°åŒ–<br>Minimize impact on routing layers |
| **Dummy Poly** | ãƒãƒªã‚·ãƒªã‚³ãƒ³é ˜åŸŸã®å¯†åº¦å‡ä¸€åŒ–ï¼ˆç‰¹ã«ã‚²ãƒ¼ãƒˆé–“ï¼‰<br>Equalize poly density, especially between gates | ãƒ‡ãƒã‚¤ã‚¹ç‰¹æ€§ã¸ã®å½±éŸ¿ã‚’é¿ã‘ã‚‹ãŸã‚é…ç½®ã«åˆ¶ç´„ã‚ã‚Š<br>Requires careful placement to avoid affecting device behavior |

---

## ğŸ“ Density Ruleï¼ˆå¯†åº¦ãƒ«ãƒ¼ãƒ«ï¼‰ | Density Rule in PDK

- ğŸ“ **å±€æ‰€å¯†åº¦åˆ¶ç´„ï¼š40ã€œ60%**ï¼ˆä¾‹ï¼š100Î¼m Ã— 100Î¼m ã‚¦ã‚£ãƒ³ãƒ‰ã‚¦ï¼‰  
  **Local density range**: typically 40â€“60% within a defined window (e.g., 100Î¼m Ã— 100Î¼m)
- ğŸ“Š **å±¤ã”ã¨ã®å¹³å‡å¯†åº¦ãƒã‚§ãƒƒã‚¯ï¼ˆglobal & localï¼‰**  
  Density constraints apply to each metal layer both globally and locally
- ğŸ” ä¸€å®šä»¥ä¸Šã®ç©ºç™½é ˜åŸŸã§ã¯**è‡ªå‹•Metal FillãŒæŒ¿å…¥ã•ã‚Œã‚‹**  
  Automated metal fill insertion is applied where gaps exceed defined thresholds

> âœ… å¤šãã®EDAãƒ„ãƒ¼ãƒ«ï¼ˆInnovus, ICC2ãªã©ï¼‰ã§**Auto Fillæ©Ÿèƒ½**ãŒåˆ©ç”¨å¯èƒ½  
> Most EDA tools provide **Auto Fill** functionality before tapeout

---

## ğŸ› ï¸ å®Ÿå‹™ä¸Šã®å·¥å¤« | Practical Considerations

- ğŸ§© **Dummy Metalã«æ“¬ä¼¼Netï¼ˆDummy Netï¼‰ã‚’å‰²ã‚Šå½“ã¦ã‚‹**ã“ã¨ã§æµ®éŠå®¹é‡ã®å½±éŸ¿ã‚’è»½æ¸›  
  Assigning dummy nets to dummy metal can reduce parasitic coupling
- ğŸ›‘ **ã‚¯ãƒ­ãƒƒã‚¯ãƒ»é«˜é€Ÿä¿¡å·é…ç·šã®å‘¨å›²ã¯Fillé™¤å¤–**ï¼ˆé™¤å¤–ãƒªãƒ¼ã‚¸ãƒ§ãƒ³ï¼‰  
  Exclude fill around high-speed/clock nets to prevent noise
- ğŸ”„ **Guard Ringï¼ˆã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ï¼‰ã¨ã®å…¼ã­åˆã„ã«ã‚‚æ³¨æ„**  
  Be mindful of interactions with guard rings used for latch-up prevention

---

## ğŸ¯ æ•™æçš„æ„ç¾© | Educational Perspective

- ğŸ“ ã€Œãªãœç©ºç™½ã‚’åŸ‹ã‚ã‚‹ã®ã‹ï¼Ÿã€ã‚’**CMPç‰©ç†ã‹ã‚‰ç†è§£ã™ã‚‹**  
  Understand "why we fill empty spaces" from a CMP physics perspective
- ğŸ¤– **è‡ªå‹•è¨­è¨ˆãƒ„ãƒ¼ãƒ«ã®å†…éƒ¨åŸç†ã‚’å­¦ã¶å…¥ã‚Šå£ã«**  
  A gateway to understanding the internal logic of automated design tools
- ğŸ›¡ï¸ **è¨­è¨ˆã«ã‚ˆã£ã¦è£½é€ ä¿¡é ¼æ€§ãŒå¤§ããå¤‰ã‚ã‚‹ã“ã¨ã‚’å®Ÿæ„Ÿ**  
  Realize how design choices impact **manufacturing reliability**

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ | Next Section

â¡ [`ir_drop_and_em.md`](./ir_drop_and_em.md)ï¼šIRãƒ‰ãƒ­ãƒƒãƒ—ã¨ã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å¯¾ç­–ã¸  
â¡ *IR Drop and Electromigration Countermeasures*

---

ğŸ§± å¿œç”¨ç·¨ ç¬¬4ç« ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ– /  
ğŸ§± *Applied Chapter 4: Layout Design and Optimization*  
[ğŸ“˜ ã‚»ã‚¯ã‚·ãƒ§ãƒ³ä¸€è¦§ / Section Index](../d_chapter4_layout_optimization/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
