// Seed: 145198449
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output reg id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  type_23(
      1'b0, 1 && 1'b0, 1
  );
  always @(id_5 or posedge (id_4)) begin
    id_2 <= id_4 == 1;
    id_2 <= 1;
  end
  logic id_7;
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
