

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Mon Aug 24 19:04:52 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _TRISBbits	set	3987
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FBC                     __pcinit:
    54                           	callstack 0
    55  007FBC                     start_initialization:
    56                           	callstack 0
    57  007FBC                     __initialization:
    58                           	callstack 0
    59  007FBC                     end_of_initialization:
    60                           	callstack 0
    61  007FBC                     __end_of__initialization:
    62                           	callstack 0
    63  007FBC  0100               	movlb	0
    64  007FBE  EFE1  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72  000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 13 in file "newmain.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    93 ;;      Params:         0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FC2                     __ptext0:
   107                           	callstack 0
   108  007FC2                     _main:
   109                           	callstack 31
   110  007FC2                     
   111                           ;newmain.c: 14:     TRISBbits.RB0 = 0;
   112  007FC2  9093               	bcf	147,0,c	;volatile
   113  007FC4                     l11:
   114                           
   115                           ;newmain.c: 16:     {;newmain.c: 17:         PORTBbits.RB0 = 1;
   116  007FC4  8081               	bsf	129,0,c	;volatile
   117  007FC6                     
   118                           ;newmain.c: 18:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   119  007FC6  0E1A               	movlw	26
   120  007FC8  6E02               	movwf	(??_main+1)^0,c
   121  007FCA  0E5E               	movlw	94
   122  007FCC  6E01               	movwf	??_main^0,c
   123  007FCE  0E6E               	movlw	110
   124  007FD0                     u17:
   125  007FD0  2EE8               	decfsz	wreg,f,c
   126  007FD2  D7FE               	bra	u17
   127  007FD4  2E01               	decfsz	??_main^0,f,c
   128  007FD6  D7FC               	bra	u17
   129  007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   130  007FDA  D7FA               	bra	u17
   131  007FDC  D000               	nop2	
   132  007FDE                     
   133                           ;newmain.c: 19:         PORTBbits.RB0 = 0;
   134  007FDE  9081               	bcf	129,0,c	;volatile
   135                           
   136                           ;newmain.c: 20:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   137  007FE0  0E1A               	movlw	26
   138  007FE2  6E02               	movwf	(??_main+1)^0,c
   139  007FE4  0E5E               	movlw	94
   140  007FE6  6E01               	movwf	??_main^0,c
   141  007FE8  0E6E               	movlw	110
   142  007FEA                     u27:
   143  007FEA  2EE8               	decfsz	wreg,f,c
   144  007FEC  D7FE               	bra	u27
   145  007FEE  2E01               	decfsz	??_main^0,f,c
   146  007FF0  D7FC               	bra	u27
   147  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   148  007FF4  D7FA               	bra	u27
   149  007FF6  D000               	nop2	
   150  007FF8  EFE2  F03F         	goto	l11
   151  007FFC  EF00  F000         	goto	start
   152  008000                     __end_of_main:
   153                           	callstack 0
   154  0000                     
   155                           	psect	rparam
   156  0000                     
   157                           	psect	idloc
   158                           
   159                           ;Config register IDLOC0 @ 0x200000
   160                           ;	unspecified, using default values
   161  200000                     	org	2097152
   162  200000  FF                 	db	255
   163                           
   164                           ;Config register IDLOC1 @ 0x200001
   165                           ;	unspecified, using default values
   166  200001                     	org	2097153
   167  200001  FF                 	db	255
   168                           
   169                           ;Config register IDLOC2 @ 0x200002
   170                           ;	unspecified, using default values
   171  200002                     	org	2097154
   172  200002  FF                 	db	255
   173                           
   174                           ;Config register IDLOC3 @ 0x200003
   175                           ;	unspecified, using default values
   176  200003                     	org	2097155
   177  200003  FF                 	db	255
   178                           
   179                           ;Config register IDLOC4 @ 0x200004
   180                           ;	unspecified, using default values
   181  200004                     	org	2097156
   182  200004  FF                 	db	255
   183                           
   184                           ;Config register IDLOC5 @ 0x200005
   185                           ;	unspecified, using default values
   186  200005                     	org	2097157
   187  200005  FF                 	db	255
   188                           
   189                           ;Config register IDLOC6 @ 0x200006
   190                           ;	unspecified, using default values
   191  200006                     	org	2097158
   192  200006  FF                 	db	255
   193                           
   194                           ;Config register IDLOC7 @ 0x200007
   195                           ;	unspecified, using default values
   196  200007                     	org	2097159
   197  200007  FF                 	db	255
   198                           
   199                           	psect	config
   200                           
   201                           ; Padding undefined space
   202  300000                     	org	3145728
   203  300000  FF                 	db	255
   204                           
   205                           ;Config register CONFIG1H @ 0x300001
   206                           ;	unspecified, using default values
   207                           ;	Oscillator Selection bits
   208                           ;	OSC = 0x7, unprogrammed default
   209                           ;	Fail-Safe Clock Monitor Enable bit
   210                           ;	FCMEN = 0x0, unprogrammed default
   211                           ;	Internal/External Oscillator Switchover bit
   212                           ;	IESO = 0x0, unprogrammed default
   213  300001                     	org	3145729
   214  300001  07                 	db	7
   215                           
   216                           ;Config register CONFIG2L @ 0x300002
   217                           ;	unspecified, using default values
   218                           ;	Power-up Timer Enable bit
   219                           ;	PWRT = 0x1, unprogrammed default
   220                           ;	Brown-out Reset Enable bits
   221                           ;	BOREN = 0x3, unprogrammed default
   222                           ;	Brown Out Reset Voltage bits
   223                           ;	BORV = 0x3, unprogrammed default
   224  300002                     	org	3145730
   225  300002  1F                 	db	31
   226                           
   227                           ;Config register CONFIG2H @ 0x300003
   228                           ;	unspecified, using default values
   229                           ;	Watchdog Timer Enable bit
   230                           ;	WDT = 0x1, unprogrammed default
   231                           ;	Watchdog Timer Postscale Select bits
   232                           ;	WDTPS = 0xF, unprogrammed default
   233  300003                     	org	3145731
   234  300003  1F                 	db	31
   235                           
   236                           ; Padding undefined space
   237  300004                     	org	3145732
   238  300004  FF                 	db	255
   239                           
   240                           ;Config register CONFIG3H @ 0x300005
   241                           ;	unspecified, using default values
   242                           ;	CCP2 MUX bit
   243                           ;	CCP2MX = 0x1, unprogrammed default
   244                           ;	PORTB A/D Enable bit
   245                           ;	PBADEN = 0x1, unprogrammed default
   246                           ;	Low-Power Timer1 Oscillator Enable bit
   247                           ;	LPT1OSC = 0x0, unprogrammed default
   248                           ;	MCLR Pin Enable bit
   249                           ;	MCLRE = 0x1, unprogrammed default
   250  300005                     	org	3145733
   251  300005  83                 	db	131
   252                           
   253                           ;Config register CONFIG4L @ 0x300006
   254                           ;	unspecified, using default values
   255                           ;	Stack Full/Underflow Reset Enable bit
   256                           ;	STVREN = 0x1, unprogrammed default
   257                           ;	Single-Supply ICSP Enable bit
   258                           ;	LVP = 0x1, unprogrammed default
   259                           ;	Extended Instruction Set Enable bit
   260                           ;	XINST = 0x0, unprogrammed default
   261                           ;	Background Debugger Enable bit
   262                           ;	DEBUG = 0x1, unprogrammed default
   263  300006                     	org	3145734
   264  300006  85                 	db	133
   265                           
   266                           ; Padding undefined space
   267  300007                     	org	3145735
   268  300007  FF                 	db	255
   269                           
   270                           ;Config register CONFIG5L @ 0x300008
   271                           ;	unspecified, using default values
   272                           ;	Code Protection bit
   273                           ;	CP0 = 0x1, unprogrammed default
   274                           ;	Code Protection bit
   275                           ;	CP1 = 0x1, unprogrammed default
   276                           ;	Code Protection bit
   277                           ;	CP2 = 0x1, unprogrammed default
   278                           ;	Code Protection bit
   279                           ;	CP3 = 0x1, unprogrammed default
   280  300008                     	org	3145736
   281  300008  0F                 	db	15
   282                           
   283                           ;Config register CONFIG5H @ 0x300009
   284                           ;	unspecified, using default values
   285                           ;	Boot Block Code Protection bit
   286                           ;	CPB = 0x1, unprogrammed default
   287                           ;	Data EEPROM Code Protection bit
   288                           ;	CPD = 0x1, unprogrammed default
   289  300009                     	org	3145737
   290  300009  C0                 	db	192
   291                           
   292                           ;Config register CONFIG6L @ 0x30000A
   293                           ;	unspecified, using default values
   294                           ;	Write Protection bit
   295                           ;	WRT0 = 0x1, unprogrammed default
   296                           ;	Write Protection bit
   297                           ;	WRT1 = 0x1, unprogrammed default
   298                           ;	Write Protection bit
   299                           ;	WRT2 = 0x1, unprogrammed default
   300                           ;	Write Protection bit
   301                           ;	WRT3 = 0x1, unprogrammed default
   302  30000A                     	org	3145738
   303  30000A  0F                 	db	15
   304                           
   305                           ;Config register CONFIG6H @ 0x30000B
   306                           ;	unspecified, using default values
   307                           ;	Configuration Register Write Protection bit
   308                           ;	WRTC = 0x1, unprogrammed default
   309                           ;	Boot Block Write Protection bit
   310                           ;	WRTB = 0x1, unprogrammed default
   311                           ;	Data EEPROM Write Protection bit
   312                           ;	WRTD = 0x1, unprogrammed default
   313  30000B                     	org	3145739
   314  30000B  E0                 	db	224
   315                           
   316                           ;Config register CONFIG7L @ 0x30000C
   317                           ;	unspecified, using default values
   318                           ;	Table Read Protection bit
   319                           ;	EBTR0 = 0x1, unprogrammed default
   320                           ;	Table Read Protection bit
   321                           ;	EBTR1 = 0x1, unprogrammed default
   322                           ;	Table Read Protection bit
   323                           ;	EBTR2 = 0x1, unprogrammed default
   324                           ;	Table Read Protection bit
   325                           ;	EBTR3 = 0x1, unprogrammed default
   326  30000C                     	org	3145740
   327  30000C  0F                 	db	15
   328                           
   329                           ;Config register CONFIG7H @ 0x30000D
   330                           ;	unspecified, using default values
   331                           ;	Boot Block Table Read Protection bit
   332                           ;	EBTRB = 0x1, unprogrammed default
   333  30000D                     	org	3145741
   334  30000D  40                 	db	64
   335                           tosu	equ	0xFFF
   336                           tosh	equ	0xFFE
   337                           tosl	equ	0xFFD
   338                           stkptr	equ	0xFFC
   339                           pclatu	equ	0xFFB
   340                           pclath	equ	0xFFA
   341                           pcl	equ	0xFF9
   342                           tblptru	equ	0xFF8
   343                           tblptrh	equ	0xFF7
   344                           tblptrl	equ	0xFF6
   345                           tablat	equ	0xFF5
   346                           prodh	equ	0xFF4
   347                           prodl	equ	0xFF3
   348                           indf0	equ	0xFEF
   349                           postinc0	equ	0xFEE
   350                           postdec0	equ	0xFED
   351                           preinc0	equ	0xFEC
   352                           plusw0	equ	0xFEB
   353                           fsr0h	equ	0xFEA
   354                           fsr0l	equ	0xFE9
   355                           wreg	equ	0xFE8
   356                           indf1	equ	0xFE7
   357                           postinc1	equ	0xFE6
   358                           postdec1	equ	0xFE5
   359                           preinc1	equ	0xFE4
   360                           plusw1	equ	0xFE3
   361                           fsr1h	equ	0xFE2
   362                           fsr1l	equ	0xFE1
   363                           bsr	equ	0xFE0
   364                           indf2	equ	0xFDF
   365                           postinc2	equ	0xFDE
   366                           postdec2	equ	0xFDD
   367                           preinc2	equ	0xFDC
   368                           plusw2	equ	0xFDB
   369                           fsr2h	equ	0xFDA
   370                           fsr2l	equ	0xFD9
   371                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Mon Aug 24 19:04:52 2020

                     l11 7FC4                       u17 7FD0                       u27 7FEA  
                    l690 7FC2                      l692 7FC6                      l694 7FDE  
                    wreg 000FE8                     _main 7FC2                     start 0000  
           ___param_bank 000000                    ?_main 0001          __initialization 7FBC  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
             __accesstop 0080  __end_of__initialization 7FBC            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FBC                  __ramtop 0600                  __ptext0 7FC2  
   end_of_initialization 7FBC                _PORTBbits 000F81                _TRISBbits 000F93  
    start_initialization 7FBC                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 003E  
