#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  3 14:28:13 2020
# Process ID: 2040
# Current directory: C:/eFPGA/7_6_VERDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8844 C:\eFPGA\7_6_VERDER\7_6_VERDER.xpr
# Log file: C:/eFPGA/7_6_VERDER/vivado.log
# Journal file: C:/eFPGA/7_6_VERDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/7_6_VERDER/7_6_VERDER.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_GPIO_0] [get_bd_intf_ports GPIO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "pl_sw_1bit" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "pl_sw_1bit" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
set_property location {434 57} [get_bd_intf_ports pl_sw_1bit]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
set_property location {1213 -51} [get_bd_intf_ports pl_led_r]
set_property location {1210 -64} [get_bd_intf_ports pl_led_g]
set_property location {1208 -69} [get_bd_intf_ports pl_led_g]
set_property location {1213 -44} [get_bd_intf_ports pl_led_r]
set_property location {1204 -47} [get_bd_intf_ports pl_led_r]
set_property location {1207 64} [get_bd_intf_ports pl_sw_1bit]
set_property location {1211 78} [get_bd_intf_ports pl_sw_1bit]
set_property location {1206 63} [get_bd_intf_ports pl_sw_1bit]
set_property location {1210 69} [get_bd_intf_ports pl_sw_1bit]
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 24
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa
