// Seed: 3754364925
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri1 id_4
    , id_14,
    input tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9
    , id_15,
    input supply0 id_10,
    output supply0 id_11,
    input tri1 id_12
);
  assign module_1.id_1 = 0;
  id_16 :
  assert property (@(posedge -1 or posedge id_16++or posedge 1) 1)
  else;
  wire [1 : 1] id_17;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
