clk_wizard_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard/clk_wizard_sim_netlist.vhdl,incdir="../../../../ProjectSSC.srcs/sources_1/ip/clk_wizard"
glbl.v,Verilog,xil_defaultlib,glbl.v
