# ğŸ‘‹ Hi, I'm Uchchhash Sarkar

**Design Verification Engineer** | **SoC & Memory Systems Enthusiast** | **PhD Aspirant**

ğŸ“ Sector 14, Uttara, Dhaka, Bangladesh  
ğŸ“§ uchchhash.sarkar@gmail.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/uchchhash) â€¢ [GitHub](https://github.com/uchchhash) â€¢ [ResearchGate](https://www.researchgate.net/profile/Uchchhash_Sarkar)

---

## ğŸ’¡ About Me

Iâ€™m a hardware engineer with **3.5+ years of experience** in **functional verification, RTL design, and mixed-signal modeling**, currently contributing to high-speed memory interface verification at **Synopsys Inc.** (via Ulkasemi).  
I enjoy solving architectural and verification challenges in **SoC systems**, while mentoring and training young engineers along the way.

---

## ğŸ”¬ Research Interests

- System-on-Chip (SoC) Architectures & Computer Architecture
- Memory Systems
- Hardware Accelerators for AI/ML
- Processing-in-Memory (PiM)
- Hardware Security

---

## ğŸ§  Technical Skills

- **Languages & Methodologies:** Verilog, SystemVerilog, UVM, Verilog-AMS, SVA, C++, Python, Bash
- **EDA Tools:** Cadence Xcelium, Virtuoso, Synopsys VCS & Verdi, Vivado, Vitis-HLS
- **Verification:** ABV, RNM, Coverage-Driven, GLS, Mixed-Signal Co-Simulation
- **Protocols:** AMBA (APB, AHB, AXI), LPDDR, HBM, I2C, SPI, UART
- **ML/DS Tools:** YOLO, Scikit-learn, Pandas, Matplotlib, Seaborn
- **Collaboration:** Git, Perforce, JIRA, Confluence

---

## ğŸš€ Major Projects

### Functional Verification
- âœ… Functional Verification of HBM3 PHY Layer (Synopsys)
- âœ… Functional Coverage Checkers for LPDDR5x/4 (Synopsys)
- âœ… RTL Design & Verification of AHB to APB Bridge and Foundational Modules (Ulkasemi)
- âœ… Mixed-Signal Co-Simulation with DMS Models (DVCon, Designerâ€™s Guide)

### Mixed-Signal / AMS
- ğŸ”„ RNM & AMS Verification of SoC Subsystems (SigmaSense, ETA Wireless)

### AI & ML
- ğŸ¤– COVID-Aware Crowd Monitoring using YOLO
- ğŸ“ˆ Predictive Modeling with Regression & Classification

---

## ğŸ“„ Certifications

- **High-Level Synthesis for FPGA (Vitis-HLS)** â€“ Udemy
- **Neural Networks & Deep Learning** â€“ DeepLearning.AI
- **Data Science with Python** â€“ Quantum.ai

---

## ğŸ“ Education

**B.Sc. in Electrical and Electronic Engineering**  
*Ahsanullah University of Science and Technology (AUST)*, 2021  
CGPA: 3.584 / 4.00 (Last 4 Semesters: 3.854)

---

## ğŸ§‘â€ğŸ« Mentoring & Training

- Instructor â€“ VLSI Training Academy, United International University
- Technical Recruitment & Training â€“ Ulkasemi Pvt. Ltd.

---

## ğŸ¯ Career Goal

Actively seeking **funded PhD opportunities** in:
- Computer Architecture
- SoC and Memory Systems
- Hardware Accelerators
- Secure Digital Design

---
