<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>X86_64 on Infinity Architect</title><link>https://cesun.info/tags/x86_64/</link><description>Recent content in X86_64 on Infinity Architect</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Thu, 01 Aug 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://cesun.info/tags/x86_64/index.xml" rel="self" type="application/rss+xml"/><item><title>x86 / x86-64 Instruction Format</title><link>https://cesun.info/cpu/x86/instruction-format/</link><pubDate>Fri, 19 Apr 2024 00:00:00 +0000</pubDate><guid>https://cesun.info/cpu/x86/instruction-format/</guid><description>&lt;p>This article describes the format of the x86-protected mode instructions.
&lt;a href="#64-bit">Discussion of the 64-bit mode instruction format&lt;/a> will be built on the x86 one since they share a lot of structure in common.&lt;/p>
&lt;p>Extensions to x86, including AVX, and SSE instructions,
all use the same structure except that an escape prefix is used to identify the extension.&lt;/p></description></item></channel></rss>