--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.636(F)|    1.185(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.406(R)|    0.678(R)|clock_27mhz_IBUFG |   0.000|
button1       |   -0.526(R)|    0.798(R)|clock_27mhz_IBUFG |   0.000|
button2       |   -0.458(R)|    0.730(R)|clock_27mhz_IBUFG |   0.000|
button3       |   -0.246(R)|    0.518(R)|clock_27mhz_IBUFG |   0.000|
button_down   |   -0.906(R)|    1.178(R)|clock_27mhz_IBUFG |   0.000|
button_enter  |   -0.010(R)|    0.282(R)|clock_27mhz_IBUFG |   0.000|
button_left   |   -0.375(R)|    0.647(R)|clock_27mhz_IBUFG |   0.000|
button_right  |   -0.365(R)|    0.637(R)|clock_27mhz_IBUFG |   0.000|
button_up     |   -0.105(R)|    0.377(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    3.310(R)|    0.820(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    3.198(R)|    0.619(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    2.585(R)|    0.389(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    2.855(R)|    1.095(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    3.704(R)|    0.649(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    3.993(R)|    0.738(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    4.123(R)|   -0.248(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    4.823(R)|    0.282(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -0.540(R)|    0.812(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |    0.490(R)|   -0.218(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.959(R)|    1.231(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -0.879(R)|    1.151(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -0.613(R)|    0.885(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|    0.011(R)|    0.261(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -0.238(R)|    0.510(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.007(R)|    0.279(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.661(R)|   -0.294(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.973(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.996(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.239(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.922(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.547(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.834(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.054(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.559(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.678(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.165(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.356(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   16.216(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.383(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   16.879(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   13.180(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   13.220(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   13.060(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   12.712(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   13.177(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   13.688(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   13.212(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   12.867(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   12.893(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   10.314(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.883(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.394(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |   10.152(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |   10.012(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |   10.078(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.132(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.854(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.662(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.056(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.704(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.181(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.524(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.759(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.367(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.828(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.254(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   10.167(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.487(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.641(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.950(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.949(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.016(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.949(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.019(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.663(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.589(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.753(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.757(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |    9.992(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |    9.991(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.610(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.611(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.967(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.503(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.112(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.118(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.675(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.290(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.292(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.830(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    9.371(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.196(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   15.003(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   14.260(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   14.234(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.366(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   21.148(R)|clock_27mhz_IBUFG |   0.000|
                 |   12.952(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   21.389(R)|clock_27mhz_IBUFG |   0.000|
                 |   12.666(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   21.492(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.347(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   21.024(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.256(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   23.332(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.625(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   22.897(R)|clock_27mhz_IBUFG |   0.000|
                 |   13.942(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   23.097(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.350(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   24.084(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.463(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   13.139(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   24.921(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.991(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   24.112(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.676(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   24.678(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.224(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   24.077(R)|clock_27mhz_IBUFG |   0.000|
                 |   14.963(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.784(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.892|         |   10.255|    3.283|
clock_27mhz    |    3.175|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.300|         |         |         |
clock_27mhz    |   17.602|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.667|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Sun Dec  3 17:44:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



