$date
	Sun Dec 21 03:26:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim_controller $end
$var wire 1 ! selector $end
$var wire 4 " an [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 4 % an [3:0] $end
$var reg 18 & counter [17:0] $end
$var reg 1 ! selector $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1111 %
1$
0#
b1111 "
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
0$
#25000
b1 &
b1110 "
b1110 %
1#
#30000
0#
#35000
b10 &
1#
#40000
0#
b11111111111111110 &
#45000
b11111111111111111 &
1#
#50000
0#
#55000
b100000000000000000 &
1#
#60000
0#
#65000
b100000000000000001 &
1!
b1101 "
b1101 %
1#
#70000
0#
#75000
b100000000000000010 &
1#
#80000
0#
#85000
b100000000000000011 &
1#
#90000
0#
