# VHDL-Siren-Project

Project written in VHDL designed for an FPGA Basys3 that simulates a siren sound.
Upon activation of a switch, a siren sound is generated on an external speaker module, which is the combination of rising and falling frequency signals. 

