TimeQuest Timing Analyzer report for control_subsystem
Wed Jan 18 17:13:22 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ASSERT_CONTROL'
 12. Slow Model Hold: 'ASSERT_CONTROL'
 13. Slow Model Recovery: 'ASSERT_CONTROL'
 14. Slow Model Removal: 'ASSERT_CONTROL'
 15. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'ASSERT_CONTROL'
 28. Fast Model Hold: 'ASSERT_CONTROL'
 29. Fast Model Recovery: 'ASSERT_CONTROL'
 30. Fast Model Removal: 'ASSERT_CONTROL'
 31. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; control_subsystem                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+-----------------------------------------------------+
; Slow Model Fmax Summary                             ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 32.86 MHz ; 32.86 MHz       ; ASSERT_CONTROL ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -14.968 ; -42.472       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.799 ; -5.100        ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -11.865 ; -23.374       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -5.671 ; -7.071        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -5.288 ; -238.321      ;
+----------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -14.968 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.440     ; 11.779     ;
; -14.901 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.198     ; 11.954     ;
; -14.740 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.197     ; 11.794     ;
; -14.716 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.688     ; 11.779     ;
; -14.650 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.622     ; 11.779     ;
; -14.649 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.446     ; 11.954     ;
; -14.583 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.380     ; 11.954     ;
; -14.488 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.445     ; 11.794     ;
; -14.422 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.379     ; 11.794     ;
; -13.645 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.316     ; 11.080     ;
; -13.398 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.870     ; 11.779     ;
; -13.331 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.628     ; 11.954     ;
; -13.170 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.627     ; 11.794     ;
; -13.129 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.300     ; 11.080     ;
; -12.877 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.548     ; 11.080     ;
; -12.393 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.564     ; 11.080     ;
; -10.532 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.816      ; 13.099     ;
; -10.400 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.197     ; 7.526      ;
; -10.333 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.955     ; 7.701      ;
; -10.172 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.954     ; 7.541      ;
; -10.148 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.445     ; 7.526      ;
; -10.082 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.379     ; 7.526      ;
; -10.081 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.203     ; 7.701      ;
; -10.032 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 3.816      ; 13.099     ;
; -10.015 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.137     ; 7.701      ;
; -9.920  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.202     ; 7.541      ;
; -9.854  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.136     ; 7.541      ;
; -9.780  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.568      ; 13.099     ;
; -9.280  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 4.568      ; 13.099     ;
; -9.077  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.073     ; 6.827      ;
; -8.830  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.627     ; 7.526      ;
; -8.787  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.729     ; 2.991      ;
; -8.763  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.385     ; 7.701      ;
; -8.602  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.384     ; 7.541      ;
; -8.561  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.057     ; 6.827      ;
; -8.317  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.923     ; 0.743      ;
; -8.309  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.305     ; 6.827      ;
; -8.293  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.295     ; 4.931      ;
; -8.226  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.053     ; 5.106      ;
; -8.065  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.052     ; 4.946      ;
; -7.975  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.477     ; 4.931      ;
; -7.908  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.235     ; 5.106      ;
; -7.825  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.321     ; 6.827      ;
; -7.747  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.234     ; 4.946      ;
; -7.259  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.701     ; 2.991      ;
; -7.128  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.570     ; 2.991      ;
; -7.065  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.171     ; 0.743      ;
; -6.970  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.171     ; 4.232      ;
; -6.941  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.047     ; 0.743      ;
; -6.689  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.295     ; 0.743      ;
; -6.634  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.136     ; 4.931      ;
; -6.567  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.894     ; 5.106      ;
; -6.454  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.155     ; 4.232      ;
; -6.406  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.893     ; 4.946      ;
; -5.976  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.059      ; 8.858      ;
; -5.476  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 4.059      ; 8.858      ;
; -5.316  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.318     ; 4.931      ;
; -5.249  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.076     ; 5.106      ;
; -5.224  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.811      ; 8.858      ;
; -5.088  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.075     ; 4.946      ;
; -4.795  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.004      ; 4.232      ;
; -4.724  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 4.811      ; 8.858      ;
; -4.600  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.542     ; 2.991      ;
; -4.311  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.012     ; 4.232      ;
; -3.869  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.961      ; 6.263      ;
; -3.369  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.961      ; 6.263      ;
; -1.710  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.120      ; 6.263      ;
; -1.210  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.120      ; 6.263      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.799 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.256      ; 4.457      ;
; -1.442 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.013      ; 4.571      ;
; -1.299 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.256      ; 4.457      ;
; -1.040 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.132      ; 4.092      ;
; -1.024 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.116      ; 4.092      ;
; -0.981 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.438      ; 4.457      ;
; -0.942 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.013      ; 4.571      ;
; -0.819 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.062      ; 0.743      ;
; -0.624 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.195      ; 4.571      ;
; -0.618 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.155      ; 1.537      ;
; -0.540 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.132      ; 4.092      ;
; -0.524 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.116      ; 4.092      ;
; -0.501 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.244      ; 0.743      ;
; -0.481 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.438      ; 4.457      ;
; -0.418 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.197      ; 1.779      ;
; -0.134 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.171      ; 1.537      ;
; -0.124 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.195      ; 4.571      ;
; -0.123 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.197      ; 2.074      ;
; -0.113 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.954      ; 1.841      ;
; 0.165  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.578      ; 0.743      ;
; 0.510  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.295      ; 3.805      ;
; 0.834  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.445      ; 1.779      ;
; 0.900  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.379      ; 1.779      ;
; 1.112  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.052      ; 4.164      ;
; 1.129  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.445      ; 2.074      ;
; 1.139  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.202      ; 1.841      ;
; 1.152  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.627      ; 1.779      ;
; 1.195  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.379      ; 2.074      ;
; 1.205  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.136      ; 1.841      ;
; 1.447  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.627      ; 2.074      ;
; 1.457  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.384      ; 1.841      ;
; 1.483  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.240     ; 0.743      ;
; 1.525  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.012      ; 1.537      ;
; 1.828  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.477      ; 3.805      ;
; 1.860  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.440      ; 4.300      ;
; 2.041  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.004     ; 1.537      ;
; 2.148  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.439      ; 4.587      ;
; 2.180  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.811      ; 2.991      ;
; 2.320  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.671      ; 2.991      ;
; 2.430  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.234      ; 4.164      ;
; 2.664  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.827      ; 2.991      ;
; 2.750  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.196      ; 4.946      ;
; 2.836  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.655      ; 2.991      ;
; 3.112  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.688      ; 4.300      ;
; 3.169  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.136      ; 3.805      ;
; 3.178  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.622      ; 4.300      ;
; 3.400  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.687      ; 4.587      ;
; 3.411  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.300      ; 4.711      ;
; 3.422  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.057      ; 4.479      ;
; 3.430  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.870      ; 4.300      ;
; 3.466  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.621      ; 4.587      ;
; 3.487  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.318      ; 3.805      ;
; 3.699  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.299      ; 4.998      ;
; 3.718  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.869      ; 4.587      ;
; 3.771  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.893      ; 4.164      ;
; 3.895  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.316      ; 4.711      ;
; 3.906  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.073      ; 4.479      ;
; 4.002  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.444      ; 4.946      ;
; 4.068  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.378      ; 4.946      ;
; 4.089  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.075      ; 4.164      ;
; 4.147  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.564      ; 4.711      ;
; 4.158  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.321      ; 4.479      ;
; 4.183  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.315      ; 4.998      ;
; 4.320  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.626      ; 4.946      ;
; 4.435  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.563      ; 4.998      ;
; 4.663  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.548      ; 4.711      ;
; 4.674  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.305      ; 4.479      ;
; 4.951  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.547      ; 4.998      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -11.865 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.795     ; 9.324      ;
; -11.798 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.553     ; 9.499      ;
; -11.637 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.552     ; 9.339      ;
; -11.521 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.951     ; 9.324      ;
; -11.509 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.304     ; 8.228      ;
; -11.454 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.709     ; 9.499      ;
; -11.442 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.062     ; 8.403      ;
; -11.293 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.708     ; 9.339      ;
; -11.281 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.061     ; 8.243      ;
; -11.203 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.133     ; 9.324      ;
; -11.136 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.891     ; 9.499      ;
; -10.975 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.890     ; 9.339      ;
; -10.547 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.977     ; 9.324      ;
; -10.480 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.735     ; 9.499      ;
; -10.319 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.734     ; 9.339      ;
; -10.191 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.486     ; 8.228      ;
; -10.124 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.244     ; 8.403      ;
; -9.963  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.243     ; 8.243      ;
; -9.670  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.164     ; 7.529      ;
; -9.636  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.229     ; 4.661      ;
; -9.525  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.820     ; 8.228      ;
; -9.458  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.578     ; 8.403      ;
; -9.357  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.827     ; 7.784      ;
; -9.297  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.577     ; 8.243      ;
; -9.292  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.385     ; 4.661      ;
; -9.207  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.002     ; 8.228      ;
; -9.186  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.180     ; 7.529      ;
; -9.185  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.655     ; 7.784      ;
; -9.140  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.240      ; 8.403      ;
; -8.979  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.241      ; 8.243      ;
; -8.841  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.811     ; 7.784      ;
; -8.701  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.671     ; 7.784      ;
; -8.202  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.304      ; 7.529      ;
; -7.764  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.357     ; 4.661      ;
; -7.686  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.320      ; 7.529      ;
; -7.108  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.201     ; 4.661      ;
; -7.097  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.305      ; 10.656     ;
; -6.941  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.461      ; 10.656     ;
; -6.597  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 4.305      ; 10.656     ;
; -6.585  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 3.952      ; 9.560      ;
; -6.441  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 4.461      ; 10.656     ;
; -6.085  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 3.952      ; 9.560      ;
; -5.101  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.436      ; 9.560      ;
; -4.601  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.436      ; 9.560      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -5.671 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.740      ; 4.069      ;
; -5.171 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.740      ; 4.069      ;
; -4.795 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.864      ; 4.069      ;
; -4.295 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.864      ; 4.069      ;
; -3.844 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.681      ; 1.337      ;
; -3.592 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.929      ; 1.337      ;
; -3.468 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.805      ; 1.337      ;
; -3.309 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.924      ; 2.115      ;
; -3.148 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.923      ; 2.275      ;
; -3.057 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.172      ; 2.115      ;
; -2.933 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.048      ; 2.115      ;
; -2.896 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.171      ; 2.275      ;
; -2.772 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.047      ; 2.275      ;
; -2.216 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.053      ; 1.337      ;
; -2.129 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.779      ; 4.150      ;
; -1.753 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.903      ; 4.150      ;
; -1.681 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.296      ; 2.115      ;
; -1.520 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.295      ; 2.275      ;
; -1.400 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.690      ; 7.290      ;
; -0.900 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.690      ; 7.290      ;
; -0.684 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.729      ; 5.045      ;
; -0.470 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.620      ; 4.150      ;
; 0.276  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.385      ; 4.661      ;
; 0.628  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.662      ; 7.290      ;
; 0.906  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.744      ; 4.150      ;
; 0.932  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.229      ; 4.661      ;
; 1.128  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.662      ; 7.290      ;
; 1.507  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.874      ; 6.381      ;
; 1.518  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.631      ; 6.149      ;
; 1.795  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.873      ; 6.668      ;
; 1.844  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.701      ; 5.045      ;
; 1.975  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.570      ; 5.045      ;
; 2.460  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.201      ; 4.661      ;
; 2.759  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.122      ; 6.381      ;
; 2.770  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.879      ; 6.149      ;
; 2.804  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.357      ; 4.661      ;
; 3.047  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.121      ; 6.668      ;
; 3.503  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.542      ; 5.045      ;
; 4.035  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.846      ; 6.381      ;
; 4.046  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.603      ; 6.149      ;
; 4.287  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.094      ; 6.381      ;
; 4.298  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.851      ; 6.149      ;
; 4.323  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.845      ; 6.668      ;
; 4.575  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.093      ; 6.668      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -5.288 ; -5.288       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -5.288 ; -5.288       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -5.288 ; -5.288       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -5.288 ; -5.288       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -5.288 ; -5.288       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -5.288 ; -5.288       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -3.894 ; -3.894       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -3.894 ; -3.894       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -3.894 ; -3.894       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -3.894 ; -3.894       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -3.894 ; -3.894       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -3.894 ; -3.894       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -3.894 ; -3.894       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -3.894 ; -3.894       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -3.885 ; -3.885       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -3.885 ; -3.885       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -3.885 ; -3.885       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -3.885 ; -3.885       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -3.885 ; -3.885       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -3.885 ; -3.885       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -2.928 ; -2.928       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -2.928 ; -2.928       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -2.928 ; -2.928       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -2.928 ; -2.928       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -2.928 ; -2.928       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -2.928 ; -2.928       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -2.409 ; -2.409       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -2.409 ; -2.409       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -2.409 ; -2.409       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -2.409 ; -2.409       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -2.303 ; -2.303       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -2.303 ; -2.303       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -2.303 ; -2.303       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -2.303 ; -2.303       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -2.303 ; -2.303       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -2.303 ; -2.303       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -2.303 ; -2.303       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -2.303 ; -2.303       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -2.190 ; -2.190       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_matrix|END_STATE_out|combout                                                                                                            ;
; -2.190 ; -2.190       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_matrix|END_STATE_out|combout                                                                                                            ;
; -2.190 ; -2.190       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datad                                                                        ;
; -2.190 ; -2.190       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datad                                                                        ;
; -2.190 ; -2.190       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|dataa                                                                      ;
; -2.190 ; -2.190       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|dataa                                                                      ;
; -1.993 ; -1.993       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -1.993 ; -1.993       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -1.993 ; -1.993       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -1.993 ; -1.993       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -1.701 ; -1.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -1.701 ; -1.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -1.701 ; -1.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -1.701 ; -1.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -1.701 ; -1.701       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                                      ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                                      ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~2|dataa                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~2|dataa                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|dataa                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|dataa                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datac                                                                      ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datac                                                                      ;
; -1.697 ; -1.697       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; -1.697 ; -1.697       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; -1.655 ; -1.655       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ;
; -1.655 ; -1.655       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ;
; -1.655 ; -1.655       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|combout                                                                                            ;
; -1.655 ; -1.655       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|combout                                                                                            ;
; -1.655 ; -1.655       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~2|datad                                                                                              ;
; -1.655 ; -1.655       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~2|datad                                                                                              ;
; -1.534 ; -1.534       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -1.534 ; -1.534       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -1.534 ; -1.534       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -1.534 ; -1.534       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                  ;
; -1.315 ; -1.315       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[0]~4|combout                                                                                                                ;
; -1.315 ; -1.315       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[0]~4|combout                                                                                                                ;
; -1.315 ; -1.315       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datab                                                                      ;
; -1.315 ; -1.315       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datab                                                                      ;
; -1.220 ; -1.220       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~5|combout                                                                                                                ;
; -1.220 ; -1.220       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~5|combout                                                                                                                ;
; -1.220 ; -1.220       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|datab                                                                                                                  ;
; -1.220 ; -1.220       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|datab                                                                                                                  ;
; -0.127 ; -0.127       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; -0.127 ; -0.127       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; -0.127 ; -0.127       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                              ;
; -0.127 ; -0.127       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                              ;
; -0.127 ; -0.127       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|dataa                                                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 10.280 ; 10.280 ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 14.571 ; 14.571 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; 14.223 ; 14.223 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; 14.672 ; 14.672 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; 14.633 ; 14.633 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 16.202 ; 16.202 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 16.452 ; 16.452 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 15.097 ; 15.097 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 14.655 ; 14.655 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 15.062 ; 15.062 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 15.097 ; 15.097 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 14.626 ; 14.626 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 14.580 ; 14.580 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 4.483  ; 4.483  ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 4.747  ; 4.747  ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 14.949 ; 14.949 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 14.848 ; 14.848 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 11.032 ; 11.032 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 15.323 ; 15.323 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; 14.975 ; 14.975 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; 15.424 ; 15.424 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; 15.385 ; 15.385 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 16.954 ; 16.954 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 17.204 ; 17.204 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 15.849 ; 15.849 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 15.407 ; 15.407 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 15.814 ; 15.814 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 15.849 ; 15.849 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 15.378 ; 15.378 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 15.332 ; 15.332 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 6.642  ; 6.642  ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 6.906  ; 6.906  ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 15.701 ; 15.701 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 15.600 ; 15.600 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.040  ; 1.040  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -4.221 ; -4.221 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; -4.329 ; -4.329 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; -4.758 ; -4.758 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; -4.739 ; -4.739 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -4.481 ; -4.481 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -4.698 ; -4.698 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -4.732 ; -4.732 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -4.761 ; -4.761 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -5.168 ; -5.168 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -5.203 ; -5.203 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -4.732 ; -4.732 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -3.361 ; -3.361 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -3.404 ; -3.404 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -3.668 ; -3.668 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -3.802 ; -3.802 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -2.366 ; -2.366 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.799  ; 1.799  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -3.556 ; -3.556 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; -3.511 ; -3.511 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; -3.940 ; -3.940 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; -3.921 ; -3.921 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -3.663 ; -3.663 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -3.880 ; -3.880 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -3.914 ; -3.914 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -3.943 ; -3.943 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -4.350 ; -4.350 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -4.385 ; -4.385 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -3.914 ; -3.914 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -2.543 ; -2.543 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -3.420 ; -3.420 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -3.684 ; -3.684 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -2.984 ; -2.984 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -2.382 ; -2.382 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 22.683 ; 22.683 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 19.693 ; 19.693 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 17.029 ; 17.029 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 17.666 ; 17.666 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 17.681 ; 17.681 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 20.440 ; 20.440 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 18.221 ; 18.221 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 15.387 ; 15.387 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 21.286 ; 21.286 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 17.950 ; 17.950 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 17.952 ; 17.952 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 15.862 ; 15.862 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 18.584 ; 18.584 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 18.605 ; 18.605 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 17.304 ; 17.304 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 21.110 ; 21.110 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 15.885 ; 15.885 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 20.205 ; 20.205 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 16.297 ; 16.297 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 17.226 ; 17.226 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 15.305 ; 15.305 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 17.744 ; 17.744 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 16.649 ; 16.649 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 16.382 ; 16.382 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 16.923 ; 16.923 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 19.400 ; 19.400 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 18.001 ; 18.001 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 17.773 ; 17.773 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 9.196  ; 9.196  ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 13.223 ; 13.223 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 23.501 ; 23.501 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 20.511 ; 20.511 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 17.847 ; 17.847 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 18.484 ; 18.484 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 18.499 ; 18.499 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 21.258 ; 21.258 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 19.039 ; 19.039 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 16.205 ; 16.205 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 22.104 ; 22.104 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 18.768 ; 18.768 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 18.770 ; 18.770 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 16.680 ; 16.680 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 19.402 ; 19.402 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 19.423 ; 19.423 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 18.122 ; 18.122 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 21.928 ; 21.928 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 16.703 ; 16.703 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 21.023 ; 21.023 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 17.115 ; 17.115 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 18.044 ; 18.044 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 16.123 ; 16.123 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 18.562 ; 18.562 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 17.467 ; 17.467 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 17.200 ; 17.200 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 17.741 ; 17.741 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 20.218 ; 20.218 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 18.819 ; 18.819 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 18.591 ; 18.591 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 9.180  ; 9.180  ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 14.041 ; 14.041 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 9.861  ; 9.861  ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 10.322 ; 10.322 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 10.560 ; 10.560 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 10.056 ; 10.056 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 10.035 ; 10.035 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 9.961  ; 9.961  ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 9.211  ; 9.211  ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 8.697  ; 8.697  ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 11.419 ; 11.419 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 11.481 ; 11.481 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 11.483 ; 11.483 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 7.527  ; 7.527  ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 10.946 ; 10.946 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 10.239 ; 10.239 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 10.835 ; 10.835 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 9.646  ; 9.646  ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 10.338 ; 10.338 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 9.429  ; 9.429  ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 9.943  ; 9.943  ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 9.726  ; 9.726  ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 9.181  ; 9.181  ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 10.733 ; 10.733 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 9.563  ; 9.563  ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 10.161 ; 10.161 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 10.131 ; 10.131 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 8.999  ; 8.999  ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 10.369 ; 10.369 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 9.460  ; 9.460  ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 9.184  ; 9.184  ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 8.490  ; 8.490  ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 9.861  ; 9.861  ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 10.322 ; 10.322 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 10.486 ; 10.486 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 10.056 ; 10.056 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 10.035 ; 10.035 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 9.961  ; 9.961  ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 9.211  ; 9.211  ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 8.697  ; 8.697  ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 11.222 ; 11.222 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 11.481 ; 11.481 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 11.483 ; 11.483 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 7.527  ; 7.527  ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 10.946 ; 10.946 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 10.239 ; 10.239 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 10.763 ; 10.763 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 9.646  ; 9.646  ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 9.586  ; 9.586  ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 9.429  ; 9.429  ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 9.911  ; 9.911  ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 9.726  ; 9.726  ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 9.181  ; 9.181  ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 10.689 ; 10.689 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 9.563  ; 9.563  ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 10.161 ; 10.161 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 9.954  ; 9.954  ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 8.999  ; 8.999  ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 10.369 ; 10.369 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 9.460  ; 9.460  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 7.025  ; 7.025  ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 8.490  ; 8.490  ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 12.746 ;        ;        ; 12.746 ;
; END_STATE     ; AC_LOAD        ; 23.454 ; 23.454 ; 23.454 ; 23.454 ;
; END_STATE     ; ALU_CLEAR      ; 20.464 ; 20.464 ; 20.464 ; 20.464 ;
; END_STATE     ; ALU_COMP       ; 17.800 ; 17.800 ; 17.800 ; 17.800 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 18.437 ; 18.437 ; 18.437 ; 18.437 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 18.452 ; 18.452 ; 18.452 ; 18.452 ;
; END_STATE     ; ALU_INC        ; 21.211 ; 21.211 ; 21.211 ; 21.211 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 18.992 ; 18.992 ; 18.992 ; 18.992 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 16.158 ; 16.158 ; 16.158 ; 16.158 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 22.057 ; 22.057 ; 22.057 ; 22.057 ;
; END_STATE     ; ALU_ROT_1      ; 18.721 ; 18.721 ; 18.721 ; 18.721 ;
; END_STATE     ; ALU_ROT_2      ; 18.723 ; 18.723 ; 18.723 ; 18.723 ;
; END_STATE     ; HLT_indicator  ; 16.633 ; 14.605 ; 14.605 ; 16.633 ;
; END_STATE     ; LINK_COMP      ; 19.355 ; 19.355 ; 19.355 ; 19.355 ;
; END_STATE     ; LINK_LOAD      ; 19.376 ; 19.376 ; 19.376 ; 19.376 ;
; END_STATE     ; LINK_OUT_SEL   ; 18.075 ; 18.075 ; 18.075 ; 18.075 ;
; END_STATE     ; MA_CLR_HI      ; 21.881 ; 21.881 ; 21.881 ; 21.881 ;
; END_STATE     ; MA_CLR_LO      ; 16.656 ; 16.656 ; 16.656 ; 16.656 ;
; END_STATE     ; MA_LOAD_HI     ; 20.976 ; 20.976 ; 20.976 ; 20.976 ;
; END_STATE     ; MA_LOAD_LO     ; 17.068 ; 17.068 ; 17.068 ; 17.068 ;
; END_STATE     ; MD_BUS_SEL     ; 17.997 ; 17.997 ; 17.997 ; 17.997 ;
; END_STATE     ; MD_IN_SEL      ; 16.076 ; 16.076 ; 16.076 ; 16.076 ;
; END_STATE     ; MD_LOAD        ; 18.515 ; 18.515 ; 18.515 ; 18.515 ;
; END_STATE     ; MEM_READ       ; 17.420 ; 17.420 ; 17.420 ; 17.420 ;
; END_STATE     ; MEM_WRITE      ; 17.153 ; 17.153 ; 17.153 ; 17.153 ;
; END_STATE     ; PC_BUS_SEL     ; 17.694 ; 17.694 ; 17.694 ; 17.694 ;
; END_STATE     ; PC_CLR_HI      ; 20.171 ; 20.171 ; 20.171 ; 20.171 ;
; END_STATE     ; PC_LOAD_HI     ; 18.772 ; 18.772 ; 18.772 ; 18.772 ;
; END_STATE     ; PC_LOAD_LO     ; 18.544 ; 18.544 ; 18.544 ; 18.544 ;
; END_STATE     ; clk            ;        ; 13.994 ; 13.994 ;        ;
; FP_ADDR_LOAD  ; AC_LOAD        ; 22.508 ; 22.508 ; 22.508 ; 22.508 ;
; FP_ADDR_LOAD  ; ALU_CLEAR      ; 19.518 ; 19.518 ; 19.518 ; 19.518 ;
; FP_ADDR_LOAD  ; ALU_COMP       ; 16.854 ; 16.854 ; 16.854 ; 16.854 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_0 ; 17.491 ; 17.491 ; 17.491 ; 17.491 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_1 ; 17.506 ; 17.506 ; 17.506 ; 17.506 ;
; FP_ADDR_LOAD  ; ALU_INC        ; 20.265 ; 20.265 ; 20.265 ; 20.265 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_0  ; 18.046 ; 18.046 ; 18.046 ; 18.046 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_1  ; 15.212 ; 15.212 ; 15.212 ; 15.212 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_2  ; 21.111 ; 21.111 ; 21.111 ; 21.111 ;
; FP_ADDR_LOAD  ; ALU_ROT_1      ; 17.775 ; 17.775 ; 17.775 ; 17.775 ;
; FP_ADDR_LOAD  ; ALU_ROT_2      ; 17.777 ; 17.777 ; 17.777 ; 17.777 ;
; FP_ADDR_LOAD  ; HLT_indicator  ; 15.687 ; 13.659 ; 13.659 ; 15.687 ;
; FP_ADDR_LOAD  ; LINK_COMP      ; 18.409 ; 18.409 ; 18.409 ; 18.409 ;
; FP_ADDR_LOAD  ; LINK_LOAD      ; 18.430 ; 18.430 ; 18.430 ; 18.430 ;
; FP_ADDR_LOAD  ; LINK_OUT_SEL   ; 17.129 ; 17.129 ; 17.129 ; 17.129 ;
; FP_ADDR_LOAD  ; MA_CLR_HI      ; 20.935 ; 20.935 ; 20.935 ; 20.935 ;
; FP_ADDR_LOAD  ; MA_CLR_LO      ; 15.710 ; 15.710 ; 15.710 ; 15.710 ;
; FP_ADDR_LOAD  ; MA_LOAD_HI     ; 20.030 ; 20.030 ; 20.030 ; 20.030 ;
; FP_ADDR_LOAD  ; MA_LOAD_LO     ; 16.122 ; 16.122 ; 16.122 ; 16.122 ;
; FP_ADDR_LOAD  ; MD_BUS_SEL     ; 17.051 ; 17.051 ; 17.051 ; 17.051 ;
; FP_ADDR_LOAD  ; MD_IN_SEL      ; 15.130 ; 15.130 ; 15.130 ; 15.130 ;
; FP_ADDR_LOAD  ; MD_LOAD        ; 17.569 ; 17.569 ; 17.569 ; 17.569 ;
; FP_ADDR_LOAD  ; MEM_READ       ; 16.474 ; 16.474 ; 16.474 ; 16.474 ;
; FP_ADDR_LOAD  ; MEM_WRITE      ; 16.207 ; 16.207 ; 16.207 ; 16.207 ;
; FP_ADDR_LOAD  ; PC_BUS_SEL     ; 16.748 ; 16.748 ; 16.748 ; 16.748 ;
; FP_ADDR_LOAD  ; PC_CLR_HI      ; 19.225 ; 19.225 ; 19.225 ; 19.225 ;
; FP_ADDR_LOAD  ; PC_LOAD_HI     ; 17.826 ; 17.826 ; 17.826 ; 17.826 ;
; FP_ADDR_LOAD  ; PC_LOAD_LO     ; 17.598 ; 17.598 ; 17.598 ; 17.598 ;
; FP_ADDR_LOAD  ; clk            ;        ; 13.048 ; 13.048 ;        ;
; FP_DEPOSIT    ; AC_LOAD        ; 22.957 ; 22.957 ; 22.957 ; 22.957 ;
; FP_DEPOSIT    ; ALU_CLEAR      ; 19.967 ; 19.967 ; 19.967 ; 19.967 ;
; FP_DEPOSIT    ; ALU_COMP       ; 17.303 ; 17.303 ; 17.303 ; 17.303 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_0 ; 17.940 ; 17.940 ; 17.940 ; 17.940 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_1 ; 17.955 ; 17.955 ; 17.955 ; 17.955 ;
; FP_DEPOSIT    ; ALU_INC        ; 20.714 ; 20.714 ; 20.714 ; 20.714 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_0  ; 18.495 ; 18.495 ; 18.495 ; 18.495 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_1  ; 15.661 ; 15.661 ; 15.661 ; 15.661 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_2  ; 21.560 ; 21.560 ; 21.560 ; 21.560 ;
; FP_DEPOSIT    ; ALU_ROT_1      ; 18.224 ; 18.224 ; 18.224 ; 18.224 ;
; FP_DEPOSIT    ; ALU_ROT_2      ; 18.226 ; 18.226 ; 18.226 ; 18.226 ;
; FP_DEPOSIT    ; HLT_indicator  ; 16.136 ; 14.108 ; 14.108 ; 16.136 ;
; FP_DEPOSIT    ; LINK_COMP      ; 18.858 ; 18.858 ; 18.858 ; 18.858 ;
; FP_DEPOSIT    ; LINK_LOAD      ; 18.879 ; 18.879 ; 18.879 ; 18.879 ;
; FP_DEPOSIT    ; LINK_OUT_SEL   ; 17.578 ; 17.578 ; 17.578 ; 17.578 ;
; FP_DEPOSIT    ; MA_CLR_HI      ; 21.384 ; 21.384 ; 21.384 ; 21.384 ;
; FP_DEPOSIT    ; MA_CLR_LO      ; 16.159 ; 16.159 ; 16.159 ; 16.159 ;
; FP_DEPOSIT    ; MA_LOAD_HI     ; 20.479 ; 20.479 ; 20.479 ; 20.479 ;
; FP_DEPOSIT    ; MA_LOAD_LO     ; 16.571 ; 16.571 ; 16.571 ; 16.571 ;
; FP_DEPOSIT    ; MD_BUS_SEL     ; 17.500 ; 17.500 ; 17.500 ; 17.500 ;
; FP_DEPOSIT    ; MD_IN_SEL      ; 15.579 ; 15.579 ; 15.579 ; 15.579 ;
; FP_DEPOSIT    ; MD_LOAD        ; 18.018 ; 18.018 ; 18.018 ; 18.018 ;
; FP_DEPOSIT    ; MEM_READ       ; 16.923 ; 16.923 ; 16.923 ; 16.923 ;
; FP_DEPOSIT    ; MEM_WRITE      ; 16.656 ; 16.656 ; 16.656 ; 16.656 ;
; FP_DEPOSIT    ; PC_BUS_SEL     ; 17.197 ; 17.197 ; 17.197 ; 17.197 ;
; FP_DEPOSIT    ; PC_CLR_HI      ; 19.674 ; 19.674 ; 19.674 ; 19.674 ;
; FP_DEPOSIT    ; PC_LOAD_HI     ; 18.275 ; 18.275 ; 18.275 ; 18.275 ;
; FP_DEPOSIT    ; PC_LOAD_LO     ; 18.047 ; 18.047 ; 18.047 ; 18.047 ;
; FP_DEPOSIT    ; clk            ;        ; 13.497 ; 13.497 ;        ;
; FP_EXAMINE    ; AC_LOAD        ; 22.918 ; 22.918 ; 22.918 ; 22.918 ;
; FP_EXAMINE    ; ALU_CLEAR      ; 19.928 ; 19.928 ; 19.928 ; 19.928 ;
; FP_EXAMINE    ; ALU_COMP       ; 17.264 ; 17.264 ; 17.264 ; 17.264 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_0 ; 17.901 ; 17.901 ; 17.901 ; 17.901 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_1 ; 17.916 ; 17.916 ; 17.916 ; 17.916 ;
; FP_EXAMINE    ; ALU_INC        ; 20.675 ; 20.675 ; 20.675 ; 20.675 ;
; FP_EXAMINE    ; ALU_OUT_SEL_0  ; 18.456 ; 18.456 ; 18.456 ; 18.456 ;
; FP_EXAMINE    ; ALU_OUT_SEL_1  ; 15.622 ; 15.622 ; 15.622 ; 15.622 ;
; FP_EXAMINE    ; ALU_OUT_SEL_2  ; 21.521 ; 21.521 ; 21.521 ; 21.521 ;
; FP_EXAMINE    ; ALU_ROT_1      ; 18.185 ; 18.185 ; 18.185 ; 18.185 ;
; FP_EXAMINE    ; ALU_ROT_2      ; 18.187 ; 18.187 ; 18.187 ; 18.187 ;
; FP_EXAMINE    ; HLT_indicator  ; 16.097 ; 14.069 ; 14.069 ; 16.097 ;
; FP_EXAMINE    ; LINK_COMP      ; 18.819 ; 18.819 ; 18.819 ; 18.819 ;
; FP_EXAMINE    ; LINK_LOAD      ; 18.840 ; 18.840 ; 18.840 ; 18.840 ;
; FP_EXAMINE    ; LINK_OUT_SEL   ; 17.539 ; 17.539 ; 17.539 ; 17.539 ;
; FP_EXAMINE    ; MA_CLR_HI      ; 21.345 ; 21.345 ; 21.345 ; 21.345 ;
; FP_EXAMINE    ; MA_CLR_LO      ; 16.120 ; 16.120 ; 16.120 ; 16.120 ;
; FP_EXAMINE    ; MA_LOAD_HI     ; 20.440 ; 20.440 ; 20.440 ; 20.440 ;
; FP_EXAMINE    ; MA_LOAD_LO     ; 16.532 ; 16.532 ; 16.532 ; 16.532 ;
; FP_EXAMINE    ; MD_BUS_SEL     ; 17.461 ; 17.461 ; 17.461 ; 17.461 ;
; FP_EXAMINE    ; MD_IN_SEL      ; 15.540 ; 15.540 ; 15.540 ; 15.540 ;
; FP_EXAMINE    ; MD_LOAD        ; 17.979 ; 17.979 ; 17.979 ; 17.979 ;
; FP_EXAMINE    ; MEM_READ       ; 16.884 ; 16.884 ; 16.884 ; 16.884 ;
; FP_EXAMINE    ; MEM_WRITE      ; 16.617 ; 16.617 ; 16.617 ; 16.617 ;
; FP_EXAMINE    ; PC_BUS_SEL     ; 17.158 ; 17.158 ; 17.158 ; 17.158 ;
; FP_EXAMINE    ; PC_CLR_HI      ; 19.635 ; 19.635 ; 19.635 ; 19.635 ;
; FP_EXAMINE    ; PC_LOAD_HI     ; 18.236 ; 18.236 ; 18.236 ; 18.236 ;
; FP_EXAMINE    ; PC_LOAD_LO     ; 18.008 ; 18.008 ; 18.008 ; 18.008 ;
; FP_EXAMINE    ; clk            ;        ; 13.458 ; 13.458 ;        ;
; INC_CARRY     ; LINK_COMP      ; 12.153 ;        ;        ; 12.153 ;
; IRQ           ; AC_LOAD        ; 24.487 ; 24.487 ; 24.487 ; 24.487 ;
; IRQ           ; ALU_CLEAR      ; 21.497 ; 21.497 ; 21.497 ; 21.497 ;
; IRQ           ; ALU_COMP       ; 18.833 ; 18.833 ; 18.833 ; 18.833 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 19.470 ; 19.470 ; 19.470 ; 19.470 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 19.485 ; 19.485 ; 19.485 ; 19.485 ;
; IRQ           ; ALU_INC        ; 22.244 ; 22.244 ; 22.244 ; 22.244 ;
; IRQ           ; ALU_OUT_SEL_0  ; 20.025 ; 20.025 ; 20.025 ; 20.025 ;
; IRQ           ; ALU_OUT_SEL_1  ; 17.191 ; 17.191 ; 17.191 ; 17.191 ;
; IRQ           ; ALU_OUT_SEL_2  ; 23.090 ; 23.090 ; 23.090 ; 23.090 ;
; IRQ           ; ALU_ROT_1      ; 19.754 ; 19.754 ; 19.754 ; 19.754 ;
; IRQ           ; ALU_ROT_2      ; 19.756 ; 19.756 ; 19.756 ; 19.756 ;
; IRQ           ; HLT_indicator  ; 17.666 ; 15.638 ; 15.638 ; 17.666 ;
; IRQ           ; LINK_COMP      ; 20.388 ; 20.388 ; 20.388 ; 20.388 ;
; IRQ           ; LINK_LOAD      ; 20.409 ; 20.409 ; 20.409 ; 20.409 ;
; IRQ           ; LINK_OUT_SEL   ; 19.108 ; 19.108 ; 19.108 ; 19.108 ;
; IRQ           ; MA_CLR_HI      ; 22.914 ; 22.914 ; 22.914 ; 22.914 ;
; IRQ           ; MA_CLR_LO      ; 17.689 ; 17.689 ; 17.689 ; 17.689 ;
; IRQ           ; MA_LOAD_HI     ; 22.009 ; 22.009 ; 22.009 ; 22.009 ;
; IRQ           ; MA_LOAD_LO     ; 18.101 ; 18.101 ; 18.101 ; 18.101 ;
; IRQ           ; MD_BUS_SEL     ; 19.030 ; 19.030 ; 19.030 ; 19.030 ;
; IRQ           ; MD_IN_SEL      ; 17.109 ; 17.109 ; 17.109 ; 17.109 ;
; IRQ           ; MD_LOAD        ; 19.548 ; 19.548 ; 19.548 ; 19.548 ;
; IRQ           ; MEM_READ       ; 18.453 ; 18.453 ; 18.453 ; 18.453 ;
; IRQ           ; MEM_WRITE      ; 18.186 ; 18.186 ; 18.186 ; 18.186 ;
; IRQ           ; PC_BUS_SEL     ; 18.727 ; 18.727 ; 18.727 ; 18.727 ;
; IRQ           ; PC_CLR_HI      ; 21.204 ; 21.204 ; 21.204 ; 21.204 ;
; IRQ           ; PC_LOAD_HI     ; 19.805 ; 19.805 ; 19.805 ; 19.805 ;
; IRQ           ; PC_LOAD_LO     ; 19.577 ; 19.577 ; 19.577 ; 19.577 ;
; IRQ           ; clk            ;        ; 15.027 ; 15.027 ;        ;
; IRQ_ON        ; AC_LOAD        ; 24.737 ; 24.737 ; 24.737 ; 24.737 ;
; IRQ_ON        ; ALU_CLEAR      ; 21.747 ; 21.747 ; 21.747 ; 21.747 ;
; IRQ_ON        ; ALU_COMP       ; 19.083 ; 19.083 ; 19.083 ; 19.083 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 19.720 ; 19.720 ; 19.720 ; 19.720 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 19.735 ; 19.735 ; 19.735 ; 19.735 ;
; IRQ_ON        ; ALU_INC        ; 22.494 ; 22.494 ; 22.494 ; 22.494 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 20.275 ; 20.275 ; 20.275 ; 20.275 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 17.441 ; 17.441 ; 17.441 ; 17.441 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 23.340 ; 23.340 ; 23.340 ; 23.340 ;
; IRQ_ON        ; ALU_ROT_1      ; 20.004 ; 20.004 ; 20.004 ; 20.004 ;
; IRQ_ON        ; ALU_ROT_2      ; 20.006 ; 20.006 ; 20.006 ; 20.006 ;
; IRQ_ON        ; HLT_indicator  ; 17.916 ; 15.888 ; 15.888 ; 17.916 ;
; IRQ_ON        ; LINK_COMP      ; 20.638 ; 20.638 ; 20.638 ; 20.638 ;
; IRQ_ON        ; LINK_LOAD      ; 20.659 ; 20.659 ; 20.659 ; 20.659 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 19.358 ; 19.358 ; 19.358 ; 19.358 ;
; IRQ_ON        ; MA_CLR_HI      ; 23.164 ; 23.164 ; 23.164 ; 23.164 ;
; IRQ_ON        ; MA_CLR_LO      ; 17.939 ; 17.939 ; 17.939 ; 17.939 ;
; IRQ_ON        ; MA_LOAD_HI     ; 22.259 ; 22.259 ; 22.259 ; 22.259 ;
; IRQ_ON        ; MA_LOAD_LO     ; 18.351 ; 18.351 ; 18.351 ; 18.351 ;
; IRQ_ON        ; MD_BUS_SEL     ; 19.280 ; 19.280 ; 19.280 ; 19.280 ;
; IRQ_ON        ; MD_IN_SEL      ; 17.359 ; 17.359 ; 17.359 ; 17.359 ;
; IRQ_ON        ; MD_LOAD        ; 19.798 ; 19.798 ; 19.798 ; 19.798 ;
; IRQ_ON        ; MEM_READ       ; 18.703 ; 18.703 ; 18.703 ; 18.703 ;
; IRQ_ON        ; MEM_WRITE      ; 18.436 ; 18.436 ; 18.436 ; 18.436 ;
; IRQ_ON        ; PC_BUS_SEL     ; 18.977 ; 18.977 ; 18.977 ; 18.977 ;
; IRQ_ON        ; PC_CLR_HI      ; 21.454 ; 21.454 ; 21.454 ; 21.454 ;
; IRQ_ON        ; PC_LOAD_HI     ; 20.055 ; 20.055 ; 20.055 ; 20.055 ;
; IRQ_ON        ; PC_LOAD_LO     ; 19.827 ; 19.827 ; 19.827 ; 19.827 ;
; IRQ_ON        ; clk            ;        ; 15.277 ; 15.277 ;        ;
; IS_AUTO_INDEX ; ALU_INC        ; 14.885 ;        ;        ; 14.885 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 12.989 ;        ;        ; 12.989 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 12.949 ;        ;        ; 12.949 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 12.771 ;        ;        ; 12.771 ;
; IS_ZERO_LAST  ; ALU_INC        ; 11.415 ;        ;        ; 11.415 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.578 ;        ;        ; 13.578 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 12.664 ;        ;        ; 12.664 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 11.727 ;        ;        ; 11.727 ;
; MD_BUS[0]     ; AC_LOAD        ; 22.940 ; 22.940 ; 22.940 ; 22.940 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 19.950 ; 19.950 ; 19.950 ; 19.950 ;
; MD_BUS[0]     ; ALU_COMP       ; 17.286 ; 17.286 ; 17.286 ; 17.286 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 17.923 ; 17.923 ; 17.923 ; 17.923 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 17.938 ; 17.938 ; 17.938 ; 17.938 ;
; MD_BUS[0]     ; ALU_INC        ; 20.697 ; 20.697 ; 20.697 ; 20.697 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 18.478 ; 18.478 ; 18.478 ; 18.478 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 15.644 ; 15.644 ; 15.644 ; 15.644 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 21.543 ; 21.543 ; 21.543 ; 21.543 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 18.207 ; 18.207 ; 18.207 ; 18.207 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 18.209 ; 18.209 ; 18.209 ; 18.209 ;
; MD_BUS[0]     ; HLT_indicator  ; 16.119 ; 14.091 ; 14.091 ; 16.119 ;
; MD_BUS[0]     ; LINK_COMP      ; 18.841 ; 18.841 ; 18.841 ; 18.841 ;
; MD_BUS[0]     ; LINK_LOAD      ; 18.862 ; 18.862 ; 18.862 ; 18.862 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 17.561 ; 17.561 ; 17.561 ; 17.561 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 21.367 ; 21.367 ; 21.367 ; 21.367 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 16.142 ; 16.142 ; 16.142 ; 16.142 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 20.462 ; 20.462 ; 20.462 ; 20.462 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 16.554 ; 16.554 ; 16.554 ; 16.554 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 17.483 ; 17.483 ; 17.483 ; 17.483 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 15.562 ; 15.562 ; 15.562 ; 15.562 ;
; MD_BUS[0]     ; MD_LOAD        ; 18.001 ; 18.001 ; 18.001 ; 18.001 ;
; MD_BUS[0]     ; MEM_READ       ; 16.906 ; 16.906 ; 16.906 ; 16.906 ;
; MD_BUS[0]     ; MEM_WRITE      ; 16.639 ; 16.639 ; 16.639 ; 16.639 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 17.180 ; 17.180 ; 17.180 ; 17.180 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 19.657 ; 19.657 ; 19.657 ; 19.657 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 18.258 ; 18.258 ; 18.258 ; 18.258 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 18.030 ; 18.030 ; 18.030 ; 18.030 ;
; MD_BUS[0]     ; clk            ;        ; 13.480 ; 13.480 ;        ;
; MD_BUS[1]     ; AC_LOAD        ; 23.347 ; 23.347 ; 23.347 ; 23.347 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 20.357 ; 20.357 ; 20.357 ; 20.357 ;
; MD_BUS[1]     ; ALU_COMP       ; 17.693 ; 17.693 ; 17.693 ; 17.693 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 18.330 ; 18.330 ; 18.330 ; 18.330 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 18.345 ; 18.345 ; 18.345 ; 18.345 ;
; MD_BUS[1]     ; ALU_INC        ; 21.104 ; 21.104 ; 21.104 ; 21.104 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 18.885 ; 18.885 ; 18.885 ; 18.885 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 16.051 ; 16.051 ; 16.051 ; 16.051 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 21.950 ; 21.950 ; 21.950 ; 21.950 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 18.614 ; 18.614 ; 18.614 ; 18.614 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 18.616 ; 18.616 ; 18.616 ; 18.616 ;
; MD_BUS[1]     ; HLT_indicator  ; 16.526 ; 14.498 ; 14.498 ; 16.526 ;
; MD_BUS[1]     ; LINK_COMP      ; 19.248 ; 19.248 ; 19.248 ; 19.248 ;
; MD_BUS[1]     ; LINK_LOAD      ; 19.269 ; 19.269 ; 19.269 ; 19.269 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 17.968 ; 17.968 ; 17.968 ; 17.968 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 21.774 ; 21.774 ; 21.774 ; 21.774 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 16.549 ; 16.549 ; 16.549 ; 16.549 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 20.869 ; 20.869 ; 20.869 ; 20.869 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 17.890 ; 17.890 ; 17.890 ; 17.890 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 15.969 ; 15.969 ; 15.969 ; 15.969 ;
; MD_BUS[1]     ; MD_LOAD        ; 18.408 ; 18.408 ; 18.408 ; 18.408 ;
; MD_BUS[1]     ; MEM_READ       ; 17.313 ; 17.313 ; 17.313 ; 17.313 ;
; MD_BUS[1]     ; MEM_WRITE      ; 17.046 ; 17.046 ; 17.046 ; 17.046 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 17.587 ; 17.587 ; 17.587 ; 17.587 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 20.064 ; 20.064 ; 20.064 ; 20.064 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 18.665 ; 18.665 ; 18.665 ; 18.665 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 18.437 ; 18.437 ; 18.437 ; 18.437 ;
; MD_BUS[1]     ; clk            ;        ; 13.887 ; 13.887 ;        ;
; MD_BUS[2]     ; AC_LOAD        ; 23.382 ; 23.382 ; 23.382 ; 23.382 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 20.392 ; 20.392 ; 20.392 ; 20.392 ;
; MD_BUS[2]     ; ALU_COMP       ; 17.728 ; 17.728 ; 17.728 ; 17.728 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 18.365 ; 18.365 ; 18.365 ; 18.365 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 18.380 ; 18.380 ; 18.380 ; 18.380 ;
; MD_BUS[2]     ; ALU_INC        ; 21.139 ; 21.139 ; 21.139 ; 21.139 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 18.920 ; 18.920 ; 18.920 ; 18.920 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 16.086 ; 16.086 ; 16.086 ; 16.086 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 21.985 ; 21.985 ; 21.985 ; 21.985 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 18.649 ; 18.649 ; 18.649 ; 18.649 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 18.651 ; 18.651 ; 18.651 ; 18.651 ;
; MD_BUS[2]     ; HLT_indicator  ; 16.561 ; 14.533 ; 14.533 ; 16.561 ;
; MD_BUS[2]     ; LINK_COMP      ; 19.283 ; 19.283 ; 19.283 ; 19.283 ;
; MD_BUS[2]     ; LINK_LOAD      ; 19.304 ; 19.304 ; 19.304 ; 19.304 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 18.003 ; 18.003 ; 18.003 ; 18.003 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 21.809 ; 21.809 ; 21.809 ; 21.809 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 16.584 ; 16.584 ; 16.584 ; 16.584 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 20.904 ; 20.904 ; 20.904 ; 20.904 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 16.996 ; 16.996 ; 16.996 ; 16.996 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 17.925 ; 17.925 ; 17.925 ; 17.925 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 16.004 ; 16.004 ; 16.004 ; 16.004 ;
; MD_BUS[2]     ; MD_LOAD        ; 18.443 ; 18.443 ; 18.443 ; 18.443 ;
; MD_BUS[2]     ; MEM_READ       ; 17.348 ; 17.348 ; 17.348 ; 17.348 ;
; MD_BUS[2]     ; MEM_WRITE      ; 17.081 ; 17.081 ; 17.081 ; 17.081 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 17.622 ; 17.622 ; 17.622 ; 17.622 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 20.099 ; 20.099 ; 20.099 ; 20.099 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 18.700 ; 18.700 ; 18.700 ; 18.700 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 18.472 ; 18.472 ; 18.472 ; 18.472 ;
; MD_BUS[2]     ; clk            ;        ; 13.922 ; 13.922 ;        ;
; MD_BUS[3]     ; AC_LOAD        ; 22.911 ; 22.911 ; 22.911 ; 22.911 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 19.921 ; 19.921 ; 19.921 ; 19.921 ;
; MD_BUS[3]     ; ALU_COMP       ; 17.257 ; 17.257 ; 17.257 ; 17.257 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 17.894 ; 17.894 ; 17.894 ; 17.894 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 17.909 ; 17.909 ; 17.909 ; 17.909 ;
; MD_BUS[3]     ; ALU_INC        ; 20.668 ; 20.668 ; 20.668 ; 20.668 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 18.449 ; 18.449 ; 18.449 ; 18.449 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 15.615 ; 15.615 ; 15.615 ; 15.615 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 21.514 ; 21.514 ; 21.514 ; 21.514 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 18.178 ; 18.178 ; 18.178 ; 18.178 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 18.180 ; 18.180 ; 18.180 ; 18.180 ;
; MD_BUS[3]     ; HLT_indicator  ; 16.090 ; 14.062 ; 14.062 ; 16.090 ;
; MD_BUS[3]     ; LINK_COMP      ; 18.812 ; 18.812 ; 18.812 ; 18.812 ;
; MD_BUS[3]     ; LINK_LOAD      ; 18.833 ; 18.833 ; 18.833 ; 18.833 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 17.532 ; 17.532 ; 17.532 ; 17.532 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 21.338 ; 21.338 ; 21.338 ; 21.338 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 16.113 ; 16.113 ; 16.113 ; 16.113 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 20.433 ; 20.433 ; 20.433 ; 20.433 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 16.525 ; 16.525 ; 16.525 ; 16.525 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 17.454 ; 17.454 ; 17.454 ; 17.454 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 15.533 ; 15.533 ; 15.533 ; 15.533 ;
; MD_BUS[3]     ; MD_LOAD        ; 17.972 ; 17.972 ; 17.972 ; 17.972 ;
; MD_BUS[3]     ; MEM_READ       ; 16.877 ; 16.877 ; 16.877 ; 16.877 ;
; MD_BUS[3]     ; MEM_WRITE      ; 16.610 ; 16.610 ; 16.610 ; 16.610 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 17.151 ; 17.151 ; 17.151 ; 17.151 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 19.628 ; 19.628 ; 19.628 ; 19.628 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 18.229 ; 18.229 ; 18.229 ; 18.229 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 18.001 ; 18.001 ; 18.001 ; 18.001 ;
; MD_BUS[3]     ; clk            ;        ; 13.451 ; 13.451 ;        ;
; MD_BUS[4]     ; AC_LOAD        ; 16.683 ;        ;        ; 16.683 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 13.693 ;        ;        ; 13.693 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 15.286 ;        ;        ; 15.286 ;
; MD_BUS[4]     ; MA_CLR_HI      ;        ; 15.110 ; 15.110 ;        ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 14.205 ;        ;        ; 14.205 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 13.400 ;        ;        ; 13.400 ;
; MD_BUS[5]     ; LINK_LOAD      ; 12.184 ;        ;        ; 12.184 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.776 ;        ;        ; 11.776 ;
; MD_BUS[6]     ; AC_LOAD        ; 15.107 ;        ;        ; 15.107 ;
; MD_BUS[6]     ; ALU_COMP       ; 12.026 ;        ;        ; 12.026 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.710 ;        ;        ; 13.710 ;
; MD_BUS[7]     ; LINK_COMP      ; 12.033 ;        ;        ; 12.033 ;
; MD_BUS[7]     ; LINK_LOAD      ; 11.922 ;        ;        ; 11.922 ;
; MD_BUS[8]     ; AC_LOAD        ; 15.169 ;        ;        ; 15.169 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 13.772 ;        ;        ; 13.772 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 11.524 ;        ;        ; 11.524 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.023 ;        ;        ; 13.023 ;
; MD_BUS[9]     ; AC_LOAD        ; 15.236 ;        ;        ; 15.236 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.839 ;        ;        ; 13.839 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 11.437 ;        ;        ; 11.437 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.090 ;        ;        ; 13.090 ;
; MD_BUS[10]    ; AC_LOAD        ; 16.091 ;        ;        ; 16.091 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.694 ;        ;        ; 14.694 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.763 ;        ;        ; 14.763 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.765 ;        ;        ; 14.765 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.297 ;        ;        ; 14.297 ;
; MD_BUS[11]    ; AC_LOAD        ; 15.082 ;        ;        ; 15.082 ;
; MD_BUS[11]    ; ALU_INC        ; 15.205 ;        ;        ; 15.205 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 13.685 ;        ;        ; 13.685 ;
; MD_BUS[11]    ; LINK_COMP      ; 12.154 ;        ;        ; 12.154 ;
; MD_BUS[11]    ; LINK_LOAD      ; 12.936 ;        ;        ; 12.936 ;
; NEXT_STATE    ; AC_LOAD        ; 22.865 ; 22.865 ; 22.865 ; 22.865 ;
; NEXT_STATE    ; ALU_CLEAR      ; 19.875 ; 19.875 ; 19.875 ; 19.875 ;
; NEXT_STATE    ; ALU_COMP       ; 17.211 ; 17.211 ; 17.211 ; 17.211 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 17.848 ; 17.848 ; 17.848 ; 17.848 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 17.863 ; 17.863 ; 17.863 ; 17.863 ;
; NEXT_STATE    ; ALU_INC        ; 20.622 ; 20.622 ; 20.622 ; 20.622 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 18.403 ; 18.403 ; 18.403 ; 18.403 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 15.569 ; 15.569 ; 15.569 ; 15.569 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 21.468 ; 21.468 ; 21.468 ; 21.468 ;
; NEXT_STATE    ; ALU_ROT_1      ; 18.132 ; 18.132 ; 18.132 ; 18.132 ;
; NEXT_STATE    ; ALU_ROT_2      ; 18.134 ; 18.134 ; 18.134 ; 18.134 ;
; NEXT_STATE    ; HLT_indicator  ; 16.044 ; 14.016 ; 14.016 ; 16.044 ;
; NEXT_STATE    ; LINK_COMP      ; 18.766 ; 18.766 ; 18.766 ; 18.766 ;
; NEXT_STATE    ; LINK_LOAD      ; 18.787 ; 18.787 ; 18.787 ; 18.787 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 17.486 ; 17.486 ; 17.486 ; 17.486 ;
; NEXT_STATE    ; MA_CLR_HI      ; 21.292 ; 21.292 ; 21.292 ; 21.292 ;
; NEXT_STATE    ; MA_CLR_LO      ; 16.067 ; 16.067 ; 16.067 ; 16.067 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 20.387 ; 20.387 ; 20.387 ; 20.387 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 16.479 ; 16.479 ; 16.479 ; 16.479 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 17.408 ; 17.408 ; 17.408 ; 17.408 ;
; NEXT_STATE    ; MD_IN_SEL      ; 15.487 ; 15.487 ; 15.487 ; 15.487 ;
; NEXT_STATE    ; MD_LOAD        ; 17.926 ; 17.926 ; 17.926 ; 17.926 ;
; NEXT_STATE    ; MEM_READ       ; 16.831 ; 16.831 ; 16.831 ; 16.831 ;
; NEXT_STATE    ; MEM_WRITE      ; 16.564 ; 16.564 ; 16.564 ; 16.564 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 17.105 ; 17.105 ; 17.105 ; 17.105 ;
; NEXT_STATE    ; PC_CLR_HI      ; 19.582 ; 19.582 ; 19.582 ; 19.582 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 18.183 ; 18.183 ; 18.183 ; 18.183 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 17.955 ; 17.955 ; 17.955 ; 17.955 ;
; NEXT_STATE    ; clk            ;        ; 13.405 ; 13.405 ;        ;
; clk_in        ; AC_LOAD        ; 23.055 ; 23.055 ; 23.055 ; 23.055 ;
; clk_in        ; ALU_CLEAR      ; 20.065 ; 20.065 ; 20.065 ; 20.065 ;
; clk_in        ; ALU_COMP       ; 17.580 ; 17.580 ; 17.580 ; 17.580 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 18.217 ; 18.217 ; 18.217 ; 18.217 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 18.232 ; 18.232 ; 18.232 ; 18.232 ;
; clk_in        ; ALU_INC        ; 20.991 ; 20.991 ; 20.991 ; 20.991 ;
; clk_in        ; ALU_OUT_SEL_0  ; 18.772 ; 18.772 ; 18.772 ; 18.772 ;
; clk_in        ; ALU_OUT_SEL_1  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; clk_in        ; ALU_OUT_SEL_2  ; 21.658 ; 21.658 ; 21.658 ; 21.658 ;
; clk_in        ; ALU_ROT_1      ; 18.501 ; 18.501 ; 18.501 ; 18.501 ;
; clk_in        ; ALU_ROT_2      ; 18.503 ; 18.503 ; 18.503 ; 18.503 ;
; clk_in        ; HLT_indicator  ; 16.413 ; 14.385 ; 14.385 ; 16.413 ;
; clk_in        ; LINK_COMP      ; 19.135 ; 19.135 ; 19.135 ; 19.135 ;
; clk_in        ; LINK_LOAD      ; 19.156 ; 19.156 ; 19.156 ; 19.156 ;
; clk_in        ; LINK_OUT_SEL   ; 17.855 ; 17.855 ; 17.855 ; 17.855 ;
; clk_in        ; MA_CLR_HI      ; 21.482 ; 21.482 ; 21.482 ; 21.482 ;
; clk_in        ; MA_CLR_LO      ; 16.436 ; 16.436 ; 16.436 ; 16.436 ;
; clk_in        ; MA_LOAD_HI     ; 20.577 ; 20.577 ; 20.577 ; 20.577 ;
; clk_in        ; MA_LOAD_LO     ; 16.848 ; 16.848 ; 16.848 ; 16.848 ;
; clk_in        ; MD_BUS_SEL     ; 17.777 ; 17.777 ; 17.777 ; 17.777 ;
; clk_in        ; MD_IN_SEL      ; 15.856 ; 15.856 ; 15.856 ; 15.856 ;
; clk_in        ; MD_LOAD        ; 18.295 ; 18.295 ; 18.295 ; 18.295 ;
; clk_in        ; MEM_READ       ; 17.200 ; 17.200 ; 17.200 ; 17.200 ;
; clk_in        ; MEM_WRITE      ; 16.933 ; 16.933 ; 16.933 ; 16.933 ;
; clk_in        ; PC_BUS_SEL     ; 17.474 ; 17.474 ; 17.474 ; 17.474 ;
; clk_in        ; PC_CLR_HI      ; 19.772 ; 19.772 ; 19.772 ; 19.772 ;
; clk_in        ; PC_LOAD_HI     ; 18.552 ; 18.552 ; 18.552 ; 18.552 ;
; clk_in        ; PC_LOAD_LO     ; 18.324 ; 18.324 ; 18.324 ; 18.324 ;
; clk_in        ; clk            ; 11.703 ; 13.774 ; 13.774 ; 11.703 ;
; not_reset     ; AC_LOAD        ; 23.133 ; 23.133 ; 23.133 ; 23.133 ;
; not_reset     ; ALU_CLEAR      ; 20.143 ; 20.143 ; 20.143 ; 20.143 ;
; not_reset     ; ALU_COMP       ; 17.479 ; 17.479 ; 17.479 ; 17.479 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 18.116 ; 18.116 ; 18.116 ; 18.116 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 18.131 ; 18.131 ; 18.131 ; 18.131 ;
; not_reset     ; ALU_INC        ; 20.890 ; 20.890 ; 20.890 ; 20.890 ;
; not_reset     ; ALU_OUT_SEL_0  ; 18.671 ; 18.671 ; 18.671 ; 18.671 ;
; not_reset     ; ALU_OUT_SEL_1  ; 15.837 ; 15.837 ; 15.837 ; 15.837 ;
; not_reset     ; ALU_OUT_SEL_2  ; 21.736 ; 21.736 ; 21.736 ; 21.736 ;
; not_reset     ; ALU_ROT_1      ; 18.400 ; 18.400 ; 18.400 ; 18.400 ;
; not_reset     ; ALU_ROT_2      ; 18.402 ; 18.402 ; 18.402 ; 18.402 ;
; not_reset     ; HLT_indicator  ; 16.312 ; 14.284 ; 14.284 ; 16.312 ;
; not_reset     ; LINK_COMP      ; 19.034 ; 19.034 ; 19.034 ; 19.034 ;
; not_reset     ; LINK_LOAD      ; 19.055 ; 19.055 ; 19.055 ; 19.055 ;
; not_reset     ; LINK_OUT_SEL   ; 17.754 ; 17.754 ; 17.754 ; 17.754 ;
; not_reset     ; MA_CLR_HI      ; 21.560 ; 21.560 ; 21.560 ; 21.560 ;
; not_reset     ; MA_CLR_LO      ; 16.335 ; 16.335 ; 16.335 ; 16.335 ;
; not_reset     ; MA_LOAD_HI     ; 20.655 ; 20.655 ; 20.655 ; 20.655 ;
; not_reset     ; MA_LOAD_LO     ; 16.747 ; 16.747 ; 16.747 ; 16.747 ;
; not_reset     ; MD_BUS_SEL     ; 17.676 ; 17.676 ; 17.676 ; 17.676 ;
; not_reset     ; MD_IN_SEL      ; 15.755 ; 15.755 ; 15.755 ; 15.755 ;
; not_reset     ; MD_LOAD        ; 18.194 ; 18.194 ; 18.194 ; 18.194 ;
; not_reset     ; MEM_READ       ; 17.099 ; 17.099 ; 17.099 ; 17.099 ;
; not_reset     ; MEM_WRITE      ; 16.832 ; 16.832 ; 16.832 ; 16.832 ;
; not_reset     ; PC_BUS_SEL     ; 17.373 ; 17.373 ; 17.373 ; 17.373 ;
; not_reset     ; PC_CLR_HI      ; 19.850 ; 19.850 ; 19.850 ; 19.850 ;
; not_reset     ; PC_LOAD_HI     ; 18.451 ; 18.451 ; 18.451 ; 18.451 ;
; not_reset     ; PC_LOAD_LO     ; 18.223 ; 18.223 ; 18.223 ; 18.223 ;
; not_reset     ; clk            ;        ; 13.673 ; 13.673 ;        ;
+---------------+----------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 12.746 ;        ;        ; 12.746 ;
; END_STATE     ; AC_LOAD        ; 14.767 ; 14.767 ; 14.767 ; 14.767 ;
; END_STATE     ; ALU_CLEAR      ; 15.680 ; 15.228 ; 15.228 ; 15.680 ;
; END_STATE     ; ALU_COMP       ; 15.466 ; 15.600 ; 15.600 ; 15.466 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 14.962 ; 14.962 ; 14.962 ; 14.962 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 14.941 ; 14.941 ; 14.941 ; 14.941 ;
; END_STATE     ; ALU_INC        ; 14.867 ; 14.867 ; 14.867 ; 14.867 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 14.117 ; 14.117 ; 14.117 ; 14.117 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 13.644 ; 13.603 ; 13.603 ; 13.644 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 16.325 ; 16.836 ; 16.836 ; 16.325 ;
; END_STATE     ; ALU_ROT_1      ; 16.387 ; 16.898 ; 16.898 ; 16.387 ;
; END_STATE     ; ALU_ROT_2      ; 16.389 ; 16.900 ; 16.900 ; 16.389 ;
; END_STATE     ; HLT_indicator  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; END_STATE     ; LINK_COMP      ; 15.852 ; 15.852 ; 15.852 ; 15.852 ;
; END_STATE     ; LINK_LOAD      ; 15.145 ; 15.145 ; 15.145 ; 15.145 ;
; END_STATE     ; LINK_OUT_SEL   ; 15.741 ; 15.889 ; 15.889 ; 15.741 ;
; END_STATE     ; MA_CLR_HI      ; 14.552 ; 14.552 ; 14.552 ; 14.552 ;
; END_STATE     ; MA_CLR_LO      ; 15.709 ; 15.709 ; 15.709 ; 15.709 ;
; END_STATE     ; MA_LOAD_HI     ; 14.335 ; 14.335 ; 14.335 ; 14.335 ;
; END_STATE     ; MA_LOAD_LO     ; 14.849 ; 14.849 ; 14.849 ; 14.849 ;
; END_STATE     ; MD_BUS_SEL     ; 14.632 ; 14.632 ; 14.632 ; 14.632 ;
; END_STATE     ; MD_IN_SEL      ; 14.655 ; 14.087 ; 14.087 ; 14.655 ;
; END_STATE     ; MD_LOAD        ; 15.639 ; 15.639 ; 15.639 ; 15.639 ;
; END_STATE     ; MEM_READ       ; 14.469 ; 14.469 ; 14.469 ; 14.469 ;
; END_STATE     ; MEM_WRITE      ; 15.067 ; 15.067 ; 15.067 ; 15.067 ;
; END_STATE     ; PC_BUS_SEL     ; 15.037 ; 15.037 ; 15.037 ; 15.037 ;
; END_STATE     ; PC_CLR_HI      ; 13.905 ; 13.905 ; 13.905 ; 13.905 ;
; END_STATE     ; PC_LOAD_HI     ; 15.303 ; 15.275 ; 15.275 ; 15.303 ;
; END_STATE     ; PC_LOAD_LO     ; 14.366 ; 14.366 ; 14.366 ; 14.366 ;
; END_STATE     ; clk            ;        ; 13.396 ; 13.396 ;        ;
; FP_ADDR_LOAD  ; AC_LOAD        ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; FP_ADDR_LOAD  ; ALU_CLEAR      ; 15.332 ; 14.880 ; 14.880 ; 15.332 ;
; FP_ADDR_LOAD  ; ALU_COMP       ; 15.118 ; 15.252 ; 15.252 ; 15.118 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_0 ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_1 ; 14.593 ; 14.593 ; 14.593 ; 14.593 ;
; FP_ADDR_LOAD  ; ALU_INC        ; 14.519 ; 14.519 ; 14.519 ; 14.519 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_0  ; 13.769 ; 13.769 ; 13.769 ; 13.769 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_1  ; 13.296 ; 13.255 ; 13.255 ; 13.296 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_2  ; 15.977 ; 16.488 ; 16.488 ; 15.977 ;
; FP_ADDR_LOAD  ; ALU_ROT_1      ; 16.039 ; 16.550 ; 16.550 ; 16.039 ;
; FP_ADDR_LOAD  ; ALU_ROT_2      ; 16.041 ; 16.552 ; 16.552 ; 16.041 ;
; FP_ADDR_LOAD  ; HLT_indicator  ; 12.085 ; 12.085 ; 12.085 ; 12.085 ;
; FP_ADDR_LOAD  ; LINK_COMP      ; 15.504 ; 15.504 ; 15.504 ; 15.504 ;
; FP_ADDR_LOAD  ; LINK_LOAD      ; 14.797 ; 14.797 ; 14.797 ; 14.797 ;
; FP_ADDR_LOAD  ; LINK_OUT_SEL   ; 15.393 ; 15.541 ; 15.541 ; 15.393 ;
; FP_ADDR_LOAD  ; MA_CLR_HI      ; 14.204 ; 14.204 ; 14.204 ; 14.204 ;
; FP_ADDR_LOAD  ; MA_CLR_LO      ; 15.361 ; 15.361 ; 15.361 ; 15.361 ;
; FP_ADDR_LOAD  ; MA_LOAD_HI     ; 13.987 ; 13.987 ; 13.987 ; 13.987 ;
; FP_ADDR_LOAD  ; MA_LOAD_LO     ; 14.501 ; 14.501 ; 14.501 ; 14.501 ;
; FP_ADDR_LOAD  ; MD_BUS_SEL     ; 14.284 ; 14.284 ; 14.284 ; 14.284 ;
; FP_ADDR_LOAD  ; MD_IN_SEL      ; 14.307 ; 13.739 ; 13.739 ; 14.307 ;
; FP_ADDR_LOAD  ; MD_LOAD        ; 15.291 ; 15.291 ; 15.291 ; 15.291 ;
; FP_ADDR_LOAD  ; MEM_READ       ; 14.121 ; 14.121 ; 14.121 ; 14.121 ;
; FP_ADDR_LOAD  ; MEM_WRITE      ; 14.719 ; 14.719 ; 14.719 ; 14.719 ;
; FP_ADDR_LOAD  ; PC_BUS_SEL     ; 14.689 ; 14.689 ; 14.689 ; 14.689 ;
; FP_ADDR_LOAD  ; PC_CLR_HI      ; 13.557 ; 13.557 ; 13.557 ; 13.557 ;
; FP_ADDR_LOAD  ; PC_LOAD_HI     ; 14.955 ; 14.927 ; 14.927 ; 14.955 ;
; FP_ADDR_LOAD  ; PC_LOAD_LO     ; 14.018 ; 14.018 ; 14.018 ; 14.018 ;
; FP_ADDR_LOAD  ; clk            ;        ; 13.048 ; 13.048 ;        ;
; FP_DEPOSIT    ; AC_LOAD        ; 14.848 ; 14.848 ; 14.848 ; 14.848 ;
; FP_DEPOSIT    ; ALU_CLEAR      ; 15.761 ; 15.309 ; 15.309 ; 15.761 ;
; FP_DEPOSIT    ; ALU_COMP       ; 15.547 ; 15.681 ; 15.681 ; 15.547 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_0 ; 15.043 ; 15.043 ; 15.043 ; 15.043 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_1 ; 15.022 ; 15.022 ; 15.022 ; 15.022 ;
; FP_DEPOSIT    ; ALU_INC        ; 14.948 ; 14.948 ; 14.948 ; 14.948 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_0  ; 14.198 ; 14.198 ; 14.198 ; 14.198 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_1  ; 13.725 ; 13.684 ; 13.684 ; 13.725 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_2  ; 16.406 ; 16.917 ; 16.917 ; 16.406 ;
; FP_DEPOSIT    ; ALU_ROT_1      ; 16.468 ; 16.979 ; 16.979 ; 16.468 ;
; FP_DEPOSIT    ; ALU_ROT_2      ; 16.470 ; 16.981 ; 16.981 ; 16.470 ;
; FP_DEPOSIT    ; HLT_indicator  ; 12.514 ; 12.514 ; 12.514 ; 12.514 ;
; FP_DEPOSIT    ; LINK_COMP      ; 15.933 ; 15.933 ; 15.933 ; 15.933 ;
; FP_DEPOSIT    ; LINK_LOAD      ; 15.226 ; 15.226 ; 15.226 ; 15.226 ;
; FP_DEPOSIT    ; LINK_OUT_SEL   ; 15.822 ; 15.970 ; 15.970 ; 15.822 ;
; FP_DEPOSIT    ; MA_CLR_HI      ; 14.633 ; 14.633 ; 14.633 ; 14.633 ;
; FP_DEPOSIT    ; MA_CLR_LO      ; 15.790 ; 15.790 ; 15.790 ; 15.790 ;
; FP_DEPOSIT    ; MA_LOAD_HI     ; 14.416 ; 14.416 ; 14.416 ; 14.416 ;
; FP_DEPOSIT    ; MA_LOAD_LO     ; 14.930 ; 14.930 ; 14.930 ; 14.930 ;
; FP_DEPOSIT    ; MD_BUS_SEL     ; 14.713 ; 14.713 ; 14.713 ; 14.713 ;
; FP_DEPOSIT    ; MD_IN_SEL      ; 14.736 ; 14.168 ; 14.168 ; 14.736 ;
; FP_DEPOSIT    ; MD_LOAD        ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; FP_DEPOSIT    ; MEM_READ       ; 14.550 ; 14.550 ; 14.550 ; 14.550 ;
; FP_DEPOSIT    ; MEM_WRITE      ; 15.148 ; 15.148 ; 15.148 ; 15.148 ;
; FP_DEPOSIT    ; PC_BUS_SEL     ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; FP_DEPOSIT    ; PC_CLR_HI      ; 13.986 ; 13.986 ; 13.986 ; 13.986 ;
; FP_DEPOSIT    ; PC_LOAD_HI     ; 15.384 ; 15.356 ; 15.356 ; 15.384 ;
; FP_DEPOSIT    ; PC_LOAD_LO     ; 14.447 ; 14.447 ; 14.447 ; 14.447 ;
; FP_DEPOSIT    ; clk            ;        ; 13.477 ; 13.477 ;        ;
; FP_EXAMINE    ; AC_LOAD        ; 14.829 ; 14.829 ; 14.829 ; 14.829 ;
; FP_EXAMINE    ; ALU_CLEAR      ; 15.742 ; 15.290 ; 15.290 ; 15.742 ;
; FP_EXAMINE    ; ALU_COMP       ; 15.528 ; 15.662 ; 15.662 ; 15.528 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_0 ; 15.024 ; 15.024 ; 15.024 ; 15.024 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_1 ; 15.003 ; 15.003 ; 15.003 ; 15.003 ;
; FP_EXAMINE    ; ALU_INC        ; 14.929 ; 14.929 ; 14.929 ; 14.929 ;
; FP_EXAMINE    ; ALU_OUT_SEL_0  ; 14.179 ; 14.179 ; 14.179 ; 14.179 ;
; FP_EXAMINE    ; ALU_OUT_SEL_1  ; 13.706 ; 13.665 ; 13.665 ; 13.706 ;
; FP_EXAMINE    ; ALU_OUT_SEL_2  ; 16.387 ; 16.898 ; 16.898 ; 16.387 ;
; FP_EXAMINE    ; ALU_ROT_1      ; 16.449 ; 16.960 ; 16.960 ; 16.449 ;
; FP_EXAMINE    ; ALU_ROT_2      ; 16.451 ; 16.962 ; 16.962 ; 16.451 ;
; FP_EXAMINE    ; HLT_indicator  ; 12.495 ; 12.495 ; 12.495 ; 12.495 ;
; FP_EXAMINE    ; LINK_COMP      ; 15.914 ; 15.914 ; 15.914 ; 15.914 ;
; FP_EXAMINE    ; LINK_LOAD      ; 15.207 ; 15.207 ; 15.207 ; 15.207 ;
; FP_EXAMINE    ; LINK_OUT_SEL   ; 15.803 ; 15.951 ; 15.951 ; 15.803 ;
; FP_EXAMINE    ; MA_CLR_HI      ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
; FP_EXAMINE    ; MA_CLR_LO      ; 15.771 ; 15.771 ; 15.771 ; 15.771 ;
; FP_EXAMINE    ; MA_LOAD_HI     ; 14.397 ; 14.397 ; 14.397 ; 14.397 ;
; FP_EXAMINE    ; MA_LOAD_LO     ; 14.911 ; 14.911 ; 14.911 ; 14.911 ;
; FP_EXAMINE    ; MD_BUS_SEL     ; 14.694 ; 14.694 ; 14.694 ; 14.694 ;
; FP_EXAMINE    ; MD_IN_SEL      ; 14.717 ; 14.149 ; 14.149 ; 14.717 ;
; FP_EXAMINE    ; MD_LOAD        ; 15.701 ; 15.701 ; 15.701 ; 15.701 ;
; FP_EXAMINE    ; MEM_READ       ; 14.531 ; 14.531 ; 14.531 ; 14.531 ;
; FP_EXAMINE    ; MEM_WRITE      ; 15.129 ; 15.129 ; 15.129 ; 15.129 ;
; FP_EXAMINE    ; PC_BUS_SEL     ; 15.099 ; 15.099 ; 15.099 ; 15.099 ;
; FP_EXAMINE    ; PC_CLR_HI      ; 13.967 ; 13.967 ; 13.967 ; 13.967 ;
; FP_EXAMINE    ; PC_LOAD_HI     ; 15.365 ; 15.337 ; 15.337 ; 15.365 ;
; FP_EXAMINE    ; PC_LOAD_LO     ; 14.428 ; 14.428 ; 14.428 ; 14.428 ;
; FP_EXAMINE    ; clk            ;        ; 13.458 ; 13.458 ;        ;
; INC_CARRY     ; LINK_COMP      ; 12.153 ;        ;        ; 12.153 ;
; IRQ           ; AC_LOAD        ; 16.015 ; 16.015 ; 16.015 ; 16.015 ;
; IRQ           ; ALU_CLEAR      ; 16.928 ; 16.476 ; 16.476 ; 16.928 ;
; IRQ           ; ALU_COMP       ; 16.714 ; 16.848 ; 16.848 ; 16.714 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 16.210 ; 16.210 ; 16.210 ; 16.210 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 16.189 ; 16.189 ; 16.189 ; 16.189 ;
; IRQ           ; ALU_INC        ; 15.384 ; 16.115 ; 16.115 ; 15.384 ;
; IRQ           ; ALU_OUT_SEL_0  ; 14.503 ; 15.365 ; 15.365 ; 14.503 ;
; IRQ           ; ALU_OUT_SEL_1  ; 14.892 ; 14.851 ; 14.851 ; 14.892 ;
; IRQ           ; ALU_OUT_SEL_2  ; 17.573 ; 18.084 ; 18.084 ; 17.573 ;
; IRQ           ; ALU_ROT_1      ; 17.635 ; 18.146 ; 18.146 ; 17.635 ;
; IRQ           ; ALU_ROT_2      ; 17.637 ; 18.148 ; 18.148 ; 17.637 ;
; IRQ           ; HLT_indicator  ; 13.681 ; 13.681 ; 13.681 ; 13.681 ;
; IRQ           ; LINK_COMP      ; 17.100 ; 17.100 ; 17.100 ; 17.100 ;
; IRQ           ; LINK_LOAD      ; 16.393 ; 16.393 ; 16.393 ; 16.393 ;
; IRQ           ; LINK_OUT_SEL   ; 16.989 ; 17.137 ; 17.137 ; 16.989 ;
; IRQ           ; MA_CLR_HI      ; 13.192 ; 15.800 ; 15.800 ; 13.192 ;
; IRQ           ; MA_CLR_LO      ; 12.727 ; 16.957 ; 16.957 ; 12.727 ;
; IRQ           ; MA_LOAD_HI     ; 15.583 ; 15.583 ; 15.583 ; 15.583 ;
; IRQ           ; MA_LOAD_LO     ; 16.097 ; 16.097 ; 16.097 ; 16.097 ;
; IRQ           ; MD_BUS_SEL     ; 14.335 ; 15.880 ; 15.880 ; 14.335 ;
; IRQ           ; MD_IN_SEL      ; 15.903 ; 15.335 ; 15.335 ; 15.903 ;
; IRQ           ; MD_LOAD        ; 14.161 ; 16.887 ; 16.887 ; 14.161 ;
; IRQ           ; MEM_READ       ; 15.717 ; 15.717 ; 15.717 ; 15.717 ;
; IRQ           ; MEM_WRITE      ; 13.925 ; 16.315 ; 16.315 ; 13.925 ;
; IRQ           ; PC_BUS_SEL     ; 16.285 ; 16.285 ; 16.285 ; 16.285 ;
; IRQ           ; PC_CLR_HI      ; 15.153 ; 15.153 ; 15.153 ; 15.153 ;
; IRQ           ; PC_LOAD_HI     ; 15.110 ; 16.523 ; 16.523 ; 15.110 ;
; IRQ           ; PC_LOAD_LO     ; 14.882 ; 15.614 ; 15.614 ; 14.882 ;
; IRQ           ; clk            ;        ; 14.644 ; 14.644 ;        ;
; IRQ_ON        ; AC_LOAD        ; 16.265 ; 16.265 ; 16.265 ; 16.265 ;
; IRQ_ON        ; ALU_CLEAR      ; 17.178 ; 16.726 ; 16.726 ; 17.178 ;
; IRQ_ON        ; ALU_COMP       ; 16.964 ; 17.098 ; 17.098 ; 16.964 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 16.460 ; 16.460 ; 16.460 ; 16.460 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 16.439 ; 16.439 ; 16.439 ; 16.439 ;
; IRQ_ON        ; ALU_INC        ; 15.634 ; 16.365 ; 16.365 ; 15.634 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 14.753 ; 15.615 ; 15.615 ; 14.753 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 15.142 ; 15.101 ; 15.101 ; 15.142 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 17.823 ; 18.334 ; 18.334 ; 17.823 ;
; IRQ_ON        ; ALU_ROT_1      ; 17.885 ; 18.396 ; 18.396 ; 17.885 ;
; IRQ_ON        ; ALU_ROT_2      ; 17.887 ; 18.398 ; 18.398 ; 17.887 ;
; IRQ_ON        ; HLT_indicator  ; 13.931 ; 13.931 ; 13.931 ; 13.931 ;
; IRQ_ON        ; LINK_COMP      ; 17.350 ; 17.350 ; 17.350 ; 17.350 ;
; IRQ_ON        ; LINK_LOAD      ; 16.643 ; 16.643 ; 16.643 ; 16.643 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 17.239 ; 17.387 ; 17.387 ; 17.239 ;
; IRQ_ON        ; MA_CLR_HI      ; 13.442 ; 16.050 ; 16.050 ; 13.442 ;
; IRQ_ON        ; MA_CLR_LO      ; 12.977 ; 17.207 ; 17.207 ; 12.977 ;
; IRQ_ON        ; MA_LOAD_HI     ; 15.833 ; 15.833 ; 15.833 ; 15.833 ;
; IRQ_ON        ; MA_LOAD_LO     ; 16.347 ; 16.347 ; 16.347 ; 16.347 ;
; IRQ_ON        ; MD_BUS_SEL     ; 14.585 ; 16.130 ; 16.130 ; 14.585 ;
; IRQ_ON        ; MD_IN_SEL      ; 16.153 ; 15.585 ; 15.585 ; 16.153 ;
; IRQ_ON        ; MD_LOAD        ; 14.411 ; 17.137 ; 17.137 ; 14.411 ;
; IRQ_ON        ; MEM_READ       ; 15.967 ; 15.967 ; 15.967 ; 15.967 ;
; IRQ_ON        ; MEM_WRITE      ; 14.175 ; 16.565 ; 16.565 ; 14.175 ;
; IRQ_ON        ; PC_BUS_SEL     ; 16.535 ; 16.535 ; 16.535 ; 16.535 ;
; IRQ_ON        ; PC_CLR_HI      ; 15.403 ; 15.403 ; 15.403 ; 15.403 ;
; IRQ_ON        ; PC_LOAD_HI     ; 15.360 ; 16.773 ; 16.773 ; 15.360 ;
; IRQ_ON        ; PC_LOAD_LO     ; 15.132 ; 15.864 ; 15.864 ; 15.132 ;
; IRQ_ON        ; clk            ;        ; 14.894 ; 14.894 ;        ;
; IS_AUTO_INDEX ; ALU_INC        ; 14.885 ;        ;        ; 14.885 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 12.989 ;        ;        ; 12.989 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 12.949 ;        ;        ; 12.949 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 12.771 ;        ;        ; 12.771 ;
; IS_ZERO_LAST  ; ALU_INC        ; 11.415 ;        ;        ; 11.415 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.578 ;        ;        ; 13.578 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 12.664 ;        ;        ; 12.664 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 11.727 ;        ;        ; 11.727 ;
; MD_BUS[0]     ; AC_LOAD        ; 14.851 ; 14.851 ; 14.851 ; 14.851 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 15.764 ; 15.312 ; 15.312 ; 15.764 ;
; MD_BUS[0]     ; ALU_COMP       ; 15.550 ; 15.684 ; 15.684 ; 15.550 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 15.046 ; 15.046 ; 15.046 ; 15.046 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 15.025 ; 15.025 ; 15.025 ; 15.025 ;
; MD_BUS[0]     ; ALU_INC        ; 14.951 ; 14.951 ; 14.951 ; 14.951 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 14.201 ; 14.201 ; 14.201 ; 14.201 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 13.728 ; 13.687 ; 13.687 ; 13.728 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 16.409 ; 16.920 ; 16.920 ; 16.409 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 16.471 ; 16.982 ; 16.982 ; 16.471 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 16.473 ; 16.984 ; 16.984 ; 16.473 ;
; MD_BUS[0]     ; HLT_indicator  ; 12.517 ; 12.517 ; 12.517 ; 12.517 ;
; MD_BUS[0]     ; LINK_COMP      ; 15.936 ; 15.936 ; 15.936 ; 15.936 ;
; MD_BUS[0]     ; LINK_LOAD      ; 15.229 ; 15.229 ; 15.229 ; 15.229 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 15.825 ; 15.973 ; 15.973 ; 15.825 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 14.636 ; 14.636 ; 14.636 ; 14.636 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 14.419 ; 14.419 ; 14.419 ; 14.419 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 14.933 ; 14.933 ; 14.933 ; 14.933 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 14.716 ; 14.716 ; 14.716 ; 14.716 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 14.739 ; 14.171 ; 14.171 ; 14.739 ;
; MD_BUS[0]     ; MD_LOAD        ; 15.723 ; 15.723 ; 15.723 ; 15.723 ;
; MD_BUS[0]     ; MEM_READ       ; 14.553 ; 14.553 ; 14.553 ; 14.553 ;
; MD_BUS[0]     ; MEM_WRITE      ; 15.151 ; 15.151 ; 15.151 ; 15.151 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 15.121 ; 15.121 ; 15.121 ; 15.121 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 13.989 ; 13.989 ; 13.989 ; 13.989 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 15.387 ; 15.359 ; 15.359 ; 15.387 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 14.450 ; 14.450 ; 14.450 ; 14.450 ;
; MD_BUS[0]     ; clk            ;        ; 13.480 ; 13.480 ;        ;
; MD_BUS[1]     ; AC_LOAD        ; 15.258 ; 15.258 ; 15.258 ; 15.258 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 16.171 ; 15.719 ; 15.719 ; 16.171 ;
; MD_BUS[1]     ; ALU_COMP       ; 15.957 ; 16.091 ; 16.091 ; 15.957 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 15.453 ; 15.453 ; 15.453 ; 15.453 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 15.432 ; 15.432 ; 15.432 ; 15.432 ;
; MD_BUS[1]     ; ALU_INC        ; 15.358 ; 15.358 ; 15.358 ; 15.358 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 14.608 ; 14.608 ; 14.608 ; 14.608 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 14.135 ; 14.094 ; 14.094 ; 14.135 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 16.816 ; 17.327 ; 17.327 ; 16.816 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 16.878 ; 17.389 ; 17.389 ; 16.878 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 16.880 ; 17.391 ; 17.391 ; 16.880 ;
; MD_BUS[1]     ; HLT_indicator  ; 12.924 ; 12.924 ; 12.924 ; 12.924 ;
; MD_BUS[1]     ; LINK_COMP      ; 16.343 ; 16.343 ; 16.343 ; 16.343 ;
; MD_BUS[1]     ; LINK_LOAD      ; 15.636 ; 15.636 ; 15.636 ; 15.636 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 16.232 ; 16.380 ; 16.380 ; 16.232 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 15.043 ; 15.043 ; 15.043 ; 15.043 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 16.200 ; 16.200 ; 16.200 ; 16.200 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 14.826 ; 14.826 ; 14.826 ; 14.826 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 15.340 ; 15.340 ; 15.340 ; 15.340 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 15.123 ; 15.123 ; 15.123 ; 15.123 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 15.146 ; 14.578 ; 14.578 ; 15.146 ;
; MD_BUS[1]     ; MD_LOAD        ; 16.130 ; 16.130 ; 16.130 ; 16.130 ;
; MD_BUS[1]     ; MEM_READ       ; 14.960 ; 14.960 ; 14.960 ; 14.960 ;
; MD_BUS[1]     ; MEM_WRITE      ; 15.558 ; 15.558 ; 15.558 ; 15.558 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 15.528 ; 15.528 ; 15.528 ; 15.528 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 14.396 ; 14.396 ; 14.396 ; 14.396 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 15.794 ; 15.766 ; 15.766 ; 15.794 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 14.857 ; 14.857 ; 14.857 ; 14.857 ;
; MD_BUS[1]     ; clk            ;        ; 13.887 ; 13.887 ;        ;
; MD_BUS[2]     ; AC_LOAD        ; 15.293 ; 15.293 ; 15.293 ; 15.293 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 16.206 ; 15.754 ; 15.754 ; 16.206 ;
; MD_BUS[2]     ; ALU_COMP       ; 15.992 ; 16.126 ; 16.126 ; 15.992 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 15.488 ; 15.488 ; 15.488 ; 15.488 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 15.467 ; 15.467 ; 15.467 ; 15.467 ;
; MD_BUS[2]     ; ALU_INC        ; 15.393 ; 15.393 ; 15.393 ; 15.393 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 14.643 ; 14.643 ; 14.643 ; 14.643 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 14.170 ; 14.129 ; 14.129 ; 14.170 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 16.851 ; 17.362 ; 17.362 ; 16.851 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 16.913 ; 17.424 ; 17.424 ; 16.913 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 16.915 ; 17.426 ; 17.426 ; 16.915 ;
; MD_BUS[2]     ; HLT_indicator  ; 12.959 ; 12.959 ; 12.959 ; 12.959 ;
; MD_BUS[2]     ; LINK_COMP      ; 16.378 ; 16.378 ; 16.378 ; 16.378 ;
; MD_BUS[2]     ; LINK_LOAD      ; 15.671 ; 15.671 ; 15.671 ; 15.671 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 16.267 ; 16.415 ; 16.415 ; 16.267 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 15.078 ; 15.078 ; 15.078 ; 15.078 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 16.235 ; 16.235 ; 16.235 ; 16.235 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 14.861 ; 14.861 ; 14.861 ; 14.861 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 15.375 ; 15.375 ; 15.375 ; 15.375 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 15.158 ; 15.158 ; 15.158 ; 15.158 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 15.181 ; 14.613 ; 14.613 ; 15.181 ;
; MD_BUS[2]     ; MD_LOAD        ; 16.165 ; 16.165 ; 16.165 ; 16.165 ;
; MD_BUS[2]     ; MEM_READ       ; 14.995 ; 14.995 ; 14.995 ; 14.995 ;
; MD_BUS[2]     ; MEM_WRITE      ; 15.593 ; 15.593 ; 15.593 ; 15.593 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 15.563 ; 15.563 ; 15.563 ; 15.563 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 14.431 ; 14.431 ; 14.431 ; 14.431 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 15.829 ; 15.801 ; 15.801 ; 15.829 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 14.892 ; 14.892 ; 14.892 ; 14.892 ;
; MD_BUS[2]     ; clk            ;        ; 13.922 ; 13.922 ;        ;
; MD_BUS[3]     ; AC_LOAD        ; 14.822 ; 14.822 ; 14.822 ; 14.822 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 15.735 ; 15.283 ; 15.283 ; 15.735 ;
; MD_BUS[3]     ; ALU_COMP       ; 15.521 ; 15.655 ; 15.655 ; 15.521 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 15.017 ; 15.017 ; 15.017 ; 15.017 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; MD_BUS[3]     ; ALU_INC        ; 14.922 ; 14.922 ; 14.922 ; 14.922 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 14.172 ; 14.172 ; 14.172 ; 14.172 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.699 ; 13.658 ; 13.658 ; 13.699 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 16.380 ; 16.891 ; 16.891 ; 16.380 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 16.442 ; 16.953 ; 16.953 ; 16.442 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 16.444 ; 16.955 ; 16.955 ; 16.444 ;
; MD_BUS[3]     ; HLT_indicator  ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; MD_BUS[3]     ; LINK_COMP      ; 15.907 ; 15.907 ; 15.907 ; 15.907 ;
; MD_BUS[3]     ; LINK_LOAD      ; 15.200 ; 15.200 ; 15.200 ; 15.200 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 15.796 ; 15.944 ; 15.944 ; 15.796 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 14.607 ; 14.607 ; 14.607 ; 14.607 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 15.764 ; 15.764 ; 15.764 ; 15.764 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 14.390 ; 14.390 ; 14.390 ; 14.390 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 14.904 ; 14.904 ; 14.904 ; 14.904 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 14.687 ; 14.687 ; 14.687 ; 14.687 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 14.710 ; 14.142 ; 14.142 ; 14.710 ;
; MD_BUS[3]     ; MD_LOAD        ; 15.694 ; 15.694 ; 15.694 ; 15.694 ;
; MD_BUS[3]     ; MEM_READ       ; 14.524 ; 14.524 ; 14.524 ; 14.524 ;
; MD_BUS[3]     ; MEM_WRITE      ; 15.122 ; 15.122 ; 15.122 ; 15.122 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 13.960 ; 13.960 ; 13.960 ; 13.960 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 15.358 ; 15.330 ; 15.330 ; 15.358 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 14.421 ; 14.421 ; 14.421 ; 14.421 ;
; MD_BUS[3]     ; clk            ;        ; 13.451 ; 13.451 ;        ;
; MD_BUS[4]     ; AC_LOAD        ; 16.683 ;        ;        ; 16.683 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 13.693 ;        ;        ; 13.693 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 15.286 ;        ;        ; 15.286 ;
; MD_BUS[4]     ; MA_CLR_HI      ;        ; 15.110 ; 15.110 ;        ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 14.205 ;        ;        ; 14.205 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 13.400 ;        ;        ; 13.400 ;
; MD_BUS[5]     ; LINK_LOAD      ; 12.184 ;        ;        ; 12.184 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.776 ;        ;        ; 11.776 ;
; MD_BUS[6]     ; AC_LOAD        ; 15.107 ;        ;        ; 15.107 ;
; MD_BUS[6]     ; ALU_COMP       ; 12.026 ;        ;        ; 12.026 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.710 ;        ;        ; 13.710 ;
; MD_BUS[7]     ; LINK_COMP      ; 12.033 ;        ;        ; 12.033 ;
; MD_BUS[7]     ; LINK_LOAD      ; 11.922 ;        ;        ; 11.922 ;
; MD_BUS[8]     ; AC_LOAD        ; 13.917 ;        ;        ; 13.917 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 12.520 ;        ;        ; 12.520 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 11.524 ;        ;        ; 11.524 ;
; MD_BUS[8]     ; LINK_LOAD      ; 12.123 ;        ;        ; 12.123 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.020 ;        ;        ; 14.020 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 12.623 ;        ;        ; 12.623 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 11.437 ;        ;        ; 11.437 ;
; MD_BUS[9]     ; LINK_LOAD      ; 12.226 ;        ;        ; 12.226 ;
; MD_BUS[10]    ; AC_LOAD        ; 16.091 ;        ;        ; 16.091 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.694 ;        ;        ; 14.694 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.763 ;        ;        ; 14.763 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.765 ;        ;        ; 14.765 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.297 ;        ;        ; 14.297 ;
; MD_BUS[11]    ; AC_LOAD        ; 15.082 ;        ;        ; 15.082 ;
; MD_BUS[11]    ; ALU_INC        ; 15.205 ;        ;        ; 15.205 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 13.685 ;        ;        ; 13.685 ;
; MD_BUS[11]    ; LINK_COMP      ; 12.154 ;        ;        ; 12.154 ;
; MD_BUS[11]    ; LINK_LOAD      ; 12.936 ;        ;        ; 12.936 ;
; NEXT_STATE    ; AC_LOAD        ; 14.776 ; 14.776 ; 14.776 ; 14.776 ;
; NEXT_STATE    ; ALU_CLEAR      ; 15.689 ; 15.237 ; 15.237 ; 15.689 ;
; NEXT_STATE    ; ALU_COMP       ; 15.475 ; 15.609 ; 15.609 ; 15.475 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 14.971 ; 14.971 ; 14.971 ; 14.971 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; NEXT_STATE    ; ALU_INC        ; 14.876 ; 14.876 ; 14.876 ; 14.876 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 14.126 ; 14.126 ; 14.126 ; 14.126 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 13.653 ; 13.612 ; 13.612 ; 13.653 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 16.334 ; 16.845 ; 16.845 ; 16.334 ;
; NEXT_STATE    ; ALU_ROT_1      ; 16.396 ; 16.907 ; 16.907 ; 16.396 ;
; NEXT_STATE    ; ALU_ROT_2      ; 16.398 ; 16.909 ; 16.909 ; 16.398 ;
; NEXT_STATE    ; HLT_indicator  ; 12.442 ; 12.442 ; 12.442 ; 12.442 ;
; NEXT_STATE    ; LINK_COMP      ; 15.861 ; 15.861 ; 15.861 ; 15.861 ;
; NEXT_STATE    ; LINK_LOAD      ; 15.154 ; 15.154 ; 15.154 ; 15.154 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 15.750 ; 15.898 ; 15.898 ; 15.750 ;
; NEXT_STATE    ; MA_CLR_HI      ; 14.561 ; 14.561 ; 14.561 ; 14.561 ;
; NEXT_STATE    ; MA_CLR_LO      ; 15.718 ; 15.718 ; 15.718 ; 15.718 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 14.344 ; 14.344 ; 14.344 ; 14.344 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 14.858 ; 14.858 ; 14.858 ; 14.858 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 14.641 ; 14.641 ; 14.641 ; 14.641 ;
; NEXT_STATE    ; MD_IN_SEL      ; 14.664 ; 14.096 ; 14.096 ; 14.664 ;
; NEXT_STATE    ; MD_LOAD        ; 15.648 ; 15.648 ; 15.648 ; 15.648 ;
; NEXT_STATE    ; MEM_READ       ; 14.478 ; 14.478 ; 14.478 ; 14.478 ;
; NEXT_STATE    ; MEM_WRITE      ; 15.076 ; 15.076 ; 15.076 ; 15.076 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 15.046 ; 15.046 ; 15.046 ; 15.046 ;
; NEXT_STATE    ; PC_CLR_HI      ; 13.914 ; 13.914 ; 13.914 ; 13.914 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 15.312 ; 15.284 ; 15.284 ; 15.312 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 14.375 ; 14.375 ; 14.375 ; 14.375 ;
; NEXT_STATE    ; clk            ;        ; 13.405 ; 13.405 ;        ;
; clk_in        ; AC_LOAD        ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; clk_in        ; ALU_CLEAR      ; 12.895 ; 12.895 ; 12.895 ; 12.895 ;
; clk_in        ; ALU_COMP       ; 14.027 ; 14.027 ; 14.027 ; 14.027 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 13.163 ; 13.163 ; 13.163 ; 13.163 ;
; clk_in        ; ALU_INC        ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; clk_in        ; ALU_OUT_SEL_0  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; clk_in        ; ALU_OUT_SEL_1  ; 11.840 ; 11.840 ; 11.840 ; 11.840 ;
; clk_in        ; ALU_OUT_SEL_2  ; 14.488 ; 14.488 ; 14.488 ; 14.488 ;
; clk_in        ; ALU_ROT_1      ; 14.948 ; 14.948 ; 14.948 ; 14.948 ;
; clk_in        ; ALU_ROT_2      ; 14.950 ; 14.950 ; 14.950 ; 14.950 ;
; clk_in        ; HLT_indicator  ; 10.924 ; 10.924 ; 10.924 ; 10.924 ;
; clk_in        ; LINK_COMP      ; 14.074 ; 14.074 ; 14.074 ; 14.074 ;
; clk_in        ; LINK_LOAD      ; 13.367 ; 13.367 ; 13.367 ; 13.367 ;
; clk_in        ; LINK_OUT_SEL   ; 14.302 ; 14.302 ; 14.302 ; 14.302 ;
; clk_in        ; MA_CLR_HI      ; 13.690 ; 13.690 ; 13.690 ; 13.690 ;
; clk_in        ; MA_CLR_LO      ; 14.680 ; 14.680 ; 14.680 ; 14.680 ;
; clk_in        ; MA_LOAD_HI     ; 13.407 ; 13.407 ; 13.407 ; 13.407 ;
; clk_in        ; MA_LOAD_LO     ; 14.390 ; 14.390 ; 14.390 ; 14.390 ;
; clk_in        ; MD_BUS_SEL     ; 13.438 ; 13.438 ; 13.438 ; 13.438 ;
; clk_in        ; MD_IN_SEL      ; 12.648 ; 12.648 ; 12.648 ; 12.648 ;
; clk_in        ; MD_LOAD        ; 13.948 ; 13.948 ; 13.948 ; 13.948 ;
; clk_in        ; MEM_READ       ; 13.440 ; 13.440 ; 13.440 ; 13.440 ;
; clk_in        ; MEM_WRITE      ; 14.038 ; 14.038 ; 14.038 ; 14.038 ;
; clk_in        ; PC_BUS_SEL     ; 14.008 ; 14.008 ; 14.008 ; 14.008 ;
; clk_in        ; PC_CLR_HI      ; 12.602 ; 12.602 ; 12.602 ; 12.602 ;
; clk_in        ; PC_LOAD_HI     ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; clk_in        ; PC_LOAD_LO     ; 12.588 ; 12.588 ; 12.588 ; 12.588 ;
; clk_in        ; clk            ; 11.703 ; 13.500 ; 13.500 ; 11.703 ;
; not_reset     ; AC_LOAD        ; 14.359 ; 14.359 ; 14.359 ; 14.359 ;
; not_reset     ; ALU_CLEAR      ; 14.202 ; 14.820 ; 14.820 ; 14.202 ;
; not_reset     ; ALU_COMP       ; 15.058 ; 15.192 ; 15.192 ; 15.058 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 14.533 ; 14.533 ; 14.533 ; 14.533 ;
; not_reset     ; ALU_INC        ; 14.459 ; 14.459 ; 14.459 ; 14.459 ;
; not_reset     ; ALU_OUT_SEL_0  ; 13.709 ; 13.709 ; 13.709 ; 13.709 ;
; not_reset     ; ALU_OUT_SEL_1  ; 13.236 ; 13.195 ; 13.195 ; 13.236 ;
; not_reset     ; ALU_OUT_SEL_2  ; 15.795 ; 16.428 ; 16.428 ; 15.795 ;
; not_reset     ; ALU_ROT_1      ; 15.979 ; 16.490 ; 16.490 ; 15.979 ;
; not_reset     ; ALU_ROT_2      ; 15.981 ; 16.492 ; 16.492 ; 15.981 ;
; not_reset     ; HLT_indicator  ; 12.025 ; 12.025 ; 12.025 ; 12.025 ;
; not_reset     ; LINK_COMP      ; 15.444 ; 15.444 ; 15.444 ; 15.444 ;
; not_reset     ; LINK_LOAD      ; 14.737 ; 14.737 ; 14.737 ; 14.737 ;
; not_reset     ; LINK_OUT_SEL   ; 15.333 ; 15.481 ; 15.481 ; 15.333 ;
; not_reset     ; MA_CLR_HI      ; 14.144 ; 14.144 ; 14.144 ; 14.144 ;
; not_reset     ; MA_CLR_LO      ; 15.301 ; 15.301 ; 15.301 ; 15.301 ;
; not_reset     ; MA_LOAD_HI     ; 13.927 ; 13.927 ; 13.927 ; 13.927 ;
; not_reset     ; MA_LOAD_LO     ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; not_reset     ; MD_BUS_SEL     ; 14.224 ; 14.224 ; 14.224 ; 14.224 ;
; not_reset     ; MD_IN_SEL      ; 14.247 ; 13.679 ; 13.679 ; 14.247 ;
; not_reset     ; MD_LOAD        ; 15.231 ; 15.231 ; 15.231 ; 15.231 ;
; not_reset     ; MEM_READ       ; 14.061 ; 14.061 ; 14.061 ; 14.061 ;
; not_reset     ; MEM_WRITE      ; 14.659 ; 14.659 ; 14.659 ; 14.659 ;
; not_reset     ; PC_BUS_SEL     ; 14.629 ; 14.629 ; 14.629 ; 14.629 ;
; not_reset     ; PC_CLR_HI      ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; not_reset     ; PC_LOAD_HI     ; 14.895 ; 14.867 ; 14.867 ; 14.895 ;
; not_reset     ; PC_LOAD_LO     ; 13.958 ; 13.958 ; 13.958 ; 13.958 ;
; not_reset     ; clk            ;        ; 12.988 ; 12.988 ;        ;
+---------------+----------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -4.892 ; -12.717       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -0.656 ; -1.807        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Recovery Summary             ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -3.895 ; -7.660        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.859 ; -2.303        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -1.402 ; -46.878       ;
+----------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -4.892 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.638     ; 4.173      ;
; -4.890 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.567     ; 4.242      ;
; -4.812 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.566     ; 4.165      ;
; -4.770 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.516     ; 4.173      ;
; -4.768 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.445     ; 4.242      ;
; -4.690 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.444     ; 4.165      ;
; -4.612 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.858     ; 4.173      ;
; -4.610 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.787     ; 4.242      ;
; -4.532 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.786     ; 4.165      ;
; -4.487 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.488     ; 3.918      ;
; -4.199 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.200     ; 3.918      ;
; -4.050 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.296     ; 4.173      ;
; -4.048 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.225     ; 4.242      ;
; -3.970 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.224     ; 4.165      ;
; -3.919 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.420     ; 3.918      ;
; -3.767 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.268     ; 3.918      ;
; -3.403 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.498      ; 4.820      ;
; -3.183 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.718      ; 4.820      ;
; -3.084 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.566     ; 2.490      ;
; -3.082 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.495     ; 2.559      ;
; -3.004 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.494     ; 2.482      ;
; -2.962 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.444     ; 2.490      ;
; -2.960 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.373     ; 2.559      ;
; -2.903 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.498      ; 4.820      ;
; -2.882 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.372     ; 2.482      ;
; -2.804 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.786     ; 2.490      ;
; -2.802 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.715     ; 2.559      ;
; -2.724 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.714     ; 2.482      ;
; -2.683 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.718      ; 4.820      ;
; -2.679 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.416     ; 2.235      ;
; -2.391 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.128     ; 2.235      ;
; -2.380 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.934     ; 0.241      ;
; -2.361 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.820     ; 1.696      ;
; -2.359 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.749     ; 1.765      ;
; -2.281 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.748     ; 1.688      ;
; -2.272 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.961     ; 0.966      ;
; -2.242 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.224     ; 2.490      ;
; -2.240 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.153     ; 2.559      ;
; -2.203 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.162     ; 1.696      ;
; -2.201 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.091     ; 1.765      ;
; -2.162 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.152     ; 2.482      ;
; -2.123 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.090     ; 1.688      ;
; -2.111 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.348     ; 2.235      ;
; -2.078 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.792     ; 1.441      ;
; -2.025 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.214     ; 0.966      ;
; -1.984 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.173     ; 0.966      ;
; -1.959 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.196     ; 2.235      ;
; -1.915 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.374     ; 1.696      ;
; -1.913 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.303     ; 1.765      ;
; -1.909 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.463     ; 0.241      ;
; -1.835 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.302     ; 1.688      ;
; -1.660 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.714     ; 0.241      ;
; -1.629 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.683     ; 0.241      ;
; -1.599 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.570      ; 3.141      ;
; -1.510 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.724     ; 1.441      ;
; -1.379 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.790      ; 3.141      ;
; -1.222 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.064      ; 1.441      ;
; -1.099 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.570      ; 3.141      ;
; -1.073 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.032     ; 1.696      ;
; -1.071 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.039      ; 1.765      ;
; -0.998 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.194      ; 2.347      ;
; -0.993 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.040      ; 1.688      ;
; -0.879 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.790      ; 3.141      ;
; -0.790 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.004     ; 1.441      ;
; -0.737 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.426     ; 0.966      ;
; -0.498 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.194      ; 2.347      ;
; -0.210 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.982      ; 2.347      ;
; 0.290  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.982      ; 2.347      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.656 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.356      ; 1.700      ;
; -0.549 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.284      ; 1.735      ;
; -0.431 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.986      ; 1.555      ;
; -0.363 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.918      ; 1.555      ;
; -0.314 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.014      ; 1.700      ;
; -0.229 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.724      ; 0.495      ;
; -0.207 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.942      ; 1.735      ;
; -0.177 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.786      ; 0.609      ;
; -0.171 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.412      ; 0.241      ;
; -0.156 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.356      ; 1.700      ;
; -0.119 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.786      ; 0.667      ;
; -0.088 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.714      ; 0.626      ;
; -0.056 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.297      ; 0.241      ;
; -0.049 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.284      ; 1.735      ;
; -0.013 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.754      ; 0.241      ;
; 0.069  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.986      ; 1.555      ;
; 0.076  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.162      ; 1.238      ;
; 0.137  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.918      ; 1.555      ;
; 0.186  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.014      ; 1.700      ;
; 0.203  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.792      ; 0.495      ;
; 0.293  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.942      ; 1.735      ;
; 0.296  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.090      ; 1.386      ;
; 0.385  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.224      ; 0.609      ;
; 0.443  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.224      ; 0.667      ;
; 0.474  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.152      ; 0.626      ;
; 0.491  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.004      ; 0.495      ;
; 0.540  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.858      ; 1.398      ;
; 0.543  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.566      ; 0.609      ;
; 0.601  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.566      ; 0.667      ;
; 0.632  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.494      ; 0.626      ;
; 0.643  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.857      ; 1.500      ;
; 0.655  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.311      ; 0.966      ;
; 0.665  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.444      ; 0.609      ;
; 0.676  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.290      ; 0.966      ;
; 0.723  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.444      ; 0.667      ;
; 0.754  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.372      ; 0.626      ;
; 0.786  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.045     ; 0.241      ;
; 0.863  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.785      ; 1.648      ;
; 0.918  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.820      ; 1.238      ;
; 1.059  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.064     ; 0.495      ;
; 1.102  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.296      ; 1.398      ;
; 1.108  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.358      ; 0.966      ;
; 1.111  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.348      ; 1.459      ;
; 1.113  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.420      ; 1.533      ;
; 1.138  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.748      ; 1.386      ;
; 1.205  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.295      ; 1.500      ;
; 1.206  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.032      ; 1.238      ;
; 1.216  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.419      ; 1.635      ;
; 1.223  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.243      ; 0.966      ;
; 1.260  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.638      ; 1.398      ;
; 1.263  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.196      ; 1.459      ;
; 1.265  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.268      ; 1.533      ;
; 1.363  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.637      ; 1.500      ;
; 1.364  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.374      ; 1.238      ;
; 1.368  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.267      ; 1.635      ;
; 1.382  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.516      ; 1.398      ;
; 1.425  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.223      ; 1.648      ;
; 1.426  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.040     ; 1.386      ;
; 1.485  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.515      ; 1.500      ;
; 1.543  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.416      ; 1.459      ;
; 1.545  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.488      ; 1.533      ;
; 1.583  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.565      ; 1.648      ;
; 1.584  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.302      ; 1.386      ;
; 1.648  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.487      ; 1.635      ;
; 1.705  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.443      ; 1.648      ;
; 1.831  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.128      ; 1.459      ;
; 1.833  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.200      ; 1.533      ;
; 1.936  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.199      ; 1.635      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -3.895 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.681     ; 3.312      ;
; -3.893 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.610     ; 3.381      ;
; -3.815 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.609     ; 3.304      ;
; -3.765 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.825     ; 2.965      ;
; -3.763 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.754     ; 3.034      ;
; -3.685 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.753     ; 2.957      ;
; -3.600 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.386     ; 3.312      ;
; -3.598 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.315     ; 3.381      ;
; -3.520 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.314     ; 3.304      ;
; -3.442 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.728     ; 3.312      ;
; -3.440 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.657     ; 3.381      ;
; -3.362 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.656     ; 3.304      ;
; -3.072 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.387     ; 2.710      ;
; -3.058 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.358     ; 2.798      ;
; -3.053 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.339     ; 3.312      ;
; -3.051 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.268     ; 3.381      ;
; -3.004 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.480     ; 1.622      ;
; -2.973 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.267     ; 3.304      ;
; -2.966 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.026     ; 2.965      ;
; -2.964 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.045      ; 3.034      ;
; -2.943 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.243     ; 2.798      ;
; -2.923 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.483     ; 2.965      ;
; -2.921 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.412     ; 3.034      ;
; -2.886 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.046      ; 2.957      ;
; -2.843 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.411     ; 2.957      ;
; -2.808 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.368     ; 2.965      ;
; -2.806 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.297     ; 3.034      ;
; -2.728 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.296     ; 2.957      ;
; -2.683 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.002      ; 2.710      ;
; -2.640 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.455     ; 2.710      ;
; -2.551 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.527     ; 1.622      ;
; -2.511 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.311     ; 2.798      ;
; -2.490 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.290     ; 2.798      ;
; -2.304 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.780     ; 1.622      ;
; -2.237 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.628      ; 3.963      ;
; -2.190 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.675      ; 3.963      ;
; -2.115 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.070      ; 2.710      ;
; -2.060 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.531      ; 3.616      ;
; -1.757 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.733     ; 1.622      ;
; -1.737 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.628      ; 3.963      ;
; -1.690 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.675      ; 3.963      ;
; -1.603 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.988      ; 3.616      ;
; -1.560 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.531      ; 3.616      ;
; -1.103 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.988      ; 3.616      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.859 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.433      ; 1.574      ;
; -1.608 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.182      ; 1.574      ;
; -1.359 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.433      ; 1.574      ;
; -1.181 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.643      ; 0.462      ;
; -1.150 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.612      ; 0.462      ;
; -1.108 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.182      ; 1.574      ;
; -0.992 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.715      ; 0.723      ;
; -0.961 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.684      ; 0.723      ;
; -0.914 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.714      ; 0.800      ;
; -0.901 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.863      ; 0.462      ;
; -0.883 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.683      ; 0.800      ;
; -0.712 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.935      ; 0.723      ;
; -0.634 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.934      ; 0.800      ;
; -0.601 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.988      ; 1.387      ;
; -0.444 ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.155      ; 2.711      ;
; -0.430 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.392      ; 0.462      ;
; -0.352 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.239      ; 1.387      ;
; -0.241 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.464      ; 0.723      ;
; -0.191 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.961      ; 1.770      ;
; -0.163 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.463      ; 0.800      ;
; -0.064 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.451      ; 1.387      ;
; 0.056  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.155      ; 2.711      ;
; 0.095  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.527      ; 1.622      ;
; 0.303  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.408      ; 2.711      ;
; 0.530  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.585      ; 2.115      ;
; 0.532  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.657      ; 2.189      ;
; 0.635  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.656      ; 2.291      ;
; 0.642  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.480      ; 1.622      ;
; 0.687  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.200      ; 1.387      ;
; 0.803  ; ASSERT_CONTROL                                                                                                                                  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.408      ; 2.711      ;
; 0.889  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.733      ; 1.622      ;
; 1.056  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.214      ; 1.770      ;
; 1.097  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.173      ; 1.770      ;
; 1.250  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.365      ; 2.115      ;
; 1.252  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.437      ; 2.189      ;
; 1.342  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.780      ; 1.622      ;
; 1.344  ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.426      ; 1.770      ;
; 1.355  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.436      ; 2.291      ;
; 1.497  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.618      ; 2.115      ;
; 1.499  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.690      ; 2.189      ;
; 1.602  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.689      ; 2.291      ;
; 1.777  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.838      ; 2.115      ;
; 1.779  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.910      ; 2.189      ;
; 1.882  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.909      ; 2.291      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.402 ; -1.402       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -1.402 ; -1.402       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -1.402 ; -1.402       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -1.402 ; -1.402       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -1.402 ; -1.402       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -1.402 ; -1.402       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                  ;
; -1.027 ; -1.027       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -1.027 ; -1.027       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -1.027 ; -1.027       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -1.027 ; -1.027       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -1.027 ; -1.027       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -1.027 ; -1.027       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -0.694 ; -0.694       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -0.694 ; -0.694       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~2 ;
; -0.694 ; -0.694       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -0.694 ; -0.694       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout                                                                      ;
; -0.694 ; -0.694       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -0.694 ; -0.694       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~2|datac                                                                        ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -0.440 ; -0.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -0.440 ; -0.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                        ;
; -0.440 ; -0.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -0.440 ; -0.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                    ;
; -0.440 ; -0.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -0.440 ; -0.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|combout                                                                    ;
; -0.440 ; -0.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -0.440 ; -0.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datad                                                                      ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_matrix|END_STATE_out|combout                                                                                                            ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_matrix|END_STATE_out|combout                                                                                                            ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datad                                                                        ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datad                                                                        ;
; -0.406 ; -0.406       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|dataa                                                                      ;
; -0.406 ; -0.406       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|dataa                                                                      ;
; -0.301 ; -0.301       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -0.301 ; -0.301       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_matrix|LOAD[1]~6|combout                                                                                                                ;
; -0.301 ; -0.301       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -0.301 ; -0.301       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                      ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~2 ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                                      ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout                                                                      ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~2|dataa                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~2|dataa                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|dataa                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|dataa                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datac                                                                      ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_2|output~0|datac                                                                      ;
; -0.286 ; -0.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; -0.233 ; -0.233       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ;
; -0.233 ; -0.233       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                                                                            ;
; -0.233 ; -0.233       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -0.233 ; -0.233       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~3|datac                                                                                              ;
; -0.233 ; -0.233       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -0.224 ; -0.224       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ;
; -0.224 ; -0.224       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ;
; -0.224 ; -0.224       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|combout                                                                                            ;
; -0.224 ; -0.224       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|combout                                                                                            ;
; -0.224 ; -0.224       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~2|datad                                                                                              ;
; -0.224 ; -0.224       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_0|nand_5|output~2|datad                                                                                              ;
; -0.192 ; -0.192       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -0.192 ; -0.192       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|datad                                                                                              ;
; -0.192 ; -0.192       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -0.192 ; -0.192       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout                                                                                            ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[0]~4|combout                                                                                                                ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[0]~4|combout                                                                                                                ;
; -0.112 ; -0.112       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datab                                                                      ;
; -0.112 ; -0.112       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datab                                                                      ;
; -0.069 ; -0.069       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~5|combout                                                                                                                ;
; -0.069 ; -0.069       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~5|combout                                                                                                                ;
; -0.069 ; -0.069       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|datab                                                                                                                  ;
; -0.069 ; -0.069       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_matrix|LOAD[1]~6|datab                                                                                                                  ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.276  ; 0.276        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; clock_generator_0|and_1|output~1|combout                                                                                                        ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                              ;
; 0.276  ; 0.276        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                              ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; clock_generator_0|ms_jk_ff_1|nand_1|output~2|dataa                                                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3.683 ; 3.683 ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 5.970 ; 5.970 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; 5.846 ; 5.846 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; 6.000 ; 6.000 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; 5.985 ; 5.985 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 6.530 ; 6.530 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 6.594 ; 6.594 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 6.193 ; 6.193 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 6.025 ; 6.025 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 6.175 ; 6.175 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 6.193 ; 6.193 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 5.982 ; 5.982 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 5.979 ; 5.979 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 2.257 ; 2.257 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 2.368 ; 2.368 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 6.113 ; 6.113 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 6.066 ; 6.066 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3.903 ; 3.903 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 6.190 ; 6.190 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; 6.066 ; 6.066 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; 6.220 ; 6.220 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; 6.205 ; 6.205 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 6.750 ; 6.750 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 6.814 ; 6.814 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 6.413 ; 6.413 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 6.245 ; 6.245 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 6.395 ; 6.395 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 6.413 ; 6.413 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 6.202 ; 6.202 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 6.199 ; 6.199 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 3.045 ; 3.045 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 3.156 ; 3.156 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 6.333 ; 6.333 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 6.286 ; 6.286 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.431  ; 0.431  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -2.191 ; -2.191 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; -2.287 ; -2.287 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; -2.437 ; -2.437 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; -2.428 ; -2.428 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -2.379 ; -2.379 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -2.440 ; -2.440 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -2.425 ; -2.425 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.468 ; -2.468 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.618 ; -2.618 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -2.636 ; -2.636 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.425 ; -2.425 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.992 ; -1.992 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.908 ; -1.908 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -2.019 ; -2.019 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -2.169 ; -2.169 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -1.564 ; -1.564 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.656  ; 0.656  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.997 ; -1.997 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; -1.945 ; -1.945 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; -2.095 ; -2.095 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; -2.086 ; -2.086 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -2.037 ; -2.037 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -2.098 ; -2.098 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -2.083 ; -2.083 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.126 ; -2.126 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.276 ; -2.276 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -2.294 ; -2.294 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.083 ; -2.083 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.650 ; -1.650 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.976 ; -1.976 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -2.087 ; -2.087 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.827 ; -1.827 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -1.632 ; -1.632 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 8.404 ; 8.404 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 7.384 ; 7.384 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 6.409 ; 6.409 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 6.725 ; 6.725 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 6.715 ; 6.715 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 7.457 ; 7.457 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 6.828 ; 6.828 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 5.896 ; 5.896 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 7.934 ; 7.934 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 6.707 ; 6.707 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 6.708 ; 6.708 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 5.970 ; 5.970 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 7.002 ; 7.002 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 6.895 ; 6.895 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 6.498 ; 6.498 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 7.862 ; 7.862 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 6.100 ; 6.100 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 7.484 ; 7.484 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 6.182 ; 6.182 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 6.532 ; 6.532 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 5.797 ; 5.797 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 6.671 ; 6.671 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 6.296 ; 6.296 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 6.199 ; 6.199 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 6.388 ; 6.388 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 7.293 ; 7.293 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 6.838 ; 6.838 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 6.720 ; 6.720 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 3.736 ; 3.736 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 5.102 ; 5.102 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 8.746 ; 8.746 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 7.726 ; 7.726 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 6.751 ; 6.751 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 7.067 ; 7.067 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 7.057 ; 7.057 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 7.799 ; 7.799 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 7.170 ; 7.170 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 6.238 ; 6.238 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 8.276 ; 8.276 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 7.049 ; 7.049 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 7.050 ; 7.050 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 6.312 ; 6.312 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 7.344 ; 7.344 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 7.237 ; 7.237 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 6.840 ; 6.840 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 8.204 ; 8.204 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 6.442 ; 6.442 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 7.826 ; 7.826 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 6.524 ; 6.524 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 6.874 ; 6.874 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 6.139 ; 6.139 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 7.013 ; 7.013 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 6.638 ; 6.638 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 6.541 ; 6.541 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 6.730 ; 6.730 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 7.635 ; 7.635 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 7.180 ; 7.180 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 7.062 ; 7.062 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 3.668 ; 3.668 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 5.444 ; 5.444 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 4.036 ; 4.036 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 4.133 ; 4.133 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.242 ; 4.242 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 4.105 ; 4.105 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 4.089 ; 4.089 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.010 ; 4.010 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.816 ; 3.816 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 4.545 ; 4.545 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 4.540 ; 4.540 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 4.541 ; 4.541 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 3.127 ; 3.127 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.384 ; 4.384 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 4.132 ; 4.132 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 4.331 ; 4.331 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.895 ; 3.895 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 4.117 ; 4.117 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 3.810 ; 3.810 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 4.314 ; 4.314 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.951 ; 3.951 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.117 ; 4.117 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.113 ; 4.113 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 4.130 ; 4.130 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 3.859 ; 3.859 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 3.732 ; 3.732 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.515 ; 3.515 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 4.036 ; 4.036 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 4.133 ; 4.133 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.242 ; 4.242 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 4.105 ; 4.105 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 4.089 ; 4.089 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.010 ; 4.010 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.816 ; 3.816 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 4.522 ; 4.522 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 4.540 ; 4.540 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 4.541 ; 4.541 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 3.127 ; 3.127 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.384 ; 4.384 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 4.132 ; 4.132 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 4.331 ; 4.331 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.895 ; 3.895 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 3.897 ; 3.897 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 3.810 ; 3.810 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 4.286 ; 4.286 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.951 ; 3.951 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.117 ; 4.117 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.018 ; 4.018 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 4.130 ; 4.130 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 3.859 ; 3.859 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 2.944 ; 2.944 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.515 ; 3.515 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.827 ;       ;       ; 5.827 ;
; END_STATE     ; AC_LOAD        ; 9.532 ; 9.532 ; 9.532 ; 9.532 ;
; END_STATE     ; ALU_CLEAR      ; 8.512 ; 8.512 ; 8.512 ; 8.512 ;
; END_STATE     ; ALU_COMP       ; 7.537 ; 7.537 ; 7.537 ; 7.537 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 7.853 ; 7.853 ; 7.853 ; 7.853 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 7.843 ; 7.843 ; 7.843 ; 7.843 ;
; END_STATE     ; ALU_INC        ; 8.585 ; 8.585 ; 8.585 ; 8.585 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 7.024 ; 7.024 ; 7.024 ; 7.024 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 9.062 ; 9.062 ; 9.062 ; 9.062 ;
; END_STATE     ; ALU_ROT_1      ; 7.835 ; 7.835 ; 7.835 ; 7.835 ;
; END_STATE     ; ALU_ROT_2      ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; END_STATE     ; HLT_indicator  ; 7.098 ; 6.351 ; 6.351 ; 7.098 ;
; END_STATE     ; LINK_COMP      ; 8.130 ; 8.130 ; 8.130 ; 8.130 ;
; END_STATE     ; LINK_LOAD      ; 8.023 ; 8.023 ; 8.023 ; 8.023 ;
; END_STATE     ; LINK_OUT_SEL   ; 7.626 ; 7.626 ; 7.626 ; 7.626 ;
; END_STATE     ; MA_CLR_HI      ; 8.990 ; 8.990 ; 8.990 ; 8.990 ;
; END_STATE     ; MA_CLR_LO      ; 7.228 ; 7.228 ; 7.228 ; 7.228 ;
; END_STATE     ; MA_LOAD_HI     ; 8.612 ; 8.612 ; 8.612 ; 8.612 ;
; END_STATE     ; MA_LOAD_LO     ; 7.310 ; 7.310 ; 7.310 ; 7.310 ;
; END_STATE     ; MD_BUS_SEL     ; 7.660 ; 7.660 ; 7.660 ; 7.660 ;
; END_STATE     ; MD_IN_SEL      ; 6.925 ; 6.925 ; 6.925 ; 6.925 ;
; END_STATE     ; MD_LOAD        ; 7.799 ; 7.799 ; 7.799 ; 7.799 ;
; END_STATE     ; MEM_READ       ; 7.424 ; 7.424 ; 7.424 ; 7.424 ;
; END_STATE     ; MEM_WRITE      ; 7.327 ; 7.327 ; 7.327 ; 7.327 ;
; END_STATE     ; PC_BUS_SEL     ; 7.516 ; 7.516 ; 7.516 ; 7.516 ;
; END_STATE     ; PC_CLR_HI      ; 8.421 ; 8.421 ; 8.421 ; 8.421 ;
; END_STATE     ; PC_LOAD_HI     ; 7.966 ; 7.966 ; 7.966 ; 7.966 ;
; END_STATE     ; PC_LOAD_LO     ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; END_STATE     ; clk            ;       ; 6.230 ; 6.230 ;       ;
; FP_ADDR_LOAD  ; AC_LOAD        ; 9.200 ; 9.200 ; 9.200 ; 9.200 ;
; FP_ADDR_LOAD  ; ALU_CLEAR      ; 8.180 ; 8.180 ; 8.180 ; 8.180 ;
; FP_ADDR_LOAD  ; ALU_COMP       ; 7.205 ; 7.205 ; 7.205 ; 7.205 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_0 ; 7.521 ; 7.521 ; 7.521 ; 7.521 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_1 ; 7.511 ; 7.511 ; 7.511 ; 7.511 ;
; FP_ADDR_LOAD  ; ALU_INC        ; 8.253 ; 8.253 ; 8.253 ; 8.253 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_0  ; 7.624 ; 7.624 ; 7.624 ; 7.624 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_1  ; 6.692 ; 6.692 ; 6.692 ; 6.692 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_2  ; 8.730 ; 8.730 ; 8.730 ; 8.730 ;
; FP_ADDR_LOAD  ; ALU_ROT_1      ; 7.503 ; 7.503 ; 7.503 ; 7.503 ;
; FP_ADDR_LOAD  ; ALU_ROT_2      ; 7.504 ; 7.504 ; 7.504 ; 7.504 ;
; FP_ADDR_LOAD  ; HLT_indicator  ; 6.766 ; 6.019 ; 6.019 ; 6.766 ;
; FP_ADDR_LOAD  ; LINK_COMP      ; 7.798 ; 7.798 ; 7.798 ; 7.798 ;
; FP_ADDR_LOAD  ; LINK_LOAD      ; 7.691 ; 7.691 ; 7.691 ; 7.691 ;
; FP_ADDR_LOAD  ; LINK_OUT_SEL   ; 7.294 ; 7.294 ; 7.294 ; 7.294 ;
; FP_ADDR_LOAD  ; MA_CLR_HI      ; 8.658 ; 8.658 ; 8.658 ; 8.658 ;
; FP_ADDR_LOAD  ; MA_CLR_LO      ; 6.896 ; 6.896 ; 6.896 ; 6.896 ;
; FP_ADDR_LOAD  ; MA_LOAD_HI     ; 8.280 ; 8.280 ; 8.280 ; 8.280 ;
; FP_ADDR_LOAD  ; MA_LOAD_LO     ; 6.978 ; 6.978 ; 6.978 ; 6.978 ;
; FP_ADDR_LOAD  ; MD_BUS_SEL     ; 7.328 ; 7.328 ; 7.328 ; 7.328 ;
; FP_ADDR_LOAD  ; MD_IN_SEL      ; 6.593 ; 6.593 ; 6.593 ; 6.593 ;
; FP_ADDR_LOAD  ; MD_LOAD        ; 7.467 ; 7.467 ; 7.467 ; 7.467 ;
; FP_ADDR_LOAD  ; MEM_READ       ; 7.092 ; 7.092 ; 7.092 ; 7.092 ;
; FP_ADDR_LOAD  ; MEM_WRITE      ; 6.995 ; 6.995 ; 6.995 ; 6.995 ;
; FP_ADDR_LOAD  ; PC_BUS_SEL     ; 7.184 ; 7.184 ; 7.184 ; 7.184 ;
; FP_ADDR_LOAD  ; PC_CLR_HI      ; 8.089 ; 8.089 ; 8.089 ; 8.089 ;
; FP_ADDR_LOAD  ; PC_LOAD_HI     ; 7.634 ; 7.634 ; 7.634 ; 7.634 ;
; FP_ADDR_LOAD  ; PC_LOAD_LO     ; 7.516 ; 7.516 ; 7.516 ; 7.516 ;
; FP_ADDR_LOAD  ; clk            ;       ; 5.898 ; 5.898 ;       ;
; FP_DEPOSIT    ; AC_LOAD        ; 9.354 ; 9.354 ; 9.354 ; 9.354 ;
; FP_DEPOSIT    ; ALU_CLEAR      ; 8.334 ; 8.334 ; 8.334 ; 8.334 ;
; FP_DEPOSIT    ; ALU_COMP       ; 7.359 ; 7.359 ; 7.359 ; 7.359 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_0 ; 7.675 ; 7.675 ; 7.675 ; 7.675 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_1 ; 7.665 ; 7.665 ; 7.665 ; 7.665 ;
; FP_DEPOSIT    ; ALU_INC        ; 8.407 ; 8.407 ; 8.407 ; 8.407 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_0  ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_1  ; 6.846 ; 6.846 ; 6.846 ; 6.846 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_2  ; 8.884 ; 8.884 ; 8.884 ; 8.884 ;
; FP_DEPOSIT    ; ALU_ROT_1      ; 7.657 ; 7.657 ; 7.657 ; 7.657 ;
; FP_DEPOSIT    ; ALU_ROT_2      ; 7.658 ; 7.658 ; 7.658 ; 7.658 ;
; FP_DEPOSIT    ; HLT_indicator  ; 6.920 ; 6.173 ; 6.173 ; 6.920 ;
; FP_DEPOSIT    ; LINK_COMP      ; 7.952 ; 7.952 ; 7.952 ; 7.952 ;
; FP_DEPOSIT    ; LINK_LOAD      ; 7.845 ; 7.845 ; 7.845 ; 7.845 ;
; FP_DEPOSIT    ; LINK_OUT_SEL   ; 7.448 ; 7.448 ; 7.448 ; 7.448 ;
; FP_DEPOSIT    ; MA_CLR_HI      ; 8.812 ; 8.812 ; 8.812 ; 8.812 ;
; FP_DEPOSIT    ; MA_CLR_LO      ; 7.050 ; 7.050 ; 7.050 ; 7.050 ;
; FP_DEPOSIT    ; MA_LOAD_HI     ; 8.434 ; 8.434 ; 8.434 ; 8.434 ;
; FP_DEPOSIT    ; MA_LOAD_LO     ; 7.132 ; 7.132 ; 7.132 ; 7.132 ;
; FP_DEPOSIT    ; MD_BUS_SEL     ; 7.482 ; 7.482 ; 7.482 ; 7.482 ;
; FP_DEPOSIT    ; MD_IN_SEL      ; 6.747 ; 6.747 ; 6.747 ; 6.747 ;
; FP_DEPOSIT    ; MD_LOAD        ; 7.621 ; 7.621 ; 7.621 ; 7.621 ;
; FP_DEPOSIT    ; MEM_READ       ; 7.246 ; 7.246 ; 7.246 ; 7.246 ;
; FP_DEPOSIT    ; MEM_WRITE      ; 7.149 ; 7.149 ; 7.149 ; 7.149 ;
; FP_DEPOSIT    ; PC_BUS_SEL     ; 7.338 ; 7.338 ; 7.338 ; 7.338 ;
; FP_DEPOSIT    ; PC_CLR_HI      ; 8.243 ; 8.243 ; 8.243 ; 8.243 ;
; FP_DEPOSIT    ; PC_LOAD_HI     ; 7.788 ; 7.788 ; 7.788 ; 7.788 ;
; FP_DEPOSIT    ; PC_LOAD_LO     ; 7.670 ; 7.670 ; 7.670 ; 7.670 ;
; FP_DEPOSIT    ; clk            ;       ; 6.052 ; 6.052 ;       ;
; FP_EXAMINE    ; AC_LOAD        ; 9.339 ; 9.339 ; 9.339 ; 9.339 ;
; FP_EXAMINE    ; ALU_CLEAR      ; 8.319 ; 8.319 ; 8.319 ; 8.319 ;
; FP_EXAMINE    ; ALU_COMP       ; 7.344 ; 7.344 ; 7.344 ; 7.344 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_0 ; 7.660 ; 7.660 ; 7.660 ; 7.660 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_1 ; 7.650 ; 7.650 ; 7.650 ; 7.650 ;
; FP_EXAMINE    ; ALU_INC        ; 8.392 ; 8.392 ; 8.392 ; 8.392 ;
; FP_EXAMINE    ; ALU_OUT_SEL_0  ; 7.763 ; 7.763 ; 7.763 ; 7.763 ;
; FP_EXAMINE    ; ALU_OUT_SEL_1  ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; FP_EXAMINE    ; ALU_OUT_SEL_2  ; 8.869 ; 8.869 ; 8.869 ; 8.869 ;
; FP_EXAMINE    ; ALU_ROT_1      ; 7.642 ; 7.642 ; 7.642 ; 7.642 ;
; FP_EXAMINE    ; ALU_ROT_2      ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; FP_EXAMINE    ; HLT_indicator  ; 6.905 ; 6.158 ; 6.158 ; 6.905 ;
; FP_EXAMINE    ; LINK_COMP      ; 7.937 ; 7.937 ; 7.937 ; 7.937 ;
; FP_EXAMINE    ; LINK_LOAD      ; 7.830 ; 7.830 ; 7.830 ; 7.830 ;
; FP_EXAMINE    ; LINK_OUT_SEL   ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; FP_EXAMINE    ; MA_CLR_HI      ; 8.797 ; 8.797 ; 8.797 ; 8.797 ;
; FP_EXAMINE    ; MA_CLR_LO      ; 7.035 ; 7.035 ; 7.035 ; 7.035 ;
; FP_EXAMINE    ; MA_LOAD_HI     ; 8.419 ; 8.419 ; 8.419 ; 8.419 ;
; FP_EXAMINE    ; MA_LOAD_LO     ; 7.117 ; 7.117 ; 7.117 ; 7.117 ;
; FP_EXAMINE    ; MD_BUS_SEL     ; 7.467 ; 7.467 ; 7.467 ; 7.467 ;
; FP_EXAMINE    ; MD_IN_SEL      ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; FP_EXAMINE    ; MD_LOAD        ; 7.606 ; 7.606 ; 7.606 ; 7.606 ;
; FP_EXAMINE    ; MEM_READ       ; 7.231 ; 7.231 ; 7.231 ; 7.231 ;
; FP_EXAMINE    ; MEM_WRITE      ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; FP_EXAMINE    ; PC_BUS_SEL     ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; FP_EXAMINE    ; PC_CLR_HI      ; 8.228 ; 8.228 ; 8.228 ; 8.228 ;
; FP_EXAMINE    ; PC_LOAD_HI     ; 7.773 ; 7.773 ; 7.773 ; 7.773 ;
; FP_EXAMINE    ; PC_LOAD_LO     ; 7.655 ; 7.655 ; 7.655 ; 7.655 ;
; FP_EXAMINE    ; clk            ;       ; 6.037 ; 6.037 ;       ;
; INC_CARRY     ; LINK_COMP      ; 5.592 ;       ;       ; 5.592 ;
; IRQ           ; AC_LOAD        ; 9.884 ; 9.884 ; 9.884 ; 9.884 ;
; IRQ           ; ALU_CLEAR      ; 8.864 ; 8.864 ; 8.864 ; 8.864 ;
; IRQ           ; ALU_COMP       ; 7.889 ; 7.889 ; 7.889 ; 7.889 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 8.205 ; 8.205 ; 8.205 ; 8.205 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 8.195 ; 8.195 ; 8.195 ; 8.195 ;
; IRQ           ; ALU_INC        ; 8.937 ; 8.937 ; 8.937 ; 8.937 ;
; IRQ           ; ALU_OUT_SEL_0  ; 8.308 ; 8.308 ; 8.308 ; 8.308 ;
; IRQ           ; ALU_OUT_SEL_1  ; 7.376 ; 7.376 ; 7.376 ; 7.376 ;
; IRQ           ; ALU_OUT_SEL_2  ; 9.414 ; 9.414 ; 9.414 ; 9.414 ;
; IRQ           ; ALU_ROT_1      ; 8.187 ; 8.187 ; 8.187 ; 8.187 ;
; IRQ           ; ALU_ROT_2      ; 8.188 ; 8.188 ; 8.188 ; 8.188 ;
; IRQ           ; HLT_indicator  ; 7.450 ; 6.703 ; 6.703 ; 7.450 ;
; IRQ           ; LINK_COMP      ; 8.482 ; 8.482 ; 8.482 ; 8.482 ;
; IRQ           ; LINK_LOAD      ; 8.375 ; 8.375 ; 8.375 ; 8.375 ;
; IRQ           ; LINK_OUT_SEL   ; 7.978 ; 7.978 ; 7.978 ; 7.978 ;
; IRQ           ; MA_CLR_HI      ; 9.342 ; 9.342 ; 9.342 ; 9.342 ;
; IRQ           ; MA_CLR_LO      ; 7.580 ; 7.580 ; 7.580 ; 7.580 ;
; IRQ           ; MA_LOAD_HI     ; 8.964 ; 8.964 ; 8.964 ; 8.964 ;
; IRQ           ; MA_LOAD_LO     ; 7.662 ; 7.662 ; 7.662 ; 7.662 ;
; IRQ           ; MD_BUS_SEL     ; 8.012 ; 8.012 ; 8.012 ; 8.012 ;
; IRQ           ; MD_IN_SEL      ; 7.277 ; 7.277 ; 7.277 ; 7.277 ;
; IRQ           ; MD_LOAD        ; 8.151 ; 8.151 ; 8.151 ; 8.151 ;
; IRQ           ; MEM_READ       ; 7.776 ; 7.776 ; 7.776 ; 7.776 ;
; IRQ           ; MEM_WRITE      ; 7.679 ; 7.679 ; 7.679 ; 7.679 ;
; IRQ           ; PC_BUS_SEL     ; 7.868 ; 7.868 ; 7.868 ; 7.868 ;
; IRQ           ; PC_CLR_HI      ; 8.773 ; 8.773 ; 8.773 ; 8.773 ;
; IRQ           ; PC_LOAD_HI     ; 8.318 ; 8.318 ; 8.318 ; 8.318 ;
; IRQ           ; PC_LOAD_LO     ; 8.200 ; 8.200 ; 8.200 ; 8.200 ;
; IRQ           ; clk            ;       ; 6.582 ; 6.582 ;       ;
; IRQ_ON        ; AC_LOAD        ; 9.948 ; 9.948 ; 9.948 ; 9.948 ;
; IRQ_ON        ; ALU_CLEAR      ; 8.928 ; 8.928 ; 8.928 ; 8.928 ;
; IRQ_ON        ; ALU_COMP       ; 7.953 ; 7.953 ; 7.953 ; 7.953 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 8.269 ; 8.269 ; 8.269 ; 8.269 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 8.259 ; 8.259 ; 8.259 ; 8.259 ;
; IRQ_ON        ; ALU_INC        ; 9.001 ; 9.001 ; 9.001 ; 9.001 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 8.372 ; 8.372 ; 8.372 ; 8.372 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 7.440 ; 7.440 ; 7.440 ; 7.440 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 9.478 ; 9.478 ; 9.478 ; 9.478 ;
; IRQ_ON        ; ALU_ROT_1      ; 8.251 ; 8.251 ; 8.251 ; 8.251 ;
; IRQ_ON        ; ALU_ROT_2      ; 8.252 ; 8.252 ; 8.252 ; 8.252 ;
; IRQ_ON        ; HLT_indicator  ; 7.514 ; 6.767 ; 6.767 ; 7.514 ;
; IRQ_ON        ; LINK_COMP      ; 8.546 ; 8.546 ; 8.546 ; 8.546 ;
; IRQ_ON        ; LINK_LOAD      ; 8.439 ; 8.439 ; 8.439 ; 8.439 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 8.042 ; 8.042 ; 8.042 ; 8.042 ;
; IRQ_ON        ; MA_CLR_HI      ; 9.406 ; 9.406 ; 9.406 ; 9.406 ;
; IRQ_ON        ; MA_CLR_LO      ; 7.644 ; 7.644 ; 7.644 ; 7.644 ;
; IRQ_ON        ; MA_LOAD_HI     ; 9.028 ; 9.028 ; 9.028 ; 9.028 ;
; IRQ_ON        ; MA_LOAD_LO     ; 7.726 ; 7.726 ; 7.726 ; 7.726 ;
; IRQ_ON        ; MD_BUS_SEL     ; 8.076 ; 8.076 ; 8.076 ; 8.076 ;
; IRQ_ON        ; MD_IN_SEL      ; 7.341 ; 7.341 ; 7.341 ; 7.341 ;
; IRQ_ON        ; MD_LOAD        ; 8.215 ; 8.215 ; 8.215 ; 8.215 ;
; IRQ_ON        ; MEM_READ       ; 7.840 ; 7.840 ; 7.840 ; 7.840 ;
; IRQ_ON        ; MEM_WRITE      ; 7.743 ; 7.743 ; 7.743 ; 7.743 ;
; IRQ_ON        ; PC_BUS_SEL     ; 7.932 ; 7.932 ; 7.932 ; 7.932 ;
; IRQ_ON        ; PC_CLR_HI      ; 8.837 ; 8.837 ; 8.837 ; 8.837 ;
; IRQ_ON        ; PC_LOAD_HI     ; 8.382 ; 8.382 ; 8.382 ; 8.382 ;
; IRQ_ON        ; PC_LOAD_LO     ; 8.264 ; 8.264 ; 8.264 ; 8.264 ;
; IRQ_ON        ; clk            ;       ; 6.646 ; 6.646 ;       ;
; IS_AUTO_INDEX ; ALU_INC        ; 6.460 ;       ;       ; 6.460 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.888 ;       ;       ; 5.888 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.868 ;       ;       ; 5.868 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.850 ;       ;       ; 5.850 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.280 ;       ;       ; 5.280 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.031 ;       ;       ; 6.031 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.757 ;       ;       ; 5.757 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.440 ;       ;       ; 5.440 ;
; MD_BUS[0]     ; AC_LOAD        ; 9.379 ; 9.379 ; 9.379 ; 9.379 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 8.359 ; 8.359 ; 8.359 ; 8.359 ;
; MD_BUS[0]     ; ALU_COMP       ; 7.384 ; 7.384 ; 7.384 ; 7.384 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 7.700 ; 7.700 ; 7.700 ; 7.700 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 7.690 ; 7.690 ; 7.690 ; 7.690 ;
; MD_BUS[0]     ; ALU_INC        ; 8.432 ; 8.432 ; 8.432 ; 8.432 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 7.803 ; 7.803 ; 7.803 ; 7.803 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 6.871 ; 6.871 ; 6.871 ; 6.871 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 8.909 ; 8.909 ; 8.909 ; 8.909 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 7.682 ; 7.682 ; 7.682 ; 7.682 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 7.683 ; 7.683 ; 7.683 ; 7.683 ;
; MD_BUS[0]     ; HLT_indicator  ; 6.945 ; 6.198 ; 6.198 ; 6.945 ;
; MD_BUS[0]     ; LINK_COMP      ; 7.977 ; 7.977 ; 7.977 ; 7.977 ;
; MD_BUS[0]     ; LINK_LOAD      ; 7.870 ; 7.870 ; 7.870 ; 7.870 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 7.473 ; 7.473 ; 7.473 ; 7.473 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 8.837 ; 8.837 ; 8.837 ; 8.837 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 7.075 ; 7.075 ; 7.075 ; 7.075 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 8.459 ; 8.459 ; 8.459 ; 8.459 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 7.157 ; 7.157 ; 7.157 ; 7.157 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 7.507 ; 7.507 ; 7.507 ; 7.507 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; MD_BUS[0]     ; MD_LOAD        ; 7.646 ; 7.646 ; 7.646 ; 7.646 ;
; MD_BUS[0]     ; MEM_READ       ; 7.271 ; 7.271 ; 7.271 ; 7.271 ;
; MD_BUS[0]     ; MEM_WRITE      ; 7.174 ; 7.174 ; 7.174 ; 7.174 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 7.363 ; 7.363 ; 7.363 ; 7.363 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 8.268 ; 8.268 ; 8.268 ; 8.268 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 7.813 ; 7.813 ; 7.813 ; 7.813 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 7.695 ; 7.695 ; 7.695 ; 7.695 ;
; MD_BUS[0]     ; clk            ;       ; 6.077 ; 6.077 ;       ;
; MD_BUS[1]     ; AC_LOAD        ; 9.529 ; 9.529 ; 9.529 ; 9.529 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 8.509 ; 8.509 ; 8.509 ; 8.509 ;
; MD_BUS[1]     ; ALU_COMP       ; 7.534 ; 7.534 ; 7.534 ; 7.534 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 7.850 ; 7.850 ; 7.850 ; 7.850 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 7.840 ; 7.840 ; 7.840 ; 7.840 ;
; MD_BUS[1]     ; ALU_INC        ; 8.582 ; 8.582 ; 8.582 ; 8.582 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 7.953 ; 7.953 ; 7.953 ; 7.953 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 9.059 ; 9.059 ; 9.059 ; 9.059 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 7.832 ; 7.832 ; 7.832 ; 7.832 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 7.833 ; 7.833 ; 7.833 ; 7.833 ;
; MD_BUS[1]     ; HLT_indicator  ; 7.095 ; 6.348 ; 6.348 ; 7.095 ;
; MD_BUS[1]     ; LINK_COMP      ; 8.127 ; 8.127 ; 8.127 ; 8.127 ;
; MD_BUS[1]     ; LINK_LOAD      ; 8.020 ; 8.020 ; 8.020 ; 8.020 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 7.623 ; 7.623 ; 7.623 ; 7.623 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 8.987 ; 8.987 ; 8.987 ; 8.987 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 7.225 ; 7.225 ; 7.225 ; 7.225 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 8.609 ; 8.609 ; 8.609 ; 8.609 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 7.307 ; 7.307 ; 7.307 ; 7.307 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 7.657 ; 7.657 ; 7.657 ; 7.657 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 6.922 ; 6.922 ; 6.922 ; 6.922 ;
; MD_BUS[1]     ; MD_LOAD        ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; MD_BUS[1]     ; MEM_READ       ; 7.421 ; 7.421 ; 7.421 ; 7.421 ;
; MD_BUS[1]     ; MEM_WRITE      ; 7.324 ; 7.324 ; 7.324 ; 7.324 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 7.513 ; 7.513 ; 7.513 ; 7.513 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 8.418 ; 8.418 ; 8.418 ; 8.418 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 7.963 ; 7.963 ; 7.963 ; 7.963 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 7.845 ; 7.845 ; 7.845 ; 7.845 ;
; MD_BUS[1]     ; clk            ;       ; 6.227 ; 6.227 ;       ;
; MD_BUS[2]     ; AC_LOAD        ; 9.547 ; 9.547 ; 9.547 ; 9.547 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 8.527 ; 8.527 ; 8.527 ; 8.527 ;
; MD_BUS[2]     ; ALU_COMP       ; 7.552 ; 7.552 ; 7.552 ; 7.552 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 7.868 ; 7.868 ; 7.868 ; 7.868 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 7.858 ; 7.858 ; 7.858 ; 7.858 ;
; MD_BUS[2]     ; ALU_INC        ; 8.600 ; 8.600 ; 8.600 ; 8.600 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 7.971 ; 7.971 ; 7.971 ; 7.971 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 7.039 ; 7.039 ; 7.039 ; 7.039 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 9.077 ; 9.077 ; 9.077 ; 9.077 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 7.850 ; 7.850 ; 7.850 ; 7.850 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 7.851 ; 7.851 ; 7.851 ; 7.851 ;
; MD_BUS[2]     ; HLT_indicator  ; 7.113 ; 6.366 ; 6.366 ; 7.113 ;
; MD_BUS[2]     ; LINK_COMP      ; 8.145 ; 8.145 ; 8.145 ; 8.145 ;
; MD_BUS[2]     ; LINK_LOAD      ; 8.038 ; 8.038 ; 8.038 ; 8.038 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 7.641 ; 7.641 ; 7.641 ; 7.641 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 9.005 ; 9.005 ; 9.005 ; 9.005 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 7.243 ; 7.243 ; 7.243 ; 7.243 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 8.627 ; 8.627 ; 8.627 ; 8.627 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 7.325 ; 7.325 ; 7.325 ; 7.325 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 7.675 ; 7.675 ; 7.675 ; 7.675 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 6.940 ; 6.940 ; 6.940 ; 6.940 ;
; MD_BUS[2]     ; MD_LOAD        ; 7.814 ; 7.814 ; 7.814 ; 7.814 ;
; MD_BUS[2]     ; MEM_READ       ; 7.439 ; 7.439 ; 7.439 ; 7.439 ;
; MD_BUS[2]     ; MEM_WRITE      ; 7.342 ; 7.342 ; 7.342 ; 7.342 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 7.531 ; 7.531 ; 7.531 ; 7.531 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 8.436 ; 8.436 ; 8.436 ; 8.436 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 7.981 ; 7.981 ; 7.981 ; 7.981 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 7.863 ; 7.863 ; 7.863 ; 7.863 ;
; MD_BUS[2]     ; clk            ;       ; 6.245 ; 6.245 ;       ;
; MD_BUS[3]     ; AC_LOAD        ; 9.336 ; 9.336 ; 9.336 ; 9.336 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 8.316 ; 8.316 ; 8.316 ; 8.316 ;
; MD_BUS[3]     ; ALU_COMP       ; 7.341 ; 7.341 ; 7.341 ; 7.341 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 7.657 ; 7.657 ; 7.657 ; 7.657 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; MD_BUS[3]     ; ALU_INC        ; 8.389 ; 8.389 ; 8.389 ; 8.389 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 7.760 ; 7.760 ; 7.760 ; 7.760 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.828 ; 6.828 ; 6.828 ; 6.828 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 8.866 ; 8.866 ; 8.866 ; 8.866 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 7.639 ; 7.639 ; 7.639 ; 7.639 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 7.640 ; 7.640 ; 7.640 ; 7.640 ;
; MD_BUS[3]     ; HLT_indicator  ; 6.902 ; 6.155 ; 6.155 ; 6.902 ;
; MD_BUS[3]     ; LINK_COMP      ; 7.934 ; 7.934 ; 7.934 ; 7.934 ;
; MD_BUS[3]     ; LINK_LOAD      ; 7.827 ; 7.827 ; 7.827 ; 7.827 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 7.430 ; 7.430 ; 7.430 ; 7.430 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 8.794 ; 8.794 ; 8.794 ; 8.794 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 7.032 ; 7.032 ; 7.032 ; 7.032 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 8.416 ; 8.416 ; 8.416 ; 8.416 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 7.114 ; 7.114 ; 7.114 ; 7.114 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 7.464 ; 7.464 ; 7.464 ; 7.464 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; MD_BUS[3]     ; MD_LOAD        ; 7.603 ; 7.603 ; 7.603 ; 7.603 ;
; MD_BUS[3]     ; MEM_READ       ; 7.228 ; 7.228 ; 7.228 ; 7.228 ;
; MD_BUS[3]     ; MEM_WRITE      ; 7.131 ; 7.131 ; 7.131 ; 7.131 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 7.320 ; 7.320 ; 7.320 ; 7.320 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 8.225 ; 8.225 ; 8.225 ; 8.225 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 7.770 ; 7.770 ; 7.770 ; 7.770 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 7.652 ; 7.652 ; 7.652 ; 7.652 ;
; MD_BUS[3]     ; clk            ;       ; 6.034 ; 6.034 ;       ;
; MD_BUS[4]     ; AC_LOAD        ; 7.119 ;       ;       ; 7.119 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.099 ;       ;       ; 6.099 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.649 ;       ;       ; 6.649 ;
; MD_BUS[4]     ; MA_CLR_HI      ;       ; 6.577 ; 6.577 ;       ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.199 ;       ;       ; 6.199 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 6.008 ;       ;       ; 6.008 ;
; MD_BUS[5]     ; LINK_LOAD      ; 5.603 ;       ;       ; 5.603 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.511 ;       ;       ; 5.511 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.642 ;       ;       ; 6.642 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.609 ;       ;       ; 5.609 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.172 ;       ;       ; 6.172 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.555 ;       ;       ; 5.555 ;
; MD_BUS[7]     ; LINK_LOAD      ; 5.495 ;       ;       ; 5.495 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.636 ;       ;       ; 6.636 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 6.166 ;       ;       ; 6.166 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.433 ;       ;       ; 5.433 ;
; MD_BUS[8]     ; LINK_LOAD      ; 5.878 ;       ;       ; 5.878 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.673 ;       ;       ; 6.673 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.203 ;       ;       ; 6.203 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.390 ;       ;       ; 5.390 ;
; MD_BUS[9]     ; LINK_LOAD      ; 5.915 ;       ;       ; 5.915 ;
; MD_BUS[10]    ; AC_LOAD        ; 7.004 ;       ;       ; 7.004 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.534 ;       ;       ; 6.534 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.527 ;       ;       ; 6.527 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.528 ;       ;       ; 6.528 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.351 ;       ;       ; 6.351 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.591 ;       ;       ; 6.591 ;
; MD_BUS[11]    ; ALU_INC        ; 6.556 ;       ;       ; 6.556 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 6.121 ;       ;       ; 6.121 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.611 ;       ;       ; 5.611 ;
; MD_BUS[11]    ; LINK_LOAD      ; 5.833 ;       ;       ; 5.833 ;
; NEXT_STATE    ; AC_LOAD        ; 9.333 ; 9.333 ; 9.333 ; 9.333 ;
; NEXT_STATE    ; ALU_CLEAR      ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; NEXT_STATE    ; ALU_COMP       ; 7.338 ; 7.338 ; 7.338 ; 7.338 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 7.654 ; 7.654 ; 7.654 ; 7.654 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 7.644 ; 7.644 ; 7.644 ; 7.644 ;
; NEXT_STATE    ; ALU_INC        ; 8.386 ; 8.386 ; 8.386 ; 8.386 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 7.757 ; 7.757 ; 7.757 ; 7.757 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 8.863 ; 8.863 ; 8.863 ; 8.863 ;
; NEXT_STATE    ; ALU_ROT_1      ; 7.636 ; 7.636 ; 7.636 ; 7.636 ;
; NEXT_STATE    ; ALU_ROT_2      ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; NEXT_STATE    ; HLT_indicator  ; 6.899 ; 6.152 ; 6.152 ; 6.899 ;
; NEXT_STATE    ; LINK_COMP      ; 7.931 ; 7.931 ; 7.931 ; 7.931 ;
; NEXT_STATE    ; LINK_LOAD      ; 7.824 ; 7.824 ; 7.824 ; 7.824 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 7.427 ; 7.427 ; 7.427 ; 7.427 ;
; NEXT_STATE    ; MA_CLR_HI      ; 8.791 ; 8.791 ; 8.791 ; 8.791 ;
; NEXT_STATE    ; MA_CLR_LO      ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 8.413 ; 8.413 ; 8.413 ; 8.413 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 7.111 ; 7.111 ; 7.111 ; 7.111 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 7.461 ; 7.461 ; 7.461 ; 7.461 ;
; NEXT_STATE    ; MD_IN_SEL      ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; NEXT_STATE    ; MD_LOAD        ; 7.600 ; 7.600 ; 7.600 ; 7.600 ;
; NEXT_STATE    ; MEM_READ       ; 7.225 ; 7.225 ; 7.225 ; 7.225 ;
; NEXT_STATE    ; MEM_WRITE      ; 7.128 ; 7.128 ; 7.128 ; 7.128 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 7.317 ; 7.317 ; 7.317 ; 7.317 ;
; NEXT_STATE    ; PC_CLR_HI      ; 8.222 ; 8.222 ; 8.222 ; 8.222 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 7.767 ; 7.767 ; 7.767 ; 7.767 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 7.649 ; 7.649 ; 7.649 ; 7.649 ;
; NEXT_STATE    ; clk            ;       ; 6.031 ; 6.031 ;       ;
; clk_in        ; AC_LOAD        ; 9.429 ; 9.429 ; 9.429 ; 9.429 ;
; clk_in        ; ALU_CLEAR      ; 8.409 ; 8.409 ; 8.409 ; 8.409 ;
; clk_in        ; ALU_COMP       ; 7.472 ; 7.472 ; 7.472 ; 7.472 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 7.788 ; 7.788 ; 7.788 ; 7.788 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; clk_in        ; ALU_INC        ; 8.520 ; 8.520 ; 8.520 ; 8.520 ;
; clk_in        ; ALU_OUT_SEL_0  ; 7.891 ; 7.891 ; 7.891 ; 7.891 ;
; clk_in        ; ALU_OUT_SEL_1  ; 6.959 ; 6.959 ; 6.959 ; 6.959 ;
; clk_in        ; ALU_OUT_SEL_2  ; 8.959 ; 8.959 ; 8.959 ; 8.959 ;
; clk_in        ; ALU_ROT_1      ; 7.770 ; 7.770 ; 7.770 ; 7.770 ;
; clk_in        ; ALU_ROT_2      ; 7.771 ; 7.771 ; 7.771 ; 7.771 ;
; clk_in        ; HLT_indicator  ; 7.033 ; 6.304 ; 6.304 ; 7.033 ;
; clk_in        ; LINK_COMP      ; 8.065 ; 8.065 ; 8.065 ; 8.065 ;
; clk_in        ; LINK_LOAD      ; 7.958 ; 7.958 ; 7.958 ; 7.958 ;
; clk_in        ; LINK_OUT_SEL   ; 7.561 ; 7.561 ; 7.561 ; 7.561 ;
; clk_in        ; MA_CLR_HI      ; 8.887 ; 8.887 ; 8.887 ; 8.887 ;
; clk_in        ; MA_CLR_LO      ; 7.163 ; 7.163 ; 7.163 ; 7.163 ;
; clk_in        ; MA_LOAD_HI     ; 8.509 ; 8.509 ; 8.509 ; 8.509 ;
; clk_in        ; MA_LOAD_LO     ; 7.245 ; 7.245 ; 7.245 ; 7.245 ;
; clk_in        ; MD_BUS_SEL     ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; clk_in        ; MD_IN_SEL      ; 6.860 ; 6.860 ; 6.860 ; 6.860 ;
; clk_in        ; MD_LOAD        ; 7.734 ; 7.734 ; 7.734 ; 7.734 ;
; clk_in        ; MEM_READ       ; 7.359 ; 7.359 ; 7.359 ; 7.359 ;
; clk_in        ; MEM_WRITE      ; 7.262 ; 7.262 ; 7.262 ; 7.262 ;
; clk_in        ; PC_BUS_SEL     ; 7.451 ; 7.451 ; 7.451 ; 7.451 ;
; clk_in        ; PC_CLR_HI      ; 8.318 ; 8.318 ; 8.318 ; 8.318 ;
; clk_in        ; PC_LOAD_HI     ; 7.901 ; 7.901 ; 7.901 ; 7.901 ;
; clk_in        ; PC_LOAD_LO     ; 7.783 ; 7.783 ; 7.783 ; 7.783 ;
; clk_in        ; clk            ; 5.436 ; 6.165 ; 6.165 ; 5.436 ;
; not_reset     ; AC_LOAD        ; 9.420 ; 9.420 ; 9.420 ; 9.420 ;
; not_reset     ; ALU_CLEAR      ; 8.400 ; 8.400 ; 8.400 ; 8.400 ;
; not_reset     ; ALU_COMP       ; 7.425 ; 7.425 ; 7.425 ; 7.425 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 7.741 ; 7.741 ; 7.741 ; 7.741 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 7.731 ; 7.731 ; 7.731 ; 7.731 ;
; not_reset     ; ALU_INC        ; 8.473 ; 8.473 ; 8.473 ; 8.473 ;
; not_reset     ; ALU_OUT_SEL_0  ; 7.844 ; 7.844 ; 7.844 ; 7.844 ;
; not_reset     ; ALU_OUT_SEL_1  ; 6.912 ; 6.912 ; 6.912 ; 6.912 ;
; not_reset     ; ALU_OUT_SEL_2  ; 8.950 ; 8.950 ; 8.950 ; 8.950 ;
; not_reset     ; ALU_ROT_1      ; 7.723 ; 7.723 ; 7.723 ; 7.723 ;
; not_reset     ; ALU_ROT_2      ; 7.724 ; 7.724 ; 7.724 ; 7.724 ;
; not_reset     ; HLT_indicator  ; 6.986 ; 6.239 ; 6.239 ; 6.986 ;
; not_reset     ; LINK_COMP      ; 8.018 ; 8.018 ; 8.018 ; 8.018 ;
; not_reset     ; LINK_LOAD      ; 7.911 ; 7.911 ; 7.911 ; 7.911 ;
; not_reset     ; LINK_OUT_SEL   ; 7.514 ; 7.514 ; 7.514 ; 7.514 ;
; not_reset     ; MA_CLR_HI      ; 8.878 ; 8.878 ; 8.878 ; 8.878 ;
; not_reset     ; MA_CLR_LO      ; 7.116 ; 7.116 ; 7.116 ; 7.116 ;
; not_reset     ; MA_LOAD_HI     ; 8.500 ; 8.500 ; 8.500 ; 8.500 ;
; not_reset     ; MA_LOAD_LO     ; 7.198 ; 7.198 ; 7.198 ; 7.198 ;
; not_reset     ; MD_BUS_SEL     ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; not_reset     ; MD_IN_SEL      ; 6.813 ; 6.813 ; 6.813 ; 6.813 ;
; not_reset     ; MD_LOAD        ; 7.687 ; 7.687 ; 7.687 ; 7.687 ;
; not_reset     ; MEM_READ       ; 7.312 ; 7.312 ; 7.312 ; 7.312 ;
; not_reset     ; MEM_WRITE      ; 7.215 ; 7.215 ; 7.215 ; 7.215 ;
; not_reset     ; PC_BUS_SEL     ; 7.404 ; 7.404 ; 7.404 ; 7.404 ;
; not_reset     ; PC_CLR_HI      ; 8.309 ; 8.309 ; 8.309 ; 8.309 ;
; not_reset     ; PC_LOAD_HI     ; 7.854 ; 7.854 ; 7.854 ; 7.854 ;
; not_reset     ; PC_LOAD_LO     ; 7.736 ; 7.736 ; 7.736 ; 7.736 ;
; not_reset     ; clk            ;       ; 6.118 ; 6.118 ;       ;
+---------------+----------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.827 ;       ;       ; 5.827 ;
; END_STATE     ; AC_LOAD        ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; END_STATE     ; ALU_CLEAR      ; 6.826 ; 6.640 ; 6.640 ; 6.826 ;
; END_STATE     ; ALU_COMP       ; 6.749 ; 6.847 ; 6.847 ; 6.749 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; END_STATE     ; ALU_INC        ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 6.126 ; 6.078 ; 6.078 ; 6.126 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 7.052 ; 7.283 ; 7.283 ; 7.052 ;
; END_STATE     ; ALU_ROT_1      ; 7.047 ; 7.278 ; 7.278 ; 7.047 ;
; END_STATE     ; ALU_ROT_2      ; 7.048 ; 7.279 ; 7.279 ; 7.048 ;
; END_STATE     ; HLT_indicator  ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; END_STATE     ; LINK_COMP      ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; END_STATE     ; LINK_LOAD      ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; END_STATE     ; LINK_OUT_SEL   ; 6.838 ; 6.948 ; 6.948 ; 6.838 ;
; END_STATE     ; MA_CLR_HI      ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; END_STATE     ; MA_CLR_LO      ; 6.899 ; 6.899 ; 6.899 ; 6.899 ;
; END_STATE     ; MA_LOAD_HI     ; 6.317 ; 6.317 ; 6.317 ; 6.317 ;
; END_STATE     ; MA_LOAD_LO     ; 6.504 ; 6.504 ; 6.504 ; 6.504 ;
; END_STATE     ; MD_BUS_SEL     ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; END_STATE     ; MD_IN_SEL      ; 6.403 ; 6.210 ; 6.210 ; 6.403 ;
; END_STATE     ; MD_LOAD        ; 6.847 ; 6.821 ; 6.821 ; 6.847 ;
; END_STATE     ; MEM_READ       ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; END_STATE     ; MEM_WRITE      ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; END_STATE     ; PC_BUS_SEL     ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; END_STATE     ; PC_CLR_HI      ; 6.210 ; 6.210 ; 6.210 ; 6.210 ;
; END_STATE     ; PC_LOAD_HI     ; 6.683 ; 6.637 ; 6.637 ; 6.683 ;
; END_STATE     ; PC_LOAD_LO     ; 6.366 ; 6.366 ; 6.366 ; 6.366 ;
; END_STATE     ; clk            ;       ; 6.022 ; 6.022 ;       ;
; FP_ADDR_LOAD  ; AC_LOAD        ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; FP_ADDR_LOAD  ; ALU_CLEAR      ; 6.700 ; 6.514 ; 6.514 ; 6.700 ;
; FP_ADDR_LOAD  ; ALU_COMP       ; 6.623 ; 6.721 ; 6.721 ; 6.623 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_0 ; 6.486 ; 6.486 ; 6.486 ; 6.486 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_1 ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; FP_ADDR_LOAD  ; ALU_INC        ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_0  ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_1  ; 6.000 ; 5.952 ; 5.952 ; 6.000 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_2  ; 6.926 ; 7.157 ; 7.157 ; 6.926 ;
; FP_ADDR_LOAD  ; ALU_ROT_1      ; 6.921 ; 7.152 ; 7.152 ; 6.921 ;
; FP_ADDR_LOAD  ; ALU_ROT_2      ; 6.922 ; 7.153 ; 7.153 ; 6.922 ;
; FP_ADDR_LOAD  ; HLT_indicator  ; 5.517 ; 5.517 ; 5.517 ; 5.517 ;
; FP_ADDR_LOAD  ; LINK_COMP      ; 6.765 ; 6.765 ; 6.765 ; 6.765 ;
; FP_ADDR_LOAD  ; LINK_LOAD      ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; FP_ADDR_LOAD  ; LINK_OUT_SEL   ; 6.712 ; 6.822 ; 6.822 ; 6.712 ;
; FP_ADDR_LOAD  ; MA_CLR_HI      ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; FP_ADDR_LOAD  ; MA_CLR_LO      ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; FP_ADDR_LOAD  ; MA_LOAD_HI     ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; FP_ADDR_LOAD  ; MA_LOAD_LO     ; 6.378 ; 6.378 ; 6.378 ; 6.378 ;
; FP_ADDR_LOAD  ; MD_BUS_SEL     ; 6.315 ; 6.315 ; 6.315 ; 6.315 ;
; FP_ADDR_LOAD  ; MD_IN_SEL      ; 6.277 ; 6.084 ; 6.084 ; 6.277 ;
; FP_ADDR_LOAD  ; MD_LOAD        ; 6.721 ; 6.695 ; 6.695 ; 6.721 ;
; FP_ADDR_LOAD  ; MEM_READ       ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; FP_ADDR_LOAD  ; MEM_WRITE      ; 6.498 ; 6.498 ; 6.498 ; 6.498 ;
; FP_ADDR_LOAD  ; PC_BUS_SEL     ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; FP_ADDR_LOAD  ; PC_CLR_HI      ; 6.084 ; 6.084 ; 6.084 ; 6.084 ;
; FP_ADDR_LOAD  ; PC_LOAD_HI     ; 6.557 ; 6.511 ; 6.511 ; 6.557 ;
; FP_ADDR_LOAD  ; PC_LOAD_LO     ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; FP_ADDR_LOAD  ; clk            ;       ; 5.896 ; 5.896 ;       ;
; FP_DEPOSIT    ; AC_LOAD        ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; FP_DEPOSIT    ; ALU_CLEAR      ; 6.850 ; 6.664 ; 6.664 ; 6.850 ;
; FP_DEPOSIT    ; ALU_COMP       ; 6.773 ; 6.871 ; 6.871 ; 6.773 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_0 ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_1 ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; FP_DEPOSIT    ; ALU_INC        ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_0  ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_1  ; 6.150 ; 6.102 ; 6.102 ; 6.150 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_2  ; 7.076 ; 7.307 ; 7.307 ; 7.076 ;
; FP_DEPOSIT    ; ALU_ROT_1      ; 7.071 ; 7.302 ; 7.302 ; 7.071 ;
; FP_DEPOSIT    ; ALU_ROT_2      ; 7.072 ; 7.303 ; 7.303 ; 7.072 ;
; FP_DEPOSIT    ; HLT_indicator  ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; FP_DEPOSIT    ; LINK_COMP      ; 6.915 ; 6.915 ; 6.915 ; 6.915 ;
; FP_DEPOSIT    ; LINK_LOAD      ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; FP_DEPOSIT    ; LINK_OUT_SEL   ; 6.862 ; 6.972 ; 6.972 ; 6.862 ;
; FP_DEPOSIT    ; MA_CLR_HI      ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; FP_DEPOSIT    ; MA_CLR_LO      ; 6.923 ; 6.923 ; 6.923 ; 6.923 ;
; FP_DEPOSIT    ; MA_LOAD_HI     ; 6.341 ; 6.341 ; 6.341 ; 6.341 ;
; FP_DEPOSIT    ; MA_LOAD_LO     ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; FP_DEPOSIT    ; MD_BUS_SEL     ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
; FP_DEPOSIT    ; MD_IN_SEL      ; 6.427 ; 6.234 ; 6.234 ; 6.427 ;
; FP_DEPOSIT    ; MD_LOAD        ; 6.871 ; 6.845 ; 6.845 ; 6.871 ;
; FP_DEPOSIT    ; MEM_READ       ; 6.482 ; 6.482 ; 6.482 ; 6.482 ;
; FP_DEPOSIT    ; MEM_WRITE      ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; FP_DEPOSIT    ; PC_BUS_SEL     ; 6.644 ; 6.644 ; 6.644 ; 6.644 ;
; FP_DEPOSIT    ; PC_CLR_HI      ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; FP_DEPOSIT    ; PC_LOAD_HI     ; 6.707 ; 6.661 ; 6.661 ; 6.707 ;
; FP_DEPOSIT    ; PC_LOAD_LO     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; FP_DEPOSIT    ; clk            ;       ; 6.046 ; 6.046 ;       ;
; FP_EXAMINE    ; AC_LOAD        ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; FP_EXAMINE    ; ALU_CLEAR      ; 6.841 ; 6.655 ; 6.655 ; 6.841 ;
; FP_EXAMINE    ; ALU_COMP       ; 6.764 ; 6.862 ; 6.862 ; 6.764 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_0 ; 6.627 ; 6.627 ; 6.627 ; 6.627 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_1 ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; FP_EXAMINE    ; ALU_INC        ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; FP_EXAMINE    ; ALU_OUT_SEL_0  ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; FP_EXAMINE    ; ALU_OUT_SEL_1  ; 6.141 ; 6.093 ; 6.093 ; 6.141 ;
; FP_EXAMINE    ; ALU_OUT_SEL_2  ; 7.067 ; 7.298 ; 7.298 ; 7.067 ;
; FP_EXAMINE    ; ALU_ROT_1      ; 7.062 ; 7.293 ; 7.293 ; 7.062 ;
; FP_EXAMINE    ; ALU_ROT_2      ; 7.063 ; 7.294 ; 7.294 ; 7.063 ;
; FP_EXAMINE    ; HLT_indicator  ; 5.658 ; 5.658 ; 5.658 ; 5.658 ;
; FP_EXAMINE    ; LINK_COMP      ; 6.906 ; 6.906 ; 6.906 ; 6.906 ;
; FP_EXAMINE    ; LINK_LOAD      ; 6.654 ; 6.654 ; 6.654 ; 6.654 ;
; FP_EXAMINE    ; LINK_OUT_SEL   ; 6.853 ; 6.963 ; 6.963 ; 6.853 ;
; FP_EXAMINE    ; MA_CLR_HI      ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; FP_EXAMINE    ; MA_CLR_LO      ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; FP_EXAMINE    ; MA_LOAD_HI     ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; FP_EXAMINE    ; MA_LOAD_LO     ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; FP_EXAMINE    ; MD_BUS_SEL     ; 6.456 ; 6.456 ; 6.456 ; 6.456 ;
; FP_EXAMINE    ; MD_IN_SEL      ; 6.418 ; 6.225 ; 6.225 ; 6.418 ;
; FP_EXAMINE    ; MD_LOAD        ; 6.862 ; 6.836 ; 6.836 ; 6.862 ;
; FP_EXAMINE    ; MEM_READ       ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; FP_EXAMINE    ; MEM_WRITE      ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; FP_EXAMINE    ; PC_BUS_SEL     ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; FP_EXAMINE    ; PC_CLR_HI      ; 6.225 ; 6.225 ; 6.225 ; 6.225 ;
; FP_EXAMINE    ; PC_LOAD_HI     ; 6.698 ; 6.652 ; 6.652 ; 6.698 ;
; FP_EXAMINE    ; PC_LOAD_LO     ; 6.381 ; 6.381 ; 6.381 ; 6.381 ;
; FP_EXAMINE    ; clk            ;       ; 6.037 ; 6.037 ;       ;
; INC_CARRY     ; LINK_COMP      ; 5.592 ;       ;       ; 5.592 ;
; IRQ           ; AC_LOAD        ; 6.976 ; 6.976 ; 6.976 ; 6.976 ;
; IRQ           ; ALU_CLEAR      ; 7.259 ; 7.073 ; 7.073 ; 7.259 ;
; IRQ           ; ALU_COMP       ; 7.182 ; 7.280 ; 7.280 ; 7.182 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 7.045 ; 7.045 ; 7.045 ; 7.045 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; IRQ           ; ALU_INC        ; 6.657 ; 6.950 ; 6.950 ; 6.657 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.396 ; 6.756 ; 6.756 ; 6.396 ;
; IRQ           ; ALU_OUT_SEL_1  ; 6.559 ; 6.511 ; 6.511 ; 6.559 ;
; IRQ           ; ALU_OUT_SEL_2  ; 7.485 ; 7.716 ; 7.716 ; 7.485 ;
; IRQ           ; ALU_ROT_1      ; 7.480 ; 7.711 ; 7.711 ; 7.480 ;
; IRQ           ; ALU_ROT_2      ; 7.481 ; 7.712 ; 7.712 ; 7.481 ;
; IRQ           ; HLT_indicator  ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; IRQ           ; LINK_COMP      ; 7.324 ; 7.324 ; 7.324 ; 7.324 ;
; IRQ           ; LINK_LOAD      ; 7.072 ; 7.072 ; 7.072 ; 7.072 ;
; IRQ           ; LINK_OUT_SEL   ; 7.271 ; 7.381 ; 7.381 ; 7.271 ;
; IRQ           ; MA_CLR_HI      ; 5.987 ; 6.835 ; 6.835 ; 5.987 ;
; IRQ           ; MA_CLR_LO      ; 5.839 ; 7.332 ; 7.332 ; 5.839 ;
; IRQ           ; MA_LOAD_HI     ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; IRQ           ; MA_LOAD_LO     ; 6.937 ; 6.937 ; 6.937 ; 6.937 ;
; IRQ           ; MD_BUS_SEL     ; 6.339 ; 6.874 ; 6.874 ; 6.339 ;
; IRQ           ; MD_IN_SEL      ; 6.836 ; 6.643 ; 6.643 ; 6.836 ;
; IRQ           ; MD_LOAD        ; 6.336 ; 7.254 ; 7.254 ; 6.336 ;
; IRQ           ; MEM_READ       ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; IRQ           ; MEM_WRITE      ; 6.207 ; 7.057 ; 7.057 ; 6.207 ;
; IRQ           ; PC_BUS_SEL     ; 7.053 ; 7.053 ; 7.053 ; 7.053 ;
; IRQ           ; PC_CLR_HI      ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; IRQ           ; PC_LOAD_HI     ; 6.645 ; 7.070 ; 7.070 ; 6.645 ;
; IRQ           ; PC_LOAD_LO     ; 6.527 ; 6.799 ; 6.799 ; 6.527 ;
; IRQ           ; clk            ;       ; 6.455 ; 6.455 ;       ;
; IRQ_ON        ; AC_LOAD        ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; IRQ_ON        ; ALU_CLEAR      ; 7.323 ; 7.137 ; 7.137 ; 7.323 ;
; IRQ_ON        ; ALU_COMP       ; 7.246 ; 7.344 ; 7.344 ; 7.246 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 7.109 ; 7.109 ; 7.109 ; 7.109 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 7.093 ; 7.093 ; 7.093 ; 7.093 ;
; IRQ_ON        ; ALU_INC        ; 6.721 ; 7.014 ; 7.014 ; 6.721 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.460 ; 6.820 ; 6.820 ; 6.460 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 6.623 ; 6.575 ; 6.575 ; 6.623 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 7.549 ; 7.780 ; 7.780 ; 7.549 ;
; IRQ_ON        ; ALU_ROT_1      ; 7.544 ; 7.775 ; 7.775 ; 7.544 ;
; IRQ_ON        ; ALU_ROT_2      ; 7.545 ; 7.776 ; 7.776 ; 7.545 ;
; IRQ_ON        ; HLT_indicator  ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; IRQ_ON        ; LINK_COMP      ; 7.388 ; 7.388 ; 7.388 ; 7.388 ;
; IRQ_ON        ; LINK_LOAD      ; 7.136 ; 7.136 ; 7.136 ; 7.136 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 7.335 ; 7.445 ; 7.445 ; 7.335 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.051 ; 6.899 ; 6.899 ; 6.051 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.903 ; 7.396 ; 7.396 ; 5.903 ;
; IRQ_ON        ; MA_LOAD_HI     ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; IRQ_ON        ; MA_LOAD_LO     ; 7.001 ; 7.001 ; 7.001 ; 7.001 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.403 ; 6.938 ; 6.938 ; 6.403 ;
; IRQ_ON        ; MD_IN_SEL      ; 6.900 ; 6.707 ; 6.707 ; 6.900 ;
; IRQ_ON        ; MD_LOAD        ; 6.400 ; 7.318 ; 7.318 ; 6.400 ;
; IRQ_ON        ; MEM_READ       ; 6.955 ; 6.955 ; 6.955 ; 6.955 ;
; IRQ_ON        ; MEM_WRITE      ; 6.271 ; 7.121 ; 7.121 ; 6.271 ;
; IRQ_ON        ; PC_BUS_SEL     ; 7.117 ; 7.117 ; 7.117 ; 7.117 ;
; IRQ_ON        ; PC_CLR_HI      ; 6.707 ; 6.707 ; 6.707 ; 6.707 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.709 ; 7.134 ; 7.134 ; 6.709 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.591 ; 6.863 ; 6.863 ; 6.591 ;
; IRQ_ON        ; clk            ;       ; 6.519 ; 6.519 ;       ;
; IS_AUTO_INDEX ; ALU_INC        ; 6.460 ;       ;       ; 6.460 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.888 ;       ;       ; 5.888 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.868 ;       ;       ; 5.868 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.850 ;       ;       ; 5.850 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.280 ;       ;       ; 5.280 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.031 ;       ;       ; 6.031 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.757 ;       ;       ; 5.757 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.440 ;       ;       ; 5.440 ;
; MD_BUS[0]     ; AC_LOAD        ; 6.598 ; 6.598 ; 6.598 ; 6.598 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 6.881 ; 6.695 ; 6.695 ; 6.881 ;
; MD_BUS[0]     ; ALU_COMP       ; 6.804 ; 6.902 ; 6.902 ; 6.804 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; MD_BUS[0]     ; ALU_INC        ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 6.378 ; 6.378 ; 6.378 ; 6.378 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 6.181 ; 6.133 ; 6.133 ; 6.181 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 7.107 ; 7.338 ; 7.338 ; 7.107 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 7.102 ; 7.333 ; 7.333 ; 7.102 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 7.103 ; 7.334 ; 7.334 ; 7.103 ;
; MD_BUS[0]     ; HLT_indicator  ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; MD_BUS[0]     ; LINK_COMP      ; 6.946 ; 6.946 ; 6.946 ; 6.946 ;
; MD_BUS[0]     ; LINK_LOAD      ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 6.893 ; 7.003 ; 7.003 ; 6.893 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 6.458 ; 6.265 ; 6.265 ; 6.458 ;
; MD_BUS[0]     ; MD_LOAD        ; 6.902 ; 6.876 ; 6.876 ; 6.902 ;
; MD_BUS[0]     ; MEM_READ       ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; MD_BUS[0]     ; MEM_WRITE      ; 6.679 ; 6.679 ; 6.679 ; 6.679 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 6.738 ; 6.692 ; 6.692 ; 6.738 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 6.421 ; 6.421 ; 6.421 ; 6.421 ;
; MD_BUS[0]     ; clk            ;       ; 6.077 ; 6.077 ;       ;
; MD_BUS[1]     ; AC_LOAD        ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 7.031 ; 6.845 ; 6.845 ; 7.031 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.954 ; 7.052 ; 7.052 ; 6.954 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 6.817 ; 6.817 ; 6.817 ; 6.817 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 6.801 ; 6.801 ; 6.801 ; 6.801 ;
; MD_BUS[1]     ; ALU_INC        ; 6.722 ; 6.722 ; 6.722 ; 6.722 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 6.331 ; 6.283 ; 6.283 ; 6.331 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 7.257 ; 7.488 ; 7.488 ; 7.257 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 7.252 ; 7.483 ; 7.483 ; 7.252 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 7.253 ; 7.484 ; 7.484 ; 7.253 ;
; MD_BUS[1]     ; HLT_indicator  ; 5.848 ; 5.848 ; 5.848 ; 5.848 ;
; MD_BUS[1]     ; LINK_COMP      ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 7.043 ; 7.153 ; 7.153 ; 7.043 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 7.104 ; 7.104 ; 7.104 ; 7.104 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 6.522 ; 6.522 ; 6.522 ; 6.522 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 6.709 ; 6.709 ; 6.709 ; 6.709 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 6.608 ; 6.415 ; 6.415 ; 6.608 ;
; MD_BUS[1]     ; MD_LOAD        ; 7.052 ; 7.026 ; 7.026 ; 7.052 ;
; MD_BUS[1]     ; MEM_READ       ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; MD_BUS[1]     ; MEM_WRITE      ; 6.829 ; 6.829 ; 6.829 ; 6.829 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 6.415 ; 6.415 ; 6.415 ; 6.415 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.888 ; 6.842 ; 6.842 ; 6.888 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; MD_BUS[1]     ; clk            ;       ; 6.227 ; 6.227 ;       ;
; MD_BUS[2]     ; AC_LOAD        ; 6.766 ; 6.766 ; 6.766 ; 6.766 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 7.049 ; 6.863 ; 6.863 ; 7.049 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.972 ; 7.070 ; 7.070 ; 6.972 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 6.835 ; 6.835 ; 6.835 ; 6.835 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 6.819 ; 6.819 ; 6.819 ; 6.819 ;
; MD_BUS[2]     ; ALU_INC        ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 6.349 ; 6.301 ; 6.301 ; 6.349 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 7.275 ; 7.506 ; 7.506 ; 7.275 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 7.270 ; 7.501 ; 7.501 ; 7.270 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 7.271 ; 7.502 ; 7.502 ; 7.271 ;
; MD_BUS[2]     ; HLT_indicator  ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; MD_BUS[2]     ; LINK_COMP      ; 7.114 ; 7.114 ; 7.114 ; 7.114 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.862 ; 6.862 ; 6.862 ; 6.862 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 7.061 ; 7.171 ; 7.171 ; 7.061 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 6.625 ; 6.625 ; 6.625 ; 6.625 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 7.122 ; 7.122 ; 7.122 ; 7.122 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 6.540 ; 6.540 ; 6.540 ; 6.540 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 6.664 ; 6.664 ; 6.664 ; 6.664 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 6.626 ; 6.433 ; 6.433 ; 6.626 ;
; MD_BUS[2]     ; MD_LOAD        ; 7.070 ; 7.044 ; 7.044 ; 7.070 ;
; MD_BUS[2]     ; MEM_READ       ; 6.681 ; 6.681 ; 6.681 ; 6.681 ;
; MD_BUS[2]     ; MEM_WRITE      ; 6.847 ; 6.847 ; 6.847 ; 6.847 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 6.843 ; 6.843 ; 6.843 ; 6.843 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 6.433 ; 6.433 ; 6.433 ; 6.433 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 6.906 ; 6.860 ; 6.860 ; 6.906 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; MD_BUS[2]     ; clk            ;       ; 6.245 ; 6.245 ;       ;
; MD_BUS[3]     ; AC_LOAD        ; 6.555 ; 6.555 ; 6.555 ; 6.555 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 6.838 ; 6.652 ; 6.652 ; 6.838 ;
; MD_BUS[3]     ; ALU_COMP       ; 6.761 ; 6.859 ; 6.859 ; 6.761 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; MD_BUS[3]     ; ALU_INC        ; 6.529 ; 6.529 ; 6.529 ; 6.529 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.138 ; 6.090 ; 6.090 ; 6.138 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 7.064 ; 7.295 ; 7.295 ; 7.064 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 7.059 ; 7.290 ; 7.290 ; 7.059 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 7.060 ; 7.291 ; 7.291 ; 7.060 ;
; MD_BUS[3]     ; HLT_indicator  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; MD_BUS[3]     ; LINK_COMP      ; 6.903 ; 6.903 ; 6.903 ; 6.903 ;
; MD_BUS[3]     ; LINK_LOAD      ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 6.850 ; 6.960 ; 6.960 ; 6.850 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 6.453 ; 6.453 ; 6.453 ; 6.453 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 6.415 ; 6.222 ; 6.222 ; 6.415 ;
; MD_BUS[3]     ; MD_LOAD        ; 6.859 ; 6.833 ; 6.833 ; 6.859 ;
; MD_BUS[3]     ; MEM_READ       ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; MD_BUS[3]     ; MEM_WRITE      ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 6.632 ; 6.632 ; 6.632 ; 6.632 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 6.222 ; 6.222 ; 6.222 ; 6.222 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 6.695 ; 6.649 ; 6.649 ; 6.695 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.378 ; 6.378 ; 6.378 ; 6.378 ;
; MD_BUS[3]     ; clk            ;       ; 6.034 ; 6.034 ;       ;
; MD_BUS[4]     ; AC_LOAD        ; 7.119 ;       ;       ; 7.119 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.099 ;       ;       ; 6.099 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.649 ;       ;       ; 6.649 ;
; MD_BUS[4]     ; MA_CLR_HI      ;       ; 6.577 ; 6.577 ;       ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.199 ;       ;       ; 6.199 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 6.008 ;       ;       ; 6.008 ;
; MD_BUS[5]     ; LINK_LOAD      ; 5.603 ;       ;       ; 5.603 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.511 ;       ;       ; 5.511 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.642 ;       ;       ; 6.642 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.609 ;       ;       ; 5.609 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.172 ;       ;       ; 6.172 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.555 ;       ;       ; 5.555 ;
; MD_BUS[7]     ; LINK_LOAD      ; 5.495 ;       ;       ; 5.495 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.238 ;       ;       ; 6.238 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.768 ;       ;       ; 5.768 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.433 ;       ;       ; 5.433 ;
; MD_BUS[8]     ; LINK_LOAD      ; 5.585 ;       ;       ; 5.585 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.278 ;       ;       ; 6.278 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 5.808 ;       ;       ; 5.808 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.390 ;       ;       ; 5.390 ;
; MD_BUS[9]     ; LINK_LOAD      ; 5.625 ;       ;       ; 5.625 ;
; MD_BUS[10]    ; AC_LOAD        ; 7.004 ;       ;       ; 7.004 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.534 ;       ;       ; 6.534 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.527 ;       ;       ; 6.527 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.528 ;       ;       ; 6.528 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.351 ;       ;       ; 6.351 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.591 ;       ;       ; 6.591 ;
; MD_BUS[11]    ; ALU_INC        ; 6.556 ;       ;       ; 6.556 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 6.121 ;       ;       ; 6.121 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.611 ;       ;       ; 5.611 ;
; MD_BUS[11]    ; LINK_LOAD      ; 5.833 ;       ;       ; 5.833 ;
; NEXT_STATE    ; AC_LOAD        ; 6.552 ; 6.552 ; 6.552 ; 6.552 ;
; NEXT_STATE    ; ALU_CLEAR      ; 6.835 ; 6.649 ; 6.649 ; 6.835 ;
; NEXT_STATE    ; ALU_COMP       ; 6.758 ; 6.856 ; 6.856 ; 6.758 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; NEXT_STATE    ; ALU_INC        ; 6.526 ; 6.526 ; 6.526 ; 6.526 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 6.135 ; 6.087 ; 6.087 ; 6.135 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 7.061 ; 7.292 ; 7.292 ; 7.061 ;
; NEXT_STATE    ; ALU_ROT_1      ; 7.056 ; 7.287 ; 7.287 ; 7.056 ;
; NEXT_STATE    ; ALU_ROT_2      ; 7.057 ; 7.288 ; 7.288 ; 7.057 ;
; NEXT_STATE    ; HLT_indicator  ; 5.652 ; 5.652 ; 5.652 ; 5.652 ;
; NEXT_STATE    ; LINK_COMP      ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; NEXT_STATE    ; LINK_LOAD      ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 6.847 ; 6.957 ; 6.957 ; 6.847 ;
; NEXT_STATE    ; MA_CLR_HI      ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; NEXT_STATE    ; MA_CLR_LO      ; 6.908 ; 6.908 ; 6.908 ; 6.908 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 6.450 ; 6.450 ; 6.450 ; 6.450 ;
; NEXT_STATE    ; MD_IN_SEL      ; 6.412 ; 6.219 ; 6.219 ; 6.412 ;
; NEXT_STATE    ; MD_LOAD        ; 6.856 ; 6.830 ; 6.830 ; 6.856 ;
; NEXT_STATE    ; MEM_READ       ; 6.467 ; 6.467 ; 6.467 ; 6.467 ;
; NEXT_STATE    ; MEM_WRITE      ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 6.629 ; 6.629 ; 6.629 ; 6.629 ;
; NEXT_STATE    ; PC_CLR_HI      ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 6.692 ; 6.646 ; 6.646 ; 6.692 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 6.375 ; 6.375 ; 6.375 ; 6.375 ;
; NEXT_STATE    ; clk            ;       ; 6.031 ; 6.031 ;       ;
; clk_in        ; AC_LOAD        ; 5.944 ; 5.944 ; 5.944 ; 5.944 ;
; clk_in        ; ALU_CLEAR      ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; clk_in        ; ALU_COMP       ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 6.013 ; 6.013 ; 6.013 ; 6.013 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; clk_in        ; ALU_INC        ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; clk_in        ; ALU_OUT_SEL_0  ; 5.964 ; 5.964 ; 5.964 ; 5.964 ;
; clk_in        ; ALU_OUT_SEL_1  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; clk_in        ; ALU_OUT_SEL_2  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; clk_in        ; ALU_ROT_1      ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; clk_in        ; ALU_ROT_2      ; 6.597 ; 6.597 ; 6.597 ; 6.597 ;
; clk_in        ; HLT_indicator  ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; clk_in        ; LINK_COMP      ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; clk_in        ; LINK_LOAD      ; 6.040 ; 6.040 ; 6.040 ; 6.040 ;
; clk_in        ; LINK_OUT_SEL   ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; clk_in        ; MA_CLR_HI      ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; clk_in        ; MA_CLR_LO      ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; clk_in        ; MA_LOAD_HI     ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; clk_in        ; MA_LOAD_LO     ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; clk_in        ; MD_BUS_SEL     ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; clk_in        ; MD_IN_SEL      ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; clk_in        ; MD_LOAD        ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; clk_in        ; MEM_READ       ; 6.100 ; 6.100 ; 6.100 ; 6.100 ;
; clk_in        ; MEM_WRITE      ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; clk_in        ; PC_BUS_SEL     ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; clk_in        ; PC_CLR_HI      ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; clk_in        ; PC_LOAD_HI     ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; clk_in        ; PC_LOAD_LO     ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; clk_in        ; clk            ; 5.436 ; 6.081 ; 6.081 ; 5.436 ;
; not_reset     ; AC_LOAD        ; 6.396 ; 6.396 ; 6.396 ; 6.396 ;
; not_reset     ; ALU_CLEAR      ; 6.292 ; 6.493 ; 6.493 ; 6.292 ;
; not_reset     ; ALU_COMP       ; 6.602 ; 6.700 ; 6.700 ; 6.602 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; not_reset     ; ALU_INC        ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; not_reset     ; ALU_OUT_SEL_0  ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; not_reset     ; ALU_OUT_SEL_1  ; 5.979 ; 5.931 ; 5.931 ; 5.979 ;
; not_reset     ; ALU_OUT_SEL_2  ; 6.842 ; 7.136 ; 7.136 ; 6.842 ;
; not_reset     ; ALU_ROT_1      ; 6.900 ; 7.131 ; 7.131 ; 6.900 ;
; not_reset     ; ALU_ROT_2      ; 6.901 ; 7.132 ; 7.132 ; 6.901 ;
; not_reset     ; HLT_indicator  ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; not_reset     ; LINK_COMP      ; 6.744 ; 6.744 ; 6.744 ; 6.744 ;
; not_reset     ; LINK_LOAD      ; 6.492 ; 6.492 ; 6.492 ; 6.492 ;
; not_reset     ; LINK_OUT_SEL   ; 6.691 ; 6.801 ; 6.801 ; 6.691 ;
; not_reset     ; MA_CLR_HI      ; 6.255 ; 6.255 ; 6.255 ; 6.255 ;
; not_reset     ; MA_CLR_LO      ; 6.752 ; 6.752 ; 6.752 ; 6.752 ;
; not_reset     ; MA_LOAD_HI     ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; not_reset     ; MA_LOAD_LO     ; 6.357 ; 6.357 ; 6.357 ; 6.357 ;
; not_reset     ; MD_BUS_SEL     ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; not_reset     ; MD_IN_SEL      ; 6.256 ; 6.063 ; 6.063 ; 6.256 ;
; not_reset     ; MD_LOAD        ; 6.700 ; 6.674 ; 6.674 ; 6.700 ;
; not_reset     ; MEM_READ       ; 6.311 ; 6.311 ; 6.311 ; 6.311 ;
; not_reset     ; MEM_WRITE      ; 6.477 ; 6.477 ; 6.477 ; 6.477 ;
; not_reset     ; PC_BUS_SEL     ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; not_reset     ; PC_CLR_HI      ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; not_reset     ; PC_LOAD_HI     ; 6.536 ; 6.490 ; 6.490 ; 6.536 ;
; not_reset     ; PC_LOAD_LO     ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; not_reset     ; clk            ;       ; 5.875 ; 5.875 ;       ;
+---------------+----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -14.968 ; -1.799 ; -11.865  ; -5.671  ; -5.288              ;
;  ASSERT_CONTROL  ; -14.968 ; -1.799 ; -11.865  ; -5.671  ; -5.288              ;
; Design-wide TNS  ; -42.472 ; -5.1   ; -23.374  ; -7.071  ; -238.321            ;
;  ASSERT_CONTROL  ; -42.472 ; -5.100 ; -23.374  ; -7.071  ; -238.321            ;
+------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 10.280 ; 10.280 ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 14.571 ; 14.571 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; 14.223 ; 14.223 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; 14.672 ; 14.672 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; 14.633 ; 14.633 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 16.202 ; 16.202 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 16.452 ; 16.452 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 15.097 ; 15.097 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 14.655 ; 14.655 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 15.062 ; 15.062 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 15.097 ; 15.097 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 14.626 ; 14.626 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 14.580 ; 14.580 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 4.483  ; 4.483  ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 4.747  ; 4.747  ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 14.949 ; 14.949 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 14.848 ; 14.848 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 11.032 ; 11.032 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 15.323 ; 15.323 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; 14.975 ; 14.975 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; 15.424 ; 15.424 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; 15.385 ; 15.385 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 16.954 ; 16.954 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 17.204 ; 17.204 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 15.849 ; 15.849 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 15.407 ; 15.407 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 15.814 ; 15.814 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 15.849 ; 15.849 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 15.378 ; 15.378 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 15.332 ; 15.332 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; 6.642  ; 6.642  ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; 6.906  ; 6.906  ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; 15.701 ; 15.701 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 15.600 ; 15.600 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.040  ; 1.040  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -2.191 ; -2.191 ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; -2.287 ; -2.287 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; -2.437 ; -2.437 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; -2.428 ; -2.428 ; Rise       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -2.379 ; -2.379 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -2.440 ; -2.440 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -2.425 ; -2.425 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.468 ; -2.468 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.618 ; -2.618 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -2.636 ; -2.636 ; Rise       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.425 ; -2.425 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.992 ; -1.992 ; Rise       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.908 ; -1.908 ; Rise       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -2.019 ; -2.019 ; Rise       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -2.169 ; -2.169 ; Rise       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -1.564 ; -1.564 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.799  ; 1.799  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.997 ; -1.997 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD   ; ASSERT_CONTROL ; -1.945 ; -1.945 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT     ; ASSERT_CONTROL ; -2.095 ; -2.095 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE     ; ASSERT_CONTROL ; -2.086 ; -2.086 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -2.037 ; -2.037 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -2.098 ; -2.098 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -2.083 ; -2.083 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.126 ; -2.126 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -2.276 ; -2.276 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -2.294 ; -2.294 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -2.083 ; -2.083 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.650 ; -1.650 ; Fall       ; ASSERT_CONTROL  ;
; START          ; ASSERT_CONTROL ; -1.976 ; -1.976 ; Fall       ; ASSERT_CONTROL  ;
; STEP           ; ASSERT_CONTROL ; -2.087 ; -2.087 ; Fall       ; ASSERT_CONTROL  ;
; clk_in         ; ASSERT_CONTROL ; -1.827 ; -1.827 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -1.632 ; -1.632 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 22.683 ; 22.683 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 19.693 ; 19.693 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 17.029 ; 17.029 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 17.666 ; 17.666 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 17.681 ; 17.681 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 20.440 ; 20.440 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 18.221 ; 18.221 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 15.387 ; 15.387 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 21.286 ; 21.286 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 17.950 ; 17.950 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 17.952 ; 17.952 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 15.862 ; 15.862 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 18.584 ; 18.584 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 18.605 ; 18.605 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 17.304 ; 17.304 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 21.110 ; 21.110 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 15.885 ; 15.885 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 20.205 ; 20.205 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 16.297 ; 16.297 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 17.226 ; 17.226 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 15.305 ; 15.305 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 17.744 ; 17.744 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 16.649 ; 16.649 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 16.382 ; 16.382 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 16.923 ; 16.923 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 19.400 ; 19.400 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 18.001 ; 18.001 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 17.773 ; 17.773 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 9.196  ; 9.196  ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 13.223 ; 13.223 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 23.501 ; 23.501 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 20.511 ; 20.511 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 17.847 ; 17.847 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 18.484 ; 18.484 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 18.499 ; 18.499 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 21.258 ; 21.258 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 19.039 ; 19.039 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 16.205 ; 16.205 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 22.104 ; 22.104 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 18.768 ; 18.768 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 18.770 ; 18.770 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 16.680 ; 16.680 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 19.402 ; 19.402 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 19.423 ; 19.423 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 18.122 ; 18.122 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 21.928 ; 21.928 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 16.703 ; 16.703 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 21.023 ; 21.023 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 17.115 ; 17.115 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 18.044 ; 18.044 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 16.123 ; 16.123 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 18.562 ; 18.562 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 17.467 ; 17.467 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 17.200 ; 17.200 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 17.741 ; 17.741 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 20.218 ; 20.218 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 18.819 ; 18.819 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 18.591 ; 18.591 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 9.180  ; 9.180  ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 14.041 ; 14.041 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 4.036 ; 4.036 ; Rise       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 4.133 ; 4.133 ; Rise       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.242 ; 4.242 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 4.105 ; 4.105 ; Rise       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 4.089 ; 4.089 ; Rise       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.010 ; 4.010 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.816 ; 3.816 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Rise       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 4.545 ; 4.545 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 4.540 ; 4.540 ; Rise       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 4.541 ; 4.541 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 3.127 ; 3.127 ; Rise       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.384 ; 4.384 ; Rise       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 4.132 ; 4.132 ; Rise       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 4.331 ; 4.331 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.895 ; 3.895 ; Rise       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 4.117 ; 4.117 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 3.810 ; 3.810 ; Rise       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Rise       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Rise       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Rise       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 4.314 ; 4.314 ; Rise       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.951 ; 3.951 ; Rise       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.117 ; 4.117 ; Rise       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.113 ; 4.113 ; Rise       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 4.130 ; 4.130 ; Rise       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 3.859 ; 3.859 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 3.732 ; 3.732 ; Rise       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.515 ; 3.515 ; Rise       ; ASSERT_CONTROL  ;
; AC_LOAD        ; ASSERT_CONTROL ; 4.036 ; 4.036 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 4.133 ; 4.133 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 4.242 ; 4.242 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 4.105 ; 4.105 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 4.089 ; 4.089 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 4.010 ; 4.010 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 3.816 ; 3.816 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 3.571 ; 3.571 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 4.522 ; 4.522 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 4.540 ; 4.540 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 4.541 ; 4.541 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator  ; ASSERT_CONTROL ; 3.127 ; 3.127 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 4.384 ; 4.384 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 4.132 ; 4.132 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 4.331 ; 4.331 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 3.895 ; 3.895 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 3.897 ; 3.897 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 3.810 ; 3.810 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 3.997 ; 3.997 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 3.934 ; 3.934 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 4.286 ; 4.286 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 3.951 ; 3.951 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.117 ; 4.117 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 4.018 ; 4.018 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 3.703 ; 3.703 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 4.130 ; 4.130 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 3.859 ; 3.859 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator  ; ASSERT_CONTROL ; 2.944 ; 2.944 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 3.515 ; 3.515 ; Fall       ; ASSERT_CONTROL  ;
+----------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 12.746 ;        ;        ; 12.746 ;
; END_STATE     ; AC_LOAD        ; 23.454 ; 23.454 ; 23.454 ; 23.454 ;
; END_STATE     ; ALU_CLEAR      ; 20.464 ; 20.464 ; 20.464 ; 20.464 ;
; END_STATE     ; ALU_COMP       ; 17.800 ; 17.800 ; 17.800 ; 17.800 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 18.437 ; 18.437 ; 18.437 ; 18.437 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 18.452 ; 18.452 ; 18.452 ; 18.452 ;
; END_STATE     ; ALU_INC        ; 21.211 ; 21.211 ; 21.211 ; 21.211 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 18.992 ; 18.992 ; 18.992 ; 18.992 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 16.158 ; 16.158 ; 16.158 ; 16.158 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 22.057 ; 22.057 ; 22.057 ; 22.057 ;
; END_STATE     ; ALU_ROT_1      ; 18.721 ; 18.721 ; 18.721 ; 18.721 ;
; END_STATE     ; ALU_ROT_2      ; 18.723 ; 18.723 ; 18.723 ; 18.723 ;
; END_STATE     ; HLT_indicator  ; 16.633 ; 14.605 ; 14.605 ; 16.633 ;
; END_STATE     ; LINK_COMP      ; 19.355 ; 19.355 ; 19.355 ; 19.355 ;
; END_STATE     ; LINK_LOAD      ; 19.376 ; 19.376 ; 19.376 ; 19.376 ;
; END_STATE     ; LINK_OUT_SEL   ; 18.075 ; 18.075 ; 18.075 ; 18.075 ;
; END_STATE     ; MA_CLR_HI      ; 21.881 ; 21.881 ; 21.881 ; 21.881 ;
; END_STATE     ; MA_CLR_LO      ; 16.656 ; 16.656 ; 16.656 ; 16.656 ;
; END_STATE     ; MA_LOAD_HI     ; 20.976 ; 20.976 ; 20.976 ; 20.976 ;
; END_STATE     ; MA_LOAD_LO     ; 17.068 ; 17.068 ; 17.068 ; 17.068 ;
; END_STATE     ; MD_BUS_SEL     ; 17.997 ; 17.997 ; 17.997 ; 17.997 ;
; END_STATE     ; MD_IN_SEL      ; 16.076 ; 16.076 ; 16.076 ; 16.076 ;
; END_STATE     ; MD_LOAD        ; 18.515 ; 18.515 ; 18.515 ; 18.515 ;
; END_STATE     ; MEM_READ       ; 17.420 ; 17.420 ; 17.420 ; 17.420 ;
; END_STATE     ; MEM_WRITE      ; 17.153 ; 17.153 ; 17.153 ; 17.153 ;
; END_STATE     ; PC_BUS_SEL     ; 17.694 ; 17.694 ; 17.694 ; 17.694 ;
; END_STATE     ; PC_CLR_HI      ; 20.171 ; 20.171 ; 20.171 ; 20.171 ;
; END_STATE     ; PC_LOAD_HI     ; 18.772 ; 18.772 ; 18.772 ; 18.772 ;
; END_STATE     ; PC_LOAD_LO     ; 18.544 ; 18.544 ; 18.544 ; 18.544 ;
; END_STATE     ; clk            ;        ; 13.994 ; 13.994 ;        ;
; FP_ADDR_LOAD  ; AC_LOAD        ; 22.508 ; 22.508 ; 22.508 ; 22.508 ;
; FP_ADDR_LOAD  ; ALU_CLEAR      ; 19.518 ; 19.518 ; 19.518 ; 19.518 ;
; FP_ADDR_LOAD  ; ALU_COMP       ; 16.854 ; 16.854 ; 16.854 ; 16.854 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_0 ; 17.491 ; 17.491 ; 17.491 ; 17.491 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_1 ; 17.506 ; 17.506 ; 17.506 ; 17.506 ;
; FP_ADDR_LOAD  ; ALU_INC        ; 20.265 ; 20.265 ; 20.265 ; 20.265 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_0  ; 18.046 ; 18.046 ; 18.046 ; 18.046 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_1  ; 15.212 ; 15.212 ; 15.212 ; 15.212 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_2  ; 21.111 ; 21.111 ; 21.111 ; 21.111 ;
; FP_ADDR_LOAD  ; ALU_ROT_1      ; 17.775 ; 17.775 ; 17.775 ; 17.775 ;
; FP_ADDR_LOAD  ; ALU_ROT_2      ; 17.777 ; 17.777 ; 17.777 ; 17.777 ;
; FP_ADDR_LOAD  ; HLT_indicator  ; 15.687 ; 13.659 ; 13.659 ; 15.687 ;
; FP_ADDR_LOAD  ; LINK_COMP      ; 18.409 ; 18.409 ; 18.409 ; 18.409 ;
; FP_ADDR_LOAD  ; LINK_LOAD      ; 18.430 ; 18.430 ; 18.430 ; 18.430 ;
; FP_ADDR_LOAD  ; LINK_OUT_SEL   ; 17.129 ; 17.129 ; 17.129 ; 17.129 ;
; FP_ADDR_LOAD  ; MA_CLR_HI      ; 20.935 ; 20.935 ; 20.935 ; 20.935 ;
; FP_ADDR_LOAD  ; MA_CLR_LO      ; 15.710 ; 15.710 ; 15.710 ; 15.710 ;
; FP_ADDR_LOAD  ; MA_LOAD_HI     ; 20.030 ; 20.030 ; 20.030 ; 20.030 ;
; FP_ADDR_LOAD  ; MA_LOAD_LO     ; 16.122 ; 16.122 ; 16.122 ; 16.122 ;
; FP_ADDR_LOAD  ; MD_BUS_SEL     ; 17.051 ; 17.051 ; 17.051 ; 17.051 ;
; FP_ADDR_LOAD  ; MD_IN_SEL      ; 15.130 ; 15.130 ; 15.130 ; 15.130 ;
; FP_ADDR_LOAD  ; MD_LOAD        ; 17.569 ; 17.569 ; 17.569 ; 17.569 ;
; FP_ADDR_LOAD  ; MEM_READ       ; 16.474 ; 16.474 ; 16.474 ; 16.474 ;
; FP_ADDR_LOAD  ; MEM_WRITE      ; 16.207 ; 16.207 ; 16.207 ; 16.207 ;
; FP_ADDR_LOAD  ; PC_BUS_SEL     ; 16.748 ; 16.748 ; 16.748 ; 16.748 ;
; FP_ADDR_LOAD  ; PC_CLR_HI      ; 19.225 ; 19.225 ; 19.225 ; 19.225 ;
; FP_ADDR_LOAD  ; PC_LOAD_HI     ; 17.826 ; 17.826 ; 17.826 ; 17.826 ;
; FP_ADDR_LOAD  ; PC_LOAD_LO     ; 17.598 ; 17.598 ; 17.598 ; 17.598 ;
; FP_ADDR_LOAD  ; clk            ;        ; 13.048 ; 13.048 ;        ;
; FP_DEPOSIT    ; AC_LOAD        ; 22.957 ; 22.957 ; 22.957 ; 22.957 ;
; FP_DEPOSIT    ; ALU_CLEAR      ; 19.967 ; 19.967 ; 19.967 ; 19.967 ;
; FP_DEPOSIT    ; ALU_COMP       ; 17.303 ; 17.303 ; 17.303 ; 17.303 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_0 ; 17.940 ; 17.940 ; 17.940 ; 17.940 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_1 ; 17.955 ; 17.955 ; 17.955 ; 17.955 ;
; FP_DEPOSIT    ; ALU_INC        ; 20.714 ; 20.714 ; 20.714 ; 20.714 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_0  ; 18.495 ; 18.495 ; 18.495 ; 18.495 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_1  ; 15.661 ; 15.661 ; 15.661 ; 15.661 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_2  ; 21.560 ; 21.560 ; 21.560 ; 21.560 ;
; FP_DEPOSIT    ; ALU_ROT_1      ; 18.224 ; 18.224 ; 18.224 ; 18.224 ;
; FP_DEPOSIT    ; ALU_ROT_2      ; 18.226 ; 18.226 ; 18.226 ; 18.226 ;
; FP_DEPOSIT    ; HLT_indicator  ; 16.136 ; 14.108 ; 14.108 ; 16.136 ;
; FP_DEPOSIT    ; LINK_COMP      ; 18.858 ; 18.858 ; 18.858 ; 18.858 ;
; FP_DEPOSIT    ; LINK_LOAD      ; 18.879 ; 18.879 ; 18.879 ; 18.879 ;
; FP_DEPOSIT    ; LINK_OUT_SEL   ; 17.578 ; 17.578 ; 17.578 ; 17.578 ;
; FP_DEPOSIT    ; MA_CLR_HI      ; 21.384 ; 21.384 ; 21.384 ; 21.384 ;
; FP_DEPOSIT    ; MA_CLR_LO      ; 16.159 ; 16.159 ; 16.159 ; 16.159 ;
; FP_DEPOSIT    ; MA_LOAD_HI     ; 20.479 ; 20.479 ; 20.479 ; 20.479 ;
; FP_DEPOSIT    ; MA_LOAD_LO     ; 16.571 ; 16.571 ; 16.571 ; 16.571 ;
; FP_DEPOSIT    ; MD_BUS_SEL     ; 17.500 ; 17.500 ; 17.500 ; 17.500 ;
; FP_DEPOSIT    ; MD_IN_SEL      ; 15.579 ; 15.579 ; 15.579 ; 15.579 ;
; FP_DEPOSIT    ; MD_LOAD        ; 18.018 ; 18.018 ; 18.018 ; 18.018 ;
; FP_DEPOSIT    ; MEM_READ       ; 16.923 ; 16.923 ; 16.923 ; 16.923 ;
; FP_DEPOSIT    ; MEM_WRITE      ; 16.656 ; 16.656 ; 16.656 ; 16.656 ;
; FP_DEPOSIT    ; PC_BUS_SEL     ; 17.197 ; 17.197 ; 17.197 ; 17.197 ;
; FP_DEPOSIT    ; PC_CLR_HI      ; 19.674 ; 19.674 ; 19.674 ; 19.674 ;
; FP_DEPOSIT    ; PC_LOAD_HI     ; 18.275 ; 18.275 ; 18.275 ; 18.275 ;
; FP_DEPOSIT    ; PC_LOAD_LO     ; 18.047 ; 18.047 ; 18.047 ; 18.047 ;
; FP_DEPOSIT    ; clk            ;        ; 13.497 ; 13.497 ;        ;
; FP_EXAMINE    ; AC_LOAD        ; 22.918 ; 22.918 ; 22.918 ; 22.918 ;
; FP_EXAMINE    ; ALU_CLEAR      ; 19.928 ; 19.928 ; 19.928 ; 19.928 ;
; FP_EXAMINE    ; ALU_COMP       ; 17.264 ; 17.264 ; 17.264 ; 17.264 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_0 ; 17.901 ; 17.901 ; 17.901 ; 17.901 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_1 ; 17.916 ; 17.916 ; 17.916 ; 17.916 ;
; FP_EXAMINE    ; ALU_INC        ; 20.675 ; 20.675 ; 20.675 ; 20.675 ;
; FP_EXAMINE    ; ALU_OUT_SEL_0  ; 18.456 ; 18.456 ; 18.456 ; 18.456 ;
; FP_EXAMINE    ; ALU_OUT_SEL_1  ; 15.622 ; 15.622 ; 15.622 ; 15.622 ;
; FP_EXAMINE    ; ALU_OUT_SEL_2  ; 21.521 ; 21.521 ; 21.521 ; 21.521 ;
; FP_EXAMINE    ; ALU_ROT_1      ; 18.185 ; 18.185 ; 18.185 ; 18.185 ;
; FP_EXAMINE    ; ALU_ROT_2      ; 18.187 ; 18.187 ; 18.187 ; 18.187 ;
; FP_EXAMINE    ; HLT_indicator  ; 16.097 ; 14.069 ; 14.069 ; 16.097 ;
; FP_EXAMINE    ; LINK_COMP      ; 18.819 ; 18.819 ; 18.819 ; 18.819 ;
; FP_EXAMINE    ; LINK_LOAD      ; 18.840 ; 18.840 ; 18.840 ; 18.840 ;
; FP_EXAMINE    ; LINK_OUT_SEL   ; 17.539 ; 17.539 ; 17.539 ; 17.539 ;
; FP_EXAMINE    ; MA_CLR_HI      ; 21.345 ; 21.345 ; 21.345 ; 21.345 ;
; FP_EXAMINE    ; MA_CLR_LO      ; 16.120 ; 16.120 ; 16.120 ; 16.120 ;
; FP_EXAMINE    ; MA_LOAD_HI     ; 20.440 ; 20.440 ; 20.440 ; 20.440 ;
; FP_EXAMINE    ; MA_LOAD_LO     ; 16.532 ; 16.532 ; 16.532 ; 16.532 ;
; FP_EXAMINE    ; MD_BUS_SEL     ; 17.461 ; 17.461 ; 17.461 ; 17.461 ;
; FP_EXAMINE    ; MD_IN_SEL      ; 15.540 ; 15.540 ; 15.540 ; 15.540 ;
; FP_EXAMINE    ; MD_LOAD        ; 17.979 ; 17.979 ; 17.979 ; 17.979 ;
; FP_EXAMINE    ; MEM_READ       ; 16.884 ; 16.884 ; 16.884 ; 16.884 ;
; FP_EXAMINE    ; MEM_WRITE      ; 16.617 ; 16.617 ; 16.617 ; 16.617 ;
; FP_EXAMINE    ; PC_BUS_SEL     ; 17.158 ; 17.158 ; 17.158 ; 17.158 ;
; FP_EXAMINE    ; PC_CLR_HI      ; 19.635 ; 19.635 ; 19.635 ; 19.635 ;
; FP_EXAMINE    ; PC_LOAD_HI     ; 18.236 ; 18.236 ; 18.236 ; 18.236 ;
; FP_EXAMINE    ; PC_LOAD_LO     ; 18.008 ; 18.008 ; 18.008 ; 18.008 ;
; FP_EXAMINE    ; clk            ;        ; 13.458 ; 13.458 ;        ;
; INC_CARRY     ; LINK_COMP      ; 12.153 ;        ;        ; 12.153 ;
; IRQ           ; AC_LOAD        ; 24.487 ; 24.487 ; 24.487 ; 24.487 ;
; IRQ           ; ALU_CLEAR      ; 21.497 ; 21.497 ; 21.497 ; 21.497 ;
; IRQ           ; ALU_COMP       ; 18.833 ; 18.833 ; 18.833 ; 18.833 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 19.470 ; 19.470 ; 19.470 ; 19.470 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 19.485 ; 19.485 ; 19.485 ; 19.485 ;
; IRQ           ; ALU_INC        ; 22.244 ; 22.244 ; 22.244 ; 22.244 ;
; IRQ           ; ALU_OUT_SEL_0  ; 20.025 ; 20.025 ; 20.025 ; 20.025 ;
; IRQ           ; ALU_OUT_SEL_1  ; 17.191 ; 17.191 ; 17.191 ; 17.191 ;
; IRQ           ; ALU_OUT_SEL_2  ; 23.090 ; 23.090 ; 23.090 ; 23.090 ;
; IRQ           ; ALU_ROT_1      ; 19.754 ; 19.754 ; 19.754 ; 19.754 ;
; IRQ           ; ALU_ROT_2      ; 19.756 ; 19.756 ; 19.756 ; 19.756 ;
; IRQ           ; HLT_indicator  ; 17.666 ; 15.638 ; 15.638 ; 17.666 ;
; IRQ           ; LINK_COMP      ; 20.388 ; 20.388 ; 20.388 ; 20.388 ;
; IRQ           ; LINK_LOAD      ; 20.409 ; 20.409 ; 20.409 ; 20.409 ;
; IRQ           ; LINK_OUT_SEL   ; 19.108 ; 19.108 ; 19.108 ; 19.108 ;
; IRQ           ; MA_CLR_HI      ; 22.914 ; 22.914 ; 22.914 ; 22.914 ;
; IRQ           ; MA_CLR_LO      ; 17.689 ; 17.689 ; 17.689 ; 17.689 ;
; IRQ           ; MA_LOAD_HI     ; 22.009 ; 22.009 ; 22.009 ; 22.009 ;
; IRQ           ; MA_LOAD_LO     ; 18.101 ; 18.101 ; 18.101 ; 18.101 ;
; IRQ           ; MD_BUS_SEL     ; 19.030 ; 19.030 ; 19.030 ; 19.030 ;
; IRQ           ; MD_IN_SEL      ; 17.109 ; 17.109 ; 17.109 ; 17.109 ;
; IRQ           ; MD_LOAD        ; 19.548 ; 19.548 ; 19.548 ; 19.548 ;
; IRQ           ; MEM_READ       ; 18.453 ; 18.453 ; 18.453 ; 18.453 ;
; IRQ           ; MEM_WRITE      ; 18.186 ; 18.186 ; 18.186 ; 18.186 ;
; IRQ           ; PC_BUS_SEL     ; 18.727 ; 18.727 ; 18.727 ; 18.727 ;
; IRQ           ; PC_CLR_HI      ; 21.204 ; 21.204 ; 21.204 ; 21.204 ;
; IRQ           ; PC_LOAD_HI     ; 19.805 ; 19.805 ; 19.805 ; 19.805 ;
; IRQ           ; PC_LOAD_LO     ; 19.577 ; 19.577 ; 19.577 ; 19.577 ;
; IRQ           ; clk            ;        ; 15.027 ; 15.027 ;        ;
; IRQ_ON        ; AC_LOAD        ; 24.737 ; 24.737 ; 24.737 ; 24.737 ;
; IRQ_ON        ; ALU_CLEAR      ; 21.747 ; 21.747 ; 21.747 ; 21.747 ;
; IRQ_ON        ; ALU_COMP       ; 19.083 ; 19.083 ; 19.083 ; 19.083 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 19.720 ; 19.720 ; 19.720 ; 19.720 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 19.735 ; 19.735 ; 19.735 ; 19.735 ;
; IRQ_ON        ; ALU_INC        ; 22.494 ; 22.494 ; 22.494 ; 22.494 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 20.275 ; 20.275 ; 20.275 ; 20.275 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 17.441 ; 17.441 ; 17.441 ; 17.441 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 23.340 ; 23.340 ; 23.340 ; 23.340 ;
; IRQ_ON        ; ALU_ROT_1      ; 20.004 ; 20.004 ; 20.004 ; 20.004 ;
; IRQ_ON        ; ALU_ROT_2      ; 20.006 ; 20.006 ; 20.006 ; 20.006 ;
; IRQ_ON        ; HLT_indicator  ; 17.916 ; 15.888 ; 15.888 ; 17.916 ;
; IRQ_ON        ; LINK_COMP      ; 20.638 ; 20.638 ; 20.638 ; 20.638 ;
; IRQ_ON        ; LINK_LOAD      ; 20.659 ; 20.659 ; 20.659 ; 20.659 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 19.358 ; 19.358 ; 19.358 ; 19.358 ;
; IRQ_ON        ; MA_CLR_HI      ; 23.164 ; 23.164 ; 23.164 ; 23.164 ;
; IRQ_ON        ; MA_CLR_LO      ; 17.939 ; 17.939 ; 17.939 ; 17.939 ;
; IRQ_ON        ; MA_LOAD_HI     ; 22.259 ; 22.259 ; 22.259 ; 22.259 ;
; IRQ_ON        ; MA_LOAD_LO     ; 18.351 ; 18.351 ; 18.351 ; 18.351 ;
; IRQ_ON        ; MD_BUS_SEL     ; 19.280 ; 19.280 ; 19.280 ; 19.280 ;
; IRQ_ON        ; MD_IN_SEL      ; 17.359 ; 17.359 ; 17.359 ; 17.359 ;
; IRQ_ON        ; MD_LOAD        ; 19.798 ; 19.798 ; 19.798 ; 19.798 ;
; IRQ_ON        ; MEM_READ       ; 18.703 ; 18.703 ; 18.703 ; 18.703 ;
; IRQ_ON        ; MEM_WRITE      ; 18.436 ; 18.436 ; 18.436 ; 18.436 ;
; IRQ_ON        ; PC_BUS_SEL     ; 18.977 ; 18.977 ; 18.977 ; 18.977 ;
; IRQ_ON        ; PC_CLR_HI      ; 21.454 ; 21.454 ; 21.454 ; 21.454 ;
; IRQ_ON        ; PC_LOAD_HI     ; 20.055 ; 20.055 ; 20.055 ; 20.055 ;
; IRQ_ON        ; PC_LOAD_LO     ; 19.827 ; 19.827 ; 19.827 ; 19.827 ;
; IRQ_ON        ; clk            ;        ; 15.277 ; 15.277 ;        ;
; IS_AUTO_INDEX ; ALU_INC        ; 14.885 ;        ;        ; 14.885 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 12.989 ;        ;        ; 12.989 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 12.949 ;        ;        ; 12.949 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 12.771 ;        ;        ; 12.771 ;
; IS_ZERO_LAST  ; ALU_INC        ; 11.415 ;        ;        ; 11.415 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.578 ;        ;        ; 13.578 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 12.664 ;        ;        ; 12.664 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 11.727 ;        ;        ; 11.727 ;
; MD_BUS[0]     ; AC_LOAD        ; 22.940 ; 22.940 ; 22.940 ; 22.940 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 19.950 ; 19.950 ; 19.950 ; 19.950 ;
; MD_BUS[0]     ; ALU_COMP       ; 17.286 ; 17.286 ; 17.286 ; 17.286 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 17.923 ; 17.923 ; 17.923 ; 17.923 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 17.938 ; 17.938 ; 17.938 ; 17.938 ;
; MD_BUS[0]     ; ALU_INC        ; 20.697 ; 20.697 ; 20.697 ; 20.697 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 18.478 ; 18.478 ; 18.478 ; 18.478 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 15.644 ; 15.644 ; 15.644 ; 15.644 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 21.543 ; 21.543 ; 21.543 ; 21.543 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 18.207 ; 18.207 ; 18.207 ; 18.207 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 18.209 ; 18.209 ; 18.209 ; 18.209 ;
; MD_BUS[0]     ; HLT_indicator  ; 16.119 ; 14.091 ; 14.091 ; 16.119 ;
; MD_BUS[0]     ; LINK_COMP      ; 18.841 ; 18.841 ; 18.841 ; 18.841 ;
; MD_BUS[0]     ; LINK_LOAD      ; 18.862 ; 18.862 ; 18.862 ; 18.862 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 17.561 ; 17.561 ; 17.561 ; 17.561 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 21.367 ; 21.367 ; 21.367 ; 21.367 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 16.142 ; 16.142 ; 16.142 ; 16.142 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 20.462 ; 20.462 ; 20.462 ; 20.462 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 16.554 ; 16.554 ; 16.554 ; 16.554 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 17.483 ; 17.483 ; 17.483 ; 17.483 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 15.562 ; 15.562 ; 15.562 ; 15.562 ;
; MD_BUS[0]     ; MD_LOAD        ; 18.001 ; 18.001 ; 18.001 ; 18.001 ;
; MD_BUS[0]     ; MEM_READ       ; 16.906 ; 16.906 ; 16.906 ; 16.906 ;
; MD_BUS[0]     ; MEM_WRITE      ; 16.639 ; 16.639 ; 16.639 ; 16.639 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 17.180 ; 17.180 ; 17.180 ; 17.180 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 19.657 ; 19.657 ; 19.657 ; 19.657 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 18.258 ; 18.258 ; 18.258 ; 18.258 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 18.030 ; 18.030 ; 18.030 ; 18.030 ;
; MD_BUS[0]     ; clk            ;        ; 13.480 ; 13.480 ;        ;
; MD_BUS[1]     ; AC_LOAD        ; 23.347 ; 23.347 ; 23.347 ; 23.347 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 20.357 ; 20.357 ; 20.357 ; 20.357 ;
; MD_BUS[1]     ; ALU_COMP       ; 17.693 ; 17.693 ; 17.693 ; 17.693 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 18.330 ; 18.330 ; 18.330 ; 18.330 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 18.345 ; 18.345 ; 18.345 ; 18.345 ;
; MD_BUS[1]     ; ALU_INC        ; 21.104 ; 21.104 ; 21.104 ; 21.104 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 18.885 ; 18.885 ; 18.885 ; 18.885 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 16.051 ; 16.051 ; 16.051 ; 16.051 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 21.950 ; 21.950 ; 21.950 ; 21.950 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 18.614 ; 18.614 ; 18.614 ; 18.614 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 18.616 ; 18.616 ; 18.616 ; 18.616 ;
; MD_BUS[1]     ; HLT_indicator  ; 16.526 ; 14.498 ; 14.498 ; 16.526 ;
; MD_BUS[1]     ; LINK_COMP      ; 19.248 ; 19.248 ; 19.248 ; 19.248 ;
; MD_BUS[1]     ; LINK_LOAD      ; 19.269 ; 19.269 ; 19.269 ; 19.269 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 17.968 ; 17.968 ; 17.968 ; 17.968 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 21.774 ; 21.774 ; 21.774 ; 21.774 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 16.549 ; 16.549 ; 16.549 ; 16.549 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 20.869 ; 20.869 ; 20.869 ; 20.869 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 16.961 ; 16.961 ; 16.961 ; 16.961 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 17.890 ; 17.890 ; 17.890 ; 17.890 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 15.969 ; 15.969 ; 15.969 ; 15.969 ;
; MD_BUS[1]     ; MD_LOAD        ; 18.408 ; 18.408 ; 18.408 ; 18.408 ;
; MD_BUS[1]     ; MEM_READ       ; 17.313 ; 17.313 ; 17.313 ; 17.313 ;
; MD_BUS[1]     ; MEM_WRITE      ; 17.046 ; 17.046 ; 17.046 ; 17.046 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 17.587 ; 17.587 ; 17.587 ; 17.587 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 20.064 ; 20.064 ; 20.064 ; 20.064 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 18.665 ; 18.665 ; 18.665 ; 18.665 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 18.437 ; 18.437 ; 18.437 ; 18.437 ;
; MD_BUS[1]     ; clk            ;        ; 13.887 ; 13.887 ;        ;
; MD_BUS[2]     ; AC_LOAD        ; 23.382 ; 23.382 ; 23.382 ; 23.382 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 20.392 ; 20.392 ; 20.392 ; 20.392 ;
; MD_BUS[2]     ; ALU_COMP       ; 17.728 ; 17.728 ; 17.728 ; 17.728 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 18.365 ; 18.365 ; 18.365 ; 18.365 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 18.380 ; 18.380 ; 18.380 ; 18.380 ;
; MD_BUS[2]     ; ALU_INC        ; 21.139 ; 21.139 ; 21.139 ; 21.139 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 18.920 ; 18.920 ; 18.920 ; 18.920 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 16.086 ; 16.086 ; 16.086 ; 16.086 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 21.985 ; 21.985 ; 21.985 ; 21.985 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 18.649 ; 18.649 ; 18.649 ; 18.649 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 18.651 ; 18.651 ; 18.651 ; 18.651 ;
; MD_BUS[2]     ; HLT_indicator  ; 16.561 ; 14.533 ; 14.533 ; 16.561 ;
; MD_BUS[2]     ; LINK_COMP      ; 19.283 ; 19.283 ; 19.283 ; 19.283 ;
; MD_BUS[2]     ; LINK_LOAD      ; 19.304 ; 19.304 ; 19.304 ; 19.304 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 18.003 ; 18.003 ; 18.003 ; 18.003 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 21.809 ; 21.809 ; 21.809 ; 21.809 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 16.584 ; 16.584 ; 16.584 ; 16.584 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 20.904 ; 20.904 ; 20.904 ; 20.904 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 16.996 ; 16.996 ; 16.996 ; 16.996 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 17.925 ; 17.925 ; 17.925 ; 17.925 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 16.004 ; 16.004 ; 16.004 ; 16.004 ;
; MD_BUS[2]     ; MD_LOAD        ; 18.443 ; 18.443 ; 18.443 ; 18.443 ;
; MD_BUS[2]     ; MEM_READ       ; 17.348 ; 17.348 ; 17.348 ; 17.348 ;
; MD_BUS[2]     ; MEM_WRITE      ; 17.081 ; 17.081 ; 17.081 ; 17.081 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 17.622 ; 17.622 ; 17.622 ; 17.622 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 20.099 ; 20.099 ; 20.099 ; 20.099 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 18.700 ; 18.700 ; 18.700 ; 18.700 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 18.472 ; 18.472 ; 18.472 ; 18.472 ;
; MD_BUS[2]     ; clk            ;        ; 13.922 ; 13.922 ;        ;
; MD_BUS[3]     ; AC_LOAD        ; 22.911 ; 22.911 ; 22.911 ; 22.911 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 19.921 ; 19.921 ; 19.921 ; 19.921 ;
; MD_BUS[3]     ; ALU_COMP       ; 17.257 ; 17.257 ; 17.257 ; 17.257 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 17.894 ; 17.894 ; 17.894 ; 17.894 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 17.909 ; 17.909 ; 17.909 ; 17.909 ;
; MD_BUS[3]     ; ALU_INC        ; 20.668 ; 20.668 ; 20.668 ; 20.668 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 18.449 ; 18.449 ; 18.449 ; 18.449 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 15.615 ; 15.615 ; 15.615 ; 15.615 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 21.514 ; 21.514 ; 21.514 ; 21.514 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 18.178 ; 18.178 ; 18.178 ; 18.178 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 18.180 ; 18.180 ; 18.180 ; 18.180 ;
; MD_BUS[3]     ; HLT_indicator  ; 16.090 ; 14.062 ; 14.062 ; 16.090 ;
; MD_BUS[3]     ; LINK_COMP      ; 18.812 ; 18.812 ; 18.812 ; 18.812 ;
; MD_BUS[3]     ; LINK_LOAD      ; 18.833 ; 18.833 ; 18.833 ; 18.833 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 17.532 ; 17.532 ; 17.532 ; 17.532 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 21.338 ; 21.338 ; 21.338 ; 21.338 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 16.113 ; 16.113 ; 16.113 ; 16.113 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 20.433 ; 20.433 ; 20.433 ; 20.433 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 16.525 ; 16.525 ; 16.525 ; 16.525 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 17.454 ; 17.454 ; 17.454 ; 17.454 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 15.533 ; 15.533 ; 15.533 ; 15.533 ;
; MD_BUS[3]     ; MD_LOAD        ; 17.972 ; 17.972 ; 17.972 ; 17.972 ;
; MD_BUS[3]     ; MEM_READ       ; 16.877 ; 16.877 ; 16.877 ; 16.877 ;
; MD_BUS[3]     ; MEM_WRITE      ; 16.610 ; 16.610 ; 16.610 ; 16.610 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 17.151 ; 17.151 ; 17.151 ; 17.151 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 19.628 ; 19.628 ; 19.628 ; 19.628 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 18.229 ; 18.229 ; 18.229 ; 18.229 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 18.001 ; 18.001 ; 18.001 ; 18.001 ;
; MD_BUS[3]     ; clk            ;        ; 13.451 ; 13.451 ;        ;
; MD_BUS[4]     ; AC_LOAD        ; 16.683 ;        ;        ; 16.683 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 13.693 ;        ;        ; 13.693 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 15.286 ;        ;        ; 15.286 ;
; MD_BUS[4]     ; MA_CLR_HI      ;        ; 15.110 ; 15.110 ;        ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 14.205 ;        ;        ; 14.205 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 13.400 ;        ;        ; 13.400 ;
; MD_BUS[5]     ; LINK_LOAD      ; 12.184 ;        ;        ; 12.184 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.776 ;        ;        ; 11.776 ;
; MD_BUS[6]     ; AC_LOAD        ; 15.107 ;        ;        ; 15.107 ;
; MD_BUS[6]     ; ALU_COMP       ; 12.026 ;        ;        ; 12.026 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.710 ;        ;        ; 13.710 ;
; MD_BUS[7]     ; LINK_COMP      ; 12.033 ;        ;        ; 12.033 ;
; MD_BUS[7]     ; LINK_LOAD      ; 11.922 ;        ;        ; 11.922 ;
; MD_BUS[8]     ; AC_LOAD        ; 15.169 ;        ;        ; 15.169 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 13.772 ;        ;        ; 13.772 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 11.524 ;        ;        ; 11.524 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.023 ;        ;        ; 13.023 ;
; MD_BUS[9]     ; AC_LOAD        ; 15.236 ;        ;        ; 15.236 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.839 ;        ;        ; 13.839 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 11.437 ;        ;        ; 11.437 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.090 ;        ;        ; 13.090 ;
; MD_BUS[10]    ; AC_LOAD        ; 16.091 ;        ;        ; 16.091 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.694 ;        ;        ; 14.694 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.763 ;        ;        ; 14.763 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.765 ;        ;        ; 14.765 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.297 ;        ;        ; 14.297 ;
; MD_BUS[11]    ; AC_LOAD        ; 15.082 ;        ;        ; 15.082 ;
; MD_BUS[11]    ; ALU_INC        ; 15.205 ;        ;        ; 15.205 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 13.685 ;        ;        ; 13.685 ;
; MD_BUS[11]    ; LINK_COMP      ; 12.154 ;        ;        ; 12.154 ;
; MD_BUS[11]    ; LINK_LOAD      ; 12.936 ;        ;        ; 12.936 ;
; NEXT_STATE    ; AC_LOAD        ; 22.865 ; 22.865 ; 22.865 ; 22.865 ;
; NEXT_STATE    ; ALU_CLEAR      ; 19.875 ; 19.875 ; 19.875 ; 19.875 ;
; NEXT_STATE    ; ALU_COMP       ; 17.211 ; 17.211 ; 17.211 ; 17.211 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 17.848 ; 17.848 ; 17.848 ; 17.848 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 17.863 ; 17.863 ; 17.863 ; 17.863 ;
; NEXT_STATE    ; ALU_INC        ; 20.622 ; 20.622 ; 20.622 ; 20.622 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 18.403 ; 18.403 ; 18.403 ; 18.403 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 15.569 ; 15.569 ; 15.569 ; 15.569 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 21.468 ; 21.468 ; 21.468 ; 21.468 ;
; NEXT_STATE    ; ALU_ROT_1      ; 18.132 ; 18.132 ; 18.132 ; 18.132 ;
; NEXT_STATE    ; ALU_ROT_2      ; 18.134 ; 18.134 ; 18.134 ; 18.134 ;
; NEXT_STATE    ; HLT_indicator  ; 16.044 ; 14.016 ; 14.016 ; 16.044 ;
; NEXT_STATE    ; LINK_COMP      ; 18.766 ; 18.766 ; 18.766 ; 18.766 ;
; NEXT_STATE    ; LINK_LOAD      ; 18.787 ; 18.787 ; 18.787 ; 18.787 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 17.486 ; 17.486 ; 17.486 ; 17.486 ;
; NEXT_STATE    ; MA_CLR_HI      ; 21.292 ; 21.292 ; 21.292 ; 21.292 ;
; NEXT_STATE    ; MA_CLR_LO      ; 16.067 ; 16.067 ; 16.067 ; 16.067 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 20.387 ; 20.387 ; 20.387 ; 20.387 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 16.479 ; 16.479 ; 16.479 ; 16.479 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 17.408 ; 17.408 ; 17.408 ; 17.408 ;
; NEXT_STATE    ; MD_IN_SEL      ; 15.487 ; 15.487 ; 15.487 ; 15.487 ;
; NEXT_STATE    ; MD_LOAD        ; 17.926 ; 17.926 ; 17.926 ; 17.926 ;
; NEXT_STATE    ; MEM_READ       ; 16.831 ; 16.831 ; 16.831 ; 16.831 ;
; NEXT_STATE    ; MEM_WRITE      ; 16.564 ; 16.564 ; 16.564 ; 16.564 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 17.105 ; 17.105 ; 17.105 ; 17.105 ;
; NEXT_STATE    ; PC_CLR_HI      ; 19.582 ; 19.582 ; 19.582 ; 19.582 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 18.183 ; 18.183 ; 18.183 ; 18.183 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 17.955 ; 17.955 ; 17.955 ; 17.955 ;
; NEXT_STATE    ; clk            ;        ; 13.405 ; 13.405 ;        ;
; clk_in        ; AC_LOAD        ; 23.055 ; 23.055 ; 23.055 ; 23.055 ;
; clk_in        ; ALU_CLEAR      ; 20.065 ; 20.065 ; 20.065 ; 20.065 ;
; clk_in        ; ALU_COMP       ; 17.580 ; 17.580 ; 17.580 ; 17.580 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 18.217 ; 18.217 ; 18.217 ; 18.217 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 18.232 ; 18.232 ; 18.232 ; 18.232 ;
; clk_in        ; ALU_INC        ; 20.991 ; 20.991 ; 20.991 ; 20.991 ;
; clk_in        ; ALU_OUT_SEL_0  ; 18.772 ; 18.772 ; 18.772 ; 18.772 ;
; clk_in        ; ALU_OUT_SEL_1  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; clk_in        ; ALU_OUT_SEL_2  ; 21.658 ; 21.658 ; 21.658 ; 21.658 ;
; clk_in        ; ALU_ROT_1      ; 18.501 ; 18.501 ; 18.501 ; 18.501 ;
; clk_in        ; ALU_ROT_2      ; 18.503 ; 18.503 ; 18.503 ; 18.503 ;
; clk_in        ; HLT_indicator  ; 16.413 ; 14.385 ; 14.385 ; 16.413 ;
; clk_in        ; LINK_COMP      ; 19.135 ; 19.135 ; 19.135 ; 19.135 ;
; clk_in        ; LINK_LOAD      ; 19.156 ; 19.156 ; 19.156 ; 19.156 ;
; clk_in        ; LINK_OUT_SEL   ; 17.855 ; 17.855 ; 17.855 ; 17.855 ;
; clk_in        ; MA_CLR_HI      ; 21.482 ; 21.482 ; 21.482 ; 21.482 ;
; clk_in        ; MA_CLR_LO      ; 16.436 ; 16.436 ; 16.436 ; 16.436 ;
; clk_in        ; MA_LOAD_HI     ; 20.577 ; 20.577 ; 20.577 ; 20.577 ;
; clk_in        ; MA_LOAD_LO     ; 16.848 ; 16.848 ; 16.848 ; 16.848 ;
; clk_in        ; MD_BUS_SEL     ; 17.777 ; 17.777 ; 17.777 ; 17.777 ;
; clk_in        ; MD_IN_SEL      ; 15.856 ; 15.856 ; 15.856 ; 15.856 ;
; clk_in        ; MD_LOAD        ; 18.295 ; 18.295 ; 18.295 ; 18.295 ;
; clk_in        ; MEM_READ       ; 17.200 ; 17.200 ; 17.200 ; 17.200 ;
; clk_in        ; MEM_WRITE      ; 16.933 ; 16.933 ; 16.933 ; 16.933 ;
; clk_in        ; PC_BUS_SEL     ; 17.474 ; 17.474 ; 17.474 ; 17.474 ;
; clk_in        ; PC_CLR_HI      ; 19.772 ; 19.772 ; 19.772 ; 19.772 ;
; clk_in        ; PC_LOAD_HI     ; 18.552 ; 18.552 ; 18.552 ; 18.552 ;
; clk_in        ; PC_LOAD_LO     ; 18.324 ; 18.324 ; 18.324 ; 18.324 ;
; clk_in        ; clk            ; 11.703 ; 13.774 ; 13.774 ; 11.703 ;
; not_reset     ; AC_LOAD        ; 23.133 ; 23.133 ; 23.133 ; 23.133 ;
; not_reset     ; ALU_CLEAR      ; 20.143 ; 20.143 ; 20.143 ; 20.143 ;
; not_reset     ; ALU_COMP       ; 17.479 ; 17.479 ; 17.479 ; 17.479 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 18.116 ; 18.116 ; 18.116 ; 18.116 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 18.131 ; 18.131 ; 18.131 ; 18.131 ;
; not_reset     ; ALU_INC        ; 20.890 ; 20.890 ; 20.890 ; 20.890 ;
; not_reset     ; ALU_OUT_SEL_0  ; 18.671 ; 18.671 ; 18.671 ; 18.671 ;
; not_reset     ; ALU_OUT_SEL_1  ; 15.837 ; 15.837 ; 15.837 ; 15.837 ;
; not_reset     ; ALU_OUT_SEL_2  ; 21.736 ; 21.736 ; 21.736 ; 21.736 ;
; not_reset     ; ALU_ROT_1      ; 18.400 ; 18.400 ; 18.400 ; 18.400 ;
; not_reset     ; ALU_ROT_2      ; 18.402 ; 18.402 ; 18.402 ; 18.402 ;
; not_reset     ; HLT_indicator  ; 16.312 ; 14.284 ; 14.284 ; 16.312 ;
; not_reset     ; LINK_COMP      ; 19.034 ; 19.034 ; 19.034 ; 19.034 ;
; not_reset     ; LINK_LOAD      ; 19.055 ; 19.055 ; 19.055 ; 19.055 ;
; not_reset     ; LINK_OUT_SEL   ; 17.754 ; 17.754 ; 17.754 ; 17.754 ;
; not_reset     ; MA_CLR_HI      ; 21.560 ; 21.560 ; 21.560 ; 21.560 ;
; not_reset     ; MA_CLR_LO      ; 16.335 ; 16.335 ; 16.335 ; 16.335 ;
; not_reset     ; MA_LOAD_HI     ; 20.655 ; 20.655 ; 20.655 ; 20.655 ;
; not_reset     ; MA_LOAD_LO     ; 16.747 ; 16.747 ; 16.747 ; 16.747 ;
; not_reset     ; MD_BUS_SEL     ; 17.676 ; 17.676 ; 17.676 ; 17.676 ;
; not_reset     ; MD_IN_SEL      ; 15.755 ; 15.755 ; 15.755 ; 15.755 ;
; not_reset     ; MD_LOAD        ; 18.194 ; 18.194 ; 18.194 ; 18.194 ;
; not_reset     ; MEM_READ       ; 17.099 ; 17.099 ; 17.099 ; 17.099 ;
; not_reset     ; MEM_WRITE      ; 16.832 ; 16.832 ; 16.832 ; 16.832 ;
; not_reset     ; PC_BUS_SEL     ; 17.373 ; 17.373 ; 17.373 ; 17.373 ;
; not_reset     ; PC_CLR_HI      ; 19.850 ; 19.850 ; 19.850 ; 19.850 ;
; not_reset     ; PC_LOAD_HI     ; 18.451 ; 18.451 ; 18.451 ; 18.451 ;
; not_reset     ; PC_LOAD_LO     ; 18.223 ; 18.223 ; 18.223 ; 18.223 ;
; not_reset     ; clk            ;        ; 13.673 ; 13.673 ;        ;
+---------------+----------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.827 ;       ;       ; 5.827 ;
; END_STATE     ; AC_LOAD        ; 6.543 ; 6.543 ; 6.543 ; 6.543 ;
; END_STATE     ; ALU_CLEAR      ; 6.826 ; 6.640 ; 6.640 ; 6.826 ;
; END_STATE     ; ALU_COMP       ; 6.749 ; 6.847 ; 6.847 ; 6.749 ;
; END_STATE     ; ALU_FUNC_SEL_0 ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; END_STATE     ; ALU_FUNC_SEL_1 ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; END_STATE     ; ALU_INC        ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; END_STATE     ; ALU_OUT_SEL_0  ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; END_STATE     ; ALU_OUT_SEL_1  ; 6.126 ; 6.078 ; 6.078 ; 6.126 ;
; END_STATE     ; ALU_OUT_SEL_2  ; 7.052 ; 7.283 ; 7.283 ; 7.052 ;
; END_STATE     ; ALU_ROT_1      ; 7.047 ; 7.278 ; 7.278 ; 7.047 ;
; END_STATE     ; ALU_ROT_2      ; 7.048 ; 7.279 ; 7.279 ; 7.048 ;
; END_STATE     ; HLT_indicator  ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; END_STATE     ; LINK_COMP      ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; END_STATE     ; LINK_LOAD      ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; END_STATE     ; LINK_OUT_SEL   ; 6.838 ; 6.948 ; 6.948 ; 6.838 ;
; END_STATE     ; MA_CLR_HI      ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; END_STATE     ; MA_CLR_LO      ; 6.899 ; 6.899 ; 6.899 ; 6.899 ;
; END_STATE     ; MA_LOAD_HI     ; 6.317 ; 6.317 ; 6.317 ; 6.317 ;
; END_STATE     ; MA_LOAD_LO     ; 6.504 ; 6.504 ; 6.504 ; 6.504 ;
; END_STATE     ; MD_BUS_SEL     ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; END_STATE     ; MD_IN_SEL      ; 6.403 ; 6.210 ; 6.210 ; 6.403 ;
; END_STATE     ; MD_LOAD        ; 6.847 ; 6.821 ; 6.821 ; 6.847 ;
; END_STATE     ; MEM_READ       ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; END_STATE     ; MEM_WRITE      ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; END_STATE     ; PC_BUS_SEL     ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; END_STATE     ; PC_CLR_HI      ; 6.210 ; 6.210 ; 6.210 ; 6.210 ;
; END_STATE     ; PC_LOAD_HI     ; 6.683 ; 6.637 ; 6.637 ; 6.683 ;
; END_STATE     ; PC_LOAD_LO     ; 6.366 ; 6.366 ; 6.366 ; 6.366 ;
; END_STATE     ; clk            ;       ; 6.022 ; 6.022 ;       ;
; FP_ADDR_LOAD  ; AC_LOAD        ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; FP_ADDR_LOAD  ; ALU_CLEAR      ; 6.700 ; 6.514 ; 6.514 ; 6.700 ;
; FP_ADDR_LOAD  ; ALU_COMP       ; 6.623 ; 6.721 ; 6.721 ; 6.623 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_0 ; 6.486 ; 6.486 ; 6.486 ; 6.486 ;
; FP_ADDR_LOAD  ; ALU_FUNC_SEL_1 ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; FP_ADDR_LOAD  ; ALU_INC        ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_0  ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_1  ; 6.000 ; 5.952 ; 5.952 ; 6.000 ;
; FP_ADDR_LOAD  ; ALU_OUT_SEL_2  ; 6.926 ; 7.157 ; 7.157 ; 6.926 ;
; FP_ADDR_LOAD  ; ALU_ROT_1      ; 6.921 ; 7.152 ; 7.152 ; 6.921 ;
; FP_ADDR_LOAD  ; ALU_ROT_2      ; 6.922 ; 7.153 ; 7.153 ; 6.922 ;
; FP_ADDR_LOAD  ; HLT_indicator  ; 5.517 ; 5.517 ; 5.517 ; 5.517 ;
; FP_ADDR_LOAD  ; LINK_COMP      ; 6.765 ; 6.765 ; 6.765 ; 6.765 ;
; FP_ADDR_LOAD  ; LINK_LOAD      ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; FP_ADDR_LOAD  ; LINK_OUT_SEL   ; 6.712 ; 6.822 ; 6.822 ; 6.712 ;
; FP_ADDR_LOAD  ; MA_CLR_HI      ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; FP_ADDR_LOAD  ; MA_CLR_LO      ; 6.773 ; 6.773 ; 6.773 ; 6.773 ;
; FP_ADDR_LOAD  ; MA_LOAD_HI     ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; FP_ADDR_LOAD  ; MA_LOAD_LO     ; 6.378 ; 6.378 ; 6.378 ; 6.378 ;
; FP_ADDR_LOAD  ; MD_BUS_SEL     ; 6.315 ; 6.315 ; 6.315 ; 6.315 ;
; FP_ADDR_LOAD  ; MD_IN_SEL      ; 6.277 ; 6.084 ; 6.084 ; 6.277 ;
; FP_ADDR_LOAD  ; MD_LOAD        ; 6.721 ; 6.695 ; 6.695 ; 6.721 ;
; FP_ADDR_LOAD  ; MEM_READ       ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; FP_ADDR_LOAD  ; MEM_WRITE      ; 6.498 ; 6.498 ; 6.498 ; 6.498 ;
; FP_ADDR_LOAD  ; PC_BUS_SEL     ; 6.494 ; 6.494 ; 6.494 ; 6.494 ;
; FP_ADDR_LOAD  ; PC_CLR_HI      ; 6.084 ; 6.084 ; 6.084 ; 6.084 ;
; FP_ADDR_LOAD  ; PC_LOAD_HI     ; 6.557 ; 6.511 ; 6.511 ; 6.557 ;
; FP_ADDR_LOAD  ; PC_LOAD_LO     ; 6.240 ; 6.240 ; 6.240 ; 6.240 ;
; FP_ADDR_LOAD  ; clk            ;       ; 5.896 ; 5.896 ;       ;
; FP_DEPOSIT    ; AC_LOAD        ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; FP_DEPOSIT    ; ALU_CLEAR      ; 6.850 ; 6.664 ; 6.664 ; 6.850 ;
; FP_DEPOSIT    ; ALU_COMP       ; 6.773 ; 6.871 ; 6.871 ; 6.773 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_0 ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; FP_DEPOSIT    ; ALU_FUNC_SEL_1 ; 6.620 ; 6.620 ; 6.620 ; 6.620 ;
; FP_DEPOSIT    ; ALU_INC        ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_0  ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_1  ; 6.150 ; 6.102 ; 6.102 ; 6.150 ;
; FP_DEPOSIT    ; ALU_OUT_SEL_2  ; 7.076 ; 7.307 ; 7.307 ; 7.076 ;
; FP_DEPOSIT    ; ALU_ROT_1      ; 7.071 ; 7.302 ; 7.302 ; 7.071 ;
; FP_DEPOSIT    ; ALU_ROT_2      ; 7.072 ; 7.303 ; 7.303 ; 7.072 ;
; FP_DEPOSIT    ; HLT_indicator  ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; FP_DEPOSIT    ; LINK_COMP      ; 6.915 ; 6.915 ; 6.915 ; 6.915 ;
; FP_DEPOSIT    ; LINK_LOAD      ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; FP_DEPOSIT    ; LINK_OUT_SEL   ; 6.862 ; 6.972 ; 6.972 ; 6.862 ;
; FP_DEPOSIT    ; MA_CLR_HI      ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; FP_DEPOSIT    ; MA_CLR_LO      ; 6.923 ; 6.923 ; 6.923 ; 6.923 ;
; FP_DEPOSIT    ; MA_LOAD_HI     ; 6.341 ; 6.341 ; 6.341 ; 6.341 ;
; FP_DEPOSIT    ; MA_LOAD_LO     ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; FP_DEPOSIT    ; MD_BUS_SEL     ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
; FP_DEPOSIT    ; MD_IN_SEL      ; 6.427 ; 6.234 ; 6.234 ; 6.427 ;
; FP_DEPOSIT    ; MD_LOAD        ; 6.871 ; 6.845 ; 6.845 ; 6.871 ;
; FP_DEPOSIT    ; MEM_READ       ; 6.482 ; 6.482 ; 6.482 ; 6.482 ;
; FP_DEPOSIT    ; MEM_WRITE      ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; FP_DEPOSIT    ; PC_BUS_SEL     ; 6.644 ; 6.644 ; 6.644 ; 6.644 ;
; FP_DEPOSIT    ; PC_CLR_HI      ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; FP_DEPOSIT    ; PC_LOAD_HI     ; 6.707 ; 6.661 ; 6.661 ; 6.707 ;
; FP_DEPOSIT    ; PC_LOAD_LO     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; FP_DEPOSIT    ; clk            ;       ; 6.046 ; 6.046 ;       ;
; FP_EXAMINE    ; AC_LOAD        ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; FP_EXAMINE    ; ALU_CLEAR      ; 6.841 ; 6.655 ; 6.655 ; 6.841 ;
; FP_EXAMINE    ; ALU_COMP       ; 6.764 ; 6.862 ; 6.862 ; 6.764 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_0 ; 6.627 ; 6.627 ; 6.627 ; 6.627 ;
; FP_EXAMINE    ; ALU_FUNC_SEL_1 ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; FP_EXAMINE    ; ALU_INC        ; 6.532 ; 6.532 ; 6.532 ; 6.532 ;
; FP_EXAMINE    ; ALU_OUT_SEL_0  ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; FP_EXAMINE    ; ALU_OUT_SEL_1  ; 6.141 ; 6.093 ; 6.093 ; 6.141 ;
; FP_EXAMINE    ; ALU_OUT_SEL_2  ; 7.067 ; 7.298 ; 7.298 ; 7.067 ;
; FP_EXAMINE    ; ALU_ROT_1      ; 7.062 ; 7.293 ; 7.293 ; 7.062 ;
; FP_EXAMINE    ; ALU_ROT_2      ; 7.063 ; 7.294 ; 7.294 ; 7.063 ;
; FP_EXAMINE    ; HLT_indicator  ; 5.658 ; 5.658 ; 5.658 ; 5.658 ;
; FP_EXAMINE    ; LINK_COMP      ; 6.906 ; 6.906 ; 6.906 ; 6.906 ;
; FP_EXAMINE    ; LINK_LOAD      ; 6.654 ; 6.654 ; 6.654 ; 6.654 ;
; FP_EXAMINE    ; LINK_OUT_SEL   ; 6.853 ; 6.963 ; 6.963 ; 6.853 ;
; FP_EXAMINE    ; MA_CLR_HI      ; 6.417 ; 6.417 ; 6.417 ; 6.417 ;
; FP_EXAMINE    ; MA_CLR_LO      ; 6.914 ; 6.914 ; 6.914 ; 6.914 ;
; FP_EXAMINE    ; MA_LOAD_HI     ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; FP_EXAMINE    ; MA_LOAD_LO     ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; FP_EXAMINE    ; MD_BUS_SEL     ; 6.456 ; 6.456 ; 6.456 ; 6.456 ;
; FP_EXAMINE    ; MD_IN_SEL      ; 6.418 ; 6.225 ; 6.225 ; 6.418 ;
; FP_EXAMINE    ; MD_LOAD        ; 6.862 ; 6.836 ; 6.836 ; 6.862 ;
; FP_EXAMINE    ; MEM_READ       ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; FP_EXAMINE    ; MEM_WRITE      ; 6.639 ; 6.639 ; 6.639 ; 6.639 ;
; FP_EXAMINE    ; PC_BUS_SEL     ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; FP_EXAMINE    ; PC_CLR_HI      ; 6.225 ; 6.225 ; 6.225 ; 6.225 ;
; FP_EXAMINE    ; PC_LOAD_HI     ; 6.698 ; 6.652 ; 6.652 ; 6.698 ;
; FP_EXAMINE    ; PC_LOAD_LO     ; 6.381 ; 6.381 ; 6.381 ; 6.381 ;
; FP_EXAMINE    ; clk            ;       ; 6.037 ; 6.037 ;       ;
; INC_CARRY     ; LINK_COMP      ; 5.592 ;       ;       ; 5.592 ;
; IRQ           ; AC_LOAD        ; 6.976 ; 6.976 ; 6.976 ; 6.976 ;
; IRQ           ; ALU_CLEAR      ; 7.259 ; 7.073 ; 7.073 ; 7.259 ;
; IRQ           ; ALU_COMP       ; 7.182 ; 7.280 ; 7.280 ; 7.182 ;
; IRQ           ; ALU_FUNC_SEL_0 ; 7.045 ; 7.045 ; 7.045 ; 7.045 ;
; IRQ           ; ALU_FUNC_SEL_1 ; 7.029 ; 7.029 ; 7.029 ; 7.029 ;
; IRQ           ; ALU_INC        ; 6.657 ; 6.950 ; 6.950 ; 6.657 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.396 ; 6.756 ; 6.756 ; 6.396 ;
; IRQ           ; ALU_OUT_SEL_1  ; 6.559 ; 6.511 ; 6.511 ; 6.559 ;
; IRQ           ; ALU_OUT_SEL_2  ; 7.485 ; 7.716 ; 7.716 ; 7.485 ;
; IRQ           ; ALU_ROT_1      ; 7.480 ; 7.711 ; 7.711 ; 7.480 ;
; IRQ           ; ALU_ROT_2      ; 7.481 ; 7.712 ; 7.712 ; 7.481 ;
; IRQ           ; HLT_indicator  ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; IRQ           ; LINK_COMP      ; 7.324 ; 7.324 ; 7.324 ; 7.324 ;
; IRQ           ; LINK_LOAD      ; 7.072 ; 7.072 ; 7.072 ; 7.072 ;
; IRQ           ; LINK_OUT_SEL   ; 7.271 ; 7.381 ; 7.381 ; 7.271 ;
; IRQ           ; MA_CLR_HI      ; 5.987 ; 6.835 ; 6.835 ; 5.987 ;
; IRQ           ; MA_CLR_LO      ; 5.839 ; 7.332 ; 7.332 ; 5.839 ;
; IRQ           ; MA_LOAD_HI     ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; IRQ           ; MA_LOAD_LO     ; 6.937 ; 6.937 ; 6.937 ; 6.937 ;
; IRQ           ; MD_BUS_SEL     ; 6.339 ; 6.874 ; 6.874 ; 6.339 ;
; IRQ           ; MD_IN_SEL      ; 6.836 ; 6.643 ; 6.643 ; 6.836 ;
; IRQ           ; MD_LOAD        ; 6.336 ; 7.254 ; 7.254 ; 6.336 ;
; IRQ           ; MEM_READ       ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; IRQ           ; MEM_WRITE      ; 6.207 ; 7.057 ; 7.057 ; 6.207 ;
; IRQ           ; PC_BUS_SEL     ; 7.053 ; 7.053 ; 7.053 ; 7.053 ;
; IRQ           ; PC_CLR_HI      ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; IRQ           ; PC_LOAD_HI     ; 6.645 ; 7.070 ; 7.070 ; 6.645 ;
; IRQ           ; PC_LOAD_LO     ; 6.527 ; 6.799 ; 6.799 ; 6.527 ;
; IRQ           ; clk            ;       ; 6.455 ; 6.455 ;       ;
; IRQ_ON        ; AC_LOAD        ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; IRQ_ON        ; ALU_CLEAR      ; 7.323 ; 7.137 ; 7.137 ; 7.323 ;
; IRQ_ON        ; ALU_COMP       ; 7.246 ; 7.344 ; 7.344 ; 7.246 ;
; IRQ_ON        ; ALU_FUNC_SEL_0 ; 7.109 ; 7.109 ; 7.109 ; 7.109 ;
; IRQ_ON        ; ALU_FUNC_SEL_1 ; 7.093 ; 7.093 ; 7.093 ; 7.093 ;
; IRQ_ON        ; ALU_INC        ; 6.721 ; 7.014 ; 7.014 ; 6.721 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.460 ; 6.820 ; 6.820 ; 6.460 ;
; IRQ_ON        ; ALU_OUT_SEL_1  ; 6.623 ; 6.575 ; 6.575 ; 6.623 ;
; IRQ_ON        ; ALU_OUT_SEL_2  ; 7.549 ; 7.780 ; 7.780 ; 7.549 ;
; IRQ_ON        ; ALU_ROT_1      ; 7.544 ; 7.775 ; 7.775 ; 7.544 ;
; IRQ_ON        ; ALU_ROT_2      ; 7.545 ; 7.776 ; 7.776 ; 7.545 ;
; IRQ_ON        ; HLT_indicator  ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; IRQ_ON        ; LINK_COMP      ; 7.388 ; 7.388 ; 7.388 ; 7.388 ;
; IRQ_ON        ; LINK_LOAD      ; 7.136 ; 7.136 ; 7.136 ; 7.136 ;
; IRQ_ON        ; LINK_OUT_SEL   ; 7.335 ; 7.445 ; 7.445 ; 7.335 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.051 ; 6.899 ; 6.899 ; 6.051 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.903 ; 7.396 ; 7.396 ; 5.903 ;
; IRQ_ON        ; MA_LOAD_HI     ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; IRQ_ON        ; MA_LOAD_LO     ; 7.001 ; 7.001 ; 7.001 ; 7.001 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.403 ; 6.938 ; 6.938 ; 6.403 ;
; IRQ_ON        ; MD_IN_SEL      ; 6.900 ; 6.707 ; 6.707 ; 6.900 ;
; IRQ_ON        ; MD_LOAD        ; 6.400 ; 7.318 ; 7.318 ; 6.400 ;
; IRQ_ON        ; MEM_READ       ; 6.955 ; 6.955 ; 6.955 ; 6.955 ;
; IRQ_ON        ; MEM_WRITE      ; 6.271 ; 7.121 ; 7.121 ; 6.271 ;
; IRQ_ON        ; PC_BUS_SEL     ; 7.117 ; 7.117 ; 7.117 ; 7.117 ;
; IRQ_ON        ; PC_CLR_HI      ; 6.707 ; 6.707 ; 6.707 ; 6.707 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.709 ; 7.134 ; 7.134 ; 6.709 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.591 ; 6.863 ; 6.863 ; 6.591 ;
; IRQ_ON        ; clk            ;       ; 6.519 ; 6.519 ;       ;
; IS_AUTO_INDEX ; ALU_INC        ; 6.460 ;       ;       ; 6.460 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.888 ;       ;       ; 5.888 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.868 ;       ;       ; 5.868 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.850 ;       ;       ; 5.850 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.280 ;       ;       ; 5.280 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.031 ;       ;       ; 6.031 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.757 ;       ;       ; 5.757 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.440 ;       ;       ; 5.440 ;
; MD_BUS[0]     ; AC_LOAD        ; 6.598 ; 6.598 ; 6.598 ; 6.598 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 6.881 ; 6.695 ; 6.695 ; 6.881 ;
; MD_BUS[0]     ; ALU_COMP       ; 6.804 ; 6.902 ; 6.902 ; 6.804 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; MD_BUS[0]     ; ALU_INC        ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ; 6.378 ; 6.378 ; 6.378 ; 6.378 ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 6.181 ; 6.133 ; 6.133 ; 6.181 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 7.107 ; 7.338 ; 7.338 ; 7.107 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 7.102 ; 7.333 ; 7.333 ; 7.102 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 7.103 ; 7.334 ; 7.334 ; 7.103 ;
; MD_BUS[0]     ; HLT_indicator  ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; MD_BUS[0]     ; LINK_COMP      ; 6.946 ; 6.946 ; 6.946 ; 6.946 ;
; MD_BUS[0]     ; LINK_LOAD      ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 6.893 ; 7.003 ; 7.003 ; 6.893 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; MD_BUS[0]     ; MA_CLR_LO      ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; MD_BUS[0]     ; MA_LOAD_HI     ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; MD_BUS[0]     ; MA_LOAD_LO     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; MD_BUS[0]     ; MD_BUS_SEL     ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; MD_BUS[0]     ; MD_IN_SEL      ; 6.458 ; 6.265 ; 6.265 ; 6.458 ;
; MD_BUS[0]     ; MD_LOAD        ; 6.902 ; 6.876 ; 6.876 ; 6.902 ;
; MD_BUS[0]     ; MEM_READ       ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; MD_BUS[0]     ; MEM_WRITE      ; 6.679 ; 6.679 ; 6.679 ; 6.679 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 6.265 ; 6.265 ; 6.265 ; 6.265 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 6.738 ; 6.692 ; 6.692 ; 6.738 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 6.421 ; 6.421 ; 6.421 ; 6.421 ;
; MD_BUS[0]     ; clk            ;       ; 6.077 ; 6.077 ;       ;
; MD_BUS[1]     ; AC_LOAD        ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 7.031 ; 6.845 ; 6.845 ; 7.031 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.954 ; 7.052 ; 7.052 ; 6.954 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ; 6.817 ; 6.817 ; 6.817 ; 6.817 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ; 6.801 ; 6.801 ; 6.801 ; 6.801 ;
; MD_BUS[1]     ; ALU_INC        ; 6.722 ; 6.722 ; 6.722 ; 6.722 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 6.331 ; 6.283 ; 6.283 ; 6.331 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 7.257 ; 7.488 ; 7.488 ; 7.257 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 7.252 ; 7.483 ; 7.483 ; 7.252 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 7.253 ; 7.484 ; 7.484 ; 7.253 ;
; MD_BUS[1]     ; HLT_indicator  ; 5.848 ; 5.848 ; 5.848 ; 5.848 ;
; MD_BUS[1]     ; LINK_COMP      ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 7.043 ; 7.153 ; 7.153 ; 7.043 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; MD_BUS[1]     ; MA_CLR_LO      ; 7.104 ; 7.104 ; 7.104 ; 7.104 ;
; MD_BUS[1]     ; MA_LOAD_HI     ; 6.522 ; 6.522 ; 6.522 ; 6.522 ;
; MD_BUS[1]     ; MA_LOAD_LO     ; 6.709 ; 6.709 ; 6.709 ; 6.709 ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; MD_BUS[1]     ; MD_IN_SEL      ; 6.608 ; 6.415 ; 6.415 ; 6.608 ;
; MD_BUS[1]     ; MD_LOAD        ; 7.052 ; 7.026 ; 7.026 ; 7.052 ;
; MD_BUS[1]     ; MEM_READ       ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; MD_BUS[1]     ; MEM_WRITE      ; 6.829 ; 6.829 ; 6.829 ; 6.829 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 6.825 ; 6.825 ; 6.825 ; 6.825 ;
; MD_BUS[1]     ; PC_CLR_HI      ; 6.415 ; 6.415 ; 6.415 ; 6.415 ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.888 ; 6.842 ; 6.842 ; 6.888 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; MD_BUS[1]     ; clk            ;       ; 6.227 ; 6.227 ;       ;
; MD_BUS[2]     ; AC_LOAD        ; 6.766 ; 6.766 ; 6.766 ; 6.766 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 7.049 ; 6.863 ; 6.863 ; 7.049 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.972 ; 7.070 ; 7.070 ; 6.972 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ; 6.835 ; 6.835 ; 6.835 ; 6.835 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ; 6.819 ; 6.819 ; 6.819 ; 6.819 ;
; MD_BUS[2]     ; ALU_INC        ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 6.349 ; 6.301 ; 6.301 ; 6.349 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 7.275 ; 7.506 ; 7.506 ; 7.275 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 7.270 ; 7.501 ; 7.501 ; 7.270 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 7.271 ; 7.502 ; 7.502 ; 7.271 ;
; MD_BUS[2]     ; HLT_indicator  ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; MD_BUS[2]     ; LINK_COMP      ; 7.114 ; 7.114 ; 7.114 ; 7.114 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.862 ; 6.862 ; 6.862 ; 6.862 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 7.061 ; 7.171 ; 7.171 ; 7.061 ;
; MD_BUS[2]     ; MA_CLR_HI      ; 6.625 ; 6.625 ; 6.625 ; 6.625 ;
; MD_BUS[2]     ; MA_CLR_LO      ; 7.122 ; 7.122 ; 7.122 ; 7.122 ;
; MD_BUS[2]     ; MA_LOAD_HI     ; 6.540 ; 6.540 ; 6.540 ; 6.540 ;
; MD_BUS[2]     ; MA_LOAD_LO     ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; MD_BUS[2]     ; MD_BUS_SEL     ; 6.664 ; 6.664 ; 6.664 ; 6.664 ;
; MD_BUS[2]     ; MD_IN_SEL      ; 6.626 ; 6.433 ; 6.433 ; 6.626 ;
; MD_BUS[2]     ; MD_LOAD        ; 7.070 ; 7.044 ; 7.044 ; 7.070 ;
; MD_BUS[2]     ; MEM_READ       ; 6.681 ; 6.681 ; 6.681 ; 6.681 ;
; MD_BUS[2]     ; MEM_WRITE      ; 6.847 ; 6.847 ; 6.847 ; 6.847 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 6.843 ; 6.843 ; 6.843 ; 6.843 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 6.433 ; 6.433 ; 6.433 ; 6.433 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 6.906 ; 6.860 ; 6.860 ; 6.906 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; MD_BUS[2]     ; clk            ;       ; 6.245 ; 6.245 ;       ;
; MD_BUS[3]     ; AC_LOAD        ; 6.555 ; 6.555 ; 6.555 ; 6.555 ;
; MD_BUS[3]     ; ALU_CLEAR      ; 6.838 ; 6.652 ; 6.652 ; 6.838 ;
; MD_BUS[3]     ; ALU_COMP       ; 6.761 ; 6.859 ; 6.859 ; 6.761 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_0 ; 6.624 ; 6.624 ; 6.624 ; 6.624 ;
; MD_BUS[3]     ; ALU_FUNC_SEL_1 ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; MD_BUS[3]     ; ALU_INC        ; 6.529 ; 6.529 ; 6.529 ; 6.529 ;
; MD_BUS[3]     ; ALU_OUT_SEL_0  ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.138 ; 6.090 ; 6.090 ; 6.138 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 7.064 ; 7.295 ; 7.295 ; 7.064 ;
; MD_BUS[3]     ; ALU_ROT_1      ; 7.059 ; 7.290 ; 7.290 ; 7.059 ;
; MD_BUS[3]     ; ALU_ROT_2      ; 7.060 ; 7.291 ; 7.291 ; 7.060 ;
; MD_BUS[3]     ; HLT_indicator  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; MD_BUS[3]     ; LINK_COMP      ; 6.903 ; 6.903 ; 6.903 ; 6.903 ;
; MD_BUS[3]     ; LINK_LOAD      ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; MD_BUS[3]     ; LINK_OUT_SEL   ; 6.850 ; 6.960 ; 6.960 ; 6.850 ;
; MD_BUS[3]     ; MA_CLR_HI      ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; MD_BUS[3]     ; MA_CLR_LO      ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; MD_BUS[3]     ; MA_LOAD_LO     ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; MD_BUS[3]     ; MD_BUS_SEL     ; 6.453 ; 6.453 ; 6.453 ; 6.453 ;
; MD_BUS[3]     ; MD_IN_SEL      ; 6.415 ; 6.222 ; 6.222 ; 6.415 ;
; MD_BUS[3]     ; MD_LOAD        ; 6.859 ; 6.833 ; 6.833 ; 6.859 ;
; MD_BUS[3]     ; MEM_READ       ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; MD_BUS[3]     ; MEM_WRITE      ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 6.632 ; 6.632 ; 6.632 ; 6.632 ;
; MD_BUS[3]     ; PC_CLR_HI      ; 6.222 ; 6.222 ; 6.222 ; 6.222 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 6.695 ; 6.649 ; 6.649 ; 6.695 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.378 ; 6.378 ; 6.378 ; 6.378 ;
; MD_BUS[3]     ; clk            ;       ; 6.034 ; 6.034 ;       ;
; MD_BUS[4]     ; AC_LOAD        ; 7.119 ;       ;       ; 7.119 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.099 ;       ;       ; 6.099 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.649 ;       ;       ; 6.649 ;
; MD_BUS[4]     ; MA_CLR_HI      ;       ; 6.577 ; 6.577 ;       ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.199 ;       ;       ; 6.199 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 6.008 ;       ;       ; 6.008 ;
; MD_BUS[5]     ; LINK_LOAD      ; 5.603 ;       ;       ; 5.603 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.511 ;       ;       ; 5.511 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.642 ;       ;       ; 6.642 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.609 ;       ;       ; 5.609 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.172 ;       ;       ; 6.172 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.555 ;       ;       ; 5.555 ;
; MD_BUS[7]     ; LINK_LOAD      ; 5.495 ;       ;       ; 5.495 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.238 ;       ;       ; 6.238 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 5.768 ;       ;       ; 5.768 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.433 ;       ;       ; 5.433 ;
; MD_BUS[8]     ; LINK_LOAD      ; 5.585 ;       ;       ; 5.585 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.278 ;       ;       ; 6.278 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 5.808 ;       ;       ; 5.808 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.390 ;       ;       ; 5.390 ;
; MD_BUS[9]     ; LINK_LOAD      ; 5.625 ;       ;       ; 5.625 ;
; MD_BUS[10]    ; AC_LOAD        ; 7.004 ;       ;       ; 7.004 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.534 ;       ;       ; 6.534 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.527 ;       ;       ; 6.527 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.528 ;       ;       ; 6.528 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.351 ;       ;       ; 6.351 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.591 ;       ;       ; 6.591 ;
; MD_BUS[11]    ; ALU_INC        ; 6.556 ;       ;       ; 6.556 ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 6.121 ;       ;       ; 6.121 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.611 ;       ;       ; 5.611 ;
; MD_BUS[11]    ; LINK_LOAD      ; 5.833 ;       ;       ; 5.833 ;
; NEXT_STATE    ; AC_LOAD        ; 6.552 ; 6.552 ; 6.552 ; 6.552 ;
; NEXT_STATE    ; ALU_CLEAR      ; 6.835 ; 6.649 ; 6.649 ; 6.835 ;
; NEXT_STATE    ; ALU_COMP       ; 6.758 ; 6.856 ; 6.856 ; 6.758 ;
; NEXT_STATE    ; ALU_FUNC_SEL_0 ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; NEXT_STATE    ; ALU_FUNC_SEL_1 ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; NEXT_STATE    ; ALU_INC        ; 6.526 ; 6.526 ; 6.526 ; 6.526 ;
; NEXT_STATE    ; ALU_OUT_SEL_0  ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; NEXT_STATE    ; ALU_OUT_SEL_1  ; 6.135 ; 6.087 ; 6.087 ; 6.135 ;
; NEXT_STATE    ; ALU_OUT_SEL_2  ; 7.061 ; 7.292 ; 7.292 ; 7.061 ;
; NEXT_STATE    ; ALU_ROT_1      ; 7.056 ; 7.287 ; 7.287 ; 7.056 ;
; NEXT_STATE    ; ALU_ROT_2      ; 7.057 ; 7.288 ; 7.288 ; 7.057 ;
; NEXT_STATE    ; HLT_indicator  ; 5.652 ; 5.652 ; 5.652 ; 5.652 ;
; NEXT_STATE    ; LINK_COMP      ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; NEXT_STATE    ; LINK_LOAD      ; 6.648 ; 6.648 ; 6.648 ; 6.648 ;
; NEXT_STATE    ; LINK_OUT_SEL   ; 6.847 ; 6.957 ; 6.957 ; 6.847 ;
; NEXT_STATE    ; MA_CLR_HI      ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; NEXT_STATE    ; MA_CLR_LO      ; 6.908 ; 6.908 ; 6.908 ; 6.908 ;
; NEXT_STATE    ; MA_LOAD_HI     ; 6.326 ; 6.326 ; 6.326 ; 6.326 ;
; NEXT_STATE    ; MA_LOAD_LO     ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; NEXT_STATE    ; MD_BUS_SEL     ; 6.450 ; 6.450 ; 6.450 ; 6.450 ;
; NEXT_STATE    ; MD_IN_SEL      ; 6.412 ; 6.219 ; 6.219 ; 6.412 ;
; NEXT_STATE    ; MD_LOAD        ; 6.856 ; 6.830 ; 6.830 ; 6.856 ;
; NEXT_STATE    ; MEM_READ       ; 6.467 ; 6.467 ; 6.467 ; 6.467 ;
; NEXT_STATE    ; MEM_WRITE      ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; NEXT_STATE    ; PC_BUS_SEL     ; 6.629 ; 6.629 ; 6.629 ; 6.629 ;
; NEXT_STATE    ; PC_CLR_HI      ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; NEXT_STATE    ; PC_LOAD_HI     ; 6.692 ; 6.646 ; 6.646 ; 6.692 ;
; NEXT_STATE    ; PC_LOAD_LO     ; 6.375 ; 6.375 ; 6.375 ; 6.375 ;
; NEXT_STATE    ; clk            ;       ; 6.031 ; 6.031 ;       ;
; clk_in        ; AC_LOAD        ; 5.944 ; 5.944 ; 5.944 ; 5.944 ;
; clk_in        ; ALU_CLEAR      ; 5.892 ; 5.892 ; 5.892 ; 5.892 ;
; clk_in        ; ALU_COMP       ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; clk_in        ; ALU_FUNC_SEL_0 ; 6.013 ; 6.013 ; 6.013 ; 6.013 ;
; clk_in        ; ALU_FUNC_SEL_1 ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; clk_in        ; ALU_INC        ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; clk_in        ; ALU_OUT_SEL_0  ; 5.964 ; 5.964 ; 5.964 ; 5.964 ;
; clk_in        ; ALU_OUT_SEL_1  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; clk_in        ; ALU_OUT_SEL_2  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; clk_in        ; ALU_ROT_1      ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; clk_in        ; ALU_ROT_2      ; 6.597 ; 6.597 ; 6.597 ; 6.597 ;
; clk_in        ; HLT_indicator  ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; clk_in        ; LINK_COMP      ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; clk_in        ; LINK_LOAD      ; 6.040 ; 6.040 ; 6.040 ; 6.040 ;
; clk_in        ; LINK_OUT_SEL   ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; clk_in        ; MA_CLR_HI      ; 6.171 ; 6.171 ; 6.171 ; 6.171 ;
; clk_in        ; MA_CLR_LO      ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; clk_in        ; MA_LOAD_HI     ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; clk_in        ; MA_LOAD_LO     ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; clk_in        ; MD_BUS_SEL     ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; clk_in        ; MD_IN_SEL      ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; clk_in        ; MD_LOAD        ; 6.229 ; 6.229 ; 6.229 ; 6.229 ;
; clk_in        ; MEM_READ       ; 6.100 ; 6.100 ; 6.100 ; 6.100 ;
; clk_in        ; MEM_WRITE      ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; clk_in        ; PC_BUS_SEL     ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; clk_in        ; PC_CLR_HI      ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; clk_in        ; PC_LOAD_HI     ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; clk_in        ; PC_LOAD_LO     ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; clk_in        ; clk            ; 5.436 ; 6.081 ; 6.081 ; 5.436 ;
; not_reset     ; AC_LOAD        ; 6.396 ; 6.396 ; 6.396 ; 6.396 ;
; not_reset     ; ALU_CLEAR      ; 6.292 ; 6.493 ; 6.493 ; 6.292 ;
; not_reset     ; ALU_COMP       ; 6.602 ; 6.700 ; 6.700 ; 6.602 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; not_reset     ; ALU_INC        ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; not_reset     ; ALU_OUT_SEL_0  ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; not_reset     ; ALU_OUT_SEL_1  ; 5.979 ; 5.931 ; 5.931 ; 5.979 ;
; not_reset     ; ALU_OUT_SEL_2  ; 6.842 ; 7.136 ; 7.136 ; 6.842 ;
; not_reset     ; ALU_ROT_1      ; 6.900 ; 7.131 ; 7.131 ; 6.900 ;
; not_reset     ; ALU_ROT_2      ; 6.901 ; 7.132 ; 7.132 ; 6.901 ;
; not_reset     ; HLT_indicator  ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; not_reset     ; LINK_COMP      ; 6.744 ; 6.744 ; 6.744 ; 6.744 ;
; not_reset     ; LINK_LOAD      ; 6.492 ; 6.492 ; 6.492 ; 6.492 ;
; not_reset     ; LINK_OUT_SEL   ; 6.691 ; 6.801 ; 6.801 ; 6.691 ;
; not_reset     ; MA_CLR_HI      ; 6.255 ; 6.255 ; 6.255 ; 6.255 ;
; not_reset     ; MA_CLR_LO      ; 6.752 ; 6.752 ; 6.752 ; 6.752 ;
; not_reset     ; MA_LOAD_HI     ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; not_reset     ; MA_LOAD_LO     ; 6.357 ; 6.357 ; 6.357 ; 6.357 ;
; not_reset     ; MD_BUS_SEL     ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; not_reset     ; MD_IN_SEL      ; 6.256 ; 6.063 ; 6.063 ; 6.256 ;
; not_reset     ; MD_LOAD        ; 6.700 ; 6.674 ; 6.674 ; 6.700 ;
; not_reset     ; MEM_READ       ; 6.311 ; 6.311 ; 6.311 ; 6.311 ;
; not_reset     ; MEM_WRITE      ; 6.477 ; 6.477 ; 6.477 ; 6.477 ;
; not_reset     ; PC_BUS_SEL     ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; not_reset     ; PC_CLR_HI      ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; not_reset     ; PC_LOAD_HI     ; 6.536 ; 6.490 ; 6.490 ; 6.536 ;
; not_reset     ; PC_LOAD_LO     ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; not_reset     ; clk            ;       ; 5.875 ; 5.875 ;       ;
+---------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 2064     ; 2064     ; 2064     ; 2064     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 2064     ; 2064     ; 2064     ; 2064     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 584      ; 584      ; 584      ; 584      ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 584      ; 584      ; 584      ; 584      ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 515   ; 515  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 565   ; 565  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 18 17:13:21 2017
Info: Command: quartus_sta control_subsystem -c control_subsystem
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'control_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_0|nand_1|output~1|datac"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "clock_generator_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_1|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 187 nodes
    Warning (332126): Node "clock_generator_0|or_1|output~0|datac"
    Warning (332126): Node "clock_generator_0|or_1|output~0|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE_out|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE_out|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|PC_LOAD_HI~2|dataa"
    Warning (332126): Node "control_matrix|PC_LOAD_HI~2|combout"
    Warning (332126): Node "control_matrix|END_STATE~2|dataa"
    Warning (332126): Node "control_matrix|END_STATE~2|combout"
    Warning (332126): Node "control_matrix|END_STATE~3|datac"
    Warning (332126): Node "control_matrix|END_STATE~3|combout"
    Warning (332126): Node "control_matrix|END_STATE_out|dataa"
    Warning (332126): Node "control_matrix|END_STATE_out|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|PC_LOAD_HI~2|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|combout"
    Warning (332126): Node "control_matrix|END_STATE~1|datab"
    Warning (332126): Node "control_matrix|END_STATE~1|combout"
    Warning (332126): Node "control_matrix|END_STATE~3|dataa"
    Warning (332126): Node "control_matrix|NEXT_STATE~3|datab"
    Warning (332126): Node "control_matrix|NEXT_STATE~3|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~2|datac"
    Warning (332126): Node "control_matrix|NEXT_STATE~2|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|dataa"
    Warning (332126): Node "control_matrix|END_STATE~3|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~2|datac"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~2|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~4|datac"
    Warning (332126): Node "control_matrix|END_STATE~2|datac"
    Warning (332126): Node "control_matrix|NEXT_STATE~3|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~6|dataa"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~6|combout"
    Warning (332126): Node "control_matrix|END_STATE~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~6|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|NEXT_STATE~3|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_matrix|ALU_OUT_SEL_2~6|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_matrix|PC_LOAD_HI~2|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|dataa"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "clock_generator_0|or_1|output~0|dataa"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "clock_generator_0|or_1|output~0|datab"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_matrix|NEXT_STATE~5|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~2|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "clock_generator_0|and_1|output~1|dataa"
    Warning (332126): Node "clock_generator_0|and_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datac"
Critical Warning (332081): Design contains combinational loop of 187 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_matrix|END_STATE_out|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_matrix|NEXT_STATE_out|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.968
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.968       -42.472 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -1.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.799        -5.100 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -11.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.865       -23.374 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -5.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.671        -7.071 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -5.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.288      -238.321 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datad  to: combout
    Info (332098): From: clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_matrix|END_STATE_out|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: control_matrix|NEXT_STATE_out|datad  to: state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.892
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.892       -12.717 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -0.656
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.656        -1.807 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -3.895
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.895        -7.660 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -1.859
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.859        -2.303 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -1.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.402       -46.878 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 231 warnings
    Info: Peak virtual memory: 603 megabytes
    Info: Processing ended: Wed Jan 18 17:13:22 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


