0.6
2018.2
Jun 14 2018
20:41:02
D:/micro_projects/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/micro_projects/project_4/project_4.srcs/sim_1/new/Project_tb.v,1715009135,verilog,,,,Project_tb,,,,,,,,
D:/micro_projects/project_4/project_4.srcs/sim_1/new/memory_tb.v,1714915432,verilog,,,,memory_test,,,,,,,,
D:/micro_projects/project_4/project_4.srcs/sources_1/new/micro_computer.v,1714929310,verilog,,D:/micro_projects/project_4/project_4.srcs/sim_1/new/memory_tb.v,,memory,,,,,,,,
D:/micro_projects/project_4/project_4.srcs/sources_1/new/project.v,1715038634,verilog,,D:/micro_projects/project_4/project_4.srcs/sim_1/new/Project_tb.v,,project,,,,,,,,
