TimeQuest Timing Analyzer report for soc
Thu Jan 28 21:25:48 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; soc                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17I7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+
; CLOCK_27[0]                                     ; Base      ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                   ; { CLOCK_27[0] }                                     ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.747 ; 25.16 MHz ; 0.000 ; 19.873 ; 50.00      ; 44        ; 41          ;       ;        ;           ;            ; false    ; CLOCK_27[0] ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 93.04 MHz ; 93.04 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.500 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.411 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_27[0]                                     ; 18.326 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.588 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.500 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.722      ;
; 14.524 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.696      ;
; 14.591 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.631      ;
; 14.602 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.620      ;
; 14.626 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.594      ;
; 14.637 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.585      ;
; 14.650 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.572      ;
; 14.653 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.578      ;
; 14.661 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.559      ;
; 14.693 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.529      ;
; 14.699 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.523      ;
; 14.702 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.529      ;
; 14.716 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.506      ;
; 14.724 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.498      ;
; 14.728 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.494      ;
; 14.733 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.501      ;
; 14.740 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.480      ;
; 14.742 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.470      ;
; 14.745 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.476      ;
; 14.750 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.472      ;
; 14.753 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.478      ;
; 14.759 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.471      ;
; 14.777 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.435      ;
; 14.791 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.440      ;
; 14.798 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.424      ;
; 14.807 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.415      ;
; 14.822 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.398      ;
; 14.824 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.398      ;
; 14.827 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.395      ;
; 14.833 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.401      ;
; 14.836 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.386      ;
; 14.836 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.398      ;
; 14.839 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.392      ;
; 14.842 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.370      ;
; 14.845 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.367      ;
; 14.845 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.376      ;
; 14.848 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.386      ;
; 14.848 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.374      ;
; 14.848 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.373      ;
; 14.849 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.373      ;
; 14.853 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.378      ;
; 14.855 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.375      ;
; 14.855 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.367      ;
; 14.858 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.373      ;
; 14.859 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.371      ;
; 14.862 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.368      ;
; 14.870 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.360      ;
; 14.872 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.349      ;
; 14.872 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.348      ;
; 14.873 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.317      ; 5.356      ;
; 14.877 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.335      ;
; 14.880 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.332      ;
; 14.889 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.333      ;
; 14.891 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.340      ;
; 14.892 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.339      ;
; 14.894 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.337      ;
; 14.919 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.303      ;
; 14.929 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.293      ;
; 14.936 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.286      ;
; 14.938 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.296      ;
; 14.939 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.283      ;
; 14.943 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.277      ;
; 14.945 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.277      ;
; 14.947 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.265      ;
; 14.950 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.271      ;
; 14.950 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.284      ;
; 14.951 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.271      ;
; 14.955 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.276      ;
; 14.955 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.275      ;
; 14.962 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.250      ;
; 14.964 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.266      ;
; 14.964 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.258      ;
; 14.967 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.317      ; 5.262      ;
; 14.973 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.302      ; 5.241      ;
; 14.973 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.261      ;
; 14.974 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.247      ;
; 14.982 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.240      ;
; 14.982 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.230      ;
; 14.982 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.230      ;
; 14.985 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.322      ; 5.249      ;
; 14.985 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.236      ;
; 14.986 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.236      ;
; 14.988 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.234      ;
; 14.988 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.234      ;
; 14.990 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.241      ;
; 14.991 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.240      ;
; 14.994 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.237      ;
; 14.994 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.228      ;
; 14.996 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.235      ;
; 14.996 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.302      ; 5.218      ;
; 14.997 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.225      ;
; 14.998 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.300      ; 5.214      ;
; 14.999 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.231      ;
; 15.000 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.319      ; 5.231      ;
; 15.006 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.214      ;
; 15.007 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.318      ; 5.223      ;
; 15.008 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.308      ; 5.212      ;
; 15.009 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.309      ; 5.212      ;
; 15.010 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.317      ; 5.219      ;
; 15.010 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.310      ; 5.212      ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.411 ; vga:vga|video_counter[5]                                                                    ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; vga:vga|video_counter[8]                                                                    ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; vga:vga|video_counter[10]                                                                   ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; vga:vga|video_counter[11]                                                                   ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[0]                                                                    ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[1]                                                                    ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[3]                                                                    ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|video_counter[4]                                                                    ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|hs                                                                                  ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; vga:vga|vs                                                                                  ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.414 ; copy_in_progress                                                                            ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.417 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.453 ; reset                                                                                       ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.708      ;
; 0.459 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[29]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.716      ;
; 0.562 ; vga:vga|vmem_rtl_0_bypass[30]                                                               ; vga:vga|pixel[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.563 ; vga:vga|vmem_rtl_0_bypass[35]                                                               ; vga:vga|pixel[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.563 ; vga:vga|vmem_rtl_0_bypass[33]                                                               ; vga:vga|pixel[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.564 ; vga:vga|vmem_rtl_0_bypass[36]                                                               ; vga:vga|pixel[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.821      ;
; 0.566 ; vga:vga|vmem_rtl_0_bypass[34]                                                               ; vga:vga|pixel[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.606 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.863      ;
; 0.643 ; vga:vga|h_cnt[6]                                                                            ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.899      ;
; 0.649 ; vga:vga|vmem_rtl_0_bypass[31]                                                               ; vga:vga|pixel[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.906      ;
; 0.649 ; vga:vga|vmem_rtl_0_bypass[32]                                                               ; vga:vga|pixel[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.906      ;
; 0.653 ; vga:vga|vmem_rtl_0_bypass[29]                                                               ; vga:vga|pixel[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.910      ;
; 0.658 ; vga:vga|h_cnt[3]                                                                            ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.915      ;
; 0.660 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.309      ;
; 0.663 ; vga:vga|v_cnt[2]                                                                            ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.920      ;
; 0.664 ; vga:vga|h_cnt[2]                                                                            ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.666 ; addr[3]                                                                                     ; addr[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.922      ;
; 0.668 ; vga:vga|v_cnt[5]                                                                            ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; vga:vga|v_cnt[9]                                                                            ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; addr[13]                                                                                    ; addr[13]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.924      ;
; 0.671 ; vga:vga|h_cnt[6]                                                                            ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; addr[2]                                                                                     ; addr[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; addr[12]                                                                                    ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; addr[11]                                                                                    ; addr[11]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.929      ;
; 0.674 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.323      ;
; 0.674 ; addr[9]                                                                                     ; addr[9]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.675 ; vga:vga|h_cnt[4]                                                                            ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.932      ;
; 0.677 ; vga:vga|video_counter[10]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.327      ;
; 0.677 ; addr[4]                                                                                     ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr[5]                                                                                     ; addr[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr[7]                                                                                     ; addr[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.678 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[30]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.935      ;
; 0.679 ; addr[10]                                                                                    ; addr[10]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.935      ;
; 0.680 ; addr[6]                                                                                     ; addr[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.936      ;
; 0.680 ; addr[8]                                                                                     ; addr[8]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.936      ;
; 0.683 ; vga:vga|v_cnt[4]                                                                            ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.940      ;
; 0.684 ; vga:vga|h_cnt[7]                                                                            ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.941      ;
; 0.685 ; addr[0]                                                                                     ; addr[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.941      ;
; 0.687 ; vga:vga|h_cnt[1]                                                                            ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.944      ;
; 0.688 ; addr[1]                                                                                     ; addr[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.944      ;
; 0.692 ; vga:vga|h_cnt[0]                                                                            ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.949      ;
; 0.740 ; vga:vga|video_counter[4]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.377      ;
; 0.741 ; vga:vga|video_counter[12]                                                                   ; vga:vga|vmem_rtl_0_bypass[26]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.998      ;
; 0.753 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.010      ;
; 0.754 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.011      ;
; 0.759 ; vga:vga|video_counter[8]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.409      ;
; 0.774 ; vga:vga|video_counter[0]                                                                    ; vga:vga|vmem_rtl_0_bypass[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.031      ;
; 0.827 ; vga:vga|video_counter[13]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|address_reg_b[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.084      ;
; 0.829 ; vga:vga|v_cnt[3]                                                                            ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.086      ;
; 0.837 ; vga:vga|video_counter[9]                                                                    ; vga:vga|vmem_rtl_0_bypass[20]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.094      ;
; 0.880 ; vga:vga|video_counter[2]                                                                    ; vga:vga|vmem_rtl_0_bypass[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.894 ; vga:vga|h_cnt[5]                                                                            ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.150      ;
; 0.906 ; addr[12]                                                                                    ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.161      ;
; 0.915 ; reset                                                                                       ; addr[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[8]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[9]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[10]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[11]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[13]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.915 ; reset                                                                                       ; addr[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.171      ;
; 0.930 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.567      ;
; 0.934 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.186      ;
; 0.935 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_datain_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.590      ;
; 0.938 ; vga:vga|video_counter[0]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.575      ;
; 0.941 ; vga:vga|h_cnt[9]                                                                            ; vga:vga|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.198      ;
; 0.956 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.593      ;
; 0.957 ; vga:vga|video_counter[3]                                                                    ; vga:vga|vmem_rtl_0_bypass[8]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.214      ;
; 0.958 ; vga:vga|h_cnt[7]                                                                            ; vga:vga|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.215      ;
; 0.962 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.599      ;
; 0.972 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.229      ;
; 0.973 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[34]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.973 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[35]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.973 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.976 ; vga:vga|h_cnt[3]                                                                            ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.981 ; vga:vga|video_counter[5]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.636      ;
; 0.984 ; vga:vga|video_counter[8]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.639      ;
; 0.984 ; addr[3]                                                                                     ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.240      ;
; 0.985 ; vga:vga|h_cnt[5]                                                                            ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 0.989 ; vga:vga|video_counter[10]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.625      ;
; 0.989 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 18.326 ; 18.326       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.326 ; 18.326       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.337 ; 18.337       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.369 ; 18.369       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.667 ; 18.667       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.700 ; 18.700       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.710 ; 18.710       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.710 ; 18.710       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0]                 ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                                            ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                                            ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                                            ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                                            ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                                            ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[29]                                                                               ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[30]                                                                               ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[34]                                                                               ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[35]                                                                               ;
; 19.588 ; 19.808       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[36]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[0]                                                                                ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[10]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[11]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[12]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[13]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[14]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[15]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[17]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[18]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[19]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[21]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[22]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[23]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[24]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[25]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[27]                                                                               ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[3]                                                                                ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[5]                                                                                ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[7]                                                                                ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[9]                                                                                ;
; 19.590 ; 19.810       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                                            ;
; 19.590 ; 19.810       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                                            ;
; 19.590 ; 19.810       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                                            ;
; 19.590 ; 19.810       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[31]                                                                               ;
; 19.590 ; 19.810       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[32]                                                                               ;
; 19.590 ; 19.810       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[33]                                                                               ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|address_reg_b[0]                               ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                                  ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                                            ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                                   ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                                   ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                                   ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                                   ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                                    ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[16]                                                                               ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[1]                                                                                ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[20]                                                                               ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[26]                                                                               ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[28]                                                                               ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[2]                                                                                ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[4]                                                                                ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[6]                                                                                ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[8]                                                                                ;
; 19.592 ; 19.812       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                                  ;
; 19.619 ; 19.854       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~portb_address_reg0               ;
; 19.619 ; 19.854       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0               ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~portb_address_reg0               ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0               ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg                     ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0               ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg                     ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~portb_address_reg0                ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~portb_address_reg0                ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~portb_address_reg0                ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~portb_address_reg0                ;
; 19.621 ; 19.856       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.621 ; 19.856       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.621 ; 19.856       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.621 ; 19.856       ; 0.235          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~portb_address_reg0                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 7.748 ; 7.563 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 7.748 ; 7.563 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 7.160 ; 7.059 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 7.086 ; 6.943 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 7.583 ; 7.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 7.583 ; 7.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 7.434 ; 7.225 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 6.701 ; 6.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 6.866 ; 6.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 5.261 ; 5.181 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 7.588 ; 7.409 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 7.082 ; 6.960 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 6.712 ; 6.590 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 7.588 ; 7.409 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 6.833 ; 6.726 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 5.025 ; 4.922 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 4.530 ; 4.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 5.664 ; 5.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 4.530 ; 4.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 4.991 ; 4.932 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 5.093 ; 4.961 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 5.662 ; 5.603 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 5.499 ; 5.404 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 5.093 ; 4.961 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 5.257 ; 5.159 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 4.643 ; 4.562 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 4.384 ; 4.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 4.784 ; 4.743 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 4.384 ; 4.345 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 5.139 ; 5.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 4.413 ; 4.405 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 4.417 ; 4.314 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 101.67 MHz ; 101.67 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.956 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_27[0]                                     ; 18.311 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.587 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.956 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 5.232      ;
; 14.982 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 5.205      ;
; 15.038 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.151      ;
; 15.043 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 5.145      ;
; 15.069 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 5.118      ;
; 15.080 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 5.108      ;
; 15.099 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 5.096      ;
; 15.105 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.084      ;
; 15.106 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 5.081      ;
; 15.125 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.064      ;
; 15.142 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 5.046      ;
; 15.156 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.033      ;
; 15.162 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.274      ; 5.016      ;
; 15.162 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.027      ;
; 15.163 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 5.037      ;
; 15.168 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 5.019      ;
; 15.178 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 5.017      ;
; 15.178 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.011      ;
; 15.182 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 5.013      ;
; 15.186 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 5.009      ;
; 15.188 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 5.001      ;
; 15.192 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.997      ;
; 15.194 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.275      ; 4.985      ;
; 15.206 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.989      ;
; 15.221 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 4.967      ;
; 15.224 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.965      ;
; 15.236 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 4.952      ;
; 15.239 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.950      ;
; 15.245 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.274      ; 4.933      ;
; 15.246 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.954      ;
; 15.247 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 4.940      ;
; 15.249 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.940      ;
; 15.254 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.941      ;
; 15.255 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.274      ; 4.923      ;
; 15.256 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.944      ;
; 15.261 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.934      ;
; 15.261 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.928      ;
; 15.262 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 4.925      ;
; 15.271 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.924      ;
; 15.271 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.918      ;
; 15.276 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.919      ;
; 15.277 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.275      ; 4.902      ;
; 15.281 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.919      ;
; 15.282 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.907      ;
; 15.282 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.907      ;
; 15.284 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.911      ;
; 15.287 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.275      ; 4.892      ;
; 15.289 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.906      ;
; 15.299 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.896      ;
; 15.301 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.894      ;
; 15.303 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.886      ;
; 15.306 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.290      ; 4.888      ;
; 15.308 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.881      ;
; 15.310 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.885      ;
; 15.311 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.290      ; 4.883      ;
; 15.316 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.873      ;
; 15.318 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.871      ;
; 15.323 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.872      ;
; 15.327 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 4.861      ;
; 15.333 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.856      ;
; 15.337 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.858      ;
; 15.339 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.274      ; 4.839      ;
; 15.340 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.860      ;
; 15.352 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 4.836      ;
; 15.353 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 4.834      ;
; 15.355 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.840      ;
; 15.355 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.834      ;
; 15.355 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.834      ;
; 15.367 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.822      ;
; 15.368 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.832      ;
; 15.369 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.820      ;
; 15.371 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.824      ;
; 15.371 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.275      ; 4.808      ;
; 15.373 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.274      ; 4.805      ;
; 15.374 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.826      ;
; 15.378 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.283      ; 4.809      ;
; 15.381 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.808      ;
; 15.383 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.812      ;
; 15.389 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.806      ;
; 15.389 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.800      ;
; 15.392 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.803      ;
; 15.395 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.794      ;
; 15.398 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.791      ;
; 15.403 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.276      ; 4.777      ;
; 15.405 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.275      ; 4.774      ;
; 15.405 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.296      ; 4.795      ;
; 15.406 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.783      ;
; 15.408 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.787      ;
; 15.409 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.780      ;
; 15.410 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.785      ;
; 15.411 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.276      ; 4.769      ;
; 15.414 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.276      ; 4.766      ;
; 15.416 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.276      ; 4.764      ;
; 15.417 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.778      ;
; 15.421 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.284      ; 4.767      ;
; 15.425 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.770      ;
; 15.430 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.290      ; 4.764      ;
; 15.431 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.291      ; 4.764      ;
; 15.432 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.757      ;
; 15.434 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.285      ; 4.755      ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.362 ; vga:vga|video_counter[0]                                                                    ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[1]                                                                    ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[3]                                                                    ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[4]                                                                    ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[5]                                                                    ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[8]                                                                    ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[10]                                                                   ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|video_counter[11]                                                                   ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|hs                                                                                  ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; vga:vga|vs                                                                                  ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.364 ; copy_in_progress                                                                            ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.373 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.608      ;
; 0.410 ; reset                                                                                       ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.643      ;
; 0.416 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[29]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.650      ;
; 0.516 ; vga:vga|vmem_rtl_0_bypass[30]                                                               ; vga:vga|pixel[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.750      ;
; 0.517 ; vga:vga|vmem_rtl_0_bypass[35]                                                               ; vga:vga|pixel[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.751      ;
; 0.517 ; vga:vga|vmem_rtl_0_bypass[36]                                                               ; vga:vga|pixel[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.751      ;
; 0.517 ; vga:vga|vmem_rtl_0_bypass[33]                                                               ; vga:vga|pixel[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.751      ;
; 0.520 ; vga:vga|vmem_rtl_0_bypass[34]                                                               ; vga:vga|pixel[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.754      ;
; 0.551 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.786      ;
; 0.593 ; vga:vga|vmem_rtl_0_bypass[31]                                                               ; vga:vga|pixel[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.827      ;
; 0.593 ; vga:vga|vmem_rtl_0_bypass[32]                                                               ; vga:vga|pixel[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; vga:vga|h_cnt[6]                                                                            ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.830      ;
; 0.597 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.179      ;
; 0.598 ; vga:vga|vmem_rtl_0_bypass[29]                                                               ; vga:vga|pixel[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.832      ;
; 0.602 ; vga:vga|h_cnt[3]                                                                            ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.837      ;
; 0.605 ; vga:vga|h_cnt[2]                                                                            ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.840      ;
; 0.605 ; vga:vga|v_cnt[2]                                                                            ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.840      ;
; 0.609 ; addr[3]                                                                                     ; addr[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.842      ;
; 0.610 ; vga:vga|v_cnt[9]                                                                            ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.845      ;
; 0.610 ; addr[13]                                                                                    ; addr[13]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.611 ; vga:vga|v_cnt[5]                                                                            ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.846      ;
; 0.612 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.847      ;
; 0.613 ; vga:vga|h_cnt[6]                                                                            ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.848      ;
; 0.614 ; addr[2]                                                                                     ; addr[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.847      ;
; 0.614 ; addr[12]                                                                                    ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.847      ;
; 0.615 ; vga:vga|h_cnt[4]                                                                            ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.850      ;
; 0.616 ; addr[9]                                                                                     ; addr[9]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.849      ;
; 0.616 ; addr[11]                                                                                    ; addr[11]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.849      ;
; 0.617 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.199      ;
; 0.619 ; addr[4]                                                                                     ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.852      ;
; 0.620 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[30]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.854      ;
; 0.620 ; vga:vga|video_counter[10]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.203      ;
; 0.620 ; addr[5]                                                                                     ; addr[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.853      ;
; 0.620 ; addr[7]                                                                                     ; addr[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.853      ;
; 0.621 ; addr[10]                                                                                    ; addr[10]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.854      ;
; 0.622 ; vga:vga|v_cnt[4]                                                                            ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.857      ;
; 0.622 ; addr[6]                                                                                     ; addr[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.855      ;
; 0.622 ; addr[8]                                                                                     ; addr[8]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.855      ;
; 0.625 ; vga:vga|h_cnt[1]                                                                            ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.860      ;
; 0.625 ; vga:vga|h_cnt[7]                                                                            ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.860      ;
; 0.628 ; addr[1]                                                                                     ; addr[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.861      ;
; 0.629 ; addr[0]                                                                                     ; addr[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.862      ;
; 0.633 ; vga:vga|h_cnt[0]                                                                            ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.868      ;
; 0.675 ; vga:vga|video_counter[4]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.245      ;
; 0.685 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.920      ;
; 0.685 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.920      ;
; 0.688 ; vga:vga|video_counter[0]                                                                    ; vga:vga|vmem_rtl_0_bypass[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.923      ;
; 0.691 ; vga:vga|video_counter[8]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.274      ;
; 0.691 ; vga:vga|video_counter[12]                                                                   ; vga:vga|vmem_rtl_0_bypass[26]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.926      ;
; 0.768 ; vga:vga|video_counter[13]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|address_reg_b[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.003      ;
; 0.769 ; vga:vga|v_cnt[3]                                                                            ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.004      ;
; 0.775 ; vga:vga|video_counter[9]                                                                    ; vga:vga|vmem_rtl_0_bypass[20]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.009      ;
; 0.815 ; vga:vga|video_counter[2]                                                                    ; vga:vga|vmem_rtl_0_bypass[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.050      ;
; 0.830 ; vga:vga|h_cnt[5]                                                                            ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.833 ; addr[12]                                                                                    ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.840 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.410      ;
; 0.849 ; vga:vga|video_counter[0]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.419      ;
; 0.855 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.085      ;
; 0.864 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.434      ;
; 0.865 ; vga:vga|h_cnt[9]                                                                            ; vga:vga|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.100      ;
; 0.865 ; reset                                                                                       ; addr[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[8]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[9]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[10]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[11]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[13]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.865 ; reset                                                                                       ; addr[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.098      ;
; 0.869 ; vga:vga|video_counter[3]                                                                    ; vga:vga|vmem_rtl_0_bypass[8]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.104      ;
; 0.874 ; vga:vga|h_cnt[7]                                                                            ; vga:vga|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.109      ;
; 0.874 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.444      ;
; 0.888 ; vga:vga|h_cnt[3]                                                                            ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.123      ;
; 0.888 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.123      ;
; 0.889 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.124      ;
; 0.893 ; vga:vga|h_cnt[2]                                                                            ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.128      ;
; 0.893 ; vga:vga|v_cnt[2]                                                                            ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.128      ;
; 0.894 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_datain_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.481      ;
; 0.895 ; addr[3]                                                                                     ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.128      ;
; 0.896 ; vga:vga|video_counter[8]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.483      ;
; 0.897 ; vga:vga|video_counter[5]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.484      ;
; 0.898 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.133      ;
; 0.898 ; vga:vga|h_cnt[5]                                                                            ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.133      ;
; 0.899 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.475      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 18.311 ; 18.311       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.311 ; 18.311       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.347 ; 18.347       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.375 ; 18.375       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.661 ; 18.661       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.690 ; 18.690       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 18.723 ; 18.723       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.723 ; 18.723       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0]                 ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[0]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[1]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[2]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[3]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[4]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[5]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[6]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|pixel[7]                                                                                            ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[1]                                                                                    ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[2]                                                                                    ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[4]                                                                                    ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[7]                                                                                    ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[9]                                                                                    ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[0]                                                                                ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[10]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[11]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[12]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[13]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[14]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[15]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[17]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[18]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[19]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[21]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[22]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[23]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[24]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[25]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[27]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[29]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[30]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[31]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[32]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[33]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[34]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[35]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[36]                                                                               ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[3]                                                                                ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[5]                                                                                ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[7]                                                                                ;
; 19.587 ; 19.805       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[9]                                                                                ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|address_reg_b[0]                               ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[0]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[1]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[2]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[3]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[4]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[5]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[6]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[7]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[8]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|h_cnt[9]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|hs                                                                                                  ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[0]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[1]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[2]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[3]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[4]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[5]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[6]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[7]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[8]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|v_cnt[9]                                                                                            ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[0]                                                                                    ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[10]                                                                                   ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[11]                                                                                   ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[12]                                                                                   ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[13]                                                                                   ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[3]                                                                                    ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[5]                                                                                    ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[6]                                                                                    ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|video_counter[8]                                                                                    ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[16]                                                                               ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[1]                                                                                ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[20]                                                                               ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[26]                                                                               ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[28]                                                                               ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[2]                                                                                ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[4]                                                                                ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[6]                                                                                ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vmem_rtl_0_bypass[8]                                                                                ;
; 19.588 ; 19.806       ; 0.218          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|vs                                                                                                  ;
; 19.622 ; 19.855       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~portb_address_reg0               ;
; 19.622 ; 19.855       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~portb_address_reg0               ;
; 19.622 ; 19.855       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~portb_address_reg0                ;
; 19.622 ; 19.855       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~portb_address_reg0               ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~portb_address_reg0               ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0               ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~portb_address_reg0                ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~portb_address_reg0                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 7.150 ; 6.942 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 7.150 ; 6.942 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 6.593 ; 6.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 6.605 ; 6.298 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 6.990 ; 6.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 6.990 ; 6.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 6.872 ; 6.616 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 6.175 ; 5.870 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 6.380 ; 6.122 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 4.886 ; 4.719 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 7.070 ; 6.839 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 6.487 ; 6.427 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 6.250 ; 6.091 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 7.070 ; 6.839 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 6.363 ; 6.107 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 4.653 ; 4.503 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 4.201 ; 4.082 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 5.282 ; 5.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 4.201 ; 4.082 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 4.626 ; 4.492 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 4.675 ; 4.452 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 5.272 ; 5.091 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 5.131 ; 4.913 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 4.675 ; 4.452 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 4.868 ; 4.705 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 4.315 ; 4.151 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 4.054 ; 3.963 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 4.426 ; 4.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 4.054 ; 3.963 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 4.764 ; 4.614 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 4.082 ; 4.024 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 4.092 ; 3.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 16.987 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_27[0]                                     ; 17.935 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.623 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.987 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 3.011      ;
; 16.998 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.999      ;
; 17.034 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.963      ;
; 17.037 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.961      ;
; 17.048 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.949      ;
; 17.057 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.941      ;
; 17.068 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.929      ;
; 17.084 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.913      ;
; 17.103 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.895      ;
; 17.104 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.893      ;
; 17.114 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.883      ;
; 17.139 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.859      ;
; 17.150 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.847      ;
; 17.150 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.847      ;
; 17.157 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.847      ;
; 17.161 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.842      ;
; 17.162 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.836      ;
; 17.168 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.835      ;
; 17.173 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.824      ;
; 17.179 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.825      ;
; 17.184 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.820      ;
; 17.186 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.811      ;
; 17.186 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.811      ;
; 17.201 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.797      ;
; 17.207 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.797      ;
; 17.209 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.788      ;
; 17.211 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.792      ;
; 17.212 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.786      ;
; 17.212 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.785      ;
; 17.213 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.784      ;
; 17.217 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.787      ;
; 17.218 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.785      ;
; 17.225 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.767      ;
; 17.227 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.777      ;
; 17.229 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.763      ;
; 17.229 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.775      ;
; 17.230 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.767      ;
; 17.231 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.772      ;
; 17.234 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.770      ;
; 17.234 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.108      ; 2.757      ;
; 17.234 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.764      ;
; 17.236 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.761      ;
; 17.238 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.765      ;
; 17.238 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.759      ;
; 17.241 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.763      ;
; 17.245 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.752      ;
; 17.247 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.757      ;
; 17.248 ; addr[7]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.749      ;
; 17.249 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.755      ;
; 17.254 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.750      ;
; 17.255 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.108      ; 2.736      ;
; 17.256 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.741      ;
; 17.259 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.738      ;
; 17.260 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.743      ;
; 17.260 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.737      ;
; 17.262 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.736      ;
; 17.263 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.734      ;
; 17.273 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.731      ;
; 17.275 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.717      ;
; 17.277 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.726      ;
; 17.279 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.713      ;
; 17.281 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.723      ;
; 17.281 ; addr[6]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.716      ;
; 17.282 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.716      ;
; 17.283 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.714      ;
; 17.284 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.719      ;
; 17.284 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.108      ; 2.707      ;
; 17.287 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.717      ;
; 17.288 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.709      ;
; 17.291 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.713      ;
; 17.295 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.709      ;
; 17.295 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.697      ;
; 17.299 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.693      ;
; 17.300 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.704      ;
; 17.300 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.697      ;
; 17.302 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.695      ;
; 17.304 ; addr[1]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.113      ; 2.692      ;
; 17.304 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.108      ; 2.687      ;
; 17.305 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.108      ; 2.686      ;
; 17.308 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.689      ;
; 17.309 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.695      ;
; 17.309 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.688      ;
; 17.310 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.693      ;
; 17.311 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.693      ;
; 17.313 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.690      ;
; 17.314 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.690      ;
; 17.320 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.683      ;
; 17.325 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.108      ; 2.666      ;
; 17.327 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.670      ;
; 17.328 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.115      ; 2.670      ;
; 17.329 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.668      ;
; 17.329 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.668      ;
; 17.330 ; addr[3]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.673      ;
; 17.331 ; addr[0]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.673      ;
; 17.331 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.673      ;
; 17.332 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.672      ;
; 17.336 ; addr[4]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.120      ; 2.667      ;
; 17.336 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.121      ; 2.668      ;
; 17.338 ; addr[5]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.114      ; 2.659      ;
; 17.341 ; addr[2]   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.874       ; 0.109      ; 2.651      ;
+--------+-----------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.185 ; copy_in_progress                                                                            ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[0]                                                                    ; vga:vga|video_counter[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[1]                                                                    ; vga:vga|video_counter[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[3]                                                                    ; vga:vga|video_counter[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[4]                                                                    ; vga:vga|video_counter[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[5]                                                                    ; vga:vga|video_counter[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[8]                                                                    ; vga:vga|video_counter[8]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[10]                                                                   ; vga:vga|video_counter[10]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga|video_counter[11]                                                                   ; vga:vga|video_counter[11]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:vga|hs                                                                                  ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga|vs                                                                                  ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.207 ; reset                                                                                       ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.329      ;
; 0.211 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[29]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.252 ; vga:vga|vmem_rtl_0_bypass[33]                                                               ; vga:vga|pixel[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; vga:vga|vmem_rtl_0_bypass[30]                                                               ; vga:vga|pixel[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; vga:vga|vmem_rtl_0_bypass[35]                                                               ; vga:vga|pixel[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; vga:vga|vmem_rtl_0_bypass[36]                                                               ; vga:vga|pixel[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; vga:vga|vmem_rtl_0_bypass[34]                                                               ; vga:vga|pixel[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.282 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; vga:vga|h_cnt[6]                                                                            ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.289 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.614      ;
; 0.295 ; vga:vga|vmem_rtl_0_bypass[31]                                                               ; vga:vga|pixel[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; vga:vga|vmem_rtl_0_bypass[32]                                                               ; vga:vga|pixel[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; vga:vga|vmem_rtl_0_bypass[29]                                                               ; vga:vga|pixel[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.301 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.626      ;
; 0.302 ; vga:vga|h_cnt[3]                                                                            ; vga:vga|h_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; vga:vga|video_counter[10]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.627      ;
; 0.302 ; addr[13]                                                                                    ; addr[13]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; addr[3]                                                                                     ; addr[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; vga:vga|h_cnt[2]                                                                            ; vga:vga|h_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vga:vga|v_cnt[2]                                                                            ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga:vga|v_cnt[9]                                                                            ; vga:vga|v_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; addr[2]                                                                                     ; addr[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; addr[12]                                                                                    ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; vga:vga|h_cnt[6]                                                                            ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga:vga|v_cnt[5]                                                                            ; vga:vga|v_cnt[5]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; addr[11]                                                                                    ; addr[11]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; addr[9]                                                                                     ; addr[9]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; vga:vga|h_cnt[4]                                                                            ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; addr[4]                                                                                     ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; addr[5]                                                                                     ; addr[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; addr[6]                                                                                     ; addr[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; addr[7]                                                                                     ; addr[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; addr[10]                                                                                    ; addr[10]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; addr[8]                                                                                     ; addr[8]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; addr[0]                                                                                     ; addr[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.313 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[30]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; vga:vga|h_cnt[7]                                                                            ; vga:vga|h_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; addr[1]                                                                                     ; addr[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; vga:vga|h_cnt[1]                                                                            ; vga:vga|h_cnt[1]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; vga:vga|v_cnt[4]                                                                            ; vga:vga|v_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; vga:vga|h_cnt[0]                                                                            ; vga:vga|h_cnt[0]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.330 ; vga:vga|video_counter[12]                                                                   ; vga:vga|vmem_rtl_0_bypass[26]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; vga:vga|video_counter[4]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.650      ;
; 0.336 ; vga:vga|video_counter[8]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.661      ;
; 0.351 ; vga:vga|video_counter[0]                                                                    ; vga:vga|vmem_rtl_0_bypass[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.356 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.357 ; vga:vga|v_cnt[6]                                                                            ; vga:vga|v_cnt[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.372 ; vga:vga|v_cnt[3]                                                                            ; vga:vga|v_cnt[3]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; vga:vga|video_counter[13]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|address_reg_b[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.378 ; vga:vga|video_counter[9]                                                                    ; vga:vga|vmem_rtl_0_bypass[20]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.391 ; vga:vga|video_counter[2]                                                                    ; vga:vga|vmem_rtl_0_bypass[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.512      ;
; 0.394 ; reset                                                                                       ; addr[1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[8]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[9]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[10]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[11]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[13]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; reset                                                                                       ; addr[0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.402 ; vga:vga|h_cnt[5]                                                                            ; vga:vga|hs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.410 ; addr[12]                                                                                    ; copy_in_progress                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.532      ;
; 0.417 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_datain_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.742      ;
; 0.423 ; vga:vga|video_counter[3]                                                                    ; vga:vga|vmem_rtl_0_bypass[8]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.424 ; vga:vga|h_cnt[9]                                                                            ; vga:vga|h_cnt[9]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.545      ;
; 0.424 ; vga:vga|video_counter[0]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.743      ;
; 0.424 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.743      ;
; 0.432 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|vs                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.549      ;
; 0.437 ; vga:vga|video_counter[3]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.755      ;
; 0.439 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.758      ;
; 0.442 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[34]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0] ; vga:vga|vmem_rtl_0_bypass[35]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.446 ; vga:vga|h_cnt[7]                                                                            ; vga:vga|h_cnt[8]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.449 ; vga:vga|video_counter[1]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.777      ;
; 0.451 ; vga:vga|h_cnt[3]                                                                            ; vga:vga|h_cnt[4]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; addr[3]                                                                                     ; addr[4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.455 ; vga:vga|video_counter[8]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.783      ;
; 0.455 ; vga:vga|video_counter[5]                                                                    ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.783      ;
; 0.455 ; vga:vga|video_counter[12]                                                                   ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.780      ;
; 0.455 ; vga:vga|h_cnt[5]                                                                            ; vga:vga|h_cnt[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; addr[11]                                                                                    ; addr[12]                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; vga:vga|v_cnt[1]                                                                            ; vga:vga|v_cnt[2]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 17.935 ; 17.935       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 17.935 ; 17.935       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 17.968 ; 17.968       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 17.978 ; 17.978       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|i                                       ;
; 19.059 ; 19.059       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.069 ; 19.069       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]~input|o                                       ;
; 19.100 ; 19.100       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.100 ; 19.100       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 19.623 ; 19.853       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_address_reg0               ;
; 19.623 ; 19.853       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_we_reg                     ;
; 19.624 ; 19.854       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~portb_address_reg0               ;
; 19.625 ; 19.855       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.625 ; 19.855       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.625 ; 19.855       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.625 ; 19.855       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.625 ; 19.855       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.625 ; 19.855       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a13~porta_datain_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_address_reg0               ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_we_reg                     ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_address_reg0               ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_we_reg                     ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_address_reg0               ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_we_reg                     ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_we_reg                      ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_address_reg0                ;
; 19.626 ; 19.856       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_we_reg                      ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~porta_address_reg0               ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~porta_we_reg                     ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~portb_address_reg0               ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~portb_address_reg0               ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~portb_address_reg0               ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_address_reg0               ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_we_reg                     ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_we_reg                      ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_we_reg                      ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~portb_address_reg0                ;
; 19.627 ; 19.857       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~portb_address_reg0                ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~portb_address_reg0               ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a11~porta_datain_reg0                ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a12~porta_datain_reg0                ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a14~porta_datain_reg0                ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~portb_address_reg0               ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a1~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~portb_address_reg0                ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a3~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a4~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a5~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~portb_address_reg0                ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a7~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a8~porta_datain_reg0                 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a9~porta_datain_reg0                 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~porta_datain_reg0                ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a15~porta_datain_reg0                ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a2~porta_datain_reg0                 ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a6~porta_datain_reg0                 ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[0]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[10]                                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[11]                                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[12]                                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[13]                                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[1]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[2]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[3]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[4]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[5]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[6]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[7]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[8]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; addr[9]                                                                                                     ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; copy_in_progress                                                                                            ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; reset                                                                                                       ;
; 19.654 ; 19.884       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~portb_address_reg0               ;
; 19.655 ; 19.871       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; image:image|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|address_reg_a[0]                 ;
; 19.655 ; 19.885       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a0~portb_address_reg0                ;
; 19.655 ; 19.885       ; 0.230          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga|altsyncram:vmem_rtl_0|altsyncram_o5h1:auto_generated|ram_block1a10~porta_address_reg0               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 3.968 ; 3.904 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 3.968 ; 3.904 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 3.713 ; 3.694 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 3.521 ; 3.701 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 3.860 ; 3.846 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 3.860 ; 3.846 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 3.783 ; 3.809 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 3.384 ; 3.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 3.431 ; 3.577 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 2.668 ; 2.747 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 3.927 ; 3.968 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 3.681 ; 3.562 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 3.485 ; 3.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 3.927 ; 3.968 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 3.409 ; 3.581 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 2.557 ; 2.613 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 2.285 ; 2.350 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 2.814 ; 2.933 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 2.285 ; 2.350 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 2.501 ; 2.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 2.515 ; 2.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 2.818 ; 2.951 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 2.734 ; 2.842 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 2.515 ; 2.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 2.637 ; 2.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 2.342 ; 2.417 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 2.198 ; 2.249 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 2.407 ; 2.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 2.198 ; 2.249 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 2.577 ; 2.668 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 2.226 ; 2.296 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 2.236 ; 2.287 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 14.500 ; 0.185 ; N/A      ; N/A     ; 17.935              ;
;  CLOCK_27[0]                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 17.935              ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 14.500 ; 0.185 ; N/A      ; N/A     ; 19.587              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27[0]                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 7.748 ; 7.563 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 7.748 ; 7.563 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 7.160 ; 7.059 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 7.086 ; 6.943 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 7.583 ; 7.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 7.583 ; 7.423 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 7.434 ; 7.225 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 6.701 ; 6.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 6.866 ; 6.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 5.261 ; 5.181 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 7.588 ; 7.409 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 7.082 ; 6.960 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 6.712 ; 6.590 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 7.588 ; 7.409 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 6.833 ; 6.726 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 5.025 ; 4.922 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+
; VGA_B[*]  ; CLOCK_27[0] ; 2.285 ; 2.350 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_27[0] ; 2.814 ; 2.933 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4] ; CLOCK_27[0] ; 2.285 ; 2.350 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_27[0] ; 2.501 ; 2.587 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_27[0] ; 2.515 ; 2.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_27[0] ; 2.818 ; 2.951 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_27[0] ; 2.734 ; 2.842 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4] ; CLOCK_27[0] ; 2.515 ; 2.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_27[0] ; 2.637 ; 2.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_27[0] ; 2.342 ; 2.417 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_27[0] ; 2.198 ; 2.249 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_27[0] ; 2.407 ; 2.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_27[0] ; 2.198 ; 2.249 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4] ; CLOCK_27[0] ; 2.577 ; 2.668 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_27[0] ; 2.226 ; 2.296 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_27[0] ; 2.236 ; 2.287 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; CLOCK_27[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_nCS ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_R[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16508    ; 2027     ; 0        ; 149      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 16508    ; 2027     ; 0        ; 149      ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Jan 28 21:25:45 2021
Info: Command: quartus_sta soc -c soc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27[0] CLOCK_27[0]
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 44 -multiply_by 41 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.500         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.411         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 18.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.326         0.000 CLOCK_27[0] 
    Info (332119):    19.588         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.956         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.362         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 18.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.311         0.000 CLOCK_27[0] 
    Info (332119):    19.587         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.987
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.987         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 17.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.935         0.000 CLOCK_27[0] 
    Info (332119):    19.623         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Thu Jan 28 21:25:48 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


