<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Gowin\Gowin_V1.9.6.02Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v<br>
F:\Gowin\Gowin_V1.9.6.02Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.6.02Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 14 15:57:34 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>DDR3_Memory_Interface_Top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>374</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>369</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>187</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>161</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>1722</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>864</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>330</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>1378</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>360</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>322</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>696</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>61</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>61</td>
</tr>
<tr>
<td class="label"><b>SSRAM Usage:</b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP2</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>69</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC Usage:</b></td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK Usage:</b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW2A-55-PBGA484
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>1883(1402 LUTs, 61 ALUs, 70 SSRAMs) / 54720</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>1722 / 42000</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>8 / 140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (10*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk.default_clk</td>
<td>Base</td>
<td>50.0 MHz</td>
<td>20.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>200.0 MHz</td>
<td>5.000</td>
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk.default_clk</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>200.0 MHz</td>
<td>5.000</td>
<td>2.500</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk.default_clk</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk.default_clk</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>66.7 MHz</td>
<td>15.000</td>
<td>0.000</td>
<td>7.500</td>
<td>clk_ibuf/I</td>
<td>clk.default_clk</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3 </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.0 MHz</td>
<td>20.000</td>
<td>0.000</td>
<td>10.000</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>DDR3_Memory_Interface_Top</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>50.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp16.053<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>clk.default_clk</td>
<td>16.053</td>
<td>50.0 MHz</td>
<td>253.4 MHz</td>
<td>20.000</td>
<td>3.947</td>
<td>Base</td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>13.568</td>
<td>50.0 MHz</td>
<td>155.5 MHz</td>
<td>20.000</td>
<td>6.432</td>
<td>Generated</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>clk.default_clk[falling]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>34</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>dll_rst</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1283</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RESET</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>2.124<br/>
<b>Logic Delay: </b>1.470(69.2%)<br/>
<b>Route Delay: </b>0.654(30.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.405</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>clk.default_clk[falling]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>34</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>dll_rst</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1283</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RESET</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>2.124<br/>
<b>Logic Delay: </b>1.470(69.2%)<br/>
<b>Route Delay: </b>0.654(30.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>clk.default_clk[falling]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>34</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>dll_rst</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1283</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[20].u_cmd_gen </td>
<td>OSER8</td>
<td>RESET</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>2.124<br/>
<b>Logic Delay: </b>1.470(69.2%)<br/>
<b>Route Delay: </b>0.654(30.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.810</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>clk.default_clk[falling]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>34</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>dll_rst</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1283</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen </td>
<td>OSER8</td>
<td>RESET</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>2.124<br/>
<b>Logic Delay: </b>1.470(69.2%)<br/>
<b>Route Delay: </b>0.654(30.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.013</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>clk.default_clk[falling]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>34</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>dll_rst</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d_s0</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>ddr_rst_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1283</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen </td>
<td>OSER8</td>
<td>RESET</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>2.124<br/>
<b>Logic Delay: </b>1.470(69.2%)<br/>
<b>Route Delay: </b>0.654(30.8%)<br/>
<br/><br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>54</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>94</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:9s realtime, 0h:0m:9s cputime
<br/>
Memory peak: 60.0MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
